[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TLV320ADC3001IYZHR production of TEXAS INSTRUMENTS from the text:I2S,  LJ,  RJ,  DSP,  TDM  Processor\nTLV320ADC3001ADC\nminiDSP\nADCI2C\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nTLV320ADC3001 Low-Power Stereo ADCWithEmbedded miniDSP\nforWireless Handsets andPortable Audio\n1\n1Features\n•Stereo Audio ADC •2.24-mm ×2.16-mm NanoFree ™16-Ball 16-YZH\nWafer Chip Scale Package (WCSP) –92-dBA Signal-to-Noise Ratio\n–Supports ADC Sample Rates From 8kHzto2Applications96kHz\n•Wireless Handsets •Instruction-Programmable Embedded miniDSP\n•Portable Low-Power Audio Systems •Flexible Digital Filtering With RAM Programmable\n•Noise Cancellation Systems Coefficient, Instructions, andBuilt-In Standard\nModes •Front-End Voice orAudio Processor forDigital\nAudio –Low-Latency IIRFilters forVoice\n–Linear Phase FIRFilters forAudio3Description–Additional Programmable IIRFilters forEQ,The TLV320ADC3001 device isalow-power, stereoNoise Cancellation, orReductionaudio analog-to-digital converter (ADC) supporting–Upto128Programmable ADC Digital Filtersampling rates from 8kHz to96kHz with an\nCoefficients integrated programmable-gain amplifier providing up\nto40-dB analog gain orAGC. Aprogrammable •Three Audio Inputs With Configurable Automatic\nminiDSP isprovided forcustom audio processing. Gain Control (AGC)\nFront-end input coarse attenuation of0dB,–6dB,or–Programmable inSingle-Ended orFullyoff,isalso provided. The inputs areprogrammable inDifferential Configurationsacombination ofsingle-ended orfully differential\n–Can BeDriven Hi-Z forEasy Interoperability configurations. Extensive register-based power\nWith Other Audio ICs control isavailable viaI2C,enabling mono orstereo\nrecording. Low power consumption makes the•Low Power Consumption andExtensive ModularTLV320ADC3001 ideal forbattery-powered portablePower Control:equipment.–6-mW Mono Record 8-kHz\nDevice Information(1)–11-mW Stereo Record, 8-kHz\nPART NUMBER PACKAGE BODY SIZE (NOM) –10-mW Mono Record, 48-kHz\nTLV320ADC3001 DSBGA (16) 2.24 mm×2.16 mm –17-mW Stereo Record, 48-kHz\n(1)Forallavailable packages, see theorderable addendum at •Programmable Microphone Bias\ntheendofthedata sheet.•Programmable PLL forClock Generation\n•I2CControl Bus Functional Block Diagram\n•Audio Serial Data BusSupports I2S,Left/Right-\nJustified, DSP, PCM, andTDM Modes\n•Power Supplies:\n–Analog: 2.6V–3.6V.\n–Digital: Core: 1.65 V–1.95 V,\nI/O:1.1V–3.6V\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 10Detailed Description ........................................... 13\n10.1 Overview ............................................................... 13 2Applications ........................................................... 1\n10.2 Functional Block Diagram ..................................... 13 3Description ............................................................. 1\n10.3 Feature Description ............................................... 144Revision History ..................................................... 2\n10.4 Device Functional Modes ...................................... 405Description (continued) ......................................... 4\n10.5 Programming ......................................................... 406Device Comparison Table ..................................... 410.6 Register Maps ....................................................... 427PinConfiguration andFunctions ......................... 511Application andImplementation ........................ 748Specifications ......................................................... 611.1 Application Information .......................................... 748.1 Absolute Maximum Ratings ...................................... 611.2 Typical Application ............................................... 748.2 ESD Ratings .............................................................. 612Power Supply Recommendations ..................... 788.3 Recommended Operating Conditions ....................... 6\n13Layout ................................................................... 798.4 Thermal Information .................................................. 6\n13.1 Layout Guidelines ................................................. 798.5 Electrical Characteristics ........................................... 7\n13.2 Layout Example .................................................... 798.6 Dissipation Ratings .................................................. 8\n14Device andDocumentation Support ................. 808.7 I2S/LJF/RJF Timing inMaster Mode ......................... 8\n14.1 Community Resources .......................................... 808.8 DSP Timing inMaster Mode ..................................... 8\n14.2 Trademarks ........................................................... 808.9 I2S/LJF/RJF Timing inSlave Mode ........................... 9\n14.3 Electrostatic Discharge Caution ............................ 808.10 DSP Timing inSlave Mode ..................................... 9\n14.4 Glossary ................................................................ 808.11 Typical Characteristics .......................................... 12\n15Mechanical, Packaging, andOrderable9Parameter Measurement Information ................ 12Information ........................................................... 80\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(April 2011) toRevision D Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\nChanges from Revision B(March 2010) toRevision C Page\n•Changed pinout diagram totopview ...................................................................................................................................... 5\n•Inserted missing table reference .......................................................................................................................................... 75\nChanges from Revision A(November, 2008) toRevision B Page\n•Added miniDSP todata-sheet title.......................................................................................................................................... 1\n•Added miniDSP bullet totheFeatures list.............................................................................................................................. 1\n•Added asentence about theminiDSP totheDescription section .......................................................................................... 1\n•Deleted YZH andWCSP options from theSIMPLIFIED BLOCK DIAGRAM. ........................................................................ 4\n•Alphabetized PinFunctions table ........................................................................................................................................... 5\n•Changed "complacence "to"compliance "inNote 2oftheAbsMax table. ............................................................................ 6\n•Changed θJAtoRθJA............................................................................................................................................................... 6\n•Added AVDD =3.3VtoElectrical Characteristics condition statement ................................................................................. 7\n•Added input common-mode voltage rowtoElectrical Characteristics table .......................................................................... 7\n•Added integrated noise rowtoElectrical Characteristics ....................................................................................................... 8\n•Added AVDD =3.3VtoElectrical Characteristics condition statement ................................................................................. 8\n•Added metric dimensions toNote 1oftheDISSIPATIONS RATINGS table ......................................................................... 8\n•Added riseandfalltimes tothewaveform, Figure 1............................................................................................................ 10\n2 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\n•Added riseandfalltimes towaveform, Figure 2.................................................................................................................. 10\n•Added riseandfalltimes towaveform, Figure 3.................................................................................................................. 10\n•Changed signs ofnonzero errors in%ERROR column ...................................................................................................... 24\nChanges from Original (September 2008) toRevision A Page\n•Changed Figure 4-DSP Timing inSlave Mode. Added theWCLK textnote. .................................................................... 11\n•Removed note following thepage 0/register 94description table ..................................................................................... 58\n•Changed bitvalues from 1and2to0and1,respectively. .................................................................................................. 58\n•Listed values 81through 127asreserved ........................................................................................................................... 58\n•Replaced thelisting ofpage-4 registers ............................................................................................................................... 64\n•Added alisting forpage-5 registers ...................................................................................................................................... 69\n•Changed Figure 44Typical Connections ............................................................................................................................. 74\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\n5Description (continued)\nThe AGC programs toawide range ofattack (7ms–1.4s)and decay (50ms–22.4 s)times. Aprogrammable\nnoise gate function isincluded toavoid noise pumping. Low-latency IIRfilters optimized forvoice andtelephony\nareavailable, aswell aslinear-phase FIRfilters optimized foraudio. Programmable IIRfilters arealso available\nand may beused forsound equalization, ortoremove noise components. The audio serial bus can be\nprogrammed tosupport I2S,left-justified, right-justified, DSP, PCM, and TDM modes. The audio bus may be\noperated ineither master orslave mode.\nAprogrammable integrated PLL isincluded forflexible clock generation andsupport forallstandard audio rates\nfrom awide range ofavailable MCLKs, varying from 512kHzto50MHz, including themost popular cases of12-\nMHz, 13-MHz, 16-MHz, 19.2-MHz, and19.68-MHz system clocks.\n6Device Comparison Table\nFEATURES TLV320ADC3001 TLV320ADC3101\nNumber ofADCs 2 2\nNumber ofInputs /Outputs 3/Digital I/F 6/Digital I/F\nResolution (Bits) 24 24\nControl Interface I2C I2C\nDigital Audio Interface LJ,RJ,I2S, DSP, TDM LJ,RJ,I2S, DSP, TDM\nDigital Microphone Support No Yes\n4 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nA1A3\nA2A4\nB1B3\nB2B4\nC1C3\nC2C4\nD1D3\nD2D4\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\n7PinConfiguration andFunctions\nYZH Package\n16-Pin DSBGA\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNO. NAME\nA1 MICBIAS O Microphone output bias voltage\nA2 RESET I Reset\nA3 SCL I/O I2Cserial clock\nA4 SDA I/O I2Cserial data input/output\nB1 IN1R(M) I Analog input –firstright single-ended ordifferential minus input\nB2 AVDD P Analog voltage supply, 2.6V–3.6V\nB3 DVDD P Digital core voltage supply, 1.65 V–1.95 V\nB4 IOVDD P I/Ovoltage supply, 1.1V–3.6V\nC1 IN1L(P) I Analog input –firstleftsingle-ended ordifferential plus input\nC2 AVSS P Analog ground supply, 0V\nC3 DVSS P Digital ground supply, 0V\nC4 MCLK I Master clock input\nD1 IN2L I Analog input –second leftsingle-ended\nD2 DOUT O Audio serial data busdata output (output)\nD3 WCLK I/O Audio serial data busword clock (input/output)\nD4 BCLK I/O Audio serial data busbitclock (input/output)\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\n8Specifications\n8.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nAVDD toAVSS –0.3 3.9 V\nIOVDD toDVSS –0.3 3.9 V\nDVDD toDVSS –0.3 2.5 V\nDigital input voltage toDVSS –0.3 IOVDD + V\n0.3\nAnalog input voltage toAVSS –0.3 AVDD +0.3 V\nOperating temperature –40 85 °C\nTJMax Junction temperature 105 °C\nPower dissipation (TJMax –TA)/θJA W\nTstg Storage temperature –65 125 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n8.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2500\nV(ESD) Electrostatic discharge V Charged-device model (CDM), perJEDEC specification JESD22- ±1000\nC101(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n8.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nAVDD(1)Analog supply voltage 2.6 3.3 3.6 V\nDVDD(1)Digital core supply voltage 1.65 1.8 1.95 V\nIOVDD(1)Digital I/Osupply voltage 1.1 1.8 3.6 V\nVI Analog full-scale 0-dB input voltage (AVDD =3.3V) 0.707 Vrms\nDigital output load capacitance 10 pF\nTA Operating free-air temperature –40 85 °C\n(1) Analog voltage values arewith respect toAVSS; digital voltage values arewith respect toDVSS.\n8.4 Thermal Information\nTLV320ADC3001\nTHERMAL METRIC(1)YZH (DSBGA) UNIT\n16PINS\nRθJA Junction-to-ambient thermal resistance 70.9 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 0.3 °C/W\nRθJB Junction-to-board thermal resistance 13.7 °C/W\nψJT Junction-to-top characterization parameter 1.7 °C/W\nψJB Junction-to-board characterization parameter 13.7 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance — °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n6 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\n8.5 Electrical Characteristics\nAt25°C,AVDD =3.3V,IOVDD =1.8V,DVDD =1.8V,fS=48-kHz, 16-bit audio data (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nAUDIO ADC\nInput signal level (0-dB) Single-ended input 0.707 Vrms\nInput common-mode voltage Single-ended input 1.35 Vrms\nSignal-to-noise ratio, fS=48kHz, 0-dB PGA gain, IN1inputs selected80 92 dBA-weighted(1)(2)andAC-shorted toground\nDynamic range, fS=48kHz, 1-kHz –60-dB full-scale input92 dBA-weighted(1)(2)applied atIN1inputs, 0-dB PGA gain\nfS=48kHz, 1-kHz –2-dB full-scale input applied –90 –75 dB\natIN1 THD Total harmonic distortion\n0.003% 0.017%inputs, 0-dB PGA gain\n234Hz,100mVPPonAVDD, single-ended input 46\nPower-supply rejection ratio dB\n234Hz,100mVPPonAVDD, differential input 68\nADC channel separation 1kHz, –2dBIN1L toIN1R –73 dB\nADC gain error 1-kHz input, 0-dB PGA gain 0.7 dB\nADC programmable-gain amplifier1-kHz input tone, RSOURCE <50Ω 40 dBmaximum gain\nADC programmable-gain amplifier0.502 dBstep size\nIN1inputs, routed tosingle ADC35Input mixattenuation =0dB\nIN2inputs, input mixattenuation =0dB 35 Input resistance kΩ\nIN1inputs, input mixattenuation =–6dB 62.5\nIN2inputs, input mixattenuation =–6dB 62.5\nInput capacitance 10 pF\nInput level control minimum0 dBattenuation setting\nInput level control maximum6 dBattenuation setting\nInput level control attenuation step6 dBsize\nADC DIGITAL DECIMATION FILTER fS=48kHz\nFilter gain from 0to0.39 fS Filter A,AOSR =128or64 ±0.1 dB\nFilter gain from 0.55 fSto64fS Filter A,AOSR =128or64 –73 dB\nFilter group delay Filter A,AOSR =128or64 17/f S s\nFilter gain from 0to0.39 fS Filter B,AOSR =64 ±0.1 dB\nFilter gain from 0.60 fSto32fS Filter B,AOSR =64 -46 dB\nFilter group delay Filter B,AOSR =64 11/f S s\nFilter gain from 0to0.39 fS Filter C,AOSR =32 ±0.033 dB\nFilter gain from 0.28 fSto16fS Filter C,AOSR =32 -60 dB\nFilter group delay Filter C,AOSR =32 11/f S s\nMICROPHONE BIAS\n2\n2.25 2.5 2.75Bias voltage Programmable settings, load =750Ω V\nAVDD\n–0.2\nCurrent sourcing 2.5Vsetting 4mA\n(1) Ratio ofoutput level with 1-kHz full-scale sine-wave input, totheoutput level with theinputs short-circuited, measured A-weighted over a\n20-Hz to20-kHz bandwidth using anaudio analyzer.\n(2) Allperformance measurements done with 20-kHz lowpass filter and, where noted, A-weighted filter. Failure tousesuch afilter may\nresult inhigher THD+N andlower SNR anddynamic range readings than shown intheElectrical Characteristics. Thelowpass filter\nremoves out-of-band noise, which, although notaudible, may affect dynamic specification values.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nElectrical Characteristics (continued)\nAt25°C,AVDD =3.3V,IOVDD =1.8V,DVDD =1.8V,fS=48-kHz, 16-bit audio data (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nBW=20Hzto20kHz, A-weighted, 1-µF µVrIntegrated noise 3.3capacitor between MICBIAS andAGND ms\nDIGITAL I/O\n0.3×VIL Input lowlevel IIL=5μA –0.3 VIOVDD\n0.7×VIH Input high level(3)IIH=5μA VIOVDD\n0.1×VOL Output lowlevel IIH=2TTL loads VIOVDD\n0.8×VOH Output high level IOH=2TTL loads VIOVDD\nSUPPLY CURRENT fS=48kHz, AVDD =3.3V,DVDD =IOVDD =1.8V\nAVDD 2\nMono record PLL andAGC off mA\nDVDD 1.9\nAVDD 4\nStereo record PLL andAGC off mA\nDVDD 2.1\nAVDD 1.1 Additional power consumed whenPLL mAPLL ispowered DVDD 0.8\nAVDD 0.04 Allsupply voltages applied, allblocksPower down μAprogrammed inlowest power state DVDD 0.7\n(3) When IOVDD <1.6V,minimum VIHis1.1V.\n8.6 Dissipation Ratings(1)\nTA=25°C TA=75°C TA=85°CPACKAGE TYPE DERATING FACTORPOWER RATING POWER RATING POWER RATING\nDSBGA 1052.6 mW 13.1 mW/ °C 394.7 mW 263.2 mW\n(1) This data was taken using 2oz.(0.071-mm thick) trace andcopper padthatissoldered directly toaJEDEC standard 4-layer 3-in. ×3-\nin.(7.62-cm ×7.62-cm) PCB.\n8.7 I2S/LJF/RJF Timing inMaster Mode\nSpecified at25°C,DVDD =1.8V.Alltiming specifications aremeasured atcharacterization. See Figure 1fortiming diagram.\nIOVDD =1.8V IOVDD =3.3V\nUNIT\nMIN MAX MIN MAX\ntd(WS) BCLK/WCLK delay time 20 15 ns\ntd(DO-WS) BCLK/WCLK toDOUT delay time 25 20 ns\ntd(DO-BCLK) BCLK toDOUT delay time 20 15 ns\ntr Rise time 20 15 ns\ntf Falltime 20 15 ns\n8.8 DSP Timing inMaster Mode\nSpecified at25°C,DVDD =1.8V.Alltiming specifications aremeasured atcharacterization. See Figure 2fortiming diagram.\nIOVDD =1.8V IOVDD =3.3V\nUNIT\nMIN MAX MIN MAX\ntd(WS) BCLK/WCLK delay time 25 15 ns\ntd(DO-BCLK) BCLK toDOUT delay time 25 15 ns\ntr Rise time 20 15 ns\ntf Falltime 20 15 ns\n8 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\n8.9 I2S/LJF/RJF Timing inSlave Mode\nSpecified at25°C,DVDD =1.8V.Alltiming specifications aremeasured atcharacterization. See Figure 3fortiming diagram.\nIOVDD =1.8V IOVDD =3.3V\nUNIT\nMIN MAX MIN MAX\ntH(BCLK) BCLK high period 35 35 ns\ntL(BCLK) BCLK lowperiod 35 35 ns\nts(WS) BCLK/WCLK setup time 10 6 ns\nth(WS) BCLK/WCLK hold time 10 6 ns\nBCLK/WCLK toDOUT delay time (fortd(DO-WS) 30 30 nsLJFMode only)\ntd(DO-BCLK) BCLK toDOUT delay time 25 20 ns\ntr Rise time 16 8ns\ntf Falltime 16 8ns\n8.10 DSP Timing inSlave Mode\nSpecified at25°C,DVDD =1.8V.Alltiming specifications aremeasured atcharacterization. See Figure 4fortiming diagram.\nIOVDD =1.8V IOVDD =3.3V\nUNIT\nMIN MAX MIN MAX\ntH(BCLK) BCLK high period 35 35 ns\ntL(BCLK) BCLK lowperiod 35 35 ns\nts(WS) BCLK/WCLK setup time 10 8 ns\nth(WS) BCLK/WCLK hold time 10 8 ns\ntd(DO-BCLK) BCLK toDOUT delay time 25 20 ns\ntr Rise time 15 8ns\ntf Falltime 15 8ns\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TLV320ADC3001\nWCLK\nBCLK\nDOUTt (WS)h\nt (BCLK)H\nt (DO-BCLK)dt (DO-WS)d t (BCLK)Lt (WS)S\ntr tf\nWCLK\nBCLK\nDOUTt (DO-BCLK)dt (WS)d t (WS)d\ntf tr\nWCLK\nBCLK\nDOUTt (DO-BCLK)d t (DO-WS)dt (WS)d\ntr tf\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nFigure 1.I2S/LJF/RJF Timing inMaster Mode\nFigure 2.DSP Timing inMaster Mode\nFigure 3.I2S/LJF/RJF Timing inSlave Mode\n10 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nWCLK\nBCLK\nDOUTt (BCLK)Ht (WS)h\nt (BCLK)Lt (WS)st (WS)h\nt (DO-BCLK)dt (WS)h\ntftr(see NOTE)\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nNote A.Falling edge inside aframe forWCLK isarbitrary inside frame.\nFigure 4.DSP Timing inSlave Mode\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TLV320ADC3001\n57911131517\n0 5 10 15 20 25 30 35 40\nPGA Gain□Setting□-□dBLeft□Channel\nRight□Channel\nInput-Referred□Noise□- V/c109RMS\n-140-120-100-80-60-40-200\n0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20\nFrequency□-□kHzdB\nMICBIAS=2.0VMICBIAS=2.5VMICBIAS=AVDD\n1.822.22.42.62.833.2\n-45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85\nTemp□-□CMicbias□-□V\n1.81.922.12.22.32.42.52.62.72.82.933.13.23.33.43.5\n2.7 2.8 2.9 3 3.1 3.2 3.3 3.4 3.5 3.6\nAVDD□-□VMicbias□-□VMICBIAS□= AVDD\nMICBIAS□=□2.5□V\nMICBIAS□=□2□V\nGain□-□dB\nPGA Gain□Setting□-□dB00.050.100.150.200.250.300.350.400.45\n0 10 20 30 40Left□Gain□Error\nRight□Gain□Error\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\n8.11 Typical Characteristics\nFigure 5.Single-Ended Gain Error Figure 6.MICBIAS Output Voltage vsAVDD\nFigure 7.MICBIAS Output Voltage vsAmbient Temperature Figure 8.Line Input toADC FFTPlot\nFigure 9.Input-Referred Noise vsPGA Gain\n9Parameter Measurement Information\nAllparameters aremeasured according totheconditions described intheSpecifications section.\n12 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nPGA\n0 dB to 40 dB\n0.5-dB stepsADCAGCDVDD\nDVSSIOVDDAVDD\nAVSSCurrent Bias/\nReference\nAudio Clock\nGeneration\nPLL\nMCLKI2C Serial\nControl Bus\nSCL\nSDAI2S\nTDM\nSerial\nBus\nInterfaceDOUT\nBCLK\nWCLKTLV320ADC3001\nIN1L(P)All stages: 0, –6 dB, or Off\nby Register Setting\nIN1R(M)Analog\nSignal\nInput\nSwitching\nMICBIASMic\nBiasIN2L\nADC\nAGCminiDSP\nProcessing\nBlocks\nRESETPGA\n0 dB to 40 dB\n0.5-dB steps\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\n10Detailed Description\n10.1 Overview\nThe TLV320ADC3001 isaflexible, low-power, stereo audio ADC product with extensive feature integration,\nintended forapplications insmartphones, PDAs, and portable computing, communication, and entertainment\napplications. The product integrates ahost offeatures toreduce cost, board space, and power consumption in\nspace-constrained, battery-powered, portable applications.\nTheTLV320ADC3001 consists ofthefollowing blocks:\n•Stereo audio multibit delta-sigma ADC (8kHz–96kHz)\n•miniDSP forcustom processing\n•Built-in processing blocks forselectable digital audio effects (3-D, bass, treble, midrange, EQ,de-emphasis)\n•Register configurable combinations ofuptothree single-ended oronedifferential andonesingle-ended audio\ninputs\n•Fully programmable PLL with extensive ADC clock source and divider options formaximum end-system\ndesign flexibility\n•16-ball wafer chip-scale package (DSBGA YZH)\nCommunication totheTLV320ADC3001 forcontrol isviaatwo-wire I2Cinterface. The I2Cinterface supports\nboth standard andfastcommunication modes.\n10.2 Functional Block Diagram\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\n10.3 Feature Description\n10.3.1 Hardware Reset\nTheTLV320ADC3001 requires ahardware reset after power upforproper operation. After allpower supplies are\nattheir specified values, theRESET pinmust bedriven lowforatleast 10ns.Ifthisreset sequence isnot\nperformed, theTLV320ADC3001 may notrespond properly toregister reads/writes.\n10.3.2 PLLStart-up\nWhen thePLL ispowered on,astart-up delay ofapproximately 10msoccurs after thepower-up command ofthe\nPLL andbefore theclocks areavailable totheTLV320ADC3001. This delay istoensure stable operation ofthe\nPLL andclock-divider logic.\n10.3.3 Software Power Down\nBydefault, allcircuit blocks arepowered down following areset condition. Hardware power upofeach circuit\nblock can becontrolled bywriting totheappropriate control register. This approach allows thelowest power-\nsupply current forthefunctionality required. However, when ablock ispowered down, alloftheregister settings\naremaintained aslong aspower isstillbeing applied tothedevice.\n10.3.4 miniDSP\nThe TLV320ADC3001 features aminiDSP core which istightly coupled totheADC. The fully programmable\nalgorithms fortheminiDSP must beloaded intothedevice after power up.TheminiDSP hasdirect access tothe\ndigital stereo audio stream, offering thepossibility foradvanced, very low-group-delay DSP algorithms. The ADC\nminiDSP has512programmable instructions, 256data memory locations, and128programmable coefficients.\nSoftware development fortheTLV320ADC3001 issupported through TI\'s comprehensive PurePath ™Studio\nsoftware development environment, apowerful, easy-to-use tool designed specifically tosimplify software\ndevelopment onTexas Instruments miniDSP audio platforms. The graphical development environment consists\nofalibrary ofcommon audio functions thatcanbedragged anddropped intoanaudio signal flow andgraphically\nconnected together. The DSP code can then beassembled from thegraphical signal flow with theclick ofa\nmouse. See theTLV320ADC3001 product folder onwww.ti.com tolearn more about PurePath Studio software\nandthelatest status onavailable, ready-to-use DSP algorithms.\n10.3.5 Audio Data Converters\nTheTLV320ADC3001 supports thefollowing standard audio sampling rates: 8kHz, 11.025 kHz, 12kHz, 16kHz,\n22.05 kHz, 24kHz, 32kHz, 44.1 kHz, 48kHz, 88.2 kHz, and 96kHz. The converters can also operate at\ndifferent sampling rates invarious combinations, which aredescribed further asfollows.\nThe TLV320ADC3001 supports awide range ofoptions forgenerating clocks fortheADC section aswell asthe\ndigital interface section and theother control blocks asshown inFigure 27.The clocks fortheADC require a\nsource reference clock. The clock canbeprovided ondevice pins MCLK andBCLK. The source reference clock\nfortheADC section canbechosen byprogramming theADC_CLKIN value onpage 0/register 4,bitsD1–D0.\nTheADC_CLKIN canthen berouted through highly flexible clock dividers shown inFigure 27togenerate various\nclocks required fortheADC and programmable digital filter sections. Intheevent that thedesired audio or\nprogrammable digital filter clocks cannot begenerated from theexternal reference clocks onMCLK andBCLK,\ntheTLV320ADC3001 also provides theoption ofusing anon-chip PLL, which supports awide range offractional\nmultiplication values togenerate therequired system clocks. Starting from ADC_CLKIN, theTLV320ADC3001\nprovides forseveral programmable clock dividers tohelp achieve avariety ofsampling rates fortheADC andthe\nclocks fortheprogrammable digital filter section.\n10.3.6 Digital Audio Data Serial Interface\nAudio data istransferred between thehost processor andtheTLV320ADC3001 viathedigital-audio serial-data\ninterface, oraudio bus. The audio bus onthisdevice isflexible, including left- orright-justified data options,\nsupport forI2SorPCM protocols, programmable data-length options, aTDM mode formultichannel operation,\nflexible master/slave configurability foreach busclock line, andtheability tocommunicate with multiple devices\nwithin asystem directly.\n14 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\n3 NWCLK\nBCLK\nDOUT N -1 N -2 N - 0 1 N -2 -3 2 1 0 X N -1 X1/fs\nDOUT_Tristate\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nFeature Description (continued)\nThe audio serial interface ontheTLV320ADC3001 hasanextensive I/Ocontrol toallow forcommunicating with\ntwoindependent processors foraudio data. Theprocessors cancommunicate with thedevice oneatatime. This\nfeature isenabled byregister programming ofthevarious pinselections.\nThe audio busoftheTLV320ADC3001 canbeconfigured forleft-orright-justified, I2S,DSP, orTDM modes of\noperation, where communication with standard telephony PCM interfaces issupported within theTDM mode.\nThese modes areallMSB-first, with data width programmable as16,20,24,or32bitsbyconfiguring page 0/\nregister 27,bits D5–D4. Inaddition, theword clock and bitclock can beindependently configured ineither\nmaster orslave mode forflexible connectivity toawide variety ofprocessors. The word clock isused todefine\nthebeginning ofaframe, andmay beprogrammed aseither apulse orasquare-wave signal. The frequency of\nthisclock corresponds tothemaximum oftheselected ADC sampling frequencies.\nThe bitclock isused toclock inandoutthedigital audio data across theserial bus. When inmaster mode, this\nsignal can beprogrammed togenerate variable clock pulses bycontrolling thebit-clock divider inpage 0/\nregister 30(see Figure 27).Accommodating various word lengths aswell assupporting thecase when multiple\nTLV320ADC3001s share thesame audio bus may require that thenumber ofbit-clock pulses inaframe be\nadjusted.\nThe TLV320ADC3001 also includes afeature tooffset theposition ofthestart ofdata atransfer with respect to\ntheword clock. There aretwoconfigurations thatallow theuser touseeither asingle offset forboth channels or\ntouseseparate offsets. Ch_Offset_1 reference represents thevalue inpage 0/register 28,and Ch_Offset_2\nrepresents thevalue inpage 0/register 37.When page 0/register 38,bitD0issettozero (time-slot-based\nchannel assignment isdisabled), theoffset ofboth channels iscontrolled, interms ofnumber ofbitclocks, bythe\nprogramming inpage 0/register 28(Ch_Offset_1). When page 0/register 38,bitD0=1(time-slot-based\nchannel assignment enabled), the first channel iscontrolled, interms ofnumber ofbitclocks, bythe\nprogramming inpage 0/register 28(Ch_Offset_1), andthesecond channel iscontrolled, interms ofnumber of\nbitclocks, bytheprogramming inpage 0/register 37(Ch_Offset_2), where register 37programs thedelay\nbetween thefirst word and thesecond word. Also, therelative order ofthetwochannels can beswapped,\ndepending ontheprogrammable register bit(page 0/register 38,bitD4)thatenables swapping ofthechannels.\nThe TLV320ADC3001 also supports afeature ofinverting thepolarity ofthebitclock used fortransferring the\naudio data ascompared tothedefault clock polarity used. This feature canbeused independently ofthemode\nofaudio interface chosen. This canbeconfigured bywriting topage 0/register 29,bitD3.\nThe TLV320ADC3001 further includes programmability (page 0/register 27,bitD0)toplace DOUT inthehigh-\nimpedance state attheend ofdata transfer (that is,attheend ofthebitcycle corresponding totheLSB ofa\nchannel). Bycombining thiscapability with theability toprogram atwhat bitclock inaframe theaudio data\nbegins, time-division multiplexing (TDM) canbeaccomplished, resulting inmultiple ADCs able touseasingle\naudio serial data bus. Tofurther enhance the3-state capability, theTLV320ADC3001 can beputinahigh-\nimpedance state halfofabitcycle earlier bysetting page 0/register 38,bitD1to1.When theaudio serial data\nbusispowered down while configured inmaster mode, thepins associated with theinterface areputintoahigh-\nimpedance output state.\nFigure 10.Both Channels Enabled, Early Hi-Z State Enabled\nEither orboth ofthetwochannels canbedisabled inLJF, I2S,and DSP modes byusing page 0/register 38,\nbits D3–D2. Figure 10shows theinterface timing when both channels areenabled and early Hi-Z state is\nenabled. Figure 11shows theeffect ofsetting page 0/register 38,bitD2,firstchannel disabled, and setting\npage 0/register 27,bitD0to1,which enables placing DOUT inthehigh-impedance state. Ifplacing DOUT in\nthehigh-impedance state isdisabled, then theDOUT signal isdriven tologic level 0.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TLV320ADC3001\nBCLKWCLK\nDIN/\nDOUTn-1n-2 10 0 n-1n-2 101/fs\nLSB MSBLeft□Channel Right□Channel\nn-3 2 2 n-3\nLSB MSB\nWCLK\nBCLK\nDOUT ‘0’ ‘0’ ‘0’ ‘0’ R-2 2 1 0 X R-1 X1/fs\nFrame□Time□/□2\nDOUT_Tristate\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nFeature Description (continued)\nFigure 11.First Channel Disabled, Second Channel Enabled, Hi-Z State Enabled\nThe sync signal fortheADC filter isnotgenerated based onthedisabled channel. The sync signal forthefilter\ncorresponds tothebeginning oftheearlier ofthetwochannels. Ifthefirstchannel isdisabled, thefilter sync is\ngenerated atthebeginning ofthesecond channel, ifitisenabled. Ifboth thechannels aredisabled, there isno\noutput totheserial bus, andthefilter sync corresponds tothebeginning oftheframe.\nBydefault, when theword clocks andbitclocks aregenerated bytheTLV320ADC3001, these clocks areactive\nonly when theADC ispowered upwithin thedevice. This isdone tosave power. However, italso supports a\nfeature wherein both theword clocks andbitclocks canbeactive even when thecodec inthedevice ispowered\ndown. This isuseful when using theTDM mode with multiple codecs onthesame busorwhen word clocks orbit\nclocks areused inthesystem asgeneral-purpose clocks.\n10.3.6.1 Right-Justified Mode\nInright-justified mode, theLSB oftheleftchannel isvalid ontherising edge ofthebitclock preceding thefalling\nedge ofword clock. Similarly, theLSB oftheright channel isvalid ontherising edge ofthebitclock preceding\ntherising edge oftheword clock. See Figure 12forright-justifed mode timing.\nFigure 12.Timing Diagram forRight-Justified Mode\nForright-justified mode, thenumber ofbitclocks perframe must begreater than twice theprogrammed word\nlength ofthedata.\nNOTE\nThetime-slot-based mode isnotavailable intheright-justified mode.\n10.3.6.2 Left-Justified Mode\nInleft-justified mode, theMSB oftheright channel isvalid ontherising edge ofthebitclock following thefalling\nedge oftheword clock. Similarly, theMSB oftheleftchannel isvalid ontherising edge ofthebitclock following\ntherising edge oftheword clock. Figure 13shows thestandard timing oftheleft-justified mode.\n16 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nLD (n) LD(n+1) RD (n)2 1 0 3 2 1 0 3 3LEFT CHANNEL RIGHT CHANNEL\nLD(n) = nth Sample of Left-Channel Data RD(n) = nth Sample of Right-Channel DataWORD\nCLOCK\nBIT\nCLOCK\nDATAn-1 n-2 n-3 n-1 n-2 n-3 n-1 n-2 n-3\nCh_Offset_1 = 0 Ch_Offset_1 = 0\n2 1 0\nLD(n) LD(n+1)3 2 1 0 3\nRD(n)LEFT CHANNEL RIGHT CHANNEL\nLD(n) = nth Sample of Left-Channel Data RD(n) = nth Sample of Right-Channel DataWORD\nCLOCK\nBIT\nCLOCK\nDATA n-1 n-2 n-3 n-1 n-2 n-3 n-1 n-2 n-3\nCh_Offset_1 = 1 Ch_Offset_1 = 1\nLD(n) LD(n+1)WORD\nCLOCK\nBIT\nCLOCK\nDATA\nRD(n)LEFT CHANNEL RIGHT CHANNEL\nLD(n) = nth Sample of Left-Channel Data RD(n) = nth Sample of Right-Channel Data2 1 03 2 1 03 n-3 n-1 n-2 n-3 n-1 n-2 n-3 n-1 n-2\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nFeature Description (continued)\nFigure 13.Left-Justified Mode (Standard Timing)\nFigure 14shows theleft-justified mode with Ch_Offset_1 =1.\nFigure 14.Left-Justified Mode With Ch_Offset_1 =1\nFigure 15shows theleft-justified mode with Ch_Offset_1 =0andbitclock inverted.\nFigure 15.Left-Justified Mode With Ch_Offset_1 =0,BitClock Inverted\nForleft-justified mode, thenumber ofbitclocks perframe must begreater than twice theprogrammed word\nlength ofthedata. Also, theprogrammed offset value must beless than thenumber ofbitclocks perframe byat\nleast theprogrammed word length ofthedata.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TLV320ADC3001\nRD(n) RD(n+1)2 1 0 3 2 1 0 3\nLD(n)RIGHT CHANNEL LEFT CHANNELWORD\nCLOCK\nBIT\nCLOCK\nDATA n-1 n-2 n-3 n-1 n-2 n-3 n-1 n-2 n-3\nCh_Offset_1 = 1 Ch_Offset_1 = 1\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nFeature Description (continued)\nWhen thetime-slot-based channel assignment isdisabled (page 0/register 38,bitD0=0),theleftand right\nchannels have thesame offset Ch_Offset_1 (page 0/register 28), andeach edge oftheword clock starts data\ntransfer forone ofthetwochannels, depending onwhether ornotchannel swapping isenabled. Data bitsare\nvalid ontherising edges ofthebitclock. With thetime-slot-based channel assignment enabled (page 0/register\n38,bitD0=1),theleftandright channels have independent offsets (Ch_Offset_1 andCh_Offset_2). The rising\nedge oftheword clock starts data transfer forthefirst channel after adelay ofitsprogrammed offset\n(Ch_Offset_1) forthischannel. Data transfer forthesecond channel starts after adelay ofitsprogrammed offset\n(Ch_Offset_2) from theLSB ofthefirst-channel data. Thefalling edge oftheword clock isnotused.\nWith nochannel swapping, theMSB oftheleftchannel isvalid onthe(Ch_Offset_1 +1)th rising edge ofthebit\nclock following therising edge oftheword clock. And, theMSB oftheright channel isvalid onthe(Ch_Offset_1\n+1)th rising edge ofthebitclock following thefalling edge oftheword clock. The operation inthiscase, with\noffset of1,isshown inthetiming diagram ofFigure 14.Because channel swapping isnotenabled, theleft-\nchannel data isbefore theright-channel data. With channel swapping enabled, theMSB oftheright channel is\nvalid onthe(Ch_Offset_1 +1)th rising edge ofthebitclock following therising edge oftheword clock. And, the\nMSB oftheleftchannel isvalid onthe(Ch_Offset_1 +1)th rising edge ofthebitclock following thefalling edge\noftheword clock. The operation inthiscase, with offset of1,isshown inthetiming diagram ofFigure 16.As\nshown inthediagram, theright-channel data ofaframe isbefore theleft-channel data ofthat frame, due to\nchannel swapping. Otherwise, thebehavior issimilar tothecase where channel swapping isdisabled. The MSB\noftheright-channel data isvalid onthesecond rising edge ofthebitclock after therising edge oftheword clock,\nduetoanoffset of1.Similarly, theMSB oftheleft-channel data isvalid onthesecond rising edge ofthebitclock\nafter thefalling edge oftheword clock.\nFigure 16.Left-Justified Mode With Ch_Offset_1 =1,Channel Swapping Enabled\nWhen time-slot-based mode isenabled with nochannel swapping, theMSB oftheleftchannel isvalid onthe\n(Offset_1 +1)th rising edge ofthebitclock following therising edge oftheword clock. And, theMSB oftheright\nchannel isvalid onthe(Ch_Offset_2 +1)thrising edge ofthebitclock following theLSB oftheleftchannel.\nFigure 17shows theoperation with time-slot-based mode enabled and Ch_Offset_1 =0and Ch_Offset_2 =1.\nTheMSB oftheleftchannel isvalid onthefirstrising edge ofthebitclock after therising edge oftheword clock.\nData transfer fortheright channel does notwait forthefalling edge oftheword clock, andtheMSB oftheright\nchannel isvalid onthesecond rising edge ofthebitclock after theLSB oftheleftchannel.\n18 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nRD(n) RD(n+1)2 1 0 3 2 1 0 3\nLD (n)WORD\nCLOCK\nBIT\nCLOCK\nDATA n-1 n-2 n-3 n-1 n-2 n-3 n-1 n-2 n-3\nRight Channel Left Channel\nCh_Offset_1 = 0 Ch_Offset_2 = 1\nLD (n) LD(n+1)2 1 0 3 2 1 0 3\nRD (n)WORD\nCLOCK\nBIT\nCLOCK\nDATA n-1 n-2 n-3 n-1 n-2 n-3 n-1 n-2 n-3\nLeft Channel Right Channel\nCh_Offset_1 = 0 Ch_Offset_2 = 1\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nFeature Description (continued)\nFigure 17.Left-Justified Mode, Time-Slot-Based Mode Enabled, Ch_Offset_1 =0,Ch_Offset_2 =1\nForthecase with time-slot-based mode enabled andchannel swapping enabled, theMSB oftheright channel is\nvalid onthe(Ch_Offset_1 +1)th rising edge ofthebitclock following therising edge oftheword clock. And, the\nMSB oftheleftchannel isvalid onthe(Ch_Offset_2 +1)th rising edge ofthebitclock following theLSB ofthe\nright channel. Figure 18shows theoperation inthismode with Ch_Offset_1 =0andCh_Offset_2 =1.The MSB\noftheright channel isvalid onthefirstrising edge ofthebitclock after therising edge oftheword clock. Data\ntransfer fortheleftchannel starts following thecompletion ofdata transfer fortheright channel without waiting for\nthefalling edge oftheword clock. The MSB oftheleftchannel isvalid onthesecond rising edge ofthebitclock\nafter theLSB oftheright channel.\nFigure 18.Left-Justified Mode, Time-Slot-Based Mode Enabled, Ch_Offset_1 =0,Ch_Offset_2 =1,\nChannel Swapping Enabled\n10.3.6.3 I2SMode\nInI2Smode, theMSB oftheleftchannel isvalid onthesecond rising edge ofthebitclock after thefalling edge\noftheword clock. Similarly, theMSB oftheright channel isvalid onthesecond rising edge ofthebitclock after\ntherising edge oftheword clock. Figure 19shows thestandard I2Stiming.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TLV320ADC3001\nLD(n) LD(n+1)2 1 0 3 2 1 0 3 3\nRD(n)LEFT CHANNEL RIGHT CHANNEL\nLD(n) = nth Sample of Left-Channel Data RD(n) = nth Sample of Right-Channel DataWORD\nCLOCK\nBIT\nCLOCK\nDATA n-1 n-2 n-3 n-1 n-2 n-3 n-1 n-2 n-3\nCh_Offset_1 = 0 Ch_Offset_1 = 0\nLD(n) LD(n+1)432 5 10 432 5 10 5\nRD(n)LEFT CHANNEL RIGHT CHANNEL\nLD(n) = nth Sample of Left-Channel Data RD(n) = nth Sample of Right-Channel DataWORD\nCLOCK\nBIT\nCLOCK\nDATAn-1 n-1 n-1\nCh_Offset_1 = 2 Ch_Offset_1 = 2\nLD(n) LD(n+1)2 1 0 3 2 1 0 3 3\nRD(n)LEFT CHANNEL RIGHT CHANNEL\nLD(n) = nth Sample of Left-Channel Data RD(n) = nth Sample of Right-Channel DataWORD\nCLOCK\nBIT\nCLOCK\nDATA n-1 n-2 n-3 n-1 n-2 n-3 n-1 n-2 n-3\nCh_Offset_1 = 0 Ch_Offset_1 = 0\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nFeature Description (continued)\nFigure 19.I2SMode (Standard Timing)\nFigure 20shows theI2Smode timing with Ch_Offset_1 =2.\nFigure 20.I2SMode With Ch_Offset_1 =2\nFigure 21shows theI2Smode timing with Ch_Offset_1 =0andbitclock inverted.\nFigure 21.I2SMode With Ch_Offset_1 =0,BitClock Inverted\nForI2Smode, thenumber ofbitclocks perchannel must begreater than orequal totheprogrammed word\nlength ofthedata. Also, theprogrammed offset value must beless than thenumber ofbitclocks perframe byat\nleast theprogrammed word length ofthedata.\n20 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nLD(n) LD (n+1)2 1 0 3 0 32 1 3\nRD(n)LEFT CHANNEL RIGHT CHANNELWORD\nCLOCK\nBIT\nCLOCK\nDATA n-1 n-2 n-3 n-1 n-2 n-3 n-1 n-2 n-3\nCh_Offset_1 = 0\nLD(n) LD(n+1)2 1 0 3 0 32 1\nRD(n)LEFT CHANNEL RIGHT CHANNEL\nLD(n) = nth Sample of Left-Channel DatA RD(n) = nth Sample of Right-Channel DataWORD\nCLOCK\nBIT\nCLOCK\nDATA n-1 n-2 n-3 n-1 n-2 n-3 n-1 n-2 n-3\nCh_Offset_1 = 1\nLD(n) LD(n+1)2 1 0 3 0 32 1 3\nRD(n)LEFT□CHANNEL RIGHT□CHANNEL\nLD(n)□=□n\'th□sample□of□left□channel□date RD(n)□=□n\'th□sample□of□right□channel□dateWORD\nCLOCK\nBIT\nCLOCK\nDATAn-1 n-2 n-3 n-1 n-2 n-3 n-1 n-2 n-3\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nFeature Description (continued)\n10.3.6.4 DSP Mode\nInDSP mode, therising edge oftheword clock starts thedata transfer with theleft-channel data firstand is\nimmediately followed bytheright-channel data. Each data bitisvalid onthefalling edge ofthebitclock.\nFigure 22shows thestandard timing fortheDSP mode.\nFigure 22.DSP Mode (Standard Timing)\nFigure 23shows theDSP mode timing with Ch_Offset_1 =1.\nFigure 23.DSP Mode With Ch_Offset_1 =1\nFigure 24shows theDSP mode timing with Ch_Offset_1 =0andbitclock inverted.\nFigure 24.DSP Mode With Ch_Offset_1 =0,BitClock Inverted\nForDSP mode, thenumber ofbitclocks perframe must begreater than twice theprogrammed word length of\nthedata. Also, theprogrammed offset value must beless than thenumber ofbitclocks perframe byatleast the\nprogrammed word length ofthedata.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TLV320ADC3001\nRD(n) RD(n+1)2 1 0 3 0 32 1 3\nLD(n)RIGHT CHANNEL LEFT CHANNELWORD\nCLOCK\nBIT\nCLOCK\nDATAn-1 n-2 n-3 n-1 n-2 n-3 n-1 n-2 n-3\nCh_Offset_1 = 0 Ch_Offset_2 = 3\nRD(n) RD(n+1)2 1 0 3 0 32 1 3\nLD(n)RIGHT CHANNEL LEFT CHANNELWORD\nCLOCK\nBIT\nCLOCK\nDATAn-1 n-2 n-3 n-1 n-2 n-3 n-1 n-2 n-3\nCh_Offset_1 = 0 Ch_Offset_2 = 3\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nFeature Description (continued)\nFigure 25shows theDSP time-slot-based mode without channel swapping, and with Ch_Offset_1 =0and\nCh_Offset_2 =3.The MSB ofleftchannel data isvalid onthefirstfalling edge ofthebitclock after therising\nedge oftheword clock. Because theright channel hasanoffset of3,theMSB ofitsdata isvalid onthethird\nfalling edge ofthebitclock after theLSB oftheleft-channel data. Asinthecase ofother modes, theserial output\nbusisputinthehigh-impedance state, ifHi-Z state operation oftheoutput isenabled, during alltheextra bit-\nclock cycles intheframe.\nFigure 25.DSP Mode, Time-Slot-Based Mode Enabled, Ch_Offset_1 =0,Ch_Offset_2 =3\nFigure 26shows thetiming diagram fortheDSP mode with leftandright channels swapped, Ch_Offset_1 =0,\nandCh_Offset_2 =3.TheMSB oftheright channel isvalid onthefirstfalling edge ofthebitclock after therising\nedge oftheword clock. And, theMSB oftheleftchannel isvalid three bit-clock cycles after theLSB ofright\nchannel, because theoffset fortheleftchannel is3.\nFigure 26.DSP Mode, Time-Slot-Based Mode Enabled, Ch_Offset_1 =0,Ch_Offset_2 =3,Channel Swap\nEnabled\n10.3.7 Audio Clock Generation\nThe audio converters infully programmable filter mode intheTLV320ADC3001 need aninternal audio master\nclock atafrequency of≥N×fS,where N=IADC (page 0,register 21)when filter mode (page 0,register 61)\nequals zero, otherwise Nequals theinstruction count from Table 6,ADC Processing Blocks. The master clock is\nobtained from anexternal clock signal applied tothedevice.\nThe device can accept anMCLK input from 512 kHz to50MHz, which can then bepassed through either a\nprogrammable divider oraPLL, togettheproper internal audio master clock needed bythedevice. The BCLK\ninput canalso beused togenerate theinternal audio master clock.\nAprimary concern isproper operation ofthecodec atvarious sample rates with thelimited MCLK frequencies\navailable inthesystem. This device includes ahighly programmable PLL toaccommodate such situations easily.\nThe integrated PLL cangenerate audio clocks from awide variety ofpossible MCLK inputs, with particular focus\npaid tothestandard MCLK rates already widely used.\nWhen thePLL isenabled,\nfS=(PLLCLK_IN ×K×R)/(NADC ×MADC ×AOSR ×P)\n22 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nFeature Description (continued)\nwhere\n•P=1,2,3,…,8\n•R=1,2,…,16\n•K=J.D\n•J=1,2,3,…,63\n•D=0000, 0001, 0002, 0003, …,9998, 9999\n•PLLCLK_IN canbeMCLK orBCLK, selected bypage 0,register 4,bitsD3–D2. (1)\nP,R,J,and Dareregister programmable. Jistheinteger portion ofK(the numbers totheleftofthedecimal\npoint), while Disthefractional portion ofK(the numbers totheright ofthedecimal point, assuming four digits of\nprecision).\nExamples:\nIfK=8.5,then J=8,D=5000\nIfK=7.12, then J=7,D=1200\nIfK=14.03, then J=14,D=0300\nIfK=6.0004, then J=6,D=0004\nWhen thePLL isenabled and D=0000, thefollowing conditions must besatisfied tomeet specified\nperformance:\n512kHz≤(PLLCLK_IN /P)≤20MHz\n80MHz≤(PLLCLK _IN×K×R/P)≤110MHz\n4≤J≤55\nWhen thePLL isenabled and D≠0000, thefollowing conditions must besatisfied tomeet specified\nperformance:\n10MHz≤PLLCLK _IN/P≤20MHz\n80MHz≤PLLCLK _IN×K×R/P≤110MHz\n4≤J≤11\nR=1\nExample:\nForMCLK =12MHz, fS=44.1 kHz, NADC =8,MADC =2,andAOSR =128:\nSelect P=1,R=1,K=7.5264, which results inJ=7,D=5264\nExample:\nForMCLK =12MHz, fS=48kHz,NADC =8,MADC =2,andAOSR =128:\nSelect P=1,R=1,K=8.192, which results inJ=8,D=1920\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nFeature Description (continued)\nTable 1lists several example cases oftypical MCLK rates andhow toprogram thePLL toachieve anfSof44.1\nkHzor48kHzwith NADC =8,MADC =2,andAOSR =128.\nTable 1.Typical MCLK Rates\nMCLK (MHz) P R J D ACHIEVED fS %ERROR\nfS=44.1 kHz\n2.8224 1 1 32 0 44100.00 0.0000\n5.6448 1 1 16 0 44100.00 0.0000\n12.0 1 1 7 5264 44100.00 0.0000\n13.0 1 1 6 9474 44099.71 –0.0007\n16.0 1 1 5 6448 44100.00 0.0000\n19.2 1 1 4 7040 44100.00 0.0000\n19.68 1 1 4 5893 44100.30 0.0007\n48.0 4 1 7 5264 44100.00 0.0000\nfS=48kHz\n2.048 1 1 48 0 48000.00 0.0000\n3.072 1 1 32 0 48000.00 0.0000\n4.096 1 1 24 0 48000.00 0.0000\n6.144 1 1 16 0 48000.00 0.0000\n8.192 1 1 12 0 48000.00 0.0000\n12.0 1 1 8 1920 48000.00 0.0000\n13.0 1 1 7 5618 47999.71 –0.0006\n16.0 1 1 6 1440 48000.00 0.0000\n19.2 1 1 5 1200 48000.00 0.0000\n19.68 1 1 4 9951 47999.79 –0.0004\n48.0 4 1 8 1920 48000.00 0.0000\n24 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nConvention:\nPage□Number:□Register□Number:{Register□Bit}[Register□Name](Reset□Value)MCLK BCLK\nPLL\nx(RxJ.D)/P\nP0:0x04(4)[Clock-Gen□Muxing ]□(0h)MCLK BCLK50 MHz MAX 13 MHz MAX\nPLL_CLKIN\n50 MHz MAX\nPLL_CLK\n110 MHz MAX\n÷NADC\n÷MADC\n÷AOSRADC_CLK ADC_MOD_CLK\n÷NBDIV_CLKIN\n26 MHz MAX\nP0:0x1E(30)\n[BDIV□N _VAL ]□(1h)\nBCLKN = 1, 2, …, 127, 128\nNADC = 1, 2, …, 127, 128\nMADC = 1, 2, …, 127, 128\nAOSR =1, 2, …, 255, 256P0:0x12(18)\n[ADC□NADC_VAL ]□(1h)\nP0:0x13(19)\n[ADC□MADC_VAL]□(1h)\nP0:0x14(20)\n[ADC AOSR _VAL ]□(80h)ADC_CLK\n33 MHz MAX\nADC_MOD_CLK\n6.5 MHz MAX\nADC_FS\n100 kHz MAXP0:0x19(25)□[CLKOUT□MUX ]□(0h)MCLK BCLK PLL_CLK\nCDIV_CLKIN\n110 MHz MAX\n÷M\nM = 1, 2, …, 127, 128P0:0x1A(26)\n[CLKOUT□M_VAL ]□(1h)\nCLKOUT (DOUT)ADC_CLK ADC_MOD_CLK\nNote:\nMADC□x AOSR > IADC\nWhere□IADC□number□of□instructions□(Instruction□Count)□□for□the ADC□MAC□engine,□it□is□programmable□from□2,□4, …,□510.P0:0x05(5)□[PLL P and□R -VAL ]□(11h)\nP0:0x06(6)□[PLL J -VAL ]□(4h)\nP0:0x07(7)□[PLL D-VAL MSB ]□(0h)\nP0:0x08(8)□[PLL D-VAL LSB ]□(0h)\nBCLK□is□an□output□in□master□mode .\nP0:0x1B(27):3[ADC□Interface□Control 1]13 MHz MAX 50 MHz MAXPLL_CLK_IN□REG\nCODEC_CLKIN□REGBCLK□is□an□input□in□slave□mode\nP0:0x1B(27):3 [ADC□Interface□Control ]□(0h)\n13 MHz MAX 50 MHz MAXADC_CLKIN\nP0:0x35(53)\n[DOUT□Control ]□(1Eh)P0:0x04(4)□[Clock-Gen□Muxing ]□(0h)\nP0:0x1D(29)\n[ADC□Interface□Control 2]\n(2h)\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nAdetailed diagram oftheaudio clock section oftheTLV320ADC3001 isshown inFigure 27.\nFigure 27.Audio Clock-Generation Processing\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\n10.3.8 Stereo Audio ADC\nThe TLV320ADC3001 includes astereo audio ADC, which uses adelta-sigma modulator with 128-times\noversampling insingle-rate mode, followed byadigital decimation filter. TheADC supports sampling rates from 8\nkHz to48kHz insingle-rate mode, andupto96kHz indual-rate mode. Whenever theADC isinoperation, the\ndevice requires thatanaudio master clock beprovided andappropriate audio clock generation besetupwithin\nthedevice.\nInorder toprovide optimal system power dissipation, thestereo ADC canbepowered onechannel atatime, to\nsupport thecase where only mono record capability isrequired. Inaddition, both channels canbefully orpartially\npowered down.\nThe integrated digital decimation filter removes high-frequency content anddownsamples theaudio data from an\ninitial sampling rate of128fStothefinal output sampling rate offS.The decimation filter provides alinear phase\noutput response with agroup delay of17/f S.The –3-dB bandwidth ofthedecimation filter extends to0.45 fSand\nscales with thesample rate (fS).The filter hasminimum 73-dB attenuation over thestop band from 0.55 fSto64\nfS.Independent digital highpass filters arealso included with each ADC channel, with acorner frequency thatcan\nbesetindependently byprogrammable coefficients orcanbedisabled entirely.\nBecause ofthe oversampling nature ofthe audio ADC and the integrated digital decimation filtering,\nrequirements foranalog anti-aliasing filtering arerelaxed. The TLV320ADC3001 integrates asecond-order\nanalog anti-aliasing filter with 20-dB attenuation at1MHz. This filter, combined with thedigital decimation filter,\nprovides sufficient anti-aliasing filtering without requiring additional external components.\nTheADC ispreceded byaprogrammable-gain amplifier (PGA), which allows analog gain control from 0dBto40\ndBinsteps of0.5dB.The PGA gain changes areimplemented with aninternal soft-stepping algorithm thatonly\nchanges theactual volume level byone 0.5-dB step every one ortwoADC output samples, depending onthe\nregister programming (see register page 0/register 81). This soft-stepping makes sure that volume control\nchanges occur smoothly with noaudible artifacts. Onreset, thePGA gain defaults toamute condition, and on\npower down, thePGA soft-steps thevolume tomute before shutting down. Aread-only flagissetwhenever the\ngain applied byPGA equals thedesired value setbytheregister. The soft-stepping control canalso bedisabled\nbyprogramming aregister bit.When soft stepping isenabled, theaudio master clock must beapplied tothe\ndevice after theADC power-down register iswritten toensure thesoft-stepping tomute hascompleted. When\ntheADC power-down flagisnolonger set,theaudio master clock canbeshut down.\n10.3.9 Audio Analog Inputs\n10.3.9.1 Digital Volume Control\nThe TLV320ADC3001 also hasadigital volume-control block with arange from –12dBto20dBinsteps of0.5\ndB.Itissetbyprogramming page 0/register 83andpage 0/register 84forleftandright channels, respectively.\nTable 2.Digital Volume Control forADC\nLEFT /RIGHT CHANNEL PAGE 0/DESIRED GAINREGISTER 83,PAGE 0/dBREGISTER 84,BITS D6–D0\n–12 1101000\n–11.5 1101001\n–11 1101010\n... ...\n–0.5 1111111\n0 0000000 (default)\n0.5 0000001\n... ...\n19.5 0100111\n20 0101000\n26 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nDuring volume control changes, thesoft-stepping feature isused toavoid audible artifacts. Thesoft-stepping rate\ncanbesettoeither 1or2gain steps persample. Soft-stepping canalso beentirely disabled. This soft-stepping\nisconfigured viapage 0/register 81,bitsD1–D0,and iscommon tosoft-stepping control fortheanalog PGA.\nDuring power-down ofanADC channel, thisvolume control soft-steps down to–12dBbefore powering down.\nDue tothesoft-stepping control, soon after changing thevolume control setting orpowering down theADC\nchannel, theactual applied gain may bedifferent from theone programmed through thecontrol register. The\nTLV320ADC3001 gives feedback totheuser through read-only flags page 0/register 36,bitD7fortheleft\nchannel andpage 0/register 36,bitD3fortheright channel.\n10.3.9.2 Fine Digital Gain Adjustment\nAdditionally, thegain ineach ofthechannels isfinely adjustable insteps of0.1dB.This isuseful when trying to\nmatch thegain between channels. Byprogramming page 0/register 82,thegain canbeadjusted from 0dBto\n–0.4dBinsteps of0.1dB.This feature, incombination with theregular digital volume control, allows thegains\nthrough theleftandright channels bematched intherange of–0.5dBto0.5dBwith aresolution of0.1dB.\n10.3.9.3 AGC\nThe TLV320ADC3001 includes automatic gain control (AGC) forADC recording. AGC canbeused tomaintain a\nnominally-constant output level when recording speech. Asopposed tomanually setting thePGA gain, inthe\nAGC mode, thecircuitry automatically adjusts thePGA gain astheinput signal becomes overly loud orweak,\nsuch aswhen aperson speaking intoamicrophone moves closer toorfarther from themicrophone. The AGC\nalgorithm hasseveral programmable parameters, including target gain, attack and decay time constants, noise\nthreshold, andmax PGA applicable, thatallow thealgorithm tobefine-tuned foranyparticular application. The\nalgorithm uses theabsolute average ofthesignal (which istheaverage oftheabsolute value ofthesignal) asa\nmeasure ofthenominal amplitude oftheoutput signal. Because thegain canbechanged atthesample interval\ntime, theAGC algorithm operates attheADC sample rate.\n•Target level represents thenominal output level atwhich theAGC attempts tohold theADC output signal\nlevel. The TLV320ADC3001 allows programming ofeight different target levels, which canbeprogrammed\nfrom –5.5dBto–24dBrelative toafull-scale signal. Because theTLV320ADC3001 reacts tothesignal\nabsolute average andnottopeak levels, itisrecommended thatthetarget level besetwith enough margin to\navoid clipping attheoccurrence ofloud sounds.\n•Attack time determines how quickly theAGC circuitry reduces thePGA gain when theoutput signal level\nexceeds thetarget level duetoincrease ininput signal level. Awide range ofattack-time programmability is\nsupported interms ofnumber ofsamples (that is,number ofADC sample-frequency clock cycles).\n•Decay time determines how quickly thePGA gain isincreased when theoutput signal level falls below the\ntarget level duetoreduction ininput signal level. Awide range ofdecay time programmability issupported in\nterms ofnumber ofsamples (that is,number ofADC sample-frequency clock cycles).\n•Noise threshold isareference level. Iftheinput speech average value falls below thenoise threshold, the\nAGC considers itasasilence andhence brings down thegain to0dBinsteps of0.5dBevery sample period\nandsets thenoise-threshold flag. The gain stays at0dBunless theinput speech signal average rises above\nthenoise threshold setting. This ensures thatnoise isnotamplified intheabsence ofspeech. Noise threshold\nlevel intheAGC algorithm isprogrammable from –30dBto–90dBoffull-scale. When theAGC noise\nthreshold issetto–70dB,–80db,or–90dB,themicrophone input max PGA applicable setting must be\ngreater than orequal to11.5 dB,21.5 dB,or31.5 dB,respectively. This operation includes hysteresis and\ndebounce toavoid theAGC gain from cycling between high gain and0dBwhen signals arenear thenoise\nthreshold level. Thenoise (orsilence) detection feature canbeentirely disabled bytheuser.\n•Max PGA applicable allows thedesigner torestrict themaximum gain applied bytheAGC. This canbeused\nforlimiting PGA gain insituations where environmental noise isgreater than theprogrammed noise threshold.\nMicrophone input Max PGA applicable canbeprogrammed from 0dBto40dBinsteps of0.5dB.\n•Hysteresis ,asthename suggests, determines awindow around thenoise threshold which must be\nexceeded todetect that therecorded signal isindeed either noise orsignal. Ifinitially theenergy ofthe\nrecorded signal isgreater than thenoise threshold, then theAGC recognizes itasnoise only when the\nenergy oftherecorded signal falls below thenoise threshold byavalue given byhysteresis. Similarly, after\ntherecorded signal isrecognized asnoise, fortheAGC torecognize itasasignal, itsenergy must exceed\nthenoise threshold byavalue given bythehysteresis setting. Inorder toprevent theAGC from jumping\nbetween noise andsignal states, (which canhappen when theenergy ofrecorded signal isclose tothenoise\nthreshold) anon-zero hysteresis value must bechosen. Thehysteresis feature canalso bedisabled.\n•Debounce time (noise andsignal) determines thehysteresis intime domain fornoise detection. The AGC\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: TLV320ADC3001\n1\n0 1\n15 1\n1N + N zH(z) =\n2 D z/c45\n/c45/c45\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\ncontinuously calculates theenergy oftherecorded signal. Ifthecalculated energy isless than thesetnoise\nthreshold, then theAGC does notincrease theinput gain toachieve thetarget level. However, tohandle\naudible artifacts which canoccur when theenergy oftheinput signal isclose tothenoise threshold, theAGC\nchecks iftheenergy oftherecorded signal isless than thenoise threshold foratime greater than thenoise\ndebounce time. Similarly, theAGC starts increasing theinput-signal gain toreach thetarget level when the\ncalculated energy oftheinput signal isgreater than thenoise threshold. Again, toavoid audible artifacts when\ntheinput-signal energy isclose tonoise threshold, theenergy oftheinput signal must continuously exceed\nthenoise threshold value forthesignal-debounce time. Ifthedebounce times arekept small, then audible\nartifacts canresult byrapid enabling anddisabling theAGC function. Atthesame time, ifthedebounce time\niskept toolarge, then theAGC may take time torespond tochanges inlevels ofinput signals with respect to\nthenoise threshold. Both noise andsignal-debounce time canbedisabled.\n•TheAGC noise-threshold flag isaread-only flagindicating that theinput signal haslevels lower than the\nnoise threshold, andthus isdetected asnoise (orsilence). Insuch acondition, theAGC applies again of0\ndB.\n•Gain applied byAGC isaready-only register setting which gives areal-time feedback tothesystem onthe\ngain applied bytheAGC totherecorded signal. This, along with thetarget setting, canbeused todetermine\ntheinput signal level. Inasteady-state situation\nTarget Level (dB)=Gain Applied byAGC (dB) +Input Signal Level (dB)\nWhen theAGC noise threshold flagisset,then thestatus ofgain applied byAGC isnotvalid.\n•TheAGC saturation flag isaread-only flagindicating thattheADC output signal hasnotreached itstarget\nlevel. However, theAGC isunable toincrease thegain further because therequired gain ishigher than the\nmaximum allowed PGA gain. Such asituation can happen when theinput signal has lowenergy and the\nnoise threshold isalso setlow. When theAGC noise threshold flagisset,thestatus ofAGC saturation flag\nmust beignored.\n•The ADC saturation flag isaread-only flag indicating anoverflow condition intheADC channel. On\noverflow, thesignal isclipped anddistortion results. This typically happens when theAGC target level iskept\nhigh andtheenergy intheinput signal increases faster than theattack time.\n•AnAGC lowpass filter isused tohelp determine theaverage level oftheinput signal. This average level is\ncompared totheprogrammed detection levels intheAGC toprovide thecorrect functionality. This lowpass\nfilter isintheform ofafirst-order IIRfilter. Two 8-bit registers areused toform the16-bit digital coefficient as\nshown ontheregister map. Inthis way, atotal of6registers areprogrammed toform thethree IIR\ncoefficients. Thetransfer function ofthefilter implemented forsignal level detection isgiven by\nwhere\n•Coefficient N0canbeprogrammed bywriting intopage 4/register 2andpage 4/register 3.\n•Coefficient N1canbeprogrammed bywriting intopage 4/register 4andpage 4/register 5.\n•Coefficient D1canbeprogrammed bywriting intopage 4/register 6andpage 4/register 7.\n•N0,N1,andD1are16-bit 2s-complement numbers andtheir default values implement alowpass filter with\ncutoff at0.002735 ×ADC_fS. (2)\nSee Table 3forvarious AGC programming options. AGC canbeused only iftheanalog microphone input is\nrouted totheADC channel.\nTable 3.AGC Parameter Settings\nCONTROL REGISTER CONTROL REGISTERFUNCTION BITLEFT ADC RIGHT ADC\nAGC enable Page 0/register 86 Page 0/register 94 D(7)\nTarget Level Page 0/register 86 Page 0/register 94 D(6:4)\nHysteresis Page 0/register 87 Page 0/register 95 D(7:6)\nNoise threshold Page 0/register 87 Page 0/register 95 D(5:1)\nMax PGA applicable Page 0/register 88 Page 0/register 96 D(6:0)\nTime constants (attack time) Page 0/register 89 Page 0/register 97 D(7:0)\nTime constants (decay time) Page 0/register 90 Page 0/register 98 D(7:0)\n28 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTarget\nLevelInput\nSignal\nOutput\nSignal\nAGC\nGain\nAttack\nTimeDecay Time\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nTable 3.AGC Parameter Settings (continued)\nCONTROL REGISTER CONTROL REGISTERFUNCTION BITLEFT ADC RIGHT ADC\nDebounce time (noise) Page 0/register 91 Page 0/register 99 D(4:0)\nDebounce time (signal) Page 0/register 92 Page 0/register 100 D(3:0)\nGain applied byAGC Page 0/register 93 Page 0/register 101 D(7:0) (read-only)\nAGC noise threshold flag Page 0/register 45(sticky flag), Page 0/register 45(sticky flag), D(6:5) (read-only)\nPage 0/register 47(non-sticky flag) Page 0/register 47(non-sticky flag)\nAGC saturation flag Page 0/register 36(sticky flag) Page 0/register 36(sticky flag) D(5), D(1) (read-only)\nADC saturation flag Page 0/register 42(sticky flag), Page 0/register 42(sticky flag), D(3:2) (read-only)\nPage 0/register 43(non-sticky flag) Page 0/register 43(non-sticky flag)\nFigure 28.AGC Characteristics\nThe TLV320ADC3001 includes three analog audio input pins, which canbeconfigured asone fully-differential\npair and one single-ended input, orasthree single-ended audio inputs. These pins connect through series\nresistors and switches tothevirtual ground terminals oftwo fully differential operational amplifiers (one per\nADC/PGA channel). Byselecting toturnononly onesetofswitches peroperational amplifier atatime, theinputs\ncanbeeffectively multiplexed toeach ADC PGA channel.\nByselecting toturn onmultiple sets ofswitches peroperational amplifier atatime, mixing canalso beachieved.\nMixing ofmultiple inputs can easily lead toPGA outputs that exceed therange oftheinternal operational\namplifiers, resulting insaturation andclipping ofthemixed output signal. Whenever mixing isbeing implemented,\ntheuser must take adequate precautions toavoid such asaturation case from occurring. Ingeneral, themixed\nsignal must notexceed 2Vpp(single-ended) or4Vpp(differential).\nInmost mixing applications, there isalso ageneral need toadjust thelevels oftheindividual signals being\nmixed. Forexample, ifasoft signal and alarge signal aretobemixed and played together, thesoft signal\ngenerally must beamplified toalevel comparable tothelarge signal before mixing. Inorder toaccommodate this\nneed, theTLV320ADC3001 includes input level control oneach oftheindividual inputs before they aremixed or\nmultiplexed intotheADC PGAs, with programmable attenuation at0dB,–6dB,oroff.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: TLV320ADC3001\nPGA\n0/+40 dB\n0.5 dB□stepsADCAGC\nPGA\n0/+40 dB\n0.5 dB□stepsADCAGC+\n-\n+\n+\n-++\n--\n+\n--IN1L(P)\nIN2L\nIN1R(M)\nIN1L(P)\nIN1R(M)IN1L(P)\nIN2L\nIN1R(M)\nIN1L(P)\nIN1L(P)\nIN1R(M)IN1R(M)All□coarse□stage□attenuations□are□set□to□0□dB,□-6□dB,□or□Off□by□register□setting.\nThe□default□is□all□the□switches□are□off□at□startup.\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nNOTE\nThis input level control isnotintended tobeavolume control, butinstead used forcoarse\nlevel setting. Finer soft-stepping oftheinput level isimplemented inthisdevice bythe\nADC PGA.\nFigure 29.TLV320ADC3001 Available Audio Input Path Configurations\nTable 4.TLV320ADC3001 Audio Signals\nAUDIO SIGNALS AVAILABLE TOLEFT ADC AUDIO SIGNALS AVAILABLE TORIGHT ADC\nSINGLE-ENDED INPUTS DIFFERENTIAL INPUTS SINGLE-ENDED INPUTS DIFFERENTIAL INPUTS\nIN1L(P) IN1L(P), IN1R(M) IN1R(M) IN1L(P), IN1R(M)\nIN2L IN1L(P)\nIN1R(M)\nInputs canbeselected assingle-ended instead offully-differential, andmixing ormultiplexing intotheADC PGAs\nisalso possible inthismode. Itisnotpossible, however, foraninput pair tobeselected asfully-differential for\nconnection tooneADC PGA andsimultaneously selected assingle-ended forconnection totheother ADC PGA\nchannel. However, itispossible foraninput tobeselected ormixed intoboth left-andright-channel PGAs, as\nlong asithasthesame configuration forboth channels (either both single-ended orboth fully differential).\n10.3.10 Input Impedance andVCM Control\nThe TLV320ADC3001 includes several programmable settings tocontrol analog input pins, particularly when\nthey arenotselected forconnection toanADC PGA. Thedefault option allows unselected inputs tobeputintoa\nhigh-impedance state, such that theinput impedance seen looking intothedevice isextremely high. However,\nthepins onthedevice doinclude protection diode circuits connected toAVDD andAVSS. Thus, ifanyvoltage is\ndriven onto apinapproximately one diode drop (~0.6 V)above AVDD orone diode drop below AVSS, these\nprotection diodes willbegin conducting current, resulting inaneffective impedance thatnolonger appears asa\nhigh-impedance state.\n30 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nAnother programmable option forunselected analog inputs istoweakly hold them atthecommon-mode input\nvoltage oftheADC PGA (which isdetermined byaninternal band-gap voltage reference). This isuseful tokeep\ntheac-coupling capacitors connected toanalog inputs biased upatanormal dclevel, thus avoiding theneed for\nthem tocharge upsuddenly when theinput ischanged from being unselected toselected forconnection toan\nADC PGA. This option iscontrolled inpage 1/register 52through page 1/register 57.The user must specify\nthisoption isdisabled when aninput isselected forconnection toanADC PGA orselected fortheanalog input\nbypass path, because itcancorrupt therecorded input signal ifleftoperational when aninput isselected.\nInmost cases, theanalog input pins ontheTLV320ADC3001 must beac-coupled toanalog input sources, the\nonly exception tothisgenerally being ifanADC isbeing used fordcvoltage measurement. The ac-coupling\ncapacitor causes ahighpass filter pole tobeinserted intotheanalog signal path, sothesize ofthecapacitor\nmust bechosen tomove that filter pole sufficiently lowinfrequency tocause minimal effect ontheprocessed\nanalog signal. The input impedance oftheanalog inputs when selected forconnection toanADC PGA varies\nwith thesetting oftheinput level control, starting atapproximately 35kΩwith aninput level control setting of0\ndB,and62.5 kΩwhen theinput level control issetat–6dB.Forexample, using a0.1-μFac-coupling capacitor\natananalog input willresult inahighpass filter pole of45.5 Hzwhen the0-dB input level-control setting is\nselected. Tosetahighpass corner fortheapplication, thefollowing input impedance table (Table 5)hasbeen\nprovided with various mixer gains andmicrophone PGA ranges.\nTable 5.Single-Ended Input Impedance vsPGA Ranges(1)\nMIXER GAIN (dB) MICROPHONE PGA RANGE (dB) INPUT IMPEDANCE (Ω)\n0 0–5.5 35,000\n0 6–11.5 38,889\n0 12–17.5 42,000\n0 18–23.5 44,074\n0 24–29.5 45,294\n0 30–35.5 45,960\n0 36–40 46,308\n–6 0–5.5 62,222\n–6 6–11.5 70,000\n–6 12–17.5 77,778\n–6 18–23.5 84,000\n–6 24–29.5 88,148\n–6 30–35.5 90,588\n–6 36–40 91,919\n(1) Valid when only oneinput isenabled\n10.3.11 MICBIAS Generation\nTheTLV320ADC3001 includes aprogrammable microphone bias output voltage (MICBIAS), capable ofproviding\noutput voltages of2Vor2.5V(both derived from theon-chip band-gap voltage) with 4-mA output-current drive\ncapability. Inaddition, theMICBIAS may beprogrammed tobeswitched toAVDD directly through anon-chip\nswitch, oritcanbepowered down completely when notneeded, forpower savings. This function iscontrolled by\nregister programming inpage 1/register 51.\n10.3.12 ADC Decimation Filtering andSignal Processing\nThe TLV320ADC3001 ADC channel includes abuilt-in digital decimation filter toprocess theoversampled data\nfrom thedelta-sigma modulator togenerate digital data attheNyquist sampling rate with high dynamic range.\nThe decimation filter canbechosen from three different types, depending ontherequired frequency response,\ngroup delay, andsampling rate.\n10.3.12.1 Processing Blocks\nTheTLV320ADC3001 offers arange ofprocessing blocks which implement various signal processing capabilities\nalong with decimation filtering. These processing blocks give users thechoice ofhow much and what type of\nsignal processing they may useandwhich decimation filter isapplied.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 31\nProduct Folder Links: TLV320ADC3001\nTo Audio\nInterface1stOrder\nIIRxAGC\nGain\nCompen\nSation\nAGC\nTo Analog□PGAFilter AFrom□Delta-Sigma\nModulator□or\nDigital□Microphone\nFrom\nDigital□Vol.□Ctrl\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nThesignal processing blocks available are:\n•First-order IIR\n•Scalable number ofbiquad filters\n•Variable-tap FIRfilter\n•AGC\nTheprocessing blocks aretuned forcommon cases andcanachieve high anti-alias filtering orlowgroup delay in\ncombination with various signal processing effects such asaudio effects and frequency shaping. The available\nfirstorder IIR,biquad, andFIRfilters have fully user-programmable coefficients. ADC processing blocks canbe\nselected bywriting topage 0/register 61.Thedefault (reset) processing block isPRB_R1.\nTable 6.ADC Processing Blocks\n1STORDERDECIMATION NUMBER PROCESSING REQUIRED AOSR RESOURCECHANNEL FIR IIRBLOCKS VALUE CLASS FILTER BIQUADSAVAILABLE\nPRB_R1 Stereo A Yes 0 No 128, 64 6\nPRB_R2 Stereo A Yes 5 No 128, 64 8\nPRB_R3 Stereo A Yes 0 25-tap 128, 64 8\nPRB_R4 Right A Yes 0 No 128, 64 3\nPRB_R5 Right A Yes 5 No 128, 64 4\nPRB_R6 Right A Yes 0 25-tap 128, 64 4\nPRB_R7 Stereo B Yes 0 No 64 3\nPRB_R8 Stereo B Yes 3 No 64 4\nPRB_R9 Stereo B Yes 0 20-tap 64 4\nPRB_R10 Right B Yes 0 No 64 2\nPRB_R11 Right B Yes 3 No 64 2\nPRB_R12 Right B Yes 0 20-tap 64 2\nPRB_R13 Right C Yes 0 No 32 3\nPRB_R14 Stereo C Yes 5 No 32 4\nPRB_R15 Stereo C Yes 0 25-tap 32 4\nPRB_R16 Right C Yes 0 No 32 2\nPRB_R17 Right C Yes 5 No 32 2\nPRB_R18 Right C Yes 0 25-tap 32 2\n10.3.12.2 Processing Blocks –Details\n10.3.12.2.1 First-Order IIR,AGC, Filter A\nFigure 30.Signal Chain forPRB_R1 andPRB_R4\n32 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTo Audio\nInterface1stOrder\nIIRxAGC\nGain\nCompen\nsation\nAGCFilter□B\nFrom\nDigital□Vol.□CtrlTo Audio\nInterface\nTo Analog□PGAFrom□Delta-Sigma\nModulator□or\nDigital□Microphone\n1stOrder\nIIR xAGC\nGain\nCompen\nsation\nAGCFilter A25-Tap□FIRFrom□Delta-Sigma\nModulator□or\nDigital□Microphone\nFrom\nDigital□Vol.□Ctrl\nTo Analog□PGATo Audio\nInterface\n1stOrder\nIIRxAGC\nGain\nCompen\nsation\nAGCFilter A HEHD HC HB HATo Audio\nInterface\nTo Analog□PGAFrom□Delta-Sigma\nModulator□or\nDigital□Microphone\nFrom\nDigital□Vol.□Ctrl\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\n10.3.12.2.2 Five Biquads, First-Order IIR,AGC, Filter A\nFigure 31.Signal Chain forPRB_R2 andPRB_R5\n10.3.12.2.3 25-Tap FIR,First-Order IIR,AGC, Filter A\nFigure 32.Signal Chain forPRB_R3 andPRB_R6\n10.3.12.2.4 First-Order IIR,AGC, Filter B\nFigure 33.Signal Chain forPRB_R7 andPRB_R10\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 33\nProduct Folder Links: TLV320ADC3001\n1stOrder\nIIRxAGC\nGain\nCompen\nsation\nAGCFilter□CFrom□Delta-Sigma\nModulator□or\nDigital□Microphone\nFrom\nDigital□Vol.□Ctrl\nTo Analog□PGATo Audio\nInterface\n1stOrder\nIIRxAGC\nGain\nCompen\nsation\nAGCFilter□B 20-Tap□FIRFrom□Delta-Sigma\nModulator□or\nDigital□Microphone\nFrom\nDigital□Vol.□Ctrl\nTo Analog□PGATo Audio\nInterface\n1stOrder\nIIRxAGC\nGain\nCompen\nsation\nAGCFilter□B HC HB HAFrom□Delta-Sigma\nModulator□or\nDigital□Microphone\nFrom\nDigital□Vol.□Ctrl\nTo Analog□PGATo Audio\nInterface\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\n10.3.12.2.5 Three Biquads, First-Order IIR,AGC, Filter B\nFigure 34.Signal Chain forPRB_R8 andPRB_R11\n10.3.12.2.6 20-Tap FIR,First-Order IIR,AGC, Filter B\nFigure 35.Signal Chain forPRB_R9 andPRB_R12\n10.3.12.2.7 First-Order IIR,AGC, Filter C\nFigure 36.Signal Chain forPRB_R13 andPRB_R16\n34 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\n1\n0 1\n15 1\n1N + N zH(z) =\n2 D z/c45\n/c45/c45\n1stOrder\nIIRxAGC\nGain\nCompen\nsation\nAGCFilter□C 25-Tap□FIRFrom□Delta-Sigma\nModulator□or\nDigital□Microphone\nFrom\nDigital□Vol.□Ctrl\nTo Analog□PGATo Audio\nInterface\n1stOrder\nIIRxAGC\nGain\nCompen\nsation\nAGCFilter□C HEHD HC HB HAFrom□Delta-Sigma\nModulator□or\nDigital□Microphone\nFrom\nDigital□Vol.□Ctrl\nTo Analog□PGATo Audio\nInterface\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\n10.3.12.2.8 Five Biquads, First-Order IIR,AGC, Filter C\nFigure 37.Signal Chain forPRB_R14 andPRB_R17\n10.3.12.2.9 25-Tap FIR,First-Order IIR,AGC, Filter C\nFigure 38.Signal forPRB_R15 andPRB_R18\n10.3.12.3 User-Programmable Filters\nDepending ontheselected processing block, different types and orders ofdigital filtering areavailable. Afirst-\norder IIRfilter isalways available, andisuseful tofilter outpossible dccomponents ofthesignal efficiently. Upto\nfivebiquad sections, oralternatively upto25-tap FIR filters, areavailable forspecific processing blocks. The\ncoefficients oftheavailable filters arearranged assequentially indexed coefficients intwobanks. Ifadaptive\nfiltering ischosen, thecoefficient banks canbeswitched inrealtime.\nThe coefficients ofthese filters areeach 16-bits wide, in2s-complement and occupy two consecutive 8-bit\nregisters intheregister space. Table 7.\n10.3.12.3.1 First-Order IIRSection\nThetransfer function forthefirst-order IIRfilter isgiven byEquation 3.\n(3)\nThefrequency response forthefirst-order IIRsection with default coefficients isflatatagain of0dB.\nTable 7.ADC 1storder IIRFilter Coefficients\nFILTER FILTER COEFFICIENT ADC COEFFICIENT, LEFT CHANNEL ADC COEFFICIENT, RIGHT CHANNEL\nN0 C4(page 4/register 8andpage 4/ C36 (page 4/register 72andpage 4/\nregister 9) register 73)\nN1 C5(page 4/register 10andpage 4/ C37 (page 4/register 74andpage 4/First-order IIRregister 11) register 75)\nD1 C6(page 4/register 12andpage 4/ C38 (page 4/register 76andpage 4/\nregister 13) register 77)\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 35\nProduct Folder Links: TLV320ADC3001\nPRB_R12and PRB_R9for , 19 MPRB_R18and PRB_R15 PRB_R6, PRB_R3,for , 24 MzFir ) z ( HM\n0 nn\nn\n/c61/c61/c61/c229\n/c61/c45\n1 2\n0 1 2\n15 1 2\n1 2N + 2 × N z + N zH(z) =\n2 2 D z D z/c45 /c45\n/c45 /c45/c45 /c180 /c45\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\n10.3.12.3.2 Biquad Section\nThetransfer function ofeach ofthebiquad filters isgiven byEquation 4.\n(4)\nThefrequency response foreach ofthebiquad sections with default coefficients isflatatagain of0dB.\nTable 8.ADC Biquad Filter Coefficients\nFILTER\nFILTER COEFFICIEN ADC COEFFICIENT, LEFT CHANNEL ADC COEFFICIENT, RIGHT CHANNEL\nT\nN0 C7(page 4/register 14andpage 4/register 15) C39 (page 4/register 78andpage 4/register 79)\nN1 C8(page 4/register 16andpage 4/register 17) C40 (page 4/register 80andpage 4/register 81)\nBiquad A N2 C9(page 4/register 18andpage 4/register 19) C41 (page 4/register 82andpage 4/register 83)\nD1 C10 (page 4/register 20andpage 4/register 21) C42 (page 4/register 84andpage 4/register 85)\nD2 C11 (page 4/register 22andpage 4/register 23) C43 (page 4/register 86andpage 4/register 87)\nN0 C12 (page 4/register 24andpage 4/register 25) C44 (page 4/register 88andpage 4/register 89)\nN1 C13 (page 4/register 26andpage 4/register 27) C45 (page 4/register 90andpage 4/register 91)\nBiquad B N2 C14 (page 4/register 28andpage 4/register 29) C46 (page 4/register 92andpage 4/register 93)\nD1 C15 (page 4/register 30andpage 4/register 31) C47 (page 4/register 94andpage 4/register 95)\nD2 C16 (page 4/register 32andpage 4/register 33) C48 (page 4/register 96andpage 4/register 97)\nN0 C17 (page 4/register 34andpage 4/register 35) C49 (page 4/register 98andpage 4/register 99)\nN1 C18 (page 4/register 36andpage 4/register 37) C50 (page 4/register 100andpage 4/register 101)\nBiquad C N2 C19 (page 4/register 38andpage 4/register 39) C51 (page 4/register 102andpage 4/register 103)\nD1 C20 (page 4/register 40andpage 4/register 41) C52 (page 4/register 104andpage 4/register 105)\nD2 C21 (page 4/register 42andpage 4/register 43) C53 (page 4/register 106andpage 4/register 107)\nN0 C22 (page 4/register 44andpage 4/register 45) C54 (page 4/register 108andpage 4/register 109)\nN1 C23 (page 4/register 46andpage 4/register 47) C55 (page 4/register 110andpage 4/register 111)\nBiquad D N2 C24 (page 4/register 48andpage 4/register 49) C56 (page 4/register 112andpage 4/register113)\nD1 C25 (page 4/register 50andpage 4/register 51) C57 (page 4/register 114andpage 4/register 115)\nD2 C26 (page 4/register 52andpage 4/register 53) C58 (page 4/register 116andpage 4/register 117)\nN0 C27 (page 4/register 54andpage 4/register 55) C59 (page 4/register 118andpage 4/register 119)\nN1 C28 (page 4/register 56andpage 4/register 57) C60 (page 4/register 120andpage 4/register 121)\nBiquad E N2 C29 (page 4/register 58andpage 4/register 59) C61 (page 4/register 122andpage 4/register 123)\nD1 C30 (page 4/register 60andpage 4/register 61) C62 (page 4/register 124andpage 4/register 125)\nD2 C31 (page 4/register 62andpage 4/register 63) C63 (page 4/register 126andpage 4/register 127)\n10.3.12.3.3 FIRSection\nSixoftheavailable ADC processing blocks offer FIRfilters forsignal processing. PRB_R9 andPRB_R12 feature\na20-tap FIRfilter, whereas theprocessing blocks PRB_R3, PRB_R6, PRB_R15, andPRB_R18 feature a25-tap\nFIRfilter\n(5)\nThe coefficients oftheFIRfilters are16-bit 2s-complement format andcorrespond totheADC coefficient space\naslisted inTable 9.There isnodefault transfer function fortheFIR filter. When theFIR filter isused, all\napplicable coefficients must beprogrammed.\n36 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nTable 9.ADC FIRFilter Coefficients\nFILTER COEFFICIENT ADC COEFFICIENT LEFT CHANNEL ADC COEFFICIENT RIGHT CHANNEL\nFir0 C7(page 4/register 14andpage 4/register 15) C39 (page 4/register 78andpage 4/register 79)\nFir1 C8(page 4/register 16andpage 4/register 17) C40 (page 4/register 80andpage 4/register 81)\nFir2 C9(page 4/register 18andpage 4/register 19) C41 (page 4/register 82andpage 4/register 83)\nFir3 C10 (page 4/register 20andpage 4/register 21) C42 (page 4/register 84andpage 4/register 85)\nFir4 C11 (page 4/register 22andpage 4/register 23) C43 (page 4/register 86andpage 4/register 87)\nFir5 C12 (page 4/register 24andpage 4/register 25) C44 (page 4/register 88andpage 4/register 89)\nFir6 C13 (page 4/register 26andpage 4/register 27) C45 (page 4/register 90andpage 4/register 91)\nFir7 C14 (page 4/register 28andpage 4/register 29) C46 (page 4/register 92andpage 4/register 93)\nFir8 C15 (page 4/register 30andpage 4/register 31) C47 (page 4/register 94andpage 4/register 95)\nFir9 C16 (page 4/register 32andpage 4/register 33) C48 (page 4/register 96andpage 4/register 97)\nFir10 C17 (page 4/register 34andpage 4/register 35) C49 (page 4/register 98andpage 4/register 99)\nFir11 C18 (page 4/register 36andpage 4/register 37) C50 (page 4/register 100andpage 4/register 101)\nFir12 C19 (page 4/register 38andpage 4/register 39) C51 (page 4/register 102andpage 4/register 103)\nFir13 C20 (page 4/register 40andpage 4/register 41) C52 (page 4/register 104andpage 4/register 105)\nFir14 C21 (page 4/register 42andpage 4/register 43) C53 (page 4/register 106andpage 4/register 107)\nFir15 C22 (page 4/register 44andpage 4/register 45) C54 (page 4/register 108andpage 4/register 109)\nFir16 C23 (page 4/register 46andpage 4/register 47) C55 (page 4/register 110andpage 4/register 111)\nFir17 C24 (page 4/register 48andpage 4/register 49) C56 (page 4/register 112andpage 4/register113)\nFir18 C25 (page 4/register 50andpage 4/register 51) C57 (page 4/register 114andpage 4/register 115)\nFir19 C26 (page 4/register 52andpage 4/register 53) C58 (page 4/register 116andpage 4/register 117)\nFir20 C27 (page 4/register 54andpage 4/register 55) C59 (page 4/register 118andpage 4/register 119)\nFir21 C28 (page 4/register 56andpage 4/register 57) C60 (page 4/register 120andpage 4/register 121)\nFir22 C29 (page 4/register 58andpage 4/register 59) C61 (page 4/register 122andpage 4/register 123)\nFir23 C30 (page 4/register 60andpage 4/register 61) C62 (page 4/register 124andpage 4/register 125)\nFir24 C31 (page 4/register 62andpage 4/register 63) C63 (page 4/register 126andpage 4/register 127)\n10.3.12.4 Decimation Filter\nThe TLV320ADC3001 offers three different types ofdecimation filters. The integrated digital decimation filter\nremoves high-frequency content anddownsamples theaudio data from aninitial sampling rate ofAOSR ×fSto\nthefinal output sampling rateoffS.Thedecimation filtering isachieved using ahigher-order CICfilter followed by\nlinear-phase FIRfilters. The decimation filter cannot bechosen byitself, itisimplicitly setthrough thechosen\nprocessing block.\nThefollowing subsections describe theproperties oftheavailable filters A,B,andC.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 37\nProduct Folder Links: TLV320ADC3001\n0\n–10\n–20\n–30\n–40\n–50\n–60\n–70\n–80\n–90\n–100\n0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0\nFrequency□Normalized□to□fSMagnitude – dBADC□Channel□Response□for□Decimation□Filter A\n(Red□line□corresponds□to –73□dB)\nG013\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\n10.3.12.4.1 Decimation Filter A\nThis filter isintended foruseatsampling rates upto48kHz. When configuring thisfilter, theoversampling ratio\noftheADC caneither be128or64.Forhighest performance, theoversampling ratio must besetto128. Filter A\ncanalso beused for96kHzatanAOSR of64.\nTable 10.ADC Decimation Filter A,Specification\nPARAMETER CONDITION VALUE (TYPICAL) UNIT\nAOSR =128\nFilter gain pass band 0…0.39 fS 0.062 dB\nFilter gain stop band 0.55…64fS –73 dB\nFilter group delay 17/f S s\nPass-band ripple, 8ksps 0…0.39 fS 0.062 dB\nPass-band ripple, 44.18 ksps 0…0.39 fS 0.05 dB\nPass-band ripple, 48ksps 0…0.39 fS 0.05 dB\nAOSR =64\nFilter gain pass band 0…0.39 fS 0.062 dB\nFilter gain stop band 0.55…32fS –73 dB\nFilter group delay 17/f S s\nPass-band ripple, 8ksps 0…0.39 fS 0.062 dB\nPass-band ripple, 44.18 ksps 0…0.39 fS 0.05 dB\nPass-band ripple, 48ksps 0…0.39 fS 0.05 dB\nPass-band ripple, 96ksps 0…20kHz 0.1 dB\nFigure 39.ADC Decimation Filter A,Frequency Response\n38 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\n0\n–10\n–20\n–30\n–40\n–50\n–60\n–70\n–80\n–90\n0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0\nFrequency□Normalized□to□fSMagnitude – dBADC□Channel□Response□for□Decimation□Filter□B\n(Red□line□corresponds□to –44□dB)\nG014\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\n10.3.12.4.2 Decimation Filter B\nFilter Bisintended tosupport sampling rates upto96kHz ataoversampling ratio of64.\nTable 11.ADC Decimation Filter B,Specifications\nPARAMETER CONDITION VALUE (TYPICAL) UNIT\nAOSR =64\nFilter gain pass band 0…0.39 fS ±0.077 dB\nFilter gain stop band 0.60 fS…32fS –46 dB\nFilter group delay 11/f S s\nPass-band ripple, 8ksps 0…0.39 fS 0.076 dB\nPass-band ripple, 44.18 ksps 0…0.39 fS 0.06 dB\nPass-band ripple, 48ksps 0…0.39 fS 0.06 dB\nPass-band ripple, 96ksps 0…20kHz 0.11 dB\nFigure 40.ADC Decimation Filter B,Frequency Response\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 39\nProduct Folder Links: TLV320ADC3001\nADC□Channel□Response□for□Decimation□Filter□C\n(Red□line□corresponds□to –60□dB)\n0\n–20\n–40\n–60\n–100–80\n–120\n0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0\nFrequency□Normalized□to□fSMagnitude – dB\nG015\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\n10.3.12.4.3 Decimation Filter C\nFilter type Calong with AOSR of32isspecially designed for192ksps operation fortheADC. The pass band\nwhich extends upto0.11 ×fS(corresponds to21kHz), issuited foraudio applications.\nTable 12.ADC Decimation Filter C,Specifications\nPARAMETER CONDITION VALUE (TYPICAL) UNIT\nFilter gain from 0to0.11 fS 0…0.11 fS ±0.033 dB\nFilter gain from 0.28 fSto16fS 0.28 fS…16fS –60 dB\nFilter group delay 11/fS s\nPass-band ripple, 8ksps 0…0.11 fS 0.033 dB\nPass-band ripple, 44.18 ksps 0…0.11 fS 0.033 dB\nPass-band ripple, 48ksps 0…0.11 fS 0.032 dB\nPass-band ripple, 96ksps 0…0.11 fS 0.032 dB\nPass-band ripple, 192ksps 0…20kHz 0.086 dB\nFigure 41.ADC Decimation Filter C,Frequency Response\n10.4 Device Functional Modes\n10.4.1 Recording Mode\nThe recording mode isactivated once theADC blocks areenabled. The record path operates from 8kHz to\n48kHz insingle-rate mode and upto96kHz indual-rate mode. Itcontains programmable input channel\nconfigurations supporting single-ended and differential setups. Toprovide optimal system power management,\nthestereo recording path canbepowered uponechannel atatime, tosupport thecase where only mono record\ncapability isrequired. Digital signal processing blocks can remove audible noise that may beintroduced by\nmechanical coupling. TheTLV320ADC3001 includes Automatic Gain Control (AGC) forADC recording.\n10.5 Programming\n10.5.1 Digital Interfaces\n10.5.1.1 I2CControl Mode\nTheTLV320ADC3001 supports theI2Ccontrol protocol using 7-bit addressing andiscapable ofoperating inboth\nstandard mode (≤100kHz) andfastmode (≤400kHz). Thedevice address isfixed with thevalue 0011 000.\n40 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nDA(6) DA(0) RA(7) RA(0) D(7) D(0)\nStart\n(M)7-bit Device Address\n(M)Write\n(M)Slave\nAck\n(S)8-bit Register Address\n(M)Slave\nAck\n(S)8-bit Register Data\n(M)Stop\n(M)Slave\nAck\n(S)SDASCL\n(M) => SDA Controlled by Master\n(S) => SDA Controlled by Slave\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nProgramming (continued)\nI2Cisatwo-wire, open-drain interface supporting multiple devices andmasters onasingle bus. Devices onthe\nI2Cbus only drive thebus lines LOW byconnecting them toground; they never drive thebus lines HIGH.\nInstead, thebuswires arepulled HIGH bypullup resistors, sothebuswires areHIGH when nodevice isdriving\nthem LOW. This way, twodevices cannot conflict; iftwodevices drive thebussimultaneously, there isnodriver\ncontention.\nCommunication ontheI2Cbusalways takes place between twodevices, oneacting asthemaster andtheother\nacting astheslave. Both masters andslaves canread andwrite, butslaves canonly dosounder thedirection of\namaster. Some I2Cdevices can actasmasters orslaves, buttheTLV320ADC3001 can only actasaslave\ndevice.\nAnI2Cbusconsists oftwolines, SDA andSCL. SDA carries data; SCL provides theclock. Alldata istransmitted\nacross theI2Cbusingroups ofeight bits. Tosend abitontheI2Cbus, theSDA lineisdriven totheappropriate\nlevel while SCL isLOW (aLOW onSDA indicates thebitis0;aHIGH indicates thebitis1).Once theSDA line\nhassettled, theSCL lineisbrought HIGH, then LOW. This pulse onSCL clocks theSDA bitintothereceiver\nshift register.\nThe I2Cbusisbidirectional: theSDA lineisused both fortransmitting andreceiving data. When amaster reads\nfrom aslave, theslave drives thedata line; when amaster sends toaslave, themaster drives thedata line.\nUnder normal circumstances, themaster drives theclock line.\nMost ofthe time the bus isidle, nocommunication istaking place, and both lines are HIGH. When\ncommunication istaking place, thebusisactive. Only master devices canstart acommunication. They dothisby\ncausing aSTART condition onthebus. Normally, thedata lineisonly allowed tochange state while theclock\nlineisLOW. Ifthedata linechanges state while theclock lineisHIGH, itiseither aSTART condition orits\ncounterpart, aSTOP condition. ASTART condition iswhen theclock lineisHIGH and thedata linegoes from\nHIGH toLOW. ASTOP condition iswhen theclock lineisHIGH andthedata linegoes from LOW toHIGH.\nAfter themaster issues aSTART condition, itsends abyte that indicates theslave device with which itisto\ncommunicate. This byte iscalled theaddress byte. Each device onanI2Cbushasaunique 7-bit address to\nwhich itresponds. (Slaves can also have 10-bit addresses; see theI2Cspecification fordetails.) The master\nsends anaddress intheaddress byte, together with abitthatindicates whether itistoread from orwrite tothe\nslave device.\nEvery byte transmitted ontheI2Cbus, whether itisaddress ordata, isacknowledged with anacknowledge bit.\nWhen amaster hasfinished sending abyte (eight data bits) toaslave, itstops driving SDA and waits forthe\nslave toacknowledge thebyte. Theslave acknowledges thebyte bypulling SDA LOW. Themaster then sends a\nclock pulse toclock theacknowledge bit.Similarly, when amaster hasfinished reading abyte, itpulls SDA LOW\ntoacknowledge thistotheslave. Itthen sends aclock pulse toclock thebit.\nAnot-acknowledge isperformed byleaving SDA HIGH during anacknowledge cycle. Ifadevice isnotpresent\nonthebus, andthemaster attempts toaddress it,itreceives anot-acknowledge because nodevice ispresent at\nthataddress topullthelineLOW.\nWhen amaster has finished communicating with aslave, itmay issue aSTOP condition. When aSTOP\ncondition isissued, thebusbecomes idleagain. Amaster may also issue another START condition. When a\nSTART condition isissued while thebusisactive, itiscalled arepeated START condition.\nThe TLV320ADC3001 also responds toandacknowledges ageneral call, which consists ofthemaster issuing a\ncommand with aslave address byte of00h.\nFigure 42.I2CWrite\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 41\nProduct Folder Links: TLV320ADC3001\nDA(6) DA(0) RA(7) RA(0)\nStart\n(M)7-bit Device Address\n(M)Write\n(M)Slave\nAck\n(S)8-bit Register Address\n(M)Slave\nAck\n(S)SDASCL\nDA(6) DA(0)\n7-bit Device Address\n(M)Read\n(M)Slave\nAck\n(S)D(7) D(0)\n8-bit Register Data\n(S)Stop\n(M)Master\nNo Ack\n(M)Repeat\nStart\n(M)\n(M) => SDA Controlled by Master\n(S) => SDA Controlled by Slave\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nProgramming (continued)\nFigure 43.I2CRead\nInthecase ofanI2Cregister write, ifthemaster does notissue aSTOP condition, then thedevice enters auto-\nincrement mode. Sointhenext eight clocks, thedata onSDA istreated asdata forthenext incremental register.\nSimilarly, inthecase ofanI2Cregister read, after thedevice has sent outthe8-bit data from theaddressed\nregister, ifthemaster issues anACKNOWLEDGE, theslave takes over control ofSDA busandtransmits forthe\nnext eight clocks thedata ofthenext incremental register.\n10.6 Register Maps\n10.6.1 Control Registers\nThe control registers fortheTLV320ADC3001 aredescribed indetail asfollows. Allregisters are8bitsinwidth,\nwith D7referring tothemost-significant bitofeach register, andD0referring totheleast-significant bit.\nPages 0,1,4,5,and 32–47areavailable. Allother pages arereserved. Donotread from orwrite toreserved\npages.\n42 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nRegister Maps (continued)\nTable 13.Page /Register Map\nREGISTER NO. REGISTER NAME\nPAGE 0:(Clock Multipliers andDividers, Serial Interfaces, Flags, Interrupts, andProgramming ofGPIOs)\n0 Page control register\n1 S/W RESET\n2 Reserved\n3 Reserved\n4 Clock-gen muxing\n5 PLL PandR-VAL\n6 PLL J-VAL\n7 PLL D-VAL MSB\n8 PLL D-VAL LSB\n9–17 Reserved\n18 ADC NADC clock divider\n19 ADC MADC clock divider\n20 ADC AOSR\n21 ADC IADC\n22 ADC miniDSP engine decimation\n23and24 Reserved\n25 CLKOUT MUX\n26 CLKOUT Mdivider\n27 ADC interface control 1\n28 DATA slotoffset programmability 1(Ch_Offset_1)\n29 ADC interface control 2\n30 BCLK Ndivider\n31–33 Reserved\n34 I2Ssync\n35 Reserved\n36 ADC flagregister\n37 Data slotoffset programmability 2(Ch_Offset_2)\n38 I2STDM control register\n39–41 Reserved\n42 Interrupt flags (overflow)\n43 Interrupt flags (overflow)\n44 Reserved\n45 Interrupt flags-ADC\n46 Reserved\n47 Interrupt flags-ADC\n48–52 Reserved\n53 DOUT (Out pin)Control\n54–56 Reserved\n57 ADC sync control 1\n58 ADC sync control 2\n59 ADC CICfilter gain control\n60 Reserved\n61 ADC processing block /miniDSP selection\n62 Programmable instruction-mode control bits\n63–80 Reserved\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 43\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nRegister Maps (continued)\nTable 13.Page /Register Map (continued)\nREGISTER NO. REGISTER NAME\n81 ADC digital\n82 ADC finevolume control\n83 LeftADC volume control\n84 Right ADC volume control\n85 ADC phase compensation\n86 LeftAGC control 1\n87 LeftAGC control 2\n88 LeftAGC maximum gain\n89 LeftAGC attack time\n90 LeftAGC decay time\n91 LeftAGC noise debounce\n92 LeftAGC signal debounce\n93 LeftAGC gain\n94 Right AGC control 1\n95 Right AGC control 2\n96 Right AGC maximum gain\n97 Right AGC attack time\n98 Right AGC decay time\n99 Right AGC noise debounce\n100 Right AGC signal debounce\n101 Right AGC gain\n102–127 Reserved\nPAGE 1:(ADC ROUTING, PGA, POWER CONTROLS, AND MISC LOGIC-RELATED PROGRAMMABILITIES)\n0 Page control register\n1–25 Reserved\n26 Dither control\n27–50 Reserved\n51 MICBIAS control\n52 LeftADC input selection forleftPGA\n53 Reserved\n54 LeftADC input selection forleftPGA\n55 Right ADC input selection forright PGA\n56 Reserved\n57 Right ADC input selection forright PGA\n58 Reserved\n59 Leftanalog PGA setting\n60 Right analog PGA setting\n61 ADC low-current modes\n62 ADC analog PGA flags\n63–127 Reserved\nPAGE 2:Reserved. Donotread from orwrite tothispage.\nPAGE 3:Reserved. Donotread from orwrite tothispage.\n44 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nRegister Maps (continued)\nTable 13.Page /Register Map (continued)\nREGISTER NO. REGISTER NAME\nADC Digital Filter RAM andInstruction Pages :\nPAGE 4:ADC Programmable Coefficients RAM (1:63)\nPAGE 5:ADC Programmable Coefficients RAM (65:127)\nPAGE 6–PAGE 31:Reserved. Donotread from orwrite tothese pages.\nPAGE 32–PAGE 47:ADC Programmable Instruction RAM (0:511)\nPage 32Instruction Inst(0:31)\nPage 33Instruction Inst(32:63)\nPage 34Instruction Inst(64:95)\n...\nPage 47Instruction Inst(480:511)\nPAGE 48–PAGE 255: Reserved. Donotread from orwrite tothese pages.\n10.6.2 Control Registers, Page 0:Clock Multipliers andDividers, Serial Interfaces, Flags, Interrupts and\nProgramming ofGPIOs\nTable 14.Page 0/Register 0:Page Control Register(1)\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R/W 0000 0000 0000 0000: Page 0selected\n0000 0001: Page 1selected\n...\n1111 1110: Page 254selected (reserved)\n1111 1111: Page 255selected (reserved)\n(1) Valid pages are0,1,4,5,32–47.Allother pages arereserved (donotaccess).\nTable 15.Page 0/Register 1:Software Reset\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D1 R 0000 000 Reserved. Write only zeros tothese bits.\nD0 W 0 0:Don\'t care\n1:Self-clearing software reset forcontrol register\nTable 16.Page 0/Register 2:Reserved\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R 0000 0000 Reserved. Donotwrite anyvalue other than reset value.\nTable 17.Page 0/Register 3:Reserved\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothisregister.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 45\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nTable 18.Page 0/Register 4:Clock-Gen Multiplexing(1)\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D4 R 0000 Reserved. Donotwrite anyvalue other than reset value.\nD3–D2 R/W 00 00:PLL_CLKIN =MCLK (device pin)\n01:PLL_CLKIN =BCLK (device pin)\n10:Reserved. Donotuse.\n11:PLL_CLKIN =logic level 0\nD1–D0 R/W 00 00:CODEC_CLKIN =MCLK (device pin)\n01:CODEC_CLKIN =BCLK (device pin)\n10:Reserved. Donotuse.\n11:CODEC_CLKIN =PLL_CLK (generated on-chip)\n(1) Refer toFigure 27formore details onclock generation multiplexing anddividers.\nTable 19.Page 0/Register 5:PLLPandR-VAL\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7 R/W 0 0:PLL ispowered down.\n1:PLL ispowered up.\nD6–D4 R/W 001 000: PLL divider P=8\n001: PLL divider P=1\n010: PLL divider P=2\n...\n110: PLL divider P=6\n111: PLL divider P=7\nD3–D0 R/W 0001 0000: PLL multiplier R=16\n0001: PLL multiplier R=1\n0010: PLL multiplier R=2\n...\n1110: PLL multiplier R=14\n1111: PLL multiplier R=15\nTable 20.Page 0/Register 6:PLLJ-VAL\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D6 R/W 00 Reserved. Write only zeros tothese bits.\nD5–D0 R/W 000100 000000: Don’tuse(reserved)\n000001: PLL multiplier J=1\n000010: PLL multiplier J=2\n000011: PLL multiplier J=3\n000100: PLL multiplier J=4(default)\n...\n111110: PLL multiplier J=62\n111111: PLL multiplier J=63\nTable 21.Page 0/Register 7:PLLD-VAL MSB(1)\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D6 R/W 00 Reserved. Write only zeros tothese bits.\nD5–D0 R/W 000000 PLL fractional multiplier bitsD13–D8\n(1) Page 0/register 7isupdated when page 0/register 8iswritten immediately after page 0/register 7iswritten.\nTable 22.Page 0/Register 8:PLLD-VAL LSB(1)\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R/W 0000 0000 PLL fractional multiplier bitsD7–D0\n(1) Page 0/register 8must bewritten immediately after writing topage 0/register 7.\n46 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nTable 23.Page 0/Register 9Through Page 0/Register 17:Reserved\nBIT READ/ RESET DESCRIPTION\nWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothese registers.\nTable 24.Page 0/Register 18:ADC NADC Clock Divider\nBIT READ/ RESET DESCRIPTION\nWRITE VALUE\nD7 R/W 0 NADC Clock-Divider Power Control:\n0:NADC clock divider ispowered down\n1:NADC clock divider ispowered up\nD6–D0 R/W 0000001 NADC Value:\n0000000: NADC clock divider =128\n0000001: NADC clock divider =1\n0000010: NADC clock divider =2\n...\n1111110: NADC clock divider =126\n1111111: NADC clock divider =127\nTable 25.Page 0/Register 19:ADC MADC Clock Divider\nBIT READ/ RESET DESCRIPTION\nWRITE VALUE\nD7 R/W 0 0:ADC MADC clock divider ispowered down\n1:ADC MADC clock divider ispowered up\nD6–D0 R/W 0000001 0000000: MADC clock divider =128\n0000001: MADC clock divider =1\n0000010: MADC clock divider =2\n...\n1111110: MADC clock divider =126\n1111111: MADC clock divider =127\nTable 26.Page 0/Register 20:ADC AOSR(1)\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R/W 1000 0000 ADC Oversampling Value (AOSR):\n0000 0000: AOSR =256\n0000 0001: AOSR =1\n0000 0010: AOSR =2\n...\n1111 1110: AOSR =254\n1111 1111: AOSR =255\n(1) AOSR must beanintegral multiple oftheADC decimation factor.\nTable 27.Page 0/Register 21:ADC IADC(1)\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R/W 1000 0000 Number ofinstructions forADC miniDSP (IADC):\n0000 0000: Reserved. Donotuse.\n0000 0001: IADC =2\n0000 0010: IADC =4\n...\n1111 1110: IADC =508\n1111 1111: IADC =510\n(1) IADC must beanintegral multiple oftheADC decimation factor.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 47\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nTable 28.Page 0/Register 22:ADC miniDSP Engine Decimation\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D4 R 0000 Reserved. Donotwrite anyvalue other than reset value.\nD3–D0 R/W 0100 0000: Decimation ratio inADC miniDSP engine =16\n0001: Decimation ratio inADC miniDSP engine =1\n0010: Decimation ratio inADC miniDSP engine =2\n...\n1101: Decimation ratio inADC miniDSP engine =13\n1110: Decimation ratio inADC miniDSP engine =14\n1111: Decimation ratio inADC miniDSP engine =15\nTable 29.Page 0/Register 23Through Page 0/Register 24:Reserved\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothese registers.\nTable 30.Page 0/Register 25:CLKOUT MUX\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D3 R 0000 0 Reserved. Donotwrite anyvalue other than reset value.\nD2-D0 R/W 000 000: CDIV_CLKIN =MCLK (device pin)\n001: CDIV_CLKIN =BCLK (device pin)\n010: Reserved. Donotuse.\n011: CDIV_CLKIN =PLL_CLK (generated on-chip)\n100: Reserved. Donotuse.\n101: Reserved. Donotuse.\n110: CDIV_CLKIN =ADC_CLK (generated on-chip)\n111: CDIV_CLKIN =ADC_MOD_CLK (generated on-chip)\nTable 31.Page 0/Register 26:CLKOUT MDivider\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7 R/W 0 0:CLKOUT Mdivider ispowered down.\n1:CLKOUT Mdivider ispowered up.\nD6–D0 R/W 0000001 0000000: CLKOUT divider M=128\n0000001: CLKOUT divider M=1\n0000010: CLKOUT divider M=2\n...\n1111110: CLKOUT divider M=126\n1111111: CLKOUT divider M=127\nTable 32.Page 0/Register 27:ADC Audio Interface Control 1\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D6 R/W 00 00:ADC interface =I2S\n01:ADC interface =DSP\n10:ADC interface =RJF\n11:ADC interface =LJF\nD5–D4 R/W 00 00:ADC interface word length =16bits\n01:ADC interface word length =20bits\n10:ADC interface word length =24bits\n11:ADC interface word length =32bits\nD3 R/W 0 0:BCLK isinput.\n1:BCLK isoutput.\nD2 R/W 0 0:WCLK isinput.\n1:WCLK isoutput.\nD1 R 0 Reserved. Donotwrite anyvalue other than reset value.\nD0 R/W 0 0:Hi-Z operation ofDOUT: disabled\n1:Hi-Z operation ofDOUT: enabled\n48 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nTable 33.Page 0/Register 28:Data SlotOffset Programmability 1(Ch_Offset_1)\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R/W 0000 0000 0000 0000: Offset =0BCLKs. Offset ismeasured with respect toWCLK rising edge inDSP mode.(1)\n0000 0001: Offset =1BCLKs\n0000 0010: Offset =2BCLKs\n...\n1111 1110: Offset =254BCLKs\n1111 1111: Offset =255BCLKs\n(1) Usage controlled bypage 0/register 38,bitD0\nTable 34.Page 0/Register 29:ADC Interface Control 2\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D4 R/W 0000 Reserved. Donotwrite anyvalue other than reset value.\nD3 R/W 0 0:BCLK isnotinverted (valid forboth primary andsecondary BCLK).\n1:BCLK isinverted (valid forboth primary andsecondary BCLK).\nD2 R/W 0 0:BCLK andWCLK active even with codec powered down: disabled (valid forboth primary and\nsecondary BCLK)\n1:BCLK andWCLK active even with codec powered down: enabled (valid forboth primary and\nsecondary BCLK)\nD1–D0 R/W 10 00:Reserved. Donotuse.\n01:Reserved. Donotuse.\n10:BDIV_CLKIN =ADC_CLK (generated on-chip)\n11:BDIV_CLKIN =ADC_MOD_CLK (generated on-chip)\nTable 35.Page 0/Register 30:BCLK NDivider\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7 R/W 0 0:BCLK Ndivider ispowered down.\n1:BCLK Ndivider ispowered up.\nD6–D0 R/W 0000001 0000000: CLKOUT divider N=128\n0000001: CLKOUT divider N=1\n0000010: CLKOUT divider N=2\n...\n1111110: CLKOUT divider N=126\n1111111: CLKOUT divider N=127\nTable 36.Page 0/Register 31Through Page 0/Register 33:Reserved\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothisregister.\nTable 37.Page 0/Register 34:I2SSync\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7 R/W 0 0:Internal logic isenabled todetect theI2Chang andreact accordingly.\n1:Internal logic isdisabled todetect theI2Chang.\nD6 R 0 0:I2Chang isnotdetected.\n1:I2Chang isdetected. D6bitiscleared to"0"only byreading thisregister\nD5 R/W 0 0:I2Cgeneral-call address isignored.\n1:Device accepts I2Cgeneral-call address.\nD4–D2 R 000 Reserved. Donotwrite anyvalue other than reset value.\nD1 R/W 0 0:Re-sync logic isdisabled forADC.\n1:Re-sync stereo ADC with codec interface ifthegroup delay changed bymore than ±ADC_f S/4.\nD0 R/W 0 0:Re-sync isdone without soft-muting thechannel forADC.\n1:Re-sync isdone byinternally soft-muting thechannel forADC.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 49\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nTable 38.Page 0/Register 35:Reserved\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothisregister.\nTable 39.Page 0/Register 36:ADC Flag Register\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7 R 0 0:LeftADC PGA, applied gain≠programmed gain\n1:LeftADC PGA, applied gain =programmed gain\nD6 R 0 0:LeftADC powered down\n1:LeftADC powered up\nD5(1)R 0 0:LeftAGC notsaturated\n1:LeftAGC applied gain =maximum applicable gain byleftAGC\nD4 R 0 Reserved. Donotwrite anyvalue other than reset value.\nD3 R 0 0:Right ADC PGA, applied gain≠programmed gain\n1:Right ADC PGA, applied gain =programmed gain\nD2 R 0 0:Right ADC powered down\n1:Right ADC powered up\nD1(1)R 0 0:Right AGC notsaturated\n1:Right AGC applied gain =maximum applicable gain byright AGC\nD0 R 0 Reserved. Donotwrite anyvalue other than reset value.\n(1) Sticky flagbits. These areread-only bits. They areautomatically cleared once they areread andaresetonly ifthesource trigger occurs\nagain.\nTable 40.Page 0/Register 37:Data SlotOffset Programmability 2(Ch_Offset_2)\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R/W 0000 0000 0000 0000: Offset =0BCLKs. Offset ismeasured with respect totheendofthefirstchannel(1)\n0000 0001: Offset =1BCLK\n0000 0010: Offset =2BCLKs\n...\n1111 1110: Offset =254BCLKs\n1111 1111: Offset =255BCLKs\n(1) Usage controlled bypage 0/register 38,bitD0,time_slot_mode enable\nTable 41.Page 0/Register 38:I2STDM Control Register\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D5 R 000 Reserved. Donotwrite anyvalue other than reset value.\nD4 R/W 0 0:Channel swap disabled\n1:Channel swap enabled\nD3–D2 R/W 00 00:Both leftandright channels enabled\n01:Leftchannel enabled\n10:Right channel enabled\n11:Both leftandright channels disabled\nD1 R/W 1 0:early_3-state disabled\n1:early_3-state enabled\nD0 R/W 0 0:time_slot_mode disabled –both channel offsets controlled byCh_Offset_1 (page 0/register 28)\n1:time_slot_mode enabled –channel-1 offset controlled byCh_Offset_1 (page 0/register 28)and\nchannel-2 offset controlled byCh_Offset_2 (page 0/register 37)\nTable 42.Page 0/Register 39Through Page 0/Register 41:Reserved\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothese registers.\n50 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nTable 43.Page 0/Register 42:Interrupt Sticky Flags (Overflow)\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D4 R 0000 Reserved\nD3(1)R 0 LeftADC Overflow Flag\n0:Nooverflow inleftADC\n1:Overflow hasoccurred inleftADC since lastread ofthisregister.\nD2(1)R 0 Right ADC Overflow Flag\n0:Nooverflow inright ADC\n1:Overflow hasoccurred inright ADC since lastread ofthisregister.\nD1(1)R 0 ADC Barrel-Shifter Output-Overflow Flag\n0:Nooverflow inADC barrel-shifter output\n1:Overflow hasoccurred inADC barrel-shifter output since lastread ofthisregister.\nD0 R 0 Reserved\n(1) Sticky flagbits. These areread-only bits. They areautomatically cleared once they areread andaresetonly ifthesource trigger occurs\nagain.\nTable 44.Page 0/Register 43:Interrupt Flags (Overflow)\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D4 R 0000 Reserved\nD3 R 0 LeftADC Overflow Flag\n0:Nooverflow inleftADC\n1:Overflow hasoccurred inleftADC.\nD2 R 0 Right ADC Overflow Flag\n0:Nooverflow inright ADC\n1:Overflow hasoccurred inright ADC.\nD1 R 0 ADC Barrel-Shifter Output-Overflow Flag\n0:Nooverflow inADC barrel-shifter output\n1:Overflow inADC barrel-shifter output\nD0 R 0 Reserved\nTable 45.Page 0/Register 44:Reserved\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothisregister.\nTable 46.Page 0/Register 45:Interrupt Flags —ADC\nREAD/ RESETBIT DESCRIPTION(1)\nWRITE VALUE\nD7 R 0 Reserved\nD6 R 0 LeftAGC Noise Threshold Flag:\n0:LeftADC signal power≥noise threshold forleftAGC\n1:LeftADC signal power <noise threshold forleftAGC\nD5 R 0 Right AGC Noise Threshold Flag:\n0:Right ADC signal power≥noise threshold forright AGC\n1:Right ADC signal power <noise threshold forright AGC\nD4 R 0 ADC miniDSP engine standard interrupt-port output\nD3 R 0 ADC miniDSP engine auxilliary interrupt-port output\nD2–D0 R 000 Reserved\n(1) Sticky flagbits. These areread-only bits. They areautomatically cleared once they areread andaresetonly ifthesource trigger occurs\nagain.\nTable 47.Page 0/Register 46:Reserved\nBIT READ/ RESET DESCRIPTION\nWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothisregister.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 51\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nTable 48.Page 0/Register 47:Interrupt Flags —ADC\nBIT READ/ RESET DESCRIPTION\nWRITE VALUE\nD7 R 0 Reserved\nD6 R 0 0:LeftADC signal power≥noise threshold forleftAGC\n1:LeftADC signal power <noise threshold forleftAGC\nD5 R 0 0:Right ADC signal power≥noise threshold forright AGC\n1:Right ADC signal power <noise threshold forright AGC\nD4 R 0 ADC miniDSP engine standard interrupt-port output. This bitindicates theinstantaneous value ofthe\ninterrupt portatthetime ofreading theregister.\nD3 R 0 ADC miniDSP engine auxilliary interrupt-port output. This bitindicates theinstantaneous value ofthe\ninterrupt portatthetime ofreading theregister.\nD2–D0 R 000 Reserved\nTable 49.Page 0/Register 48Through Page 0/Register 52:Reserved\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothese registers.\nTable 50.Page 0/Register 53:DOUT (Out Pin)Control\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D5 R 000 Reserved. Donotwrite anyvalue other than reset value.\nD4 R/W 1 0:DOUT buskeeper enabled\n1:DOUT buskeeper disabled\nD3–D1 R/W 001 000: DOUT disabled (output buffer powered down)\n001DOUT =primary DOUT output forcodec interface\n010: DOUT =general-purpose output\n011: DOUT =CLKOUT output\n100: DOUT =INT1 output\n101: DOUT =INT2 output\n110: DOUT =secondary BCLK output forcodec interface\n111: DOUT =secondary WCLK output forcodec interface\nD0 R/W 0 0:DOUT value =0when bitsD3–D1areprogrammed to010(general-purpose output)\n1:DOUT value =1when bitsD3–D1areprogrammed to010(general-purpose output)\nTable 51.Page 0/Register 54Through Page 0/Register 56:Reserved\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothisregister.\nTable 52.Page 0/Register 57:ADC Sync Control 1\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7 R/W 0 0:Default synchronization\n1:Custom synchronization\nD6–D0 R/W 0000000 0000000: Custom synchronization window size =0instructions\n0000001: Custom synchronization window size =2instructions (±1instruction)\n0000010: Custom synchronization window size =4instructions (±2instructions)\n...\n1111111: Custom synchronization window size =254instructions (±127instructions)\n52 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nTable 53.Page 0/Register 58:ADC Sync Control 2\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R/W 0000 0000 0000 0000: Custom synchronization target =instruction 0\n0000 0001: Custom synchronization target =instruction 2\n0000 0010: Custom synchronization target =instruction 4\n...\n1111 1111: Custom synchronization target =instruction 510\nTable 54.Page 0/Register 59:ADC CICFilter Gain Control\nBIT READ/ RESET DESCRIPTION\nWRITE VALUE\nD7–D4 R/W 0100 LeftCICfilter gain(1)\nD3–D0 R/W 0100 Right CICfilter gain(1)\n(1) Forproper operation, CICgain must be≤1.\nIfAOSR {page 0/register 20}=64and(1≤filter mode {page 0/register 61}≤6),then thereset value of4results inCICgain =1.\nOtherwise, theCICgain =(AOSR/(64 ×miniDSP engine decimation))4×2(CIC filter gain control)for0≤CICfilter gain control≤12,\nandifCICfilter gain control =15,CICgain isautomatically setsuch thatfor7≤(AOSR/miniDSP engine decimation) ≤64,\n0.5<CICgain≤1.\nTable 55.Page 0/Register 60:Reserved\nBIT READ/ RESET DESCRIPTION\nWRITE VALUE\nD7–D0 R/W 0000 0000 Reserved. Donotwrite tothisregister.\nTable 56.Page 0/Register 61:ADC Processing Block /miniDSP Selection\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D5 000 Reserved. Donotwrite anyvalue other than reset value.\nD4–D0 00001 00000: ADC miniDSP programmable instruction mode enabled.\n00001: Select ADC signal-processing block PRB_R1\n00010: Select ADC signal-processing block PRB_R2\n00011: Select ADC signal-processing block PRB_R3\n00100: Select ADC signal-processing block PRB_R4\n00101: Select ADC signal-processing block PRB_R5\n00110: Select ADC signal-processing block PRB_R6\n00111: Select ADC signal-processing block PRB_R7\n01000: Select ADC signal-processing block PRB_R8\n01001: Select ADC signal-processing block PRB_R9\n01010: Select ADC signal-processing block PRB_R10\n01011: Select ADC signal-processing block PRB_R11\n01100: Select ADC signal-processing block PRB_R12\n01101: Select ADC signal-processing block PRB_R13\n01110: Select ADC signal-processing block PRB_R14\n01111: Select ADC signal-processing block PRB_R15\n10000: Select ADC signal-processing block PRB_R16\n10001: Select ADC signal-processing block PRB_R17\n10010: Select ADC signal-processing block PRB_R18\n10011 –11111: Reserved. Donotuse.\nTable 57.Page 0/Register 62:Programmable Instruction-Mode Control Bits\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7 R 0 Reserved. Donotwrite anyvalue other than reset value.\nD6 R/W 0 ADC miniDSP engine auxiliary control bitA,which canbeused forconditional instructions likeJMP\nD5 R/W 0 ADC miniDSP engine auxiliary control bitB,which canbeused forconditional instructions likeJMP\nD4 R/W 0 0:ADC instruction-counter reset atthestart ofthenew frame isenabled.\n1:ADC instruction-counter reset atthestart ofthenew frame isdisabled.\nD3–D0 R 0000 Reserved. Donotwrite anyvalue other than reset value.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 53\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nTable 58.Page 0/Register 63Through Page 0/Register 80:Reserved\nBIT READ/ RESET DESCRIPTION\nWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothese registers.\nTable 59.Page 0/Register 81:ADC Digital\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7 R/W 0 0:Left-channel ADC ispowered down.\n1:Left-channel ADC ispowered up.\nD6 R/W 0 0:Right-channel ADC ispowered down.\n1:Right-channel ADC ispowered up.\nD5–D2 R/W 0000 Reserved. Donotwrite anyvalue other than reset.\nD1–D0 R/W 00 00:ADC channel volume control soft-stepping isenabled foronestep persample period.\n01:ADC channel volume control soft-stepping isenabled foronestep pertwosample periods.\n10:ADC channel volume control soft-stepping isdisabled.\n11:Reserved. Donotuse.\nTable 60.Page 0/Register 82:ADC Fine Volume Control\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7 R/W 1 0:LeftADC channel notmuted\n1:LeftADC channel muted\nD6–D4 R/W 000 000: LeftADC channel finegain =0dB\n001: LeftADC channel finegain =–0.1dB\n010: LeftADC channel finegain =–0.2dB\n011: LeftADC channel finegain =–0.3dB\n100: LeftADC channel finegain =–0.4dB\n101–111: Reserved. Donotuse.\nD3 R/W 1 0:Right ADC channel notmuted\n1:Right ADC channel muted\nD2–D0 R/W 000 000: LeftADC channel finegain =0dB\n001: LeftADC channel finegain =–0.1dB\n010: LeftADC channel finegain =–0.2dB\n011: LeftADC channel finegain =–0.3dB\n100: LeftADC channel finegain =–0.4dB\n101–111: Reserved. Donotuse.\nTable 61.Page 0/Register 83:LeftADC Volume Control\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE(1)\nD7 R 0 Reserved. Donotwrite anyvalue other than reset value.\nD6–D0 R/W 0000000 1000000 –1101000: LeftADC channel volume =0dB\n1101000: LeftADC channel volume =–12dB\n1101001: LeftADC channel volume =–11.5 dB\n1101010: LeftADC channel volume =–11dB\n...\n1111111: LeftADC channel volume =–0.5dB\n0000000: LeftADC channel volume =–0dB\n0000001: LeftADC channel volume =0.5dB\n...\n0100110: LeftADC channel volume =19dB\n0100111: LeftADC channel volume =19.5 dB\n0101000: LeftADC channel volume =20dB\n0101001 –0111111: Reserved. Donotuse.\n(1) Values in2s-complement decimal format\n54 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nTable 62.Page 0/Register 84:Right ADC Volume Control\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE(1)\nD7 R 0 Reserved. Donotwrite anyvalue other than reset value.\nD6–D0 R/W 0000000 1000000 –1101000: Right ADC channel volume =0dB\n1101000: Rght ADC channel volume =–12dB\n1101001: Right ADC channel volume =–11.5 dB\n1101010: Rght ADC channel volume =–11dB\n...\n1111111: Right ADC channel volume =–0.5dB\n0000000: Right ADC channel volume =–0.0dB\n0000001: Right ADC channel volume =0.5dB\n...\n0100110: Right ADC channel volume =19dB\n0100111: Right ADC channel volume =19.5 dB\n0101000: Right ADC channel volume =20dB\n0101001 –0111111 :Reserved. Donotuse.\n(1) Values in2s-complement decimal format\nTable 63.Page 0/Register 85:LeftADC Phase Compensation\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE(1)\nD7–D0 R/W 0000 0000 1000 0000: LeftADC hasaphase shift of–128ADC_MOD_CLK cycles with respect toright ADC.\n1000 0001: LeftADC hasaphase shift of–127ADC_MOD_CLK cycles with respect toright ADC.\n...\n1111 1110: LeftADC hasaphase shift of–2ADC_MOD_CLK cycles with respect toright ADC.\n1111 1111: LeftADC hasaphase shift of–1ADC_MOD_CLK cycles with respect toright ADC.\n0000 0000: Nophase shift between stereo ADC channels\n0000 0001: LeftADC hasaphase shift of1ADC_MOD_CLK cycles with respect toright ADC.\n0000 0010: LeftADC hasaphase shift of2ADC_MOD_CLK cycles with respect toright ADC.\n...\n0111 1110: LeftADC hasaphase shift of126ADC_MOD_CLK cycles with respect toright ADC.\n0111 1111: LeftADC hasaphase shift of127ADC_MOD_CLK cycles with respect toright ADC.\n(1) Values in2s-complement decimal format\nTable 64.Page 0/Register 86:LeftAGC Control 1\nBIT READ/ RESET DESCRIPTION\nWRITE VALUE\nD7 R/W 0 0:LeftAGC disabled\n1:LeftAGC enabled\nD6–D4 R/W 000 000: LeftAGC target level =–5.5dB\n001: LeftAGC target level =–8dB\n010: LeftAGC target level =–10dB\n011: LeftAGC target level =–12dB\n100: LeftAGC target level =–14dB\n101: LeftAGC target level =–17dB\n110: LeftAGC target level =–20dB\n111: LeftAGC target level =–24dB\nD3–D0 R 0000 Reserved. Donotwrite anyvalue other than reset value.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 55\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nTable 65.Page 0/Register 87:LeftAGC Control 2\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D6 R/W 00 00:LeftAGC hysteresis setting of1dB\n01:LeftAGC hysteresis setting of2dB\n10:LeftAGC hysteresis setting of4dB\n11:LeftAGC hysteresis disabled\nD5–D1 R/W 00000 00000: LeftAGC noise/silence detection isdisabled.\n00001: LeftAGC noise threshold =–30dB\n00010: LeftAGC noise threshold =–32dB\n00011: LeftAGC noise threshold =–34dB\n...\n11101: LeftAGC noise threshold =–86dB\n11110: LeftAGC noise threshold =–88dB\n11111: LeftAGC noise threshold =–90dB\nD0 R/W 0 0:Disable clipstepping forAGC\n1:Enable clipstepping forAGC\nTable 66.Page 0/Register 88:LeftAGC Maximum Gain\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7 R 0 Reserved. Donotwrite anyvalue other than reset value.\nD6–D0 R/W 1111111 0000000: LeftAGC maximum gain =0dB\n0000001: LeftAGC maximum gain =0.5dB\n0000010: LeftAGC maximum gain =1dB\n...\n1010000: LeftAGC maximum gain =40dB\n1010001 –1111111: Reserved. Donotuse.\nTable 67.Page 0/Register 89:LeftAGC Attack Time\nBIT READ/ RESET DESCRIPTION\nWRITE VALUE\nD7–D3 R/W 0000 0 0000 0:LeftAGC attack time =1×(32/f S)\n0000 1:LeftAGC attack time =3×(32/f S)\n0001 0:LeftAGC attack time =5×(32/f S)\n0001 1:LeftAGC attack time =7×(32/f S)\n0010 0:LeftAGC attack time =9×(32/f S)\n...\n1111 0:LeftAGC attack time =61×(32/f S)\n1111 1:LeftAGC attack time =63×(32/f S)\nD2–D0 R/W 000 000: Multiply factor fortheprogrammed leftAGC attack time =1\n001: Multiply factor fortheprogrammed leftAGC attack time =2\n010: Multiply factor fortheprogrammed leftAGC attack time =4\n...\n111: Multiply factor fortheprogrammed leftAGC attack time =128\nTable 68.Page 0/Register 90:LeftAGC Decay Time\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D3 R/W 0000 0 0000 0:LeftAGC decay time =1×(512/f S)\n0000 1:LeftAGC decay time =3×(512/f S)\n0001 0:LeftAGC decay time =5×(512/f S)\n0001 1:LeftAGC decay time =7×(512/f S)\n0010 0:LeftAGC decay time =9×(512/f S)\n...\n1111 0:LeftAGC decay time =61×(512/f S)\n1111 1:LeftAGC decay time =63×(512/f S)\nD2–D0 R/W 000 000: Multiply factor fortheprogrammed leftAGC decay time =1\n001: Multiply factor fortheprogrammed leftAGC decay time =2\n010: Multiply factor fortheprogrammed leftAGC decay time =4\n...\n111: Multiply factor fortheprogrammed leftAGC decay time =128\n56 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nTable 69.Page 0/Register 91:LeftAGC Noise Debounce\nBIT READ/ RESET DESCRIPTION\nWRITE VALUE\nD7–D5 R 000 Reserved. Donotwrite anyvalue other than reset value.\nD4–D0 R/W 00000 00000: LeftAGC noise debounce =0/fS\n00001: LeftAGC noise debounce =4/fS\n00010: LeftAGC noise debounce =8/fS\n00011: LeftAGC noise debounce =16/f S\n00100: LeftAGC noise debounce =32/f S\n00101: LeftAGC noise debounce =64/f S\n00110: LeftAGC noise debounce =128/f S\n00111: LeftAGC noise debounce =256/f S\n01000: LeftAGC noise debounce =512/f S\n01001: LeftAGC noise debounce =1024/f S\n01010: LeftAGC noise debounce =2048/f S\n01011: LeftAGC noise debounce =4096/f S\n01100: LeftAGC noise debounce =2×4096/f S\n01101: LeftAGC noise debounce =3×4096/f S\n01110: LeftAGC noise debounce =4×4096/f S\n...\n11110: LeftAGC noise debounce =20×4096/f S\n11111: LeftAGC noise debounce =21×4096/f S\nTable 70.Page 0/Register 92:LeftAGC Signal Debounce\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D4 R 0000 Reserved. Donotwrite anyvalue other than reset value.\nD3–D0 R/W 0000 0000: LeftAGC signal debounce =0/fS\n0001: LeftAGC signal debounce =4/fS\n0010: LeftAGC signal debounce =8/fS\n0011: LeftAGC signal debounce =16/f S\n0100: LeftAGC signal debounce =32/f S\n0101: LeftAGC signal debounce =64/f S\n0110: LeftAGC signal debounce =128/f S\n0111: LeftAGC signal debounce =256/f S\n1000: LeftAGC signal debounce =512/f S\n1001: LeftAGC signal debounce =1024/f S\n1010: LeftAGC signal debounce =2048/f S\n1011: LeftAGC signal debounce =2×2048/f S\n1100: LeftAGC signal debounce =3×2048/f S\n1101: LeftAGC signal debounce =4×2048/f S\n1110: LeftAGC signal debounce =5×2048/f S\n1111: LeftAGC signal debounce =6×2048/f S\nTable 71.Page 0/Register 93:LeftAGC Gain Applied\nREAD/ RESETBIT(1)DESCRIPTIONWRITE VALUE\nD7–D0 R 0000 0000 LeftAGC Gain Value Status:\n1110 1000: Gain applied byleftAGC =–12dB\n1110 1001: Gain applied byleftAGC =–11.5 dB\n...\n1111 1111: Gain applied byleftAGC =–0.5dB\n0000 0000: Gain applied byleftAGC =0dB\n0000 0001: Gain applied byleftAGC =0.5dB\n...\n0100 1111: Gain applied byleftAGC =39.5 dB\n0101 0000: Gain applied byleftAGC =40dB\n0101 0001 –1111 1111: Reserved. Donotuse.\n(1) These areread-only bits.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 57\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nTable 72.Page 0/Register 94:Right AGC Control 1\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7 R/W 0 0:Right AGC disabled\n1:Right AGC enabled\nD6–D4 R/W 000 000: Right AGC target level =–5.5dB\n000: Right AGC target level =–8dB\n001: Right AGC target level =–10dB\n010: Right AGC target level =–12dB\n011: Right AGC target level =–14dB\n100: Right AGC target level =–17dB\n101: Right AGC target level =–20dB\n111: Right AGC target level =–24dB\nD3–D0 R 0000 Reserved. Donotwrite anyvalue other than reset value.\nTable 73.Page 0/Register 95:Right AGC Control 2\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D6 R/W 00 00:Right AGC hysteresis setting of1dB\n01:Right AGC hysteresis setting of2dB\n10:Right AGC hysteresis setting of4dB\n11:Right AGC hysteresis disabled.\nD5–D1 R/W 00000 00000: Right AGC noise/silence detection isdisabled.\n00001: Right AGC noise threshold =–30dB\n00010: Right AGC noise threshold =–32dB\n00011: Right AGC noise threshold =–34dB\n...\n11101: Right AGC noise threshold =–86dB\n11110: Right AGC noise threshold =–88dB\n11111: Right AGC noise threshold =–90dB\nD0 R/W 0 0:Disable clipstepping forright AGC.\n1:Enable clipstepping forright AGC.\nTable 74.Page 0/Register 96:Right AGC Maximum Gain\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7 R 0 Reserved. Donotwrite anyvalue other than reset value.\nD6–D0 R/W 1111111 0000000: Right AGC maximum gain =0dB\n0000001: Right AGC maximum gain =0.5dB\n0000010: Right AGC maximum gain =1dB\n...\n1010000: Right AGC maximum gain =40dB\n1010001 –1111111: NotUsed.\nTable 75.Page 0/Register 97:Right AGC Attack Time\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D3 R/W 0000 0 0000 0:Right AGC attack time =1×(32/f S)\n0000 1:Right AGC attack time =3×(32/f S)\n0001 0:Right AGC attack time =5×(32/f S)\n0001 1:Right AGC attack time =7×(32/f S)\n0010 0:Right AGC attack time =9×(32/f S)\n...\n1111 0:Right AGC attack time =61×(32/f S)\n1111 1:Right AGC attack time =63×(32/f S)\nD2–D0 R/W 000 000: Multiplication factor fortheprogrammed right AGC attack time =1\n001: Multiplication factor fortheprogrammed right AGC attack time =2\n010: Multiplication factor fortheprogrammed right AGC attack time =4\n...\n111: Multiplication factor fortheprogrammed right AGC attack time =128\n58 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nTable 76.Page 0/Register 98:Right AGC Decay Time\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D3 R/W 0000 0 0000 0:Right AGC decay time =1×(512/f S)\n0000 1:Right AGC decay time =3×(512/f S)\n0001 0:Right AGC decay time =5×(512/f S)\n0001 1:Right AGC decay time =7×(512/f S)\n0010 0:Right AGC decay time =9×(512/f S)\n...\n1111 0:Right AGC decay time =61×(512/f S)\n1111 1:Right AGC decay time =63×(512/f S)\nD2–D0 R/W 000 000: Multiply factor fortheprogrammed right AGC decay time =1\n001: Multiply factor fortheprogrammed right AGC decay time =2\n010: Multiply factor fortheprogrammed right AGC decay time =4\n111: Multiply factor fortheprogrammed right AGC decay time =128\nTable 77.Page 0/Register 99:Right AGC Noise Debounce\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D5 R 000 Reserved. Donotwrite anyvalue other than reset value.\nD4–D0 R/W 00000 00000: Right AGC noise debounce =0/fS\n00001: Right AGC noise debounce =4/fS\n00010: Right AGC noise debounce =8/fS\n00011: Right AGC noise debounce =16/f S\n00100: Right AGC noise debounce =32/f S\n00101: Right AGC noise debounce =64/f S\n00110: Right AGC noise debounce =128/f S\n00111: Right AGC noise debounce =256/f S\n01000: Right AGC noise debounce =512/f S\n01001: Right AGC noise debounce =1024/f S\n01010: Right AGC noise debounce =2048/f S\n01011: Right AGC noise debounce =4096/f S\n01100: Right AGC noise debounce =2×4096/f S\n01101: Right AGC noise debounce =3×4096/f S\n01110: Right AGC noise debounce =4×4096/f S\n...\n11110: Right AGC noise debounce =20×4096/f S\n11111: Right AGC noise debounce =21×4096/f S\nTable 78.Page 0/Register 100: Right AGC Signal Debounce\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D4 R 0000 Reserved. Donotwrite anyvalue other than reset value.\nD3–D0 R/W 0000 0000: Right AGC signal debounce =0/fS\n0001: Right AGC signal debounce =4/fS\n0010: Right AGC signal debounce =8/fS\n0011: Right AGC signal debounce =16/f S\n0100: Right AGC signal debounce =32/f S\n0101: Right AGC signal debounce =64/f S\n0110: Right AGC signal debounce =128/f S\n0111: Right AGC signal debounce =256/f S\n1000: Right AGC signal debounce =512/f S\n1001: Right AGC signal debounce =1024/f S\n1010: Right AGC signal debounce =2048/f S\n1011: Right AGC signal debounce =2×2048/f S\n1100: Right AGC signal debounce =3×2048/f S\n1101: Right AGC signal debounce =4×2048/f S\n1110: Right AGC signal debounce =5×2048/f S\n1111: Right AGC signal debounce =6×2048/f S\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 59\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nTable 79.Page 0/Register 101: Right AGC Gain Applied\nBIT(1)READ/ RESET DESCRIPTION\nWRITE VALUE\nD7–D0 R 0000 0000 Right AGC Gain Value Status:\n1110 1000: Gain applied byright AGC =–12dB\n1110 1001: Gain applied byright AGC =–11.5 dB\n...\n1111 1111: Gain applied byright AGC =–0.5dB\n0000 0000: Gain applied byright AGC =0dB\n0000 0001: Gain applied byright AGC =0.5dB\n...\n0100 1111: Gain applied byright AGC =39.5 dB\n0101 0000: Gain applied byright AGC =40dB\n0101 0001 –1111 1111: Reserved. Donotuse.\n(1) These areread-only bits.\nTable 80.Page 0/Register 102Through Page 0/Register 127: Reserved\nBIT READ/ RESET DESCRIPTION\nWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothese registers.\n10.6.3 CONTROL REGISTERS Page 1:ADC Routing, PGA, Power-Controls, Etc.\nTable 81.Page 1/Register 0:Page Control Register(1)\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R/W 0000 0000 0000 0000: Page 0selected\n0000 0001: Page 1selected\n...\n1111 1110: Page 254selected (reserved)\n1111 1111: Page 255selected (reserved)\n(1) Valid pages are0,1,4,5,32–47.Allother pages arereserved (donotaccess).\nTable 82.Page 1/Register 1Through Page 1/Register 25:Reserved\nBIT READ/ RESET DESCRIPTION\nWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothese registers.\n60 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nTable 83.Page 1/Register 26:Dither Control\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D4 R/W 0000 DCOffset IntoInput ofLeftADC; Signed Magnitude Number in±15-mV Steps\n1111: –105mV\n...\n1011: –45mV\n1010: –30mV\n1001: –15mV\n0000: 0mV\n0001: 15mV\n0010: 30mV\n0011: 45mV\n...\n0111: 105mV\nD3–D0 R/W 0000 DCOffset IntoInput ofRight ADC; Signed Magnitude Number in±15-mV Steps\n1111: –105mV\n...\n1011: –45mV\n1010: –30mV\n1001: –15mV\n0000: 0mV\n0001: 15mV\n0010: 30mV\n0011: 45mV\n...\n0111: 105mV\nTable 84.Page 1/Register 27Through Page 1/Register 50:Reserved\nBIT READ/ RESET DESCRIPTION\nWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothese registers.\nTable 85.Page 1/Register 51:MICBIAS Control\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D5 R 000 Reserved. Donotwrite anyvalue other than reset value.\nD4–D3 R/W 00 00:MICBIAS2 ispowered down.\n01:MICBIAS2 ispowered to2V.\n10:MICBIAS2 ispowered to2.5V.\n11:MICBIAS2 isconnected toAVDD.\nD2–D0 R 000 Reserved. Donotwrite anyvalue other than reset value.\nTable 86.Page 1/Register 52:LeftADC Input Selection forLeftPGA\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D4 R/W 1111 Reserved. Donotwrite anyvalue other than reset value.\nD3–D2 R/W 11 IN2L Pin(Single-Ended)(1)\n00:0-dB setting ischosen.\n01:–6-dB setting ischosen.\n10:Isnotconnected totheleftADC PGA\n11:Isnotconnected totheleftADC PGA\nD1–D0 R/W 11 IN1l(P) Pin(Single-Ended)(1)\n00:0-dB setting ischosen.\n01:–6-dB setting ischosen.\n10:Isnotconnected totheleftADC PGA\n11:Isnotconnected totheleftADC PGA\n(1) Tomaintain thesame PGA output level forboth single-ended anddifferential pairs, thesingle-ended inputs have a2×gain applied.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 61\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nTable 87.Page 1/Register 53:Reserved\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothisregister.\nTable 88.Page 1/Register 54:LeftADC Input Selection forLeftPGA\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7 R/W 0 Reserved. Donotwrite anyvalue other than reset value.\nD6 R/W 0 LeftADC Common-Mode Select\n0:LeftADC channel unselected inputs arenotbiased weakly totheADC common-mode voltage.\n1:LeftADC channel unselected inputs arebiased weakly totheADC common-mode voltage.\nD5–D4 R/W 11 Differential Pair [Plus =IN1L(P) andMinus =IN1R(M)]\n00:0-dB setting ischosen.\n01:–6-dB setting ischosen.\n10–11:Notconnected totheleftADC PGA\nD3–D2 R/W 11 Reserved. Donotwrite anyvalue other than reset value.\nD1–D0 R/W 11 IN1R(M) Pin(Single-Ended)(1)\n00:0dBsetting ischosen.\n01:–6dBsetting ischosen.\n10–11:Notconnected totheleftADC PGA.\n(1) Tomaintain thesame PGA output level forboth single-ended anddifferential pairs, thesingle-ended inputs have a2×gain applied.\nTable 89.Page 1/Register 55:Right ADC Input selection forRight PGA\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D2 R/W 11 Reserved. Donotwrite anyvalue other than reset value.\nD1–D0 R/W 11 IN1R(M) Pin(Single-Ended)(1)\n00:0-dB setting ischosen.\n01:–6-dB setting ischosen.\n10–11:Notconnected totheright ADC PGA.\n(1) Tomaintain thesame PGA output level forboth single-ended anddifferential pairs, thesingle-ended inputs have a2×gain applied.\nTable 90.Page 1/Register 56:Reserved\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothisregister.\nTable 91.Page 1/Register 57:Right ADC Input Selection forRight PGA\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7 R/W 0 Reserved. Donotwrite anyvalue other than reset value.\nD6 R/W 0 Right ADC Common-Mode Select\n0:Right ADC channel unselected inputs arenotbiased weakly totheADC common-mode voltage.\n1:Right ADC channel unselected inputs arebiased weakly totheADC common-mode voltage.\nD5–D4 R/W 11 Differential Pair [Plus =IN1L(P) andMinus =IN1R(M)]\n00:0-dB setting ischosen.\n01:–6dBsetting ischosen.\n10–11:Notconnected totheright ADC PGA\nD3–D2 R/W 11 Reserved. Donotwrite anyvalue other than reset value.\nD1–D0 R/W 11 IN1L(P) Pin(Single-Ended)(1)\n00:0-dB setting ischosen.\n01:–6-dB setting ischosen.\n10–11:Notconnected totheright ADC PGA\n(1) Tomaintain thesame PGA output level forboth single-ended anddifferential pairs, thesingle-ended inputs have a2×gain applied.\n62 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nTable 92.Page 1/Register 58:Reserved\nBIT READ/ RESET DESCRIPTION\nWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothisregister.\nTable 93.Page 1/Register 59:LeftAnalog PGA Settings\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7 R/W 1 0:LeftPGA isnotmuted.\n1:LeftPGA ismuted.\nD6–D0 R/W 0000000 0000000: LeftPGA gain =0dB\n0000001: LeftPGA gain =0.5dB\n0000010: LeftPGA gain =1dB\n...\n1010000: LeftPGA gain =40dB\n1010001 –1111111: Reserved. Donotuse.\nTable 94.Page 1/Register 60:Right Analog PGA Settings\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7 R/W 1 0:Right PGA isnotmuted\n1:Right PGA ismuted\nD6–D0 R/W 0000000 0000000: Right PGA gain =0dB\n0000001: Right PGA gain =0.5dB\n000010: Right PGA gain =1dB\n...\n1010000: Right PGA gain =40dB\n1010001 –1111111: Reserved. Donotuse.\nTable 95.Page 1/Register 61:ADC Low-Current Modes\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D1 R 0000 000 Reserved. Write only zeros tothese bits.\nD0 R/W 0 0:1×ADC modulator current used\n1:0.5×ADC modulator current used\nTable 96.Page 1/Register 62:ADC Analog PGA Flags\nBIT READ/ RESET DESCRIPTION\nWRITE VALUE\nD7–D2 R 0000 00 Reserved. Donotwrite anyvalue other than reset value.\nD1 R 0 0:LeftADC PGA, applied gain≠programmed gain\n1:LeftADC PGA, applied gain =programmed gain\nD0 R 0 0:Right ADC PGA, applied gain≠programmed gain\n1:Right ADC PGA, applied gain =programmed gain\nTable 97.Page 1/Register 63Through Page 1/Register 127: Reserved\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R XXXX XXXX Reserved. Donotwrite tothese registers.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 63\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\n10.6.4 Control Registers, Page 4:ADC Digital Filter Coefficients\nDefault values shown forthispage only become valid 100μsfollowing ahardware orsoftware reset.\nTable 98.Page 4/Register 0:Page Control Register(1)\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R/W 0000 0000 0000 0000: Page 0selected\n0000 0001: Page 1selected\n...\n1111 1110: Page 254selected (reserved)\n1111 1111: Page 255selected (reserved)\n(1) Valid pages are0,1,4,5,32–47.Allother pages arereserved (donotaccess).\nThe remaining page-4 registers areeither reserved registers orareused forsetting coefficients forthevarious\nfilters intheprocessing blocks. Reserved registers must notbewritten to.\nThe filter coefficient registers arearranged inpairs, with two adjacent 8-bit registers containing the16-bit\ncoefficient forasingle filter. The 16-bit integer contained intheMSB and LSB registers foracoefficient are\ninterpreted asa2s-complement integer, with possible values ranging from –32,768 to32,767. When\nprogramming anycoefficient value forafilter, theMSB register must always bewritten first, immediately followed\nbytheLSB register. Even ifonly theMSB orLSB portion ofthecoefficient changes, both registers must be\nwritten inthissequence. Table 99isalistofthepage-4 registers, excepting thepreviously described register 0.\nTable 99.Page-4 Registers\nREGISTERRESET VALUE REGISTER NAMENUMBER\n1 XXXX XXXX Reserved. Donotwrite tothisregister.\nCoefficient N0(15:8) forAGC LPF (first-order IIR)used asaverager todetect level orcoefficient2 0000 0001C1(15:8) ofADC miniDSP\nCoefficient N0(7:0) forAGC LPF (first-order IIR)used asaverager todetect level orcoefficient3 0001 0111C1(7:0) ofADC miniDSP\nCoefficient N1(15:8) forAGC LPF (first-order IIR)used asaverager todetect level orcoefficient4 0000 0001C2(15:8) ofADC miniDSP\nCoefficient N1(7:0) forAGC LPF (first-order IIR)used asaverager todetect level orcoefficient5 0001 0111C2(7:0) ofADC miniDSP\nCoefficient D1(15:8) forAGC LPF (first-order IIR)used asaverager todetect level orcoefficient6 0111 1101C3(15:8) ofADC miniDSP\nCoefficient D1(7:0) forAGC LPF (first-order IIR)used asaverager todetect level orcoefficient7 1101 0011C3(7:0) ofADC miniDSP\nCoefficient N0(15:8) forleftADC programmable first-order IIRorcoefficient C4(15:8) ofADC8 0111 1111miniDSP\n9 1111 1111 Coefficient N0(7:0) forleftADC programmable first-order IIRorcoefficient C4(7:0) ofADC miniDSP\nCoefficient N1(15:8) forleftADC programmable first-order IIRorcoefficient C5(15:8) ofADC10 0000 0000miniDSP\n11 0000 0000 Coefficient N1(7:0) forleftADC programmable first-order IIRorcoefficient C5(7:0) ofADC miniDSP\nCoefficient D1(15:8) forleftADC programmable first-order IIRorcoefficient C6(15:8) ofADC12 0000 0000miniDSP\n13 0000 0000 Coefficient D1(7:0) forleftADC programmable first-order IIRorcoefficient C6(7:0) ofADC miniDSP\nCoefficient N0(15:8) forleftADC biquad Aorcoefficient FIR0(15:8) forADC FIRfilter orcoefficient14 0111 1111C7(15:8) ofADC miniDSP\nCoefficient N0(7:0) forleftADC biquad Aorcoefficient FIR0(7:0) forADC FIRfilter orcoefficient15 1111 1111C7(7:0) ofADC miniDSP\nCoefficient N1(15:8) forleftADC biquad Aorcoefficient FIR1(15:8) forADC FIRfilter orcoefficient16 0000 0000C8(15:8) ofADC miniDSP\nCoefficient N1(7:0) forleftADC biquad Aorcoefficient FIR1(7:0) forADC FIRfilter orcoefficient17 0000 0000C8(7:0) ofADC miniDSP\nCoefficient N2(15:8) forleftADC biquad Aorcoefficient FIR2(15:8) forADC FIRfilter orcoefficient18 0000 0000C9(15:8) ofADC miniDSP\n64 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nTable 99.Page-4 Registers (continued)\nREGISTERRESET VALUE REGISTER NAMENUMBER\nCoefficient N2(7:0) forleftADC biquad Aorcoefficient FIR2(7:0) forADC FIRfilter orcoefficient19 0000 0000C9(7:0) ofADC miniDSP\nCoefficient D1(15:8) forleftADC biquad Aorcoefficient FIR3(15:8) forADC FIRfilter orcoefficient20 0000 0000C10(15:8) ofADC miniDSP\nCoefficient D1(7:0) forleftADC biquad Aorcoefficient FIR3(7:0) forADC FIRfilter orcoefficient21 0000 0000C10(7:0) ofADC miniDSP\nCoefficient D2(15:8) forleftADC biquad Aorcoefficient FIR4(15:8) forADC FIRfilter orcoefficient22 0000 0000C11(15:8) ofADC miniDSP\nCoefficient D2(7:0) forleftADC biquad Aorcoefficient FIR4(7:0) forADC FIRfilter orcoefficient23 0000 0000C11(7:0) ofADC miniDSP\nCoefficient N0(15:8) forleftADC biquad Borcoefficient FIR5(15:8) forADC FIRfilter orcoefficient24 0111 1111C12(15:8) ofADC miniDSP\nCoefficient N0(7:0) forleftADC biquad Borcoefficient FIR5(7:0) forADC FIRfilter orcoefficient25 1111 1111C12(7:0) ofADC miniDSP\nCoefficient N1(15:8) forleftADC biquad Borcoefficient FIR6(15:8) forADC FIRfilter orcoefficient26 0000 0000C13(15:8) ofADC miniDSP\nCoefficient N1(7:0) forleftADC biquad Borcoefficient FIR6(7:0) forADC FIRfilter orcoefficient27 0000 0000C13(7:0) ofADC miniDSP\nCoefficient N2(15:8) forleftADC biquad Borcoefficient FIR7(15:8) forADC FIRfilter orcoefficient28 0000 0000C14(15:8) ofADC miniDSP\nCoefficient N2(7:0) forleftADC biquad Borcoefficient FIR7(7:0) forADC FIRfilter orcoefficient29 0000 0000C14(7:0) ofADC miniDSP\nCoefficient D1(15:8) forleftADC biquad Borcoefficient FIR8(15:8) forADC FIRfilter orcoefficient30 0000 0000C15(15:8) ofADC miniDSP\nCoefficient D1(7:0) forleftADC biquad Borcoefficient FIR8(7:0) forADC FIRfilter orcoefficient31 0000 0000C15(7:0) ofADC miniDSP\nCoefficient D2(15:8) forleftADC biquad Borcoefficient FIR9(15:8) forADC FIRfilter orcoefficient32 0000 0000C16(15:8) ofADC miniDSP\nCoefficient D2(7:0) forleftADC biquad Borcoefficient FIR9(7:0) forADC FIRfilter orcoefficient33 0000 0000C16(7:0) ofADC miniDSP\nCoefficient N0(15:8) forleftADC biquad Corcoefficient FIR10(15:8) forADC FIRfilter orcoefficient34 0111 1111C17(15:8) ofADC miniDSP\nCoefficient N0(7:0) forleftADC biquad Corcoefficient FIR10(7:0) forADC FIRfilter orcoefficient35 1111 1111C17(7:0) ofADC miniDSP\nCoefficient N1(15:8) forleftADC biquad Corcoefficient FIR11(15:8) forADC FIRfilter orcoefficient36 0000 0000C18(15:8) ofADC miniDSP\nCoefficient N1(7:0) forleftADC biquad Corcoefficient FIR11(7:0) forADC FIRfilter orcoefficient37 0000 0000C18(7:0) ofADC miniDSP\nCoefficient N2(15:8) forleftADC biquad Corcoefficient FIR12(15:8) forADC FIRfilter orcoefficient38 0000 0000C19(15:8) ofADC miniDSP\nCoefficient N2(7:0) forleftADC biquad Corcoefficient FIR12(7:0) forADC FIRfilter orcoefficient39 0000 0000C19(7:0) ofADC miniDSP\nCoefficient D1(15:8) forleftADC biquad Corcoefficient FIR13(15:8) forADC FIRfilter orcoefficient40 0000 0000C20(15:8) ofADC miniDSP\nCoefficient D1(7:0) forleftADC biquad Corcoefficient FIR13(7:0) forADC FIRfilter orcoefficient41 0000 0000C20(7:0) ofADC miniDSP\nCoefficient D2(15:8) forleftADC biquad Corcoefficient FIR14(15:8) forADC FIRfilter orcoefficient42 0000 0000C21(15:8) ofADC miniDSP\nCoefficient D2(7:0) forleftADC biquad Corcoefficient FIR14(7:0) forADC FIRfilter orcoefficient43 0000 0000C21(7:0) ofADC miniDSP\nCoefficient N0(15:8) forleftADC biquad Dorcoefficient FIR15(15:8) forADC FIRfilter orcoefficient44 0111 1111C22(15:8) ofADC miniDSP\nCoefficient N0(7:0) forleftADC biquad Dorcoefficient FIR15(7:0) forADC FIRfilter orcoefficient45 1111 1111C22(7:0) ofADC miniDSP\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 65\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nTable 99.Page-4 Registers (continued)\nREGISTERRESET VALUE REGISTER NAMENUMBER\nCoefficient N1(15:8) forleftADC biquad Dorcoefficient FIR16(15:8) forADC FIRfilter orcoefficient46 0000 0000C23(15:8) ofADC miniDSP\nCoefficient N1(7:0) forleftADC biquad Dorcoefficient FIR16(7:0) forADC FIRfilter orcoefficient47 0000 0000C23(7:0) ofADC miniDSP\nCoefficient N2(15:8) forleftADC biquad Dorcoefficient FIR17(15:8) forADC FIRfilter orcoefficient48 0000 0000C24(15:8) ofADC miniDSP\nCoefficient N2(7:0) forleftADC biquad Dorcoefficient FIR17(7:0) forADC FIRfilter orcoefficient49 0000 0000C24(7:0) ofADC miniDSP\nCoefficient D1(15:8) forleftADC biquad Dorcoefficient FIR18(15:8) forADC FIRfilter orcoefficient50 0000 0000C25(15:8) ofADC miniDSP\nCoefficient D1(7:0) forleftADC biquad Dorcoefficient FIR18(7:0) forADC FIRfilter orcoefficient51 0000 0000C25(7:0) ofADC miniDSP\nCoefficient D2(15:8) forleftADC biquad Dorcoefficient FIR19(15:8) forADC FIRfilter orcoefficient52 0000 0000C26(15:8) ofADC miniDSP\nCoefficient D2(7:0) forleftADC biquad Dorcoefficient FIR19(7:0) forADC FIRfilter orcoefficient53 0000 0000C26(7:0) ofADC miniDSP\nCoefficient N0(15:8) forleftADC biquad Eorcoefficient FIR20(15:8) forADC FIRfilter orcoefficient54 0111 1111C27(15:8) ofADC miniDSP\nCoefficient N0(7:0) forleftADC biquad Eorcoefficient FIR20(7:0) forADC FIRfilter orcoefficient55 1111 1111C27(7:0) ofADC miniDSP\nCoefficient N1(15:8) forleftADC biquad Eorcoefficient FIR21(15:8) forADC FIRfilter orcoefficient56 0000 0000C28(15:8) ofADC miniDSP\nCoefficient N1(7:0) forleftADC biquad Eorcoefficient FIR21(7:0) forADC FIRfilter orcoefficient57 0000 0000C28(7:0) ofADC miniDSP\nCoefficient N2(15:8) forleftADC biquad Eorcoefficient FIR22(15:8) forADC FIRfilter orcoefficient58 0000 0000C29(15:8) ofADC miniDSP\nCoefficient N2(7:0) forleftADC biquad Eorcoefficient FIR22(7:0) forADC FIRfilter orcoefficient59 0000 0000C29(7:0) ofADC miniDSP\nCoefficient D1(15:8) forleftADC biquad Eorcoefficient FIR23(15:8) forADC FIRfilter orcoefficient60 0000 0000C30(15:8) ofADC miniDSP\nCoefficient D1(7:0) forleftADC biquad Eorcoefficient FIR23(7:0) forADC FIRfilter orcoefficient61 0000 0000C30(7:0) ofADC miniDSP\nCoefficient D2(15:8) forleftADC biquad Eorcoefficient FIR24(15:8) forADC FIRfilter orcoefficient62 0000 0000C31(15:8) ofADC miniDSP\nCoefficient D2(7:0) forleftADC biquad Eorcoefficient FIR24(7:0) forADC FIRfilter orcoefficient63 0000 0000C31(7:0) ofADC miniDSP\n64 0000 0000 Coefficient C32(15:8) ofADC miniDSP\n65 0000 0000 Coefficient C32(7:0) ofADC miniDSP\n66 0000 0000 Coefficient C33(15:8) ofADC miniDSP\n67 0000 0000 Coefficient C33(7:0) ofADC miniDSP\n68 0000 0000 Coefficient C34(15:8) ofADC miniDSP\n69 0000 0000 Coefficient C34(7:0) ofADC miniDSP\n70 0000 0000 Coefficient C35(15:8) ofADC miniDSP\n71 0000 0000 Coefficient C35(7:0) ofADC miniDSP\nCoefficient N0(15:8) forright ADC programmable first-order IIRorcoefficient C36(15:8) ofADC72 0000 0000miniDSP\nCoefficient N0(7:0) forright ADC programmable first-order IIRorcoefficient C36(7:0) ofADC73 0000 0000miniDSP\nCoefficient N1(15:8) forright ADC programmable first-order IIRorcoefficient C37(15:8) ofADC74 0000 0000miniDSP\nCoefficient N1(7:0) forright ADC programmable first-order IIRorcoefficient C37(7:0) ofADC75 0000 0000miniDSP\nCoefficient D1(15:8) forright ADC programmable first-order IIRorcoefficient C38(15:8) ofADC76 0000 0000miniDSP\n66 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nTable 99.Page-4 Registers (continued)\nREGISTERRESET VALUE REGISTER NAMENUMBER\nCoefficient D1(7:0) forright ADC programmable first-order IIRorcoefficient C38(7:0) ofADC77 0000 0000miniDSP\nCoefficient N0(15:8) forright ADC biquad Aorcoefficient FIR0(15:8) forADC FIRfilter orcoefficient78 0000 0000C39(15:8) ofADC miniDSP\nCoefficient N0(7:0) forright ADC biquad Aorcoefficient FIR0(7:0) forADC FIRfilter orcoefficient79 0000 0000C39(7:0) ofADC miniDSP\nCoefficient N1(15:8) forright ADC biquad Aorcoefficient FIR1(15:8) forADC FIRfilter orcoefficient80 0000 0000C40(15:8) ofADC miniDSP\nCoefficient N1(7:0) forright ADC biquad Aorcoefficient FIR1(7:0) forADC FIRfilter orcoefficient81 0000 0000C40(7:0) ofADC miniDSP\nCoefficient N2(15:8) forright ADC biquad Aorcoefficient FIR2(15:8) forADC FIRfilter orcoefficient82 0000 0000C41(15:8) ofADC miniDSP\nCoefficient N2(7:0) forright ADC biquad Aorcoefficient FIR2(7:0) forADC FIRfilter orcoefficient83 0000 0000C41(7:0) ofADC miniDSP\nCoefficient D1(15:8) forright ADC biquad Aorcoefficient FIR3(15:8) forADC FIRfilter orcoefficient84 0000 0000C42(15:8) ofADC miniDSP\nCoefficient D1(7:0) forright ADC biquad Aorcoefficient FIR3(7:0) forADC FIRfilter orcoefficient85 0000 0000C42(7:0) ofADC miniDSP\nCoefficient D2(15:8) forright ADC biquad Aorcoefficient FIR4(15:8) forADC FIRfilter orcoefficient86 0000 0000C43(15:8) ofADC miniDSP\nCoefficient D2(7:0) forright ADC biquad Aorcoefficient FIR4(7:0) forADC FIRfilter orcoefficient87 0000 0000C43(7:0) ofADC miniDSP\nCoefficient N0(15:8) forright ADC biquad Borcoefficient FIR5(15:8) forADC FIRfilter orcoefficient88 0000 0000C44(15:8) ofADC miniDSP\nCoefficient N0(7:0) forright ADC biquad Borcoefficient FIR5(7:0) forADC FIRfilter orcoefficient89 0000 0000C44(7:0) ofADC miniDSP\nCoefficient N1(15:8) forright ADC biquad Borcoefficient FIR6(15:8) forADC FIRfilter orcoefficient90 0000 0000C45(15:8) ofADC miniDSP\nCoefficient N1(7:0) forright ADC biquad Borcoefficient FIR6(7:0) forADC FIRfilter orcoefficient91 0000 0000C45(7:0) ofADC miniDSP\nCoefficient N2(15:8) forright ADC biquad Borcoefficient FIR7(15:8) forADC FIRfilter orcoefficient92 0000 0000C46(15:8) ofADC miniDSP\nCoefficient N2(7:0) forright ADC biquad Borcoefficient FIR7(7:0) forADC FIRfilter orcoefficient93 0000 0000C46(7:0) ofADC miniDSP\nCoefficient D1(15:8) forright ADC biquad Borcoefficient FIR8(15:8) forADC FIRfilter orcoefficient94 0000 0000C47(15:8) ofADC miniDSP\nCoefficient D1(7:0) forright ADC biquad Borcoefficient FIR8(7:0) forADC FIRfilter orcoefficient95 0000 0000C47(7:0) ofADC miniDSP\nCoefficient D2(15:8) forright ADC biquad Borcoefficient FIR9(15:8) forADC FIRfilter orcoefficient96 0000 0000C48(15:8) ofADC miniDSP\nCoefficient D2(7:0) forright ADC biquad Borcoefficient FIR9(7:0) forADC FIRfilter orcoefficient97 0000 0000C48(7:0) ofADC miniDSP\nCoefficient N0(15:8) forright ADC biquad Corcoefficient FIR10(15:8) forADC FIRfilter or98 0000 0000coefficient C49(15:8) ofADC miniDSP\nCoefficient N0(7:0) forright ADC biquad Corcoefficient FIR10(7:0) forADC FIRfilter orcoefficient99 0000 0000C49(7:0) ofADC miniDSP\nCoefficient N1(15:8) forright ADC biquad Corcoefficient FIR11(15:8) forADC FIRfilter or100 0000 0000coefficient C50(15:8) ofADC miniDSP\nCoefficient N1(7:0) forright ADC biquad Corcoefficient FIR11(7:0) forADC FIRfilter orcoefficient101 0000 0000C50(7:0) ofADC miniDSP\nCoefficient N2(15:8) forright ADC biquad Corcoefficient FIR12(15:8) forADC FIRfilter or102 0000 0000coefficient C51(15:8) ofADC miniDSP\nCoefficient N2(7:0) forright ADC biquad Corcoefficient FIR12(7:0) forADC FIRfilter orcoefficient103 0000 0000C51(7:0) ofADC miniDSP\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 67\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nTable 99.Page-4 Registers (continued)\nREGISTERRESET VALUE REGISTER NAMENUMBER\nCoefficient D1(15:8) forright ADC biquad Corcoefficient FIR13(15:8) forADC FIRfilter or104 0000 0000coefficient C52(15:8) ofADC miniDSP\nCoefficient D1(7:0) forright ADC biquad Corcoefficient FIR13(7:0) forADC FIRfilter orcoefficient105 0000 0000C52(7:0) ofADC miniDSP\nCoefficient D2(15:8) forright ADC biquad Corcoefficient FIR14(15:8) forADC FIRfilter or106 0000 0000coefficient C53(15:8) ofADC miniDSP\nCoefficient D2(7:0) forright ADC biquad Corcoefficient FIR14(7:0) forADC FIRfilter orcoefficient107 0000 0000C53(7:0) ofADC miniDSP\nCoefficient N0(15:8) forright ADC biquad Dorcoefficient FIR15(15:8) forADC FIRfilter or108 0000 0000coefficient C54(15:8) ofADC miniDSP\nCoefficient N0(7:0) forright ADC biquad Dorcoefficient FIR15(7:0) forADC FIRfilter orcoefficient109 0000 0000C54(7:0) ofADC miniDSP\nCoefficient N1(15:8) forright ADC biquad Dorcoefficient FIR16(15:8) forADC FIRfilter or110 0000 0000coefficient C55(15:8) ofADC miniDSP\nCoefficient N1(7:0) forright ADC biquad Dorcoefficient FIR16(7:0) forADC FIRfilter orcoefficient111 0000 0000C55(7:0) ofADC miniDSP\nCoefficient N2(15:8) forright ADC biquad Dorcoefficient FIR17(15:8) forADC FIRfilter or112 0000 0000coefficient C56(15:8) ofADC miniDSP\nCoefficient N2(7:0) forright ADC biquad Dorcoefficient FIR17(7:0) forADC FIRfilter orcoefficient113 0000 0000C56(7:0) ofADC miniDSP\nCoefficient D1(15:8) forright ADC biquad Dorcoefficient FIR18(15:8) forADC FIRfilter or114 0000 0000coefficient C57(15:8) ofADC miniDSP\nCoefficient D1(7:0) forright ADC biquad Dorcoefficient FIR18(7:0) forADC FIRfilter orcoefficient115 0000 0000C57(7:0) ofADC miniDSP\nCoefficient D2(15:8) forright ADC biquad Dorcoefficient FIR19(15:8) forADC FIRfilter or116 0000 0000coefficient C58(15:8) ofADC miniDSP\nCoefficient D2(7:0) forright ADC biquad Dorcoefficient FIR19(7:0) forADC FIRfilter orcoefficient117 0000 0000C58(7:0) ofADC miniDSP\nCoefficient N0(15:8) forright ADC biquad Eorcoefficient FIR20(15:8) forADC FIRfilter or118 0000 0000coefficient C59(15:8) ofADC miniDSP\nCoefficient N0(7:0) forright ADC biquad Eorcoefficient FIR20(7:0) forADC FIRfilter orcoefficient119 0000 0000C59(7:0) ofADC miniDSP\nCoefficient N1(15:8) forright ADC biquad Eorcoefficient FIR21(15:8) forADC FIRfilter or120 0000 0000coefficient C60(15:8) ofADC miniDSP\nCoefficient N1(7:0) forright ADC biquad Eorcoefficient FIR21(7:0) forADC FIRfilter orcoefficient121 0000 0000C60(7:0) ofADC miniDSP\nCoefficient N2(15:8) forright ADC biquad Eorcoefficient FIR22(15:8) forADC FIRfilter or122 0000 0000coefficient C61(15:8) ofADC miniDSP\nCoefficient N2(7:0) forright ADC biquad Eorcoefficient FIR22(7:0) forADC FIRfilter orcoefficient123 0000 0000C61(7:0) ofADC miniDSP\nCoefficient D1(15:8) forright ADC biquad Eorcoefficient FIR23(15:8) forADC FIRfilter or124 0000 0000coefficient C62(15:8) ofADC miniDSP\nCoefficient D1(7:0) forright ADC biquad Eorcoefficient FIR23(7:0) forADC FIRfilter orcoefficient125 0000 0000C62(7:0) ofADC miniDSP\nCoefficient D2(15:8) forright ADC biquad Eorcoefficient FIR24(15:8) forADC FIRfilter or126 0000 0000coefficient C63(15:8) ofADC miniDSP\nCoefficient D2(7:0) forright ADC biquad Eorcoefficient FIR24(7:0) forADC FIRfilter orcoefficient127 0000 0000C63(7:0) ofADC miniDSP\n68 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\n10.6.5 Control Registers, Page 5:ADC Programmable Coefficients RAM (65:127)\nPage 5/register 0isthepage control register asdesribed following.\nTable 100. Page 5/Register 0:Page Control Register(1)\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R/W 0000 0000 0000 0000: Page 0selected\n0000 0001: Page 1selected\n...\n1111 1110: Page 254selected (reserved)\n1111 1111: Page 255selected (reserved)\n(1) Valid pages are0,1,4,5,and32–47.Allother pages arereserved (donotaccess).\nTable 101isalistofthepage-5 registers, excepting thepreviously described register 0.\nTable 101. Page-5 Registers\nREGISTER RESETREGISTER NAMENUMBER VALUE\n1 XXXX XXXX Reserved. Donotwrite tothisregister.\n2 0000 0000 Coefficient C65(15:8) ofADC miniDSP\n3 0000 0000 Coefficient C65(7:0) ofADC miniDSP\n4 0000 0000 Coefficient C66(15:8) ofADC miniDSP\n5 0000 0000 Coefficient C66(7:0) ofADC miniDSP\n6 0000 0000 Coefficient C67(15:8) ofADC miniDSP\n7 0000 0000 Coefficient C67(7:0) ofADC miniDSP\n8 0000 0000 Coefficient C68(15:8) ofADC miniDSP\n9 0000 0000 Coefficient C68(7:0) ofADC miniDSP\n10 0000 0000 Coefficient C69(15:8) ofADC miniDSP\n11 0000 0000 Coefficient C69(7:0) ofADC miniDSP\n12 0000 0000 Coefficient C70(15:8) ofADC miniDSP\n13 0000 0000 Coefficient C70(7:0) ofADC miniDSP\n14 0000 0000 Coefficient C71(15:8) ofADC miniDSP\n15 0000 0000 Coefficient C71(7:0) ofADC miniDSP\n16 0000 0000 Coefficient C72(15:8) ofADC miniDSP\n17 0000 0000 Coefficient C72(7:0) ofADC miniDSP\n18 0000 0000 Coefficient C73(15:8) ofADC miniDSP\n19 0000 0000 Coefficient C73(7:0) ofADC miniDSP\n20 0000 0000 Coefficient C74(15:8) ofADC miniDSP\n21 0000 0000 Coefficient C74(7:0) ofADC miniDSP\n22 0000 0000 Coefficient C75(15:8) ofADC miniDSP\n23 0000 0000 Coefficient C75(7:0) ofADC miniDSP\n24 0000 0000 Coefficient C76(15:8) ofADC miniDSP\n25 0000 0000 Coefficient C76(7:0) ofADC miniDSP\n26 0000 0000 Coefficient C77(15:8) ofADC miniDSP\n27 0000 0000 Coefficient C77(7:0) ofADC miniDSP\n28 0000 0000 Coefficient C78(15:8) ofADC miniDSP\n29 0000 0000 Coefficient C78(7:0) ofADC miniDSP\n30 0000 0000 Coefficient C79(15:8) ofADC miniDSP\n31 0000 0000 Coefficient C79(7:0) ofADC miniDSP\n32 0000 0000 Coefficient C80(15:8) ofADC miniDSP\n33 0000 0000 Coefficient C80(7:0) ofADC miniDSP\n34 0000 0000 Coefficient C81(15:8) ofADC miniDSP\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 69\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\nTable 101. Page-5 Registers (continued)\nREGISTER RESETREGISTER NAMENUMBER VALUE\n35 0000 0000 Coefficient C81(7:0) ofADC miniDSP\n36 0000 0000 Coefficient C82(15:8) ofADC miniDSP\n37 0000 0000 Coefficient C82(7:0) ofADC miniDSP\n38 0000 0000 Coefficient C83(15:8) ofADC miniDSP\n39 0000 0000 Coefficient C83(7:0) ofADC miniDSP\n40 0000 0000 Coefficient C84(15:8) ofADC miniDSP\n41 0000 0000 Coefficient C84(7:0) ofADC miniDSP\n42 0000 0000 Coefficient C85(15:8) ofADC miniDSP\n43 0000 0000 Coefficient C85(7:0) ofADC miniDSP\n44 0000 0000 Coefficient C86(15:8) ofADC miniDSP\n45 0000 0000 Coefficient C86(7:0) ofADC miniDSP\n46 0000 0000 Coefficient C87(15:8) ofADC miniDSP\n47 0000 0000 Coefficient C87(7:0) ofADC miniDSP\n48 0000 0000 Coefficient C88(15:8) ofADC miniDSP\n49 0000 0000 Coefficient C88(7:0) ofADC miniDSP\n50 0000 0000 Coefficient C89(15:8) ofADC miniDSP\n51 0000 0000 Coefficient C89(7:0) ofADC miniDSP\n52 0000 0000 Coefficient C90(15:8) ofADC miniDSP\n53 0000 0000 Coefficient C90(7:0) ofADC miniDSP\n54 0000 0000 Coefficient C91(15:8) ofADC miniDSP\n55 0000 0000 Coefficient C91(7:0) ofADC miniDSP\n56 0000 0000 Coefficient C92(15:8) ofADC miniDSP\n57 0000 0000 Coefficient C92(7:0) ofADC miniDSP\n58 0000 0000 Coefficient C93(15:8) ofADC miniDSP\n59 0000 0000 Coefficient C93(7:0) ofADC miniDSP\n60 0000 0000 Coefficient C94(15:8) ofADC miniDSP\n61 0000 0000 Coefficient C94(7:0) ofADC miniDSP\n62 0000 0000 Coefficient C95(15:8) ofADC miniDSP\n63 0000 0000 Coefficient C95(7:0) ofADC miniDSP\n64 0000 0000 Coefficient C96(15:8) ofADC miniDSP\n65 0000 0000 Coefficient C96(7:0) ofADC miniDSP\n66 0000 0000 Coefficient C97(15:8) ofADC miniDSP\n67 0000 0000 Coefficient C97(7:0) ofADC miniDSP\n68 0000 0000 Coefficient C98(15:8) ofADC miniDSP\n69 0000 0000 Coefficient C98(7:0) ofADC miniDSP\n70 0000 0000 Coefficient C99(15:8) ofADC miniDSP\n71 0000 0000 Coefficient C99(7:0) ofADC miniDSP\n72 0000 0000 Coefficient C100(15:8) ofADC miniDSP\n73 0000 0000 Coefficient C100(7:0) ofADC miniDSP\n74 0000 0000 Coefficient C101(15:8) ofADC miniDSP\n75 0000 0000 Coefficient C101(7:0) ofADC miniDSP\n76 0000 0000 Coefficient C102(15:8) ofADC miniDSP\n77 0000 0000 Coefficient C102(7:0) ofADC miniDSP\n78 0000 0000 Coefficient C103(15:8) ofADC miniDSP\n79 0000 0000 Coefficient C103(7:0) ofADC miniDSP\n80 0000 0000 Coefficient C104(15:8) ofADC miniDSP\n81 0000 0000 Coefficient C104(7:0) ofADC miniDSP\n70 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nTable 101. Page-5 Registers (continued)\nREGISTER RESETREGISTER NAMENUMBER VALUE\n82 0000 0000 Coefficient C105(15:8) ofADC miniDSP\n83 0000 0000 Coefficient C105(7:0) ofADC miniDSP\n84 0000 0000 Coefficient C106(15:8) ofADC miniDSP\n85 0000 0000 Coefficient C106(7:0) ofADC miniDSP\n86 0000 0000 Coefficient C107(15:8) ofADC miniDSP\n87 0000 0000 Coefficient C107(7:0) ofADC miniDSP\n88 0000 0000 Coefficient C108(15:8) ofADC miniDSP\n89 0000 0000 Coefficient C108(7:0) ofADC miniDSP\n90 0000 0000 Coefficient C109(15:8) ofADC miniDSP\n91 0000 0000 Coefficient C109(7:0) ofADC miniDSP\n92 0000 0000 Coefficient C110(15:8) ofADC miniDSP\n93 0000 0000 Coefficient C110(7:0) ofADC miniDSP\n94 0000 0000 Coefficient C111(15:8) ofADC miniDSP\n95 0000 0000 Coefficient C111(7:0) ofADC miniDSP\n96 0000 0000 Coefficient C112(15:8) ofADC miniDSP\n97 0000 0000 Coefficient C112(7:0) ofADC miniDSP\n98 0000 0000 Coefficient C113(15:8) ofADC miniDSP\n99 0000 0000 Coefficient C113(7:0) ofADC miniDSP\n100 0000 0000 Coefficient C114(15:8) ofADC miniDSP\n101 0000 0000 Coefficient C114(7:0) ofADC miniDSP\n102 0000 0000 Coefficient C115(15:8) ofADC miniDSP\n103 0000 0000 Coefficient C115(7:0) ofADC miniDSP\n104 0000 0000 Coefficient C117(15:8) ofADC miniDSP\n105 0000 0000 Coefficient C117(7:0) ofADC miniDSP\n106 0000 0000 Coefficient C117(15:8) ofADC miniDSP\n107 0000 0000 Coefficient C117(7:0) ofADC miniDSP\n108 0000 0000 Coefficient C118(15:8) ofADC miniDSP\n109 0000 0000 Coefficient C118(7:0) ofADC miniDSP\n110 0000 0000 Coefficient C119(15:8) ofADC miniDSP\n111 0000 0000 Coefficient C119(7:0) ofADC miniDSP\n112 0000 0000 Coefficient C120(15:8) ofADC miniDSP\n113 0000 0000 Coefficient C120(7:0) ofADC miniDSP\n114 0000 0000 Coefficient C121(15:8) ofADC miniDSP\n115 0000 0000 Coefficient C121(7:0) ofADC miniDSP\n116 0000 0000 Coefficient C122(15:8) ofADC miniDSP\n117 0000 0000 Coefficient C122(7:0) ofADC miniDSP\n118 0000 0000 Coefficient C123(15:8) ofADC miniDSP\n119 0000 0000 Coefficient C123(7:0) ofADC miniDSP\n120 0000 0000 Coefficient C124(15:8) ofADC miniDSP\n121 0000 0000 Coefficient C124(7:0) ofADC miniDSP\n122 0000 0000 Coefficient C125(15:8) ofADC miniDSP\n123 0000 0000 Coefficient C125(7:0) ofADC miniDSP\n124 0000 0000 Coefficient C126(15:8) ofADC miniDSP\n125 0000 0000 Coefficient C126(7:0) ofADC miniDSP\n126 0000 0000 Coefficient C127(15:8) ofADC miniDSP\n127 0000 0000 Coefficient C127(7:0) ofADC miniDSP\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 71\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\n10.6.6 Control Registers, Page 32:ADC DSP Engine Instruction RAM (0:31)\nControl registers from page 32through page 47contain instruction RAM fortheADC miniDSP. There are32\ninstructions /page and16pages, sotheTLV320ADC3001 miniDSP supports 512instructions.\nTable 102. Page 32/Register 0:Page Control Register(1)\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R/W 0000 0000 0000 0000: Page 0selected\n0000 0001: Page 1selected\n...\n1111 1110: Page 254selected (reserved)\n1111 1111: Page 255selected (reserved)\n(1) Valid pages are0,1,4,5,and32–47.Allother pages arereserved (donotaccess).\nTable 103. Page 32/Register 1:Reserved\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R/W XXXX XXXX Reserved. Write only thedefault value tothisregister\nTable 104. Page 32/Register 2:Inst_0(19:16)\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D4 R/W XXXX Reserved\nD3–D0 R/W XXXX Instruction Inst_0(19:16) ofADC miniDSP\nTable 105. Page 32/Register 3:Inst_0(15:8)\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R/W XXXX XXXX Instruction Inst_0(15:8) ofADC miniDSP\nTable 106. Page 32/Register 4:Inst_0(7:0)\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R/W XXXX XXXX Instruction Inst_0(7:0) ofADC miniDSP\n10.6.6.1 Page 32/Register 5Through Page 32/Register 97\nThe remaining unreserved registers onpage 32arearranged ingroups ofthree, with each group containing the\nbitsofone instruction. The arrangement isthesame asthat ofregisters 2–4forInstruction 0.Registers 5–7,\n8–10,11–13,...,95–97contain instructions 1,2,3,...,31,respectively.\nTable 107. Page 32/Register 98Through Page 32/Register 127: Reserved\nREAD/ RESETBIT DESCRIPTIONWRITE VALUE\nD7–D0 R/W XXXX XXXX Reserved. Write only thedefault value tothisregister\n72 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\n10.6.7 Control Registers, Page 33Through Page 47:ADC DSP Engine Instruction RAM (32:63) Through\n(480:511)\nThe structuring oftheregisters within page 33through page 43isidentical tothat ofpage 32.Only the\ninstruction numbers differ. Therange ofinstructions within each page islisted inthefollowing table.\nPAGE INSTRUCTIONS\n33 32to63\n34 64to95\n35 96to127\n36 128to159\n37 160to191\n38 192to223\n39 224to255\n40 256to287\n41 288to319\n42 320to351\n43 352to383\n44 384to415\n45 416to447\n46 448to479\n47 480to511\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 73\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nIN2LIN1L(P)MICBIAS\nAVDD\nAVSS\nDVDD\nDVSSIOVDD\n1.65 V–1.95 VIOVDD\n(1.1 V–3.3 V)AAVDD\n(2.6 V–3.6 V)\nSDASCLIOVDD\nMCLKBCLKWCLKDOUTDBB\nIN1R(M)A\nA\nD\nRESETRP\nRP\n/c49/c109F0.1\nF/c1091 F/c109 0.1\nF/c1091 F/c1090.1\nF/c109\n1 F/c109\n1 F/c1091 F/c1092 k/c87\n2 k/c871 F/c109\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\n11Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n11.1 Application Information\nThis typical connection diagram highlights therequired external components and system level connections for\nproper operation ofthedevice inseveral popular usecases. Each ofthese configurations canberealized using\ntheEvaluation Modules (EVMs) forthedevice. These flexible modules allow fullevaluation ofthedevice inthe\nmost common modes ofoperation. Any design variation canbesupported byTIthrough schematic and layout\nreviews. Visit www.e2e.ti.com fordesign assistance and jointheaudio amplifier discussion forum foradditional\ninformation.\n11.2 Typical Application\nFigure 44.Typical Connections\n11.2.1 Design Requirements\nTable 108liststhedesign parameters forthisexample.\nTable 108. Design Parameters\nKEY PARAMETER SPECIFICATION/UNIT\nAVDD 3.3V\n>6mA(PLL on,AGC off,miniDSP off,stereoAVDD Supply Currentrecord, fs=48kHz)\n74 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\nTable 108. Design Parameters (continued)\nKEY PARAMETER SPECIFICATION/UNIT\nDVDD 1.8V\n>4mA(PLL on,AGC off,miniDSP off,stereoDVDD Supply Currentrecord, fs=48kHz)\nIOVDD 1.8V\nMax. MICBIAS Current 4mA(MICBIAS voltage 2.5V)\n11.2.2 Detailed Design Procedure\n11.2.2.1 ADC Setup\nThe following paragraphs are intended toguide auser through the steps necessary toconfigure the\nTLV320ADC3001.\n11.2.2.1.1 Step 1\nThesystem clock source (master clock) andthetargeted ADC sampling frequency must beidentified.\nDepending onthetargeted performance, thedecimation filter type (A,B,orC)and AOSR value can be\ndetermined:\n•Filter Amust beused for48-kHz high-performance operation; AOSR must beamultiple of8.\n•Filter Bmust beused forupto96-kHz operations; AOSR must beamultiple of4.\n•Filter Cmust beused forupto192-kHz operations; AOSR must beamultiple of2.\nInallcases, AOSR islimited initsrange bythefollowing condition:\n2.8MHz <AOSR ×ADC_fS<6.2MHz (6)\nBased ontheidentified filter type and therequired signal-processing capabilities, theappropriate processing\nblock canbedetermined from thelistofavailable processing blocks (PRB_R4 toPRB_R18).\nBased ontheavailable master clock, thechosen AOSR andthetargeted sampling rate, theclock divider values\nNADC andMADC canbedetermined. Ifnecessary, theinternal PLL canaddalarge degree offlexibility.\nInsummary, ADC_CLKIN (derived directly from thesystem clock source orfrom theinternal PLL) divided by\nMADC, NADC, and AOSR must beequal totheADC sampling rate ADC_f S.The ADC_CLKIN clock signal is\nshared with theDAC clock-generation block.\nADC_CLKIN =NADC ×MADC ×AOSR ×ADC_fS (7)\nToalarge degree, NADC andMADC canbechosen independently intherange of1to128. Ingeneral, NADC\nmust beaslarge aspossible aslong asthefollowing condition canstillbemet:\nMADC ×AOSR /32≥RC (8)\nRCisafunction ofthechosen processing block andislisted intheResource Class column ofTable 6.\nThecommon-mode voltage setting ofthedevice isdetermined bytheavailable analog power supply.\nAtthispoint, thefollowing device-specific parameters areknown: PRB_Rx, AOSR, NADC, MADC, input and\noutput common-mode values. IfthePLL isused, thePLL parameters P,J,D,andRaredetermined aswell.\n11.2.2.1.2 Step 2\nSetting upthedevice viaregister programming:\nThe following listgives asequence ofitems thatmust beexecuted inthetime between powering thedevice up\nandreading data from thedevice:\n1.Define starting point:\n(a)Power upapplicable external hardware power supplies\n(b)Setregister page to0\n(c)Initiate SWreset\n2.Program clock settings\n(a)Program PLL clock dividers P,J,D,andR(ifPLL isused)\n(b)Power upPLL (ifPLL isused)\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 75\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\n(c)Program andpower upNADC\n(d)Program andpower upMADC\n(e)Program OSR value\n(f)Program I2Sword length ifrequired (forexample, 20bits)\n(g)Program theprocessing block tobeused\n3.Program analog blocks\n(a)Setregister page to1\n(b)Program MICBIAS ifapplicable\n(c)Program MicPGA\n(d)Program routing ofinputs/common mode toADC input\n(e)Unmute analog PGAs andsetanalog gain\n4.Program ADC\n(a)Setregister page to0\n(b)Power upADC channel\n(c)Unmute digital volume control andsetgain\nAdetailed example canbefound inExample Register Setup toRecord Analog Data Through ADC toDigital Out.\n11.2.2.1.3 Example Register Setup toRecord Analog Data Through ADC toDigital Out\nAtypical EVM I2Cregister control script follows toshow how tosetuptheTLV320ADC3001 inrecord mode with\nfS=44.1 kHzandMCLK =11.2896 MHz.\n#Key: w30XXYY==>write toI2C address 0x30, toregister 0xXX, data 0xYY\n# #==>comment delimiter\n#\n#The following list gives anexample sequence ofitems that must beexecuted inthe time\n#between powering the device upand reading data from the device. Note that there are\n#other valid sequences depending onwhich features are used.\n#\n#ADC3101EVM Key Jumper Settings and Audio Connections:\n#1.Remove Jumpers W12 and W13\n#2.Insert Jumpers W4and W5\n#3.Insert a3.5mm stereo audio plug into J9for\n# single-ended input IN1L(P) -left channel and\n# single-ended input IN1R(M) -right channel\n################################################################\n#1.Define starting point:\n# (a) Power upappicable external hardware power supplies\n# (b) Set register page to0\n#\nw300000\n# (c) Initiate SWReset\n#\nw300101\n#\n#2.Program Clock Settings\n# (a) Program PLL clock dividers P,J,D,R (if PLL isnecessary)\n#\n#InEVM, the ADC3001 receives: MCLK =11.2896 MHz,\n#BCLK =2.8224 MHz, WCLK =44.1 kHz\n#\n#Sinve the sample rate isamultiple ofthe input MCLK then\n#noPLL isneeded thereby saving power. Use Default (Reset) Settings:\n#ADC_CLKIN =MCLK, P=1, R=1, J=4, D=0000\nw300400\nw300511\nw300604\nw300700\nw300800\n#\n# (b) Power upPLL (if PLL isnecessary) -Not Used inthis Example\nw300511\n# (c) Program and power upNADC\n#\n#NADC =1,divider powered on\nw301281\n#\n76 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\n# (d) Program and power upMADC\n#\n#MADC =2,divider powered on\nw301382\n#\n# (e) Program OSR value\n#\n#AOSR =128 (default)\nw301480\n#\n# (f) Program I2S word length asrequired (16, 20, 24, 32bits)\n#\n#mode isi2s, wordlength is16, slave mode (default)\nw301B00\n#\n# (g) Program the processing block tobeused\n#\n#PRB_P1\nw303d01\n#\n#3.Program Analog Blocks\n# (a) Set register Page to1\n#\nw300001\n#\n# (b) Program MICBIAS ifappicable\n#\n#Not used (default)\nw303300\n#\n# (c) Program MicPGA\n#\n#Left Analog PGA Seeting =0dB\nw303b00\n#\n#Right Analog PGA Seeting =0dB\nw303c00\n#\n# (d) Routing ofinputs/common mode toADC input\n# (e) Unmute analog PGAs and set analog gain\n#\n#Left ADC Input selection for Left PGA =IN1L(P) asSingle-Ended\nw3034fc\n#\n#Right ADC Input selection for Right PGA =IN1R(M) asSingle-Ended\nw3037fc\n#\n#4.Program ADC\n#\n# (a) Set register Page to0\n#\nw300000\n#\n# (b) Power upADC channel\n#\n#Power-up Left ADC and Right ADC\nw3051c2\n#\n# (c) Unmute digital volume control and set gain =0dB\n#\n#UNMUTE\nw305200\n#\n11.2.2.2 MICBIAS\nTLV320ADC3001 hasabuilt-in bias voltage output forbiasing ofmicrophones. Nointentional capacitors must be\nconnected directly totheMICBIAS output forfiltering.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 77\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\n11.2.2.3 Decoupling Capacitors\nThe TLV320ADC3001 requires adequate power supply decoupling toensure that thenoise and total harmonic\ndistortion (THD) arelow. Agood ceramic capacitor, typically 0.1µF,placed asclose aspossible tothedevice\nAVDD, IOVDD and DVDD lead works best. Placing thisdecoupling capacitor close totheTLV320ADC3001 is\nimportant fortheperformance oftheconverter. Forfiltering lower-frequency noise signals, a1µForgreater\ncapacitor placed near thedevice would also help.\n11.2.3 Application Curves\nTable 109liststheapplication curves intheTypical Characteristics section.\nTable 109. Table ofGraphs\nGRAPH TITLE FIGURE\nLine Input toADC FFT Plot Figure 8\nInput-Referred Noise vs.PGA Gain Figure 9\n12Power Supply Recommendations\nThe power supplies aredesigned tooperate from 2.6Vto3.6VforAVDD, from 1.65 Vto1.95 VforDVDD and\nfrom 1.1Vto3.6VforIOVDD. Any value outofthese ranges must beavoided toensure thecorrect behavior of\nthe device. The power supplies must bewell regulated. Placing adecoupling capacitor close tothe\nTLV320ADC3001 improves theperformance ofthedevice. Alowequivalent-series-resistance (ESR) ceramic\ncapacitor with avalue of0.1µFisatypical choice. IftheTLV320ADC3001 isused inhighly noise-sensitive\ncircuits, TIrecommends toaddasmall LCfilter ontheVDD connections.\n78 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nRESET\nSCL\nSDA\nIOVDD 1.1/c50F\nMCLK\nBCLK\nWCLK\nDOUT\nxxxx\nxxxxxxxxxx\nxxxxDVDD1.1/c50F\nxxxxxxxxxx\nxxxx\n1/c50F\n1/c50F\n1/c50FIN1R(M)\nIN1L(P)\nIN2LMICBIASAVDD\n1.1/c50FSystem Processor\nDigital\nGround\nPlane\nAnalog\nGround\nPlaneIf possible, route \ndifferential audio \nsignals differentiallyPlace the \ndecoupling \ncapacitors close to \npower terminals\nVia to Digital Ground Layer\nVia to Analog Ground LayerPower supply\nTop Layer Signal TraceBottom Layer Signal Trace\nxxxxxx\nTLV320ADC3001\nwww.ti.com SLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015\n13Layout\n13.1 Layout Guidelines\nEach system design andPCB layout isunique. The layout must becarefully reviewed inthecontext ofaspecific\nPCB design. However, thefollowing guidelines canoptimize theTLV320ADC3001 performance:\nThe decoupling capacitors forthepower supplies must beplaced close tothedevice terminals. Figure 44shows\ntherecommended decoupling capacitors fortheTLV320ADC3001.\nForanalog differential audio signals, they must berouted differentially onthePCB forbetter noise immunity.\nAvoid crossing digital andanalog signals toavoid undesirable crosstalk.\nAnalog and digital grounds must beseparated toprevent possible digital noise from affecting theanalog\nperformance oftheboard.\n13.2 Layout Example\nFigure 45.Layout Recommendation\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 79\nProduct Folder Links: TLV320ADC3001\nTLV320ADC3001\nSLAS548D –OCTOBER 2008 –REVISED SEPTEMBER 2015 www.ti.com\n14Device andDocumentation Support\n14.1 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nE2EAudio Amplifier Forum TI\'sEngineer-to-Engineer (E2E) Community forAudio Amplifiers. Created to\nfoster collaboration among engineers. Askquestions andreceive answers inreal-time.\n14.2 Trademarks\nNanoFree, PurePath, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n14.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n14.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n15Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n80 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV320ADC3001\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTLV320ADC3001IYZHR ACTIVE DSBGA YZH 163000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 85 ADC3001\nTLV320ADC3001IYZHT ACTIVE DSBGA YZH 16250RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 85 ADC3001\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTLV320ADC3001IYZHR DSBGA YZH163000 180.0 8.42.382.40.84.08.0 Q1\nTLV320ADC3001IYZHT DSBGA YZH16250 180.0 8.42.382.40.84.08.0 Q1\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 8-Jul-2015\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTLV320ADC3001IYZHR DSBGA YZH 163000 182.0 182.0 20.0\nTLV320ADC3001IYZHT DSBGA YZH 16250 182.0 182.0 20.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 8-Jul-2015\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC 0.625 MAX\n0.35\n0.15\n1.5\nTYP1.5  TYP\n0.5\nTYP\n0.5  TYP16X 0.350.25B EA\nD\n4226617/A   03/2021DSBGA - 0.625 mm max height YZH0016\nDIE SIZE BALL GRID ARRAY\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing     per ASME Y14.5M.2. This drawing is subject to change without notice. BALL A1\nCORNER\nSEATING PLANE\n0.08 C\nA\n1 2 3\n0.015 C A B4SYMMSYMM\nBCDSCALE  7.500\nD: Max = \nE: Max = 2.271 mm, Min = \n2.19 mm, Min = 2.21 mm\n2.129 mm\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MIN 0.05 MAX16X ( 0.245)(0.5) TYP\n(0.5) TYP\n(0.245)\nSOLDER MASK\nOPENING(0.245)\nMETAL\n4226617/A   03/2021DSBGA - 0.625 mm max height YZH0016\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued) 3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.    See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009). SOLDER MASK DETAILS\nNOT TO SCALESYMM\nSYMMC1 2 3 4\nA\nB\nD\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 30X\nNON-SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSEDMETAL SOLDER MASK\nOPENING\nSOLDER MASK\nDEFINEDMETAL UNDERSOLDER MASK\nEXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(0.5) TYP(0.5) TYP\n16X ( 0.25)(R0.05) TYP\n4226617/A   03/2021DSBGA - 0.625 mm max height YZH0016\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued)\n 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.SYMMSYMM\nSOLDER PASTE EXAMPLE\nBASED ON 0.075 mm THICK STENCIL\nSCALE: 30XMETAL\nTYPC1 2 3 4\nA\nB\nD\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 4, Texas Instruments Incorporated\n'}]
!==============================================================================!
### TLV320ADC3001IYZHR - Texas Instruments

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Analog Supply Voltage (AVDD): 2.6V to 3.6V
  - Digital Core Voltage (DVDD): 1.65V to 1.95V
  - I/O Voltage (IOVDD): 1.1V to 3.6V

- **Current Ratings:**
  - Power Consumption:
    - 6 mW (Mono Record, 8 kHz)
    - 11 mW (Stereo Record, 8 kHz)
    - 10 mW (Mono Record, 48 kHz)
    - 17 mW (Stereo Record, 48 kHz)

- **Operating Temperature Range:**
  - -40°C to 85°C

- **Package Type:**
  - 16-Ball Wafer Chip Scale Package (WCSP), NanoFree™ (DSBGA YZH)

- **Special Features:**
  - Integrated miniDSP for custom audio processing
  - Programmable gain amplifier with up to 40 dB gain
  - Supports various digital audio interfaces (I2S, LJ, RJ, DSP, TDM)
  - Built-in noise cancellation and programmable digital filters
  - Automatic Gain Control (AGC) for maintaining output levels

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The **TLV320ADC3001** is a low-power, stereo audio analog-to-digital converter (ADC) designed for portable audio applications, such as wireless handsets and low-power audio systems. It features an integrated miniDSP that allows for custom audio processing, including digital filtering and noise cancellation. The device supports a wide range of audio sampling rates from 8 kHz to 96 kHz, making it versatile for various audio applications.

#### Typical Applications:
- **Wireless Handsets:** Used in mobile devices for high-quality audio capture.
- **Portable Audio Systems:** Ideal for battery-operated devices requiring efficient power management.
- **Noise Cancellation Systems:** Utilized in applications where background noise reduction is critical.
- **Voice Processing:** Acts as a front-end processor for digital audio, enhancing voice clarity in communication devices.
- **Audio Processing:** Suitable for applications requiring advanced audio effects and equalization.

The TLV320ADC3001 is particularly beneficial in designs where space and power efficiency are paramount, making it a popular choice for modern audio applications.