############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "muladd/muladd_loop"
set_directive_interface -mode s_axilite "muladd"
set_directive_interface -mode s_axilite "muladd" a
set_directive_interface -mode s_axilite "muladd" b
