DSCH3
VERSION 11/7/2024 6:54:13 PM
BB(120,-13,714,105)
SYM  #ResAlu
BB(208,30,214,44)
TITLE 210 44  #ResAlu_1
MODEL 49
PROP                                                                                                                                    
REC(209,31,4,4,r)
VIS 1
PIN(210,45,0.000,0.000)out0
LIG(213,36,213,31)
LIG(213,31,212,30)
LIG(209,31,209,36)
LIG(212,41,212,38)
LIG(211,41,214,41)
LIG(211,43,213,41)
LIG(212,43,214,41)
LIG(208,38,214,38)
LIG(210,38,210,45)
LIG(208,36,208,38)
LIG(214,36,208,36)
LIG(214,38,214,36)
LIG(210,30,209,31)
LIG(212,30,210,30)
FSYM
SYM  #clock
BB(665,62,680,68)
TITLE 670 65  #clock32
MODEL 69
PROP   80.000 80.000                                                                                                                                
REC(667,63,6,4,r)
VIS 1
PIN(680,65,0.060,0.100)D7
LIG(675,65,680,65)
LIG(670,63,668,63)
LIG(674,63,672,63)
LIG(675,62,675,68)
LIG(665,68,665,62)
LIG(670,67,670,63)
LIG(672,63,672,67)
LIG(672,67,670,67)
LIG(668,67,666,67)
LIG(668,63,668,67)
LIG(675,68,665,68)
LIG(675,62,665,62)
FSYM
SYM  #clock
BB(135,-13,150,-7)
TITLE 140 -10  #clock34
MODEL 69
PROP   160.000 160.000                                                                                                                                
REC(137,-12,6,4,r)
VIS 1
PIN(150,-10,3.000,1.600)S2
LIG(145,-10,150,-10)
LIG(140,-12,138,-12)
LIG(144,-12,142,-12)
LIG(145,-13,145,-7)
LIG(135,-7,135,-13)
LIG(140,-8,140,-12)
LIG(142,-12,142,-8)
LIG(142,-8,140,-8)
LIG(138,-8,136,-8)
LIG(138,-12,138,-8)
LIG(145,-7,135,-7)
LIG(145,-13,135,-13)
FSYM
SYM  #mux4to1
BB(680,35,710,105)
TITLE 690 45  #mux4to1_2
MODEL 6000
PROP                                                                                                                                    
REC(685,40,20,60,r)
VIS 5
PIN(680,55,0.000,0.000)S1
PIN(680,95,0.000,0.000)A
PIN(680,85,0.000,0.000)B
PIN(680,45,0.000,0.000)S2
PIN(680,75,0.000,0.000)C
PIN(680,65,0.000,0.000)D
PIN(710,45,1.000,0.300)out1
LIG(680,55,685,55)
LIG(680,95,685,95)
LIG(680,85,685,85)
LIG(680,45,685,45)
LIG(680,75,685,75)
LIG(680,65,685,65)
LIG(705,45,710,45)
LIG(685,40,685,100)
LIG(685,40,705,40)
LIG(705,40,705,100)
LIG(705,100,685,100)
VLG    module mux4to1( S1,A,B,S2,C,D,out1);
VLG     input S1,A,B,S2,C,D;
VLG     output out1;
VLG     wire w1,w2,w3,w4,w5,w6;
VLG     nmos nmos1(out1,w6,w5);
VLG     nmos nmos2(out1,w4,S2);
VLG     nmos nmos3(w4,B,w3);
VLG     nmos nmos4(w6,D,w3);
VLG     nmos nmos5(w6,C,S1);
VLG     nmos nmos6(w4,A,S1);
VLG     not not11(w5,S2);
VLG     not not12(w3,S1);
VLG    endmodule
FSYM
SYM  #clock
BB(150,92,165,98)
TITLE 155 95  #clock1
MODEL 69
PROP   10.000 10.000                                                                                                                                
REC(152,93,6,4,r)
VIS 1
PIN(165,95,1.500,0.100)A0
LIG(160,95,165,95)
LIG(155,93,153,93)
LIG(159,93,157,93)
LIG(160,92,160,98)
LIG(150,98,150,92)
LIG(155,97,155,93)
LIG(157,93,157,97)
LIG(157,97,155,97)
LIG(153,97,151,97)
LIG(153,93,153,97)
LIG(160,98,150,98)
LIG(160,92,150,92)
FSYM
SYM  #clock
BB(150,82,165,88)
TITLE 155 85  #clock2
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(152,83,6,4,r)
VIS 1
PIN(165,85,1.500,0.100)B0
LIG(160,85,165,85)
LIG(155,83,153,83)
LIG(159,83,157,83)
LIG(160,82,160,88)
LIG(150,88,150,82)
LIG(155,87,155,83)
LIG(157,83,157,87)
LIG(157,87,155,87)
LIG(153,87,151,87)
LIG(153,83,153,87)
LIG(160,88,150,88)
LIG(160,82,150,82)
FSYM
SYM  #clock
BB(150,72,165,78)
TITLE 155 75  #clock3
MODEL 69
PROP   40.000 40.000                                                                                                                                
REC(152,73,6,4,r)
VIS 1
PIN(165,75,1.500,0.100)C0
LIG(160,75,165,75)
LIG(155,73,153,73)
LIG(159,73,157,73)
LIG(160,72,160,78)
LIG(150,78,150,72)
LIG(155,77,155,73)
LIG(157,73,157,77)
LIG(157,77,155,77)
LIG(153,77,151,77)
LIG(153,73,153,77)
LIG(160,78,150,78)
LIG(160,72,150,72)
FSYM
SYM  #clock
BB(150,62,165,68)
TITLE 155 65  #clock4
MODEL 69
PROP   80.000 80.000                                                                                                                                
REC(152,63,6,4,r)
VIS 1
PIN(165,65,0.030,0.100)D0
LIG(160,65,165,65)
LIG(155,63,153,63)
LIG(159,63,157,63)
LIG(160,62,160,68)
LIG(150,68,150,62)
LIG(155,67,155,63)
LIG(157,63,157,67)
LIG(157,67,155,67)
LIG(153,67,151,67)
LIG(153,63,153,67)
LIG(160,68,150,68)
LIG(160,62,150,62)
FSYM
SYM  #mux4to1
BB(165,35,195,105)
TITLE 175 45  #mux4to1_3
MODEL 6000
PROP                                                                                                                                    
REC(170,40,20,60,r)
VIS 5
PIN(165,55,0.000,0.000)S1
PIN(165,95,0.000,0.000)A
PIN(165,85,0.000,0.000)B
PIN(165,45,0.000,0.000)S2
PIN(165,75,0.000,0.000)C
PIN(165,65,0.000,0.000)D
PIN(195,45,1.000,0.300)out1
LIG(165,55,170,55)
LIG(165,95,170,95)
LIG(165,85,170,85)
LIG(165,45,170,45)
LIG(165,75,170,75)
LIG(165,65,170,65)
LIG(190,45,195,45)
LIG(170,40,170,100)
LIG(170,40,190,40)
LIG(190,40,190,100)
LIG(190,100,170,100)
VLG    module mux4to1( S1,A,B,S2,C,D,out1);
VLG     input S1,A,B,S2,C,D;
VLG     output out1;
VLG     wire w1,w2,w3,w4,w5,w6;
VLG     nmos nmos1(out1,w6,w5);
VLG     nmos nmos2(out1,w4,S2);
VLG     nmos nmos3(w4,B,w3);
VLG     nmos nmos4(w6,D,w3);
VLG     nmos nmos5(w6,C,S1);
VLG     nmos nmos6(w4,A,S1);
VLG     not not11(w5,S2);
VLG     not not12(w3,S1);
VLG    endmodule
FSYM
SYM  #mux4to1
BB(265,35,295,105)
TITLE 275 45  #mux4to1_4
MODEL 6000
PROP                                                                                                                                    
REC(270,40,20,60,r)
VIS 5
PIN(265,55,0.000,0.000)S1
PIN(265,95,0.000,0.000)A
PIN(265,85,0.000,0.000)B
PIN(265,45,0.000,0.000)S2
PIN(265,75,0.000,0.000)C
PIN(265,65,0.000,0.000)D
PIN(295,45,1.000,0.300)out1
LIG(265,55,270,55)
LIG(265,95,270,95)
LIG(265,85,270,85)
LIG(265,45,270,45)
LIG(265,75,270,75)
LIG(265,65,270,65)
LIG(290,45,295,45)
LIG(270,40,270,100)
LIG(270,40,290,40)
LIG(290,40,290,100)
LIG(290,100,270,100)
VLG    module mux4to1( S1,A,B,S2,C,D,out1);
VLG     input S1,A,B,S2,C,D;
VLG     output out1;
VLG     wire w1,w2,w3,w4,w5,w6;
VLG     nmos nmos1(out1,w6,w5);
VLG     nmos nmos2(out1,w4,S2);
VLG     nmos nmos3(w4,B,w3);
VLG     nmos nmos4(w6,D,w3);
VLG     nmos nmos5(w6,C,S1);
VLG     nmos nmos6(w4,A,S1);
VLG     not not11(w5,S2);
VLG     not not12(w3,S1);
VLG    endmodule
FSYM
SYM  #mux4to1
BB(395,35,425,105)
TITLE 405 45  #mux4to1_5
MODEL 6000
PROP                                                                                                                                    
REC(400,40,20,60,r)
VIS 5
PIN(395,55,0.000,0.000)S1
PIN(395,95,0.000,0.000)A
PIN(395,85,0.000,0.000)B
PIN(395,45,0.000,0.000)S2
PIN(395,75,0.000,0.000)C
PIN(395,65,0.000,0.000)D
PIN(425,45,1.000,0.300)out1
LIG(395,55,400,55)
LIG(395,95,400,95)
LIG(395,85,400,85)
LIG(395,45,400,45)
LIG(395,75,400,75)
LIG(395,65,400,65)
LIG(420,45,425,45)
LIG(400,40,400,100)
LIG(400,40,420,40)
LIG(420,40,420,100)
LIG(420,100,400,100)
VLG    module mux4to1( S1,A,B,S2,C,D,out1);
VLG     input S1,A,B,S2,C,D;
VLG     output out1;
VLG     wire w1,w2,w3,w4,w5,w6;
VLG     nmos nmos1(out1,w6,w5);
VLG     nmos nmos2(out1,w4,S2);
VLG     nmos nmos3(w4,B,w3);
VLG     nmos nmos4(w6,D,w3);
VLG     nmos nmos5(w6,C,S1);
VLG     nmos nmos6(w4,A,S1);
VLG     not not11(w5,S2);
VLG     not not12(w3,S1);
VLG    endmodule
FSYM
SYM  #mux4to1
BB(330,35,360,105)
TITLE 340 45  #mux4to1_6
MODEL 6000
PROP                                                                                                                                    
REC(335,40,20,60,r)
VIS 5
PIN(330,55,0.000,0.000)S1
PIN(330,95,0.000,0.000)A
PIN(330,85,0.000,0.000)B
PIN(330,45,0.000,0.000)S2
PIN(330,75,0.000,0.000)C
PIN(330,65,0.000,0.000)D
PIN(360,45,1.000,0.300)out1
LIG(330,55,335,55)
LIG(330,95,335,95)
LIG(330,85,335,85)
LIG(330,45,335,45)
LIG(330,75,335,75)
LIG(330,65,335,65)
LIG(355,45,360,45)
LIG(335,40,335,100)
LIG(335,40,355,40)
LIG(355,40,355,100)
LIG(355,100,335,100)
VLG    module mux4to1( S1,A,B,S2,C,D,out1);
VLG     input S1,A,B,S2,C,D;
VLG     output out1;
VLG     wire w1,w2,w3,w4,w5,w6;
VLG     nmos nmos1(out1,w6,w5);
VLG     nmos nmos2(out1,w4,S2);
VLG     nmos nmos3(w4,B,w3);
VLG     nmos nmos4(w6,D,w3);
VLG     nmos nmos5(w6,C,S1);
VLG     nmos nmos6(w4,A,S1);
VLG     not not11(w5,S2);
VLG     not not12(w3,S1);
VLG    endmodule
FSYM
SYM  #mux4to1
BB(470,35,500,105)
TITLE 480 45  #mux4to1_7
MODEL 6000
PROP                                                                                                                                    
REC(475,40,20,60,r)
VIS 5
PIN(470,55,0.000,0.000)S1
PIN(470,95,0.000,0.000)A
PIN(470,85,0.000,0.000)B
PIN(470,45,0.000,0.000)S2
PIN(470,75,0.000,0.000)C
PIN(470,65,0.000,0.000)D
PIN(500,45,1.000,0.300)out1
LIG(470,55,475,55)
LIG(470,95,475,95)
LIG(470,85,475,85)
LIG(470,45,475,45)
LIG(470,75,475,75)
LIG(470,65,475,65)
LIG(495,45,500,45)
LIG(475,40,475,100)
LIG(475,40,495,40)
LIG(495,40,495,100)
LIG(495,100,475,100)
VLG    module mux4to1( S1,A,B,S2,C,D,out1);
VLG     input S1,A,B,S2,C,D;
VLG     output out1;
VLG     wire w1,w2,w3,w4,w5,w6;
VLG     nmos nmos1(out1,w6,w5);
VLG     nmos nmos2(out1,w4,S2);
VLG     nmos nmos3(w4,B,w3);
VLG     nmos nmos4(w6,D,w3);
VLG     nmos nmos5(w6,C,S1);
VLG     nmos nmos6(w4,A,S1);
VLG     not not11(w5,S2);
VLG     not not12(w3,S1);
VLG    endmodule
FSYM
SYM  #mux4to1
BB(540,35,570,105)
TITLE 550 45  #mux4to1_8
MODEL 6000
PROP                                                                                                                                    
REC(545,40,20,60,r)
VIS 5
PIN(540,55,0.000,0.000)S1
PIN(540,95,0.000,0.000)A
PIN(540,85,0.000,0.000)B
PIN(540,45,0.000,0.000)S2
PIN(540,75,0.000,0.000)C
PIN(540,65,0.000,0.000)D
PIN(570,45,1.000,0.300)out1
LIG(540,55,545,55)
LIG(540,95,545,95)
LIG(540,85,545,85)
LIG(540,45,545,45)
LIG(540,75,545,75)
LIG(540,65,545,65)
LIG(565,45,570,45)
LIG(545,40,545,100)
LIG(545,40,565,40)
LIG(565,40,565,100)
LIG(565,100,545,100)
VLG    module mux4to1( S1,A,B,S2,C,D,out1);
VLG     input S1,A,B,S2,C,D;
VLG     output out1;
VLG     wire w1,w2,w3,w4,w5,w6;
VLG     nmos nmos1(out1,w6,w5);
VLG     nmos nmos2(out1,w4,S2);
VLG     nmos nmos3(w4,B,w3);
VLG     nmos nmos4(w6,D,w3);
VLG     nmos nmos5(w6,C,S1);
VLG     nmos nmos6(w4,A,S1);
VLG     not not11(w5,S2);
VLG     not not12(w3,S1);
VLG    endmodule
FSYM
SYM  #mux4to1
BB(605,35,635,105)
TITLE 615 45  #mux4to1_9
MODEL 6000
PROP                                                                                                                                    
REC(610,40,20,60,r)
VIS 5
PIN(605,55,0.000,0.000)S1
PIN(605,95,0.000,0.000)A
PIN(605,85,0.000,0.000)B
PIN(605,45,0.000,0.000)S2
PIN(605,75,0.000,0.000)C
PIN(605,65,0.000,0.000)D
PIN(635,45,1.000,0.300)out1
LIG(605,55,610,55)
LIG(605,95,610,95)
LIG(605,85,610,85)
LIG(605,45,610,45)
LIG(605,75,610,75)
LIG(605,65,610,65)
LIG(630,45,635,45)
LIG(610,40,610,100)
LIG(610,40,630,40)
LIG(630,40,630,100)
LIG(630,100,610,100)
VLG    module mux4to1( S1,A,B,S2,C,D,out1);
VLG     input S1,A,B,S2,C,D;
VLG     output out1;
VLG     wire w1,w2,w3,w4,w5,w6;
VLG     nmos nmos1(out1,w6,w5);
VLG     nmos nmos2(out1,w4,S2);
VLG     nmos nmos3(w4,B,w3);
VLG     nmos nmos4(w6,D,w3);
VLG     nmos nmos5(w6,C,S1);
VLG     nmos nmos6(w4,A,S1);
VLG     not not11(w5,S2);
VLG     not not12(w3,S1);
VLG    endmodule
FSYM
SYM  #clock
BB(250,92,265,98)
TITLE 255 95  #clock5
MODEL 69
PROP   10.000 10.000                                                                                                                                
REC(252,93,6,4,r)
VIS 1
PIN(265,95,3.000,0.100)A1
LIG(260,95,265,95)
LIG(255,93,253,93)
LIG(259,93,257,93)
LIG(260,92,260,98)
LIG(250,98,250,92)
LIG(255,97,255,93)
LIG(257,93,257,97)
LIG(257,97,255,97)
LIG(253,97,251,97)
LIG(253,93,253,97)
LIG(260,98,250,98)
LIG(260,92,250,92)
FSYM
SYM  #clock
BB(250,82,265,88)
TITLE 255 85  #clock6
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(252,83,6,4,r)
VIS 1
PIN(265,85,3.000,0.100)B1
LIG(260,85,265,85)
LIG(255,83,253,83)
LIG(259,83,257,83)
LIG(260,82,260,88)
LIG(250,88,250,82)
LIG(255,87,255,83)
LIG(257,83,257,87)
LIG(257,87,255,87)
LIG(253,87,251,87)
LIG(253,83,253,87)
LIG(260,88,250,88)
LIG(260,82,250,82)
FSYM
SYM  #clock
BB(250,72,265,78)
TITLE 255 75  #clock7
MODEL 69
PROP   40.000 40.000                                                                                                                                
REC(252,73,6,4,r)
VIS 1
PIN(265,75,3.000,0.100)C1
LIG(260,75,265,75)
LIG(255,73,253,73)
LIG(259,73,257,73)
LIG(260,72,260,78)
LIG(250,78,250,72)
LIG(255,77,255,73)
LIG(257,73,257,77)
LIG(257,77,255,77)
LIG(253,77,251,77)
LIG(253,73,253,77)
LIG(260,78,250,78)
LIG(260,72,250,72)
FSYM
SYM  #clock
BB(250,62,265,68)
TITLE 255 65  #clock8
MODEL 69
PROP   80.000 80.000                                                                                                                                
REC(252,63,6,4,r)
VIS 1
PIN(265,65,0.060,0.100)D1
LIG(260,65,265,65)
LIG(255,63,253,63)
LIG(259,63,257,63)
LIG(260,62,260,68)
LIG(250,68,250,62)
LIG(255,67,255,63)
LIG(257,63,257,67)
LIG(257,67,255,67)
LIG(253,67,251,67)
LIG(253,63,253,67)
LIG(260,68,250,68)
LIG(260,62,250,62)
FSYM
SYM  #light
BB(293,30,299,44)
TITLE 295 44  #out1
MODEL 49
PROP                                                                                                                                    
REC(294,31,4,4,r)
VIS 1
PIN(295,45,0.000,0.000)out1
LIG(298,36,298,31)
LIG(298,31,297,30)
LIG(294,31,294,36)
LIG(297,41,297,38)
LIG(296,41,299,41)
LIG(296,43,298,41)
LIG(297,43,299,41)
LIG(293,38,299,38)
LIG(295,38,295,45)
LIG(293,36,293,38)
LIG(299,36,293,36)
LIG(299,38,299,36)
LIG(295,30,294,31)
LIG(297,30,295,30)
FSYM
SYM  #light
BB(358,30,364,44)
TITLE 360 44  #out2
MODEL 49
PROP                                                                                                                                    
REC(359,31,4,4,r)
VIS 1
PIN(360,45,0.000,0.000)out2
LIG(363,36,363,31)
LIG(363,31,362,30)
LIG(359,31,359,36)
LIG(362,41,362,38)
LIG(361,41,364,41)
LIG(361,43,363,41)
LIG(362,43,364,41)
LIG(358,38,364,38)
LIG(360,38,360,45)
LIG(358,36,358,38)
LIG(364,36,358,36)
LIG(364,38,364,36)
LIG(360,30,359,31)
LIG(362,30,360,30)
FSYM
SYM  #light
BB(423,30,429,44)
TITLE 425 44  #out3
MODEL 49
PROP                                                                                                                                    
REC(424,31,4,4,r)
VIS 1
PIN(425,45,0.000,0.000)out3
LIG(428,36,428,31)
LIG(428,31,427,30)
LIG(424,31,424,36)
LIG(427,41,427,38)
LIG(426,41,429,41)
LIG(426,43,428,41)
LIG(427,43,429,41)
LIG(423,38,429,38)
LIG(425,38,425,45)
LIG(423,36,423,38)
LIG(429,36,423,36)
LIG(429,38,429,36)
LIG(425,30,424,31)
LIG(427,30,425,30)
FSYM
SYM  #light
BB(498,30,504,44)
TITLE 500 44  #out4
MODEL 49
PROP                                                                                                                                    
REC(499,31,4,4,r)
VIS 1
PIN(500,45,0.000,0.000)out4
LIG(503,36,503,31)
LIG(503,31,502,30)
LIG(499,31,499,36)
LIG(502,41,502,38)
LIG(501,41,504,41)
LIG(501,43,503,41)
LIG(502,43,504,41)
LIG(498,38,504,38)
LIG(500,38,500,45)
LIG(498,36,498,38)
LIG(504,36,498,36)
LIG(504,38,504,36)
LIG(500,30,499,31)
LIG(502,30,500,30)
FSYM
SYM  #light
BB(568,30,574,44)
TITLE 570 44  #out5
MODEL 49
PROP                                                                                                                                    
REC(569,31,4,4,r)
VIS 1
PIN(570,45,0.000,0.000)out5
LIG(573,36,573,31)
LIG(573,31,572,30)
LIG(569,31,569,36)
LIG(572,41,572,38)
LIG(571,41,574,41)
LIG(571,43,573,41)
LIG(572,43,574,41)
LIG(568,38,574,38)
LIG(570,38,570,45)
LIG(568,36,568,38)
LIG(574,36,568,36)
LIG(574,38,574,36)
LIG(570,30,569,31)
LIG(572,30,570,30)
FSYM
SYM  #light
BB(633,30,639,44)
TITLE 635 44  #out6
MODEL 49
PROP                                                                                                                                    
REC(634,31,4,4,r)
VIS 1
PIN(635,45,0.000,0.000)out6
LIG(638,36,638,31)
LIG(638,31,637,30)
LIG(634,31,634,36)
LIG(637,41,637,38)
LIG(636,41,639,41)
LIG(636,43,638,41)
LIG(637,43,639,41)
LIG(633,38,639,38)
LIG(635,38,635,45)
LIG(633,36,633,38)
LIG(639,36,633,36)
LIG(639,38,639,36)
LIG(635,30,634,31)
LIG(637,30,635,30)
FSYM
SYM  #light
BB(708,30,714,44)
TITLE 710 44  #out7
MODEL 49
PROP                                                                                                                                    
REC(709,31,4,4,r)
VIS 1
PIN(710,45,0.000,0.000)out7
LIG(713,36,713,31)
LIG(713,31,712,30)
LIG(709,31,709,36)
LIG(712,41,712,38)
LIG(711,41,714,41)
LIG(711,43,713,41)
LIG(712,43,714,41)
LIG(708,38,714,38)
LIG(710,38,710,45)
LIG(708,36,708,38)
LIG(714,36,708,36)
LIG(714,38,714,36)
LIG(710,30,709,31)
LIG(712,30,710,30)
FSYM
SYM  #clock
BB(315,92,330,98)
TITLE 320 95  #clock9
MODEL 69
PROP   10.000 10.000                                                                                                                                
REC(317,93,6,4,r)
VIS 1
PIN(330,95,3.000,0.100)A2
LIG(325,95,330,95)
LIG(320,93,318,93)
LIG(324,93,322,93)
LIG(325,92,325,98)
LIG(315,98,315,92)
LIG(320,97,320,93)
LIG(322,93,322,97)
LIG(322,97,320,97)
LIG(318,97,316,97)
LIG(318,93,318,97)
LIG(325,98,315,98)
LIG(325,92,315,92)
FSYM
SYM  #clock
BB(315,82,330,88)
TITLE 320 85  #clock10
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(317,83,6,4,r)
VIS 1
PIN(330,85,3.000,0.100)B2
LIG(325,85,330,85)
LIG(320,83,318,83)
LIG(324,83,322,83)
LIG(325,82,325,88)
LIG(315,88,315,82)
LIG(320,87,320,83)
LIG(322,83,322,87)
LIG(322,87,320,87)
LIG(318,87,316,87)
LIG(318,83,318,87)
LIG(325,88,315,88)
LIG(325,82,315,82)
FSYM
SYM  #clock
BB(315,72,330,78)
TITLE 320 75  #clock11
MODEL 69
PROP   40.000 40.000                                                                                                                                
REC(317,73,6,4,r)
VIS 1
PIN(330,75,3.000,0.100)C2
LIG(325,75,330,75)
LIG(320,73,318,73)
LIG(324,73,322,73)
LIG(325,72,325,78)
LIG(315,78,315,72)
LIG(320,77,320,73)
LIG(322,73,322,77)
LIG(322,77,320,77)
LIG(318,77,316,77)
LIG(318,73,318,77)
LIG(325,78,315,78)
LIG(325,72,315,72)
FSYM
SYM  #clock
BB(315,62,330,68)
TITLE 320 65  #clock12
MODEL 69
PROP   80.000 80.000                                                                                                                                
REC(317,63,6,4,r)
VIS 1
PIN(330,65,0.060,0.100)D2
LIG(325,65,330,65)
LIG(320,63,318,63)
LIG(324,63,322,63)
LIG(325,62,325,68)
LIG(315,68,315,62)
LIG(320,67,320,63)
LIG(322,63,322,67)
LIG(322,67,320,67)
LIG(318,67,316,67)
LIG(318,63,318,67)
LIG(325,68,315,68)
LIG(325,62,315,62)
FSYM
SYM  #clock
BB(380,92,395,98)
TITLE 385 95  #clock13
MODEL 69
PROP   10.000 10.000                                                                                                                                
REC(382,93,6,4,r)
VIS 1
PIN(395,95,3.000,0.100)A3
LIG(390,95,395,95)
LIG(385,93,383,93)
LIG(389,93,387,93)
LIG(390,92,390,98)
LIG(380,98,380,92)
LIG(385,97,385,93)
LIG(387,93,387,97)
LIG(387,97,385,97)
LIG(383,97,381,97)
LIG(383,93,383,97)
LIG(390,98,380,98)
LIG(390,92,380,92)
FSYM
SYM  #clock
BB(380,82,395,88)
TITLE 385 85  #clock14
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(382,83,6,4,r)
VIS 1
PIN(395,85,3.000,0.100)B3
LIG(390,85,395,85)
LIG(385,83,383,83)
LIG(389,83,387,83)
LIG(390,82,390,88)
LIG(380,88,380,82)
LIG(385,87,385,83)
LIG(387,83,387,87)
LIG(387,87,385,87)
LIG(383,87,381,87)
LIG(383,83,383,87)
LIG(390,88,380,88)
LIG(390,82,380,82)
FSYM
SYM  #clock
BB(380,72,395,78)
TITLE 385 75  #clock15
MODEL 69
PROP   40.000 40.000                                                                                                                                
REC(382,73,6,4,r)
VIS 1
PIN(395,75,3.000,0.100)C3
LIG(390,75,395,75)
LIG(385,73,383,73)
LIG(389,73,387,73)
LIG(390,72,390,78)
LIG(380,78,380,72)
LIG(385,77,385,73)
LIG(387,73,387,77)
LIG(387,77,385,77)
LIG(383,77,381,77)
LIG(383,73,383,77)
LIG(390,78,380,78)
LIG(390,72,380,72)
FSYM
SYM  #clock
BB(380,62,395,68)
TITLE 385 65  #clock16
MODEL 69
PROP   80.000 80.000                                                                                                                                
REC(382,63,6,4,r)
VIS 1
PIN(395,65,0.060,0.100)D3
LIG(390,65,395,65)
LIG(385,63,383,63)
LIG(389,63,387,63)
LIG(390,62,390,68)
LIG(380,68,380,62)
LIG(385,67,385,63)
LIG(387,63,387,67)
LIG(387,67,385,67)
LIG(383,67,381,67)
LIG(383,63,383,67)
LIG(390,68,380,68)
LIG(390,62,380,62)
FSYM
SYM  #clock
BB(455,92,470,98)
TITLE 460 95  #clock17
MODEL 69
PROP   10.000 10.000                                                                                                                                
REC(457,93,6,4,r)
VIS 1
PIN(470,95,3.000,0.100)A4
LIG(465,95,470,95)
LIG(460,93,458,93)
LIG(464,93,462,93)
LIG(465,92,465,98)
LIG(455,98,455,92)
LIG(460,97,460,93)
LIG(462,93,462,97)
LIG(462,97,460,97)
LIG(458,97,456,97)
LIG(458,93,458,97)
LIG(465,98,455,98)
LIG(465,92,455,92)
FSYM
SYM  #clock
BB(455,82,470,88)
TITLE 460 85  #clock18
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(457,83,6,4,r)
VIS 1
PIN(470,85,3.000,0.100)B4
LIG(465,85,470,85)
LIG(460,83,458,83)
LIG(464,83,462,83)
LIG(465,82,465,88)
LIG(455,88,455,82)
LIG(460,87,460,83)
LIG(462,83,462,87)
LIG(462,87,460,87)
LIG(458,87,456,87)
LIG(458,83,458,87)
LIG(465,88,455,88)
LIG(465,82,455,82)
FSYM
SYM  #clock
BB(455,72,470,78)
TITLE 460 75  #clock19
MODEL 69
PROP   40.000 40.000                                                                                                                                
REC(457,73,6,4,r)
VIS 1
PIN(470,75,3.000,0.100)C4
LIG(465,75,470,75)
LIG(460,73,458,73)
LIG(464,73,462,73)
LIG(465,72,465,78)
LIG(455,78,455,72)
LIG(460,77,460,73)
LIG(462,73,462,77)
LIG(462,77,460,77)
LIG(458,77,456,77)
LIG(458,73,458,77)
LIG(465,78,455,78)
LIG(465,72,455,72)
FSYM
SYM  #clock
BB(455,62,470,68)
TITLE 460 65  #clock20
MODEL 69
PROP   80.000 80.000                                                                                                                                
REC(457,63,6,4,r)
VIS 1
PIN(470,65,0.060,0.100)D4
LIG(465,65,470,65)
LIG(460,63,458,63)
LIG(464,63,462,63)
LIG(465,62,465,68)
LIG(455,68,455,62)
LIG(460,67,460,63)
LIG(462,63,462,67)
LIG(462,67,460,67)
LIG(458,67,456,67)
LIG(458,63,458,67)
LIG(465,68,455,68)
LIG(465,62,455,62)
FSYM
SYM  #clock
BB(525,92,540,98)
TITLE 530 95  #clock21
MODEL 69
PROP   10.000 10.000                                                                                                                                
REC(527,93,6,4,r)
VIS 1
PIN(540,95,3.000,0.100)A5
LIG(535,95,540,95)
LIG(530,93,528,93)
LIG(534,93,532,93)
LIG(535,92,535,98)
LIG(525,98,525,92)
LIG(530,97,530,93)
LIG(532,93,532,97)
LIG(532,97,530,97)
LIG(528,97,526,97)
LIG(528,93,528,97)
LIG(535,98,525,98)
LIG(535,92,525,92)
FSYM
SYM  #clock
BB(525,82,540,88)
TITLE 530 85  #clock22
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(527,83,6,4,r)
VIS 1
PIN(540,85,3.000,0.100)B5
LIG(535,85,540,85)
LIG(530,83,528,83)
LIG(534,83,532,83)
LIG(535,82,535,88)
LIG(525,88,525,82)
LIG(530,87,530,83)
LIG(532,83,532,87)
LIG(532,87,530,87)
LIG(528,87,526,87)
LIG(528,83,528,87)
LIG(535,88,525,88)
LIG(535,82,525,82)
FSYM
SYM  #clock
BB(525,72,540,78)
TITLE 530 75  #clock23
MODEL 69
PROP   40.000 40.000                                                                                                                                
REC(527,73,6,4,r)
VIS 1
PIN(540,75,3.000,0.100)C5
LIG(535,75,540,75)
LIG(530,73,528,73)
LIG(534,73,532,73)
LIG(535,72,535,78)
LIG(525,78,525,72)
LIG(530,77,530,73)
LIG(532,73,532,77)
LIG(532,77,530,77)
LIG(528,77,526,77)
LIG(528,73,528,77)
LIG(535,78,525,78)
LIG(535,72,525,72)
FSYM
SYM  #clock
BB(525,62,540,68)
TITLE 530 65  #clock24
MODEL 69
PROP   80.000 80.000                                                                                                                                
REC(527,63,6,4,r)
VIS 1
PIN(540,65,0.060,0.100)D5
LIG(535,65,540,65)
LIG(530,63,528,63)
LIG(534,63,532,63)
LIG(535,62,535,68)
LIG(525,68,525,62)
LIG(530,67,530,63)
LIG(532,63,532,67)
LIG(532,67,530,67)
LIG(528,67,526,67)
LIG(528,63,528,67)
LIG(535,68,525,68)
LIG(535,62,525,62)
FSYM
SYM  #clock
BB(590,92,605,98)
TITLE 595 95  #clock25
MODEL 69
PROP   10.000 10.000                                                                                                                                
REC(592,93,6,4,r)
VIS 1
PIN(605,95,3.000,0.100)A6
LIG(600,95,605,95)
LIG(595,93,593,93)
LIG(599,93,597,93)
LIG(600,92,600,98)
LIG(590,98,590,92)
LIG(595,97,595,93)
LIG(597,93,597,97)
LIG(597,97,595,97)
LIG(593,97,591,97)
LIG(593,93,593,97)
LIG(600,98,590,98)
LIG(600,92,590,92)
FSYM
SYM  #clock
BB(590,82,605,88)
TITLE 595 85  #clock26
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(592,83,6,4,r)
VIS 1
PIN(605,85,3.000,0.100)B6
LIG(600,85,605,85)
LIG(595,83,593,83)
LIG(599,83,597,83)
LIG(600,82,600,88)
LIG(590,88,590,82)
LIG(595,87,595,83)
LIG(597,83,597,87)
LIG(597,87,595,87)
LIG(593,87,591,87)
LIG(593,83,593,87)
LIG(600,88,590,88)
LIG(600,82,590,82)
FSYM
SYM  #clock
BB(590,72,605,78)
TITLE 595 75  #clock27
MODEL 69
PROP   40.000 40.000                                                                                                                                
REC(592,73,6,4,r)
VIS 1
PIN(605,75,3.000,0.100)C6
LIG(600,75,605,75)
LIG(595,73,593,73)
LIG(599,73,597,73)
LIG(600,72,600,78)
LIG(590,78,590,72)
LIG(595,77,595,73)
LIG(597,73,597,77)
LIG(597,77,595,77)
LIG(593,77,591,77)
LIG(593,73,593,77)
LIG(600,78,590,78)
LIG(600,72,590,72)
FSYM
SYM  #clock
BB(590,62,605,68)
TITLE 595 65  #clock28
MODEL 69
PROP   80.000 80.000                                                                                                                                
REC(592,63,6,4,r)
VIS 1
PIN(605,65,0.060,0.100)D6
LIG(600,65,605,65)
LIG(595,63,593,63)
LIG(599,63,597,63)
LIG(600,62,600,68)
LIG(590,68,590,62)
LIG(595,67,595,63)
LIG(597,63,597,67)
LIG(597,67,595,67)
LIG(593,67,591,67)
LIG(593,63,593,67)
LIG(600,68,590,68)
LIG(600,62,590,62)
FSYM
SYM  #clock
BB(665,92,680,98)
TITLE 670 95  #clock29
MODEL 69
PROP   10.000 10.000                                                                                                                                
REC(667,93,6,4,r)
VIS 1
PIN(680,95,3.000,0.100)A7
LIG(675,95,680,95)
LIG(670,93,668,93)
LIG(674,93,672,93)
LIG(675,92,675,98)
LIG(665,98,665,92)
LIG(670,97,670,93)
LIG(672,93,672,97)
LIG(672,97,670,97)
LIG(668,97,666,97)
LIG(668,93,668,97)
LIG(675,98,665,98)
LIG(675,92,665,92)
FSYM
SYM  #clock
BB(665,82,680,88)
TITLE 670 85  #clock30
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(667,83,6,4,r)
VIS 1
PIN(680,85,3.000,0.100)B7
LIG(675,85,680,85)
LIG(670,83,668,83)
LIG(674,83,672,83)
LIG(675,82,675,88)
LIG(665,88,665,82)
LIG(670,87,670,83)
LIG(672,83,672,87)
LIG(672,87,670,87)
LIG(668,87,666,87)
LIG(668,83,668,87)
LIG(675,88,665,88)
LIG(675,82,665,82)
FSYM
SYM  #clock
BB(665,72,680,78)
TITLE 670 75  #clock31
MODEL 69
PROP   40.000 40.000                                                                                                                                
REC(667,73,6,4,r)
VIS 1
PIN(680,75,3.000,0.100)C7
LIG(675,75,680,75)
LIG(670,73,668,73)
LIG(674,73,672,73)
LIG(675,72,675,78)
LIG(665,78,665,72)
LIG(670,77,670,73)
LIG(672,73,672,77)
LIG(672,77,670,77)
LIG(668,77,666,77)
LIG(668,73,668,77)
LIG(675,78,665,78)
LIG(675,72,665,72)
FSYM
SYM  #clock
BB(120,7,135,13)
TITLE 125 10  #clock33
MODEL 69
PROP   80.000 80.000                                                                                                                                
REC(122,8,6,4,r)
VIS 1
PIN(135,10,3.000,2.400)S1
LIG(130,10,135,10)
LIG(125,8,123,8)
LIG(129,8,127,8)
LIG(130,7,130,13)
LIG(120,13,120,7)
LIG(125,12,125,8)
LIG(127,8,127,12)
LIG(127,12,125,12)
LIG(123,12,121,12)
LIG(123,8,123,12)
LIG(130,13,120,13)
LIG(130,7,120,7)
FSYM
CNC(150 0)
CNC(595 0)
CNC(245 0)
CNC(585 10)
CNC(235 10)
CNC(320 0)
CNC(310 10)
CNC(385 0)
CNC(375 10)
CNC(460 0)
CNC(450 10)
CNC(530 0)
CNC(520 10)
LIG(135,55,165,55)
LIG(150,45,165,45)
LIG(150,-10,150,0)
LIG(660,10,660,55)
LIG(320,0,320,45)
LIG(150,0,245,0)
LIG(150,0,150,45)
LIG(195,45,210,45)
LIG(135,10,135,55)
LIG(135,10,235,10)
LIG(235,10,235,55)
LIG(235,55,265,55)
LIG(245,0,245,45)
LIG(245,0,320,0)
LIG(245,45,265,45)
LIG(320,45,330,45)
LIG(310,55,330,55)
LIG(660,55,680,55)
LIG(310,55,310,10)
LIG(310,10,235,10)
LIG(320,0,385,0)
LIG(385,0,385,45)
LIG(385,45,395,45)
LIG(310,10,375,10)
LIG(375,10,375,55)
LIG(375,55,395,55)
LIG(385,0,460,0)
LIG(460,0,460,45)
LIG(460,45,470,45)
LIG(375,10,450,10)
LIG(450,10,450,55)
LIG(450,55,470,55)
LIG(460,0,530,0)
LIG(530,0,530,45)
LIG(530,45,540,45)
LIG(450,10,520,10)
LIG(520,10,520,55)
LIG(520,55,540,55)
LIG(530,0,595,0)
LIG(595,0,595,45)
LIG(595,45,605,45)
LIG(520,10,585,10)
LIG(585,10,585,55)
LIG(585,55,605,55)
LIG(595,0,670,0)
LIG(670,0,670,45)
LIG(670,45,680,45)
LIG(585,10,660,10)
FFIG D:\download\VLSI1\Export dsch2\Export dsch2\mux41_8bit.sch
