library ieee;
use ieee.std_logic_1164.all;

entity Lab1_2_com is
	port (
		CLK : in std_logic;
			PB,RST_B : in std_logic;
			DATA : out std_logic
	);
end Lab1_2_com;

architecture behavior of Lab1_2_com is
	
end behavior;