
---------- Begin Simulation Statistics ----------
final_tick                               105657003500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 367617                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694984                       # Number of bytes of host memory used
host_op_rate                                   368339                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   272.02                       # Real time elapsed on the host
host_tick_rate                              388412737                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.105657                       # Number of seconds simulated
sim_ticks                                105657003500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.113140                       # CPI: cycles per instruction
system.cpu.discardedOps                        188557                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        76387281                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.473229                       # IPC: instructions per cycle
system.cpu.numCycles                        211314007                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       134926726                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       529134                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1190237                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          343                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1166822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1182                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2339067                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1182                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4480510                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3731135                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80994                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2100544                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2099080                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.930304                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65123                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             670                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              381                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50875553                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50875553                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50875850                       # number of overall hits
system.cpu.dcache.overall_hits::total        50875850                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1293587                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1293587                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1301709                       # number of overall misses
system.cpu.dcache.overall_misses::total       1301709                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  69975263500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  69975263500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  69975263500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  69975263500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52169140                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52169140                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52177559                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52177559                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024796                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024796                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024948                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024948                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54093.975512                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54093.975512                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53756.456704                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53756.456704                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7535                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               115                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.521739                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       929226                       # number of writebacks
system.cpu.dcache.writebacks::total            929226                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       131548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       131548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       131548                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       131548                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1162039                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1162039                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1170161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1170161                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  60500021000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  60500021000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  61104184496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  61104184496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022274                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022274                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022427                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022427                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52063.675143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52063.675143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52218.613076                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52218.613076                       # average overall mshr miss latency
system.cpu.dcache.replacements                1166066                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40581724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40581724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       638271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        638271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23830823500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23830823500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41219995                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41219995                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015484                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015484                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37336.528685                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37336.528685                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8043                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8043                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       630228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       630228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  22597802500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22597802500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35856.551121                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35856.551121                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10264980                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10264980                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       652653                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       652653                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  46104174000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  46104174000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10917633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10917633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70641.173794                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70641.173794                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       123505                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       123505                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       529148                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       529148                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  37864615500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  37864615500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.048467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71557.703138                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71557.703138                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          297                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           297                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8122                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8122                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.964723                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.964723                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8122                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8122                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    604163496                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    604163496                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.964723                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.964723                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74386.049741                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74386.049741                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data        28849                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total        28849                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         2663                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         2663                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     40266000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     40266000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        31512                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        31512                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.084507                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.084507                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 15120.540744                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 15120.540744                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         2663                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         2663                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     37603000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     37603000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.084507                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.084507                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 14120.540744                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 14120.540744                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 105657003500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4032.270477                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52046087                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1170162                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.477677                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4032.270477                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984441                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984441                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          655                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2719                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          613                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53347797                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53347797                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105657003500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105657003500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105657003500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42662742                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43463698                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11021774                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     20980509                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20980509                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20980509                       # number of overall hits
system.cpu.icache.overall_hits::total        20980509                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2086                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2086                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2086                       # number of overall misses
system.cpu.icache.overall_misses::total          2086                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    154486500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    154486500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    154486500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    154486500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     20982595                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20982595                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     20982595                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20982595                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000099                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000099                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000099                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000099                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74058.724832                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74058.724832                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74058.724832                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74058.724832                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          753                       # number of writebacks
system.cpu.icache.writebacks::total               753                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2086                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2086                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2086                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2086                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    152400500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    152400500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    152400500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    152400500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000099                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000099                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000099                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000099                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73058.724832                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73058.724832                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73058.724832                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73058.724832                       # average overall mshr miss latency
system.cpu.icache.replacements                    753                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20980509                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20980509                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2086                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2086                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    154486500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    154486500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     20982595                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20982595                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000099                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000099                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74058.724832                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74058.724832                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2086                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2086                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    152400500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    152400500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000099                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000099                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73058.724832                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73058.724832                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 105657003500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           921.997860                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20982595                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2086                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10058.770374                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   921.997860                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.450194                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.450194                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1333                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          431                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          902                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.650879                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20984681                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20984681                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105657003500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105657003500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105657003500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 105657003500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  165                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               508594                       # number of demand (read+write) hits
system.l2.demand_hits::total                   508759                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 165                       # number of overall hits
system.l2.overall_hits::.cpu.data              508594                       # number of overall hits
system.l2.overall_hits::total                  508759                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1921                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             658903                       # number of demand (read+write) misses
system.l2.demand_misses::total                 660824                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1921                       # number of overall misses
system.l2.overall_misses::.cpu.data            658903                       # number of overall misses
system.l2.overall_misses::total                660824                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    147510500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  53915539500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54063050000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    147510500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  53915539500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54063050000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2086                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1167497                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1169583                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2086                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1167497                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1169583                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.920901                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.564372                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.565008                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.920901                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.564372                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.565008                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76788.391463                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81826.216454                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81811.571614                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76788.391463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81826.216454                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81811.571614                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              330789                       # number of writebacks
system.l2.writebacks::total                    330789                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        658898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            660818                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       658898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           660818                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128245000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  47326259000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47454504000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128245000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  47326259000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47454504000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.920422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.564368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.565003                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.920422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.564368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.565003                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66794.270833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71826.381322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71811.760576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66794.270833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71826.381322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71811.760576                       # average overall mshr miss latency
system.l2.replacements                         530312                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       929226                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           929226                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       929226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       929226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          741                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              741                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          741                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          741                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             97639                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 97639                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          431510                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              431510                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  36012409000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   36012409000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        529149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            529149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.815479                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.815479                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83456.719427                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83456.719427                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       431510                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         431510                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  31697309000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31697309000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.815479                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.815479                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73456.719427                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73456.719427                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            165                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                165                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1921                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1921                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    147510500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    147510500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2086                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2086                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.920901                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.920901                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76788.391463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76788.391463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1920                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1920                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128245000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128245000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.920422                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.920422                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66794.270833                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66794.270833                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        410955                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            410955                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       227393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          227393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  17903130500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17903130500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       638348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        638348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.356221                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.356221                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78732.109168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78732.109168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       227388                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       227388                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  15628950000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15628950000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.356213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.356213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68732.518866                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68732.518866                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data          2376                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2376                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          289                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             289                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         2665                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2665                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.108443                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.108443                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          289                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          289                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      5560500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5560500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.108443                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.108443                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19240.484429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19240.484429                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 105657003500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 125055.065700                       # Cycle average of tags in use
system.l2.tags.total_refs                     2338429                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    663760                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.523004                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     219.453013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       282.436811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     124553.175876                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.950265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954094                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2563                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        37719                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        90590                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19373552                       # Number of tag accesses
system.l2.tags.data_accesses                 19373552                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105657003500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    215288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    658874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004774718500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12797                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12797                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1661860                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             202857                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      660818                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     330789                       # Number of write requests accepted
system.mem_ctrls.readBursts                    660818                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   330789                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     24                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                115501                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                660818                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4               330789                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  498533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  162090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        12797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.635696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.406622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    154.303398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         12666     98.98%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            9      0.07%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          120      0.94%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12797                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.821208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.786644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.095079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7931     61.98%     61.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              270      2.11%     64.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3586     28.02%     92.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              979      7.65%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.20%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12797                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                10573088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5292624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    100.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  105647255000                       # Total gap between requests
system.mem_ctrls.avgGap                     106541.46                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        30720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10541984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3444176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 290752.141196205688                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 99775534.520056679845                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 32597706.596893977374                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1920                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       658898                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       330789                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     49776250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  20184072750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2510771434250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25925.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30633.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7590250.69                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10542368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      10573088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      5292624                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      5292624                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1920                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       658898                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         660818                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       330789                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        330789                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       290752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     99779169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        100069921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       290752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       290752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     50092505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        50092505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     50092505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       290752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     99779169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       150162426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               660794                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              215261                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        42217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        42259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        41951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        41344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        41403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        40517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        40934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        40475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        40537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        39419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        41423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        41283                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        41895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        41664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        41830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        41643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        13615                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        13725                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        13350                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        13669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        13803                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        13698                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        14305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13067                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        13024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        13431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        13598                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        13285                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              7843961500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3303970000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        20233849000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11870.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30620.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              475396                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             100798                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.94                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       299861                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   186.978367                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   103.972868                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   277.931257                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       215183     71.76%     71.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        34006     11.34%     83.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5844      1.95%     85.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         6559      2.19%     87.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9254      3.09%     90.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1373      0.46%     90.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2367      0.79%     91.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3263      1.09%     92.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        22012      7.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       299861                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              42290816                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           13776704                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              400.265147                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              130.390826                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.15                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 105657003500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1083644940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       575970945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2364054000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     572106780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8340050160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  32870408880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12891945120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   58698180825                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   555.554094                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  33105234750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3527940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  69023828750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1057362600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       562001550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2354015160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     551555640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8340050160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  32284597080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13385260320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   58534842510                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   554.008164                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34390503000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3527940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  67738560500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 105657003500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             229308                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       330789                       # Transaction distribution
system.membus.trans_dist::CleanEvict           198341                       # Transaction distribution
system.membus.trans_dist::ReadExReq            431510                       # Transaction distribution
system.membus.trans_dist::ReadExResp           431510                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        229308                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           289                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1851055                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1851055                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     15865712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                15865712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            661107                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  661107    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              661107                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 105657003500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1691312000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1566525000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            640434                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1260015                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          753                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          436363                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           529149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          529149                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2086                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       638348                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2665                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2665                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4925                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3506390                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3511315                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        45424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     33547568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               33592992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          530312                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5292624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1702560                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000897                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029944                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1701032     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1528      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1702560                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 105657003500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1634523000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2086499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1168831995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
