# Logic-Gates-using-Cadence

In this project the objective is to design and simulate schematic view of logic gates: NAND, NOR, OR, AND, EXOR, 3bit AND.

This part of the design flow includes the following steps:

•	Create circuit schematics

•	Create the symbol view

•	Create simulation test-benches

NAND gate

Circuit Schematic:

<img width="521" height="338" alt="image" src="https://github.com/user-attachments/assets/27d94bdb-f867-4e9e-b895-3fae73a2ee8a" />

Testbench Schematic:

<img width="612" height="386" alt="image" src="https://github.com/user-attachments/assets/f4f0d0aa-157a-49ad-882e-055a0e3eed7d" />

Output:

<img width="940" height="374" alt="image" src="https://github.com/user-attachments/assets/146ac09d-7a56-435a-a515-c0eb047881c7" />

NOR gate:

Circuit Schematic:

<img width="452" height="441" alt="image" src="https://github.com/user-attachments/assets/cd4ee909-6d61-444c-a723-9695c4c4f82c" />

Testbench Schematic:

<img width="493" height="411" alt="image" src="https://github.com/user-attachments/assets/3a51bc1a-db1a-471b-8ef9-7252306c3f40" />

Output:

<img width="940" height="372" alt="image" src="https://github.com/user-attachments/assets/6e5eb3f2-a89e-496b-949e-9490a0481f1c" />

OR gate:

Circuit Schematic:

<img width="451" height="320" alt="image" src="https://github.com/user-attachments/assets/e6130826-a136-45e4-9196-fdd82d254039" />

Testbench Schematic:

<img width="493" height="409" alt="image" src="https://github.com/user-attachments/assets/2f877a01-5724-4532-b093-75dba749894f" />

Output:

<img width="937" height="372" alt="image" src="https://github.com/user-attachments/assets/1bae7678-af55-4f3f-b951-166221f45c0f" />

AND gate:

Circuit Schematic:

<img width="452" height="279" alt="image" src="https://github.com/user-attachments/assets/34389282-9008-46aa-9620-61c05db19aca" />

Testbench Schematic:

<img width="493" height="292" alt="image" src="https://github.com/user-attachments/assets/cdb0677f-6cfb-4643-8e01-cb8b7df82f57" />

Output:

<img width="934" height="372" alt="image" src="https://github.com/user-attachments/assets/2204d46e-0802-4978-bc01-c0eb599796fb" />

EXOR gate:

Circuit Schematic:

<img width="677" height="479" alt="image" src="https://github.com/user-attachments/assets/94c308a7-7837-4b65-80ba-a5ca85ac11e6" />

Testbench Schematic:

<img width="393" height="292" alt="image" src="https://github.com/user-attachments/assets/d48dbb5e-74f7-46c0-a787-d717f3d45f34" />

Output:

<img width="934" height="370" alt="image" src="https://github.com/user-attachments/assets/8c70bfe7-2d54-4599-87ac-acfc9d1f32ea" />

3 bit AND gate:

Circuit Schematic:

<img width="643" height="429" alt="image" src="https://github.com/user-attachments/assets/2c1d6036-46d5-4bbf-bcc4-8d379002377b" />

Testbench Schematic:

<img width="534" height="361" alt="image" src="https://github.com/user-attachments/assets/de4d4e40-2a3a-4d3f-b1c5-ba688d3388ae" />

Output:

<img width="796" height="316" alt="image" src="https://github.com/user-attachments/assets/6e302d02-57d6-4dbb-a9a1-d636501ec008" />

The average power consumption and delay obtained for all implemented logic gates are displayed in the table below.

<img width="836" height="218" alt="image" src="https://github.com/user-attachments/assets/499471ef-d6ea-4fe1-8b9b-6562072a674c" />

