/*
Developer   - Sriram Venkata Krishna
Date        - 07-09-2025
Platform    - HDL Bits
*/

//029. Always Block

module top_module
    (
    	input a, b,
    	output wire out_assign,
    	output reg out_alwaysblock
	);
    
    assign out_assign = (a & b);
    always @(*) out_alwaysblock = (a & b);

endmodule
