# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../cary_save_adder_y_equal_z.v" \
"../../../../../fulladder.v" \
"../../../../../testbench/carry_save_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
