##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_1       | Frequency: 61.02 MHz  | Target: 24.00 MHz  | 
Clock: Clock_2       | Frequency: 77.18 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK     | Frequency: 70.67 MHz  | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        41666.7          25279       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        41666.7          27517       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_2        41666.7          28710       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
cs(0)_PAD     24476         CyBUS_CLK:R       
dc(0)_PAD     24674         CyBUS_CLK:R       
mosi(0)_PAD   22570         Clock_1:R         
rt_cs(0)_PAD  24470         CyBUS_CLK:R       
sclk(0)_PAD   22324         Clock_1:R         
ss(0)_PAD     24788         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 61.02 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/clock
Path slack     : 25279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14817
-------------------------------------   ----- 
End-of-path arrival time (ps)           14817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\/main_5          macrocell15     3870   9150  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\/q               macrocell15     3350  12500  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/status_6           statusicell1    2318  14817  25279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/clock                  statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 77.18 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Switch_Register:Sync:ctrl_reg\/control_2
Path End       : \Seven_Segment_Register:sts:sts_reg\/status_3
Capture Clock  : \Seven_Segment_Register:sts:sts_reg\/clock
Path slack     : 28710p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_2:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11387
-------------------------------------   ----- 
End-of-path arrival time (ps)           11387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Switch_Register:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Switch_Register:Sync:ctrl_reg\/control_2      controlcell2   2580   2580  28710  RISE       1
Net_423/main_1                                 macrocell6     3139   5719  28710  RISE       1
Net_423/q                                      macrocell6     3350   9069  28710  RISE       1
\Seven_Segment_Register:sts:sts_reg\/status_3  statuscell2    2317  11387  28710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seven_Segment_Register:sts:sts_reg\/clock                 statuscell2         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 70.67 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : miso(0)/fb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 27517p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -6780
----------------------------------------------   ----- 
End-of-path required time (ps)                   34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7370
-------------------------------------   ---- 
End-of-path arrival time (ps)           7370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
miso(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
miso(0)/fb                                     iocell3         2133   2133  27517  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si  datapathcell1   5237   7370  27517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/clock
Path slack     : 25279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14817
-------------------------------------   ----- 
End-of-path arrival time (ps)           14817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\/main_5          macrocell15     3870   9150  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\/q               macrocell15     3350  12500  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/status_6           statusicell1    2318  14817  25279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/clock                  statusicell1        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Switch_Register:Sync:ctrl_reg\/control_2
Path End       : \Seven_Segment_Register:sts:sts_reg\/status_3
Capture Clock  : \Seven_Segment_Register:sts:sts_reg\/clock
Path slack     : 28710p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_2:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11387
-------------------------------------   ----- 
End-of-path arrival time (ps)           11387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Switch_Register:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Switch_Register:Sync:ctrl_reg\/control_2      controlcell2   2580   2580  28710  RISE       1
Net_423/main_1                                 macrocell6     3139   5719  28710  RISE       1
Net_423/q                                      macrocell6     3350   9069  28710  RISE       1
\Seven_Segment_Register:sts:sts_reg\/status_3  statuscell2    2317  11387  28710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seven_Segment_Register:sts:sts_reg\/clock                 statuscell2         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : miso(0)/fb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 27517p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -6780
----------------------------------------------   ----- 
End-of-path required time (ps)                   34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7370
-------------------------------------   ---- 
End-of-path arrival time (ps)           7370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
miso(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
miso(0)/fb                                     iocell3         2133   2133  27517  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si  datapathcell1   5237   7370  27517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/clock
Path slack     : 25279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14817
-------------------------------------   ----- 
End-of-path arrival time (ps)           14817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\/main_5          macrocell15     3870   9150  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\/q               macrocell15     3350  12500  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/status_6           statusicell1    2318  14817  25279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/clock                  statusicell1        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : miso(0)/fb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 27517p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -6780
----------------------------------------------   ----- 
End-of-path required time (ps)                   34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7370
-------------------------------------   ---- 
End-of-path arrival time (ps)           7370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
miso(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
miso(0)/fb                                     iocell3         2133   2133  27517  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si  datapathcell1   5237   7370  27517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_20/main_4
Capture Clock  : Net_20/clock_0
Path slack     : 27550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10606
-------------------------------------   ----- 
End-of-path arrival time (ps)           10606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   8300   8300  27550  RISE       1
Net_20/main_4                                 macrocell3      2306  10606  27550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 28413p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9743
-------------------------------------   ---- 
End-of-path arrival time (ps)           9743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  28413  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_3              macrocell16     4463   9743  28413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_8
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 28413p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9743
-------------------------------------   ---- 
End-of-path arrival time (ps)           9743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  28413  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_8              macrocell17     4463   9743  28413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_8
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 28413p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9743
-------------------------------------   ---- 
End-of-path arrival time (ps)           9743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  28413  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_8              macrocell18     4463   9743  28413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Switch_Register:Sync:ctrl_reg\/control_2
Path End       : \Seven_Segment_Register:sts:sts_reg\/status_3
Capture Clock  : \Seven_Segment_Register:sts:sts_reg\/clock
Path slack     : 28710p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_2:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11387
-------------------------------------   ----- 
End-of-path arrival time (ps)           11387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Switch_Register:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Switch_Register:Sync:ctrl_reg\/control_2      controlcell2   2580   2580  28710  RISE       1
Net_423/main_1                                 macrocell6     3139   5719  28710  RISE       1
Net_423/q                                      macrocell6     3350   9069  28710  RISE       1
\Seven_Segment_Register:sts:sts_reg\/status_3  statuscell2    2317  11387  28710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seven_Segment_Register:sts:sts_reg\/clock                 statuscell2         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Switch_Register:Sync:ctrl_reg\/control_2
Path End       : \Seven_Segment_Register:sts:sts_reg\/status_0
Capture Clock  : \Seven_Segment_Register:sts:sts_reg\/clock
Path slack     : 28716p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_2:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11381
-------------------------------------   ----- 
End-of-path arrival time (ps)           11381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Switch_Register:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Switch_Register:Sync:ctrl_reg\/control_2      controlcell2   2580   2580  28710  RISE       1
Net_420/main_1                                 macrocell4     3139   5719  28716  RISE       1
Net_420/q                                      macrocell4     3350   9069  28716  RISE       1
\Seven_Segment_Register:sts:sts_reg\/status_0  statuscell2    2311  11381  28716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seven_Segment_Register:sts:sts_reg\/clock                 statuscell2         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Switch_Register:Sync:ctrl_reg\/control_2
Path End       : \Seven_Segment_Register:sts:sts_reg\/status_5
Capture Clock  : \Seven_Segment_Register:sts:sts_reg\/clock
Path slack     : 28718p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_2:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11378
-------------------------------------   ----- 
End-of-path arrival time (ps)           11378
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Switch_Register:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Switch_Register:Sync:ctrl_reg\/control_2      controlcell2   2580   2580  28710  RISE       1
Net_425/main_1                                 macrocell8     3122   5702  28718  RISE       1
Net_425/q                                      macrocell8     3350   9052  28718  RISE       1
\Seven_Segment_Register:sts:sts_reg\/status_5  statuscell2    2326  11378  28718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seven_Segment_Register:sts:sts_reg\/clock                 statuscell2         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Switch_Register:Sync:ctrl_reg\/control_2
Path End       : \Seven_Segment_Register:sts:sts_reg\/status_4
Capture Clock  : \Seven_Segment_Register:sts:sts_reg\/clock
Path slack     : 28720p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_2:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11377
-------------------------------------   ----- 
End-of-path arrival time (ps)           11377
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Switch_Register:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Switch_Register:Sync:ctrl_reg\/control_2      controlcell2   2580   2580  28710  RISE       1
Net_424/main_1                                 macrocell7     3122   5702  28720  RISE       1
Net_424/q                                      macrocell7     3350   9052  28720  RISE       1
\Seven_Segment_Register:sts:sts_reg\/status_4  statuscell2    2325  11377  28720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seven_Segment_Register:sts:sts_reg\/clock                 statuscell2         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Switch_Register:Sync:ctrl_reg\/control_2
Path End       : \Seven_Segment_Register:sts:sts_reg\/status_6
Capture Clock  : \Seven_Segment_Register:sts:sts_reg\/clock
Path slack     : 28722p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_2:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11375
-------------------------------------   ----- 
End-of-path arrival time (ps)           11375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Switch_Register:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Switch_Register:Sync:ctrl_reg\/control_2      controlcell2   2580   2580  28710  RISE       1
Net_426/main_1                                 macrocell9     3139   5719  28722  RISE       1
Net_426/q                                      macrocell9     3350   9069  28722  RISE       1
\Seven_Segment_Register:sts:sts_reg\/status_6  statuscell2    2306  11375  28722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seven_Segment_Register:sts:sts_reg\/clock                 statuscell2         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Switch_Register:Sync:ctrl_reg\/control_0
Path End       : \Seven_Segment_Register:sts:sts_reg\/status_2
Capture Clock  : \Seven_Segment_Register:sts:sts_reg\/clock
Path slack     : 28760p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_2:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11336
-------------------------------------   ----- 
End-of-path arrival time (ps)           11336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Switch_Register:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Switch_Register:Sync:ctrl_reg\/control_0      controlcell2   2580   2580  28738  RISE       1
Net_422/main_3                                 macrocell5     3103   5683  28760  RISE       1
Net_422/q                                      macrocell5     3350   9033  28760  RISE       1
\Seven_Segment_Register:sts:sts_reg\/status_2  statuscell2    2303  11336  28760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seven_Segment_Register:sts:sts_reg\/clock                 statuscell2         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Switch_Register:Sync:ctrl_reg\/control_0
Path End       : \Seven_Segment_Register:sts:sts_reg\/status_1
Capture Clock  : \Seven_Segment_Register:sts:sts_reg\/clock
Path slack     : 28764p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_2:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11333
-------------------------------------   ----- 
End-of-path arrival time (ps)           11333
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Switch_Register:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Switch_Register:Sync:ctrl_reg\/control_0      controlcell2   2580   2580  28738  RISE       1
Net_445/main_3                                 macrocell10    3103   5683  28764  RISE       1
Net_445/q                                      macrocell10    3350   9033  28764  RISE       1
\Seven_Segment_Register:sts:sts_reg\/status_1  statuscell2    2299  11333  28764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seven_Segment_Register:sts:sts_reg\/clock                 statuscell2         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29232p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1850
--------------------------------------------   ----- 
End-of-path required time (ps)                 39817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10585
-------------------------------------   ----- 
End-of-path arrival time (ps)           10585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4   count7cell      2110   2110  28563  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\/main_0  macrocell14     2831   4941  29232  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\/q       macrocell14     3350   8291  29232  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2294  10585  29232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/status_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 29488p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10609
-------------------------------------   ----- 
End-of-path arrival time (ps)           10609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4   count7cell     2110   2110  28563  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\/main_0  macrocell14    2831   4941  29232  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\/q       macrocell14    3350   8291  29232  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/status_3    statusicell2   2318  10609  29488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/clock                  statusicell2        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/status_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 30074p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10022
-------------------------------------   ----- 
End-of-path arrival time (ps)           10022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q           macrocell18    1250   1250  30074  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\/main_0  macrocell19    3098   4348  30074  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\/q       macrocell19    3350   7698  30074  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/status_0   statusicell2   2324  10022  30074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/clock                  statusicell2        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 31159p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q            macrocell18     1250   1250  30074  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   2958   4208  31159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 31184p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q            macrocell17     1250   1250  30098  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   2932   4182  31184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 31220p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q            macrocell16     1250   1250  30283  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   2897   4147  31220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 31753p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6404
-------------------------------------   ---- 
End-of-path arrival time (ps)           6404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q        macrocell18   1250   1250  30074  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_0  macrocell12   5154   6404  31753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell12         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 31753p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6404
-------------------------------------   ---- 
End-of-path arrival time (ps)           6404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q         macrocell18   1250   1250  30074  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_0  macrocell13   5154   6404  31753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell13         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 31956p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6201
-------------------------------------   ---- 
End-of-path arrival time (ps)           6201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q        macrocell16   1250   1250  30283  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_2  macrocell12   4951   6201  31956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell12         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 31956p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6201
-------------------------------------   ---- 
End-of-path arrival time (ps)           6201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q         macrocell16   1250   1250  30283  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_2  macrocell13   4951   6201  31956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell13         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 32193p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q          macrocell18   1250   1250  30074  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_0  macrocell11   4714   5964  32193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell11         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 32290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4  count7cell    2110   2110  28563  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_3     macrocell12   3756   5866  32290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell12         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 32290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4  count7cell    2110   2110  28563  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_3    macrocell13   3756   5866  32290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell13         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_5
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 32325p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5831
-------------------------------------   ---- 
End-of-path arrival time (ps)           5831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2  count7cell    2110   2110  28598  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_5     macrocell12   3721   5831  32325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell12         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_5
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 32325p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5831
-------------------------------------   ---- 
End-of-path arrival time (ps)           5831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2  count7cell    2110   2110  28598  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_5    macrocell13   3721   5831  32325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell13         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 32331p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1  count7cell    2110   2110  28603  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_6     macrocell12   3716   5826  32331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell12         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 32331p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1  count7cell    2110   2110  28603  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_6    macrocell13   3716   5826  32331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell13         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 32405p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q          macrocell16   1250   1250  30283  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_2  macrocell11   4501   5751  32405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell11         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_4
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 32485p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3  count7cell    2110   2110  28757  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_4     macrocell12   3562   5672  32485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell12         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_4
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 32485p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3  count7cell    2110   2110  28757  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_4    macrocell13   3562   5672  32485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell13         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_7
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 32492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0  count7cell    2110   2110  28765  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_7     macrocell12   3554   5664  32492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell12         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_7
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 32492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0  count7cell    2110   2110  28765  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_7    macrocell13   3554   5664  32492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell13         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : Net_19/main_1
Capture Clock  : Net_19/clock_0
Path slack     : 32732p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q  macrocell18   1250   1250  30074  RISE       1
Net_19/main_1                         macrocell2    4175   5425  32732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_19/clock_0                                             macrocell2          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 32733p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q        macrocell17   1250   1250  30098  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_1  macrocell12   4174   5424  32733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell12         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 32733p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q         macrocell17   1250   1250  30098  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_1  macrocell13   4174   5424  32733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell13         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 32743p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q          macrocell17   1250   1250  30098  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_1  macrocell11   4164   5414  32743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell11         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : Net_17/main_1
Capture Clock  : Net_17/clock_0
Path slack     : 32748p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q  macrocell18   1250   1250  30074  RISE       1
Net_17/main_1                         macrocell1    4158   5408  32748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : Net_19/main_2
Capture Clock  : Net_19/clock_0
Path slack     : 32754p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q  macrocell17   1250   1250  30098  RISE       1
Net_19/main_2                         macrocell2    4152   5402  32754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_19/clock_0                                             macrocell2          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : Net_17/main_2
Capture Clock  : Net_17/clock_0
Path slack     : 32770p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5387
-------------------------------------   ---- 
End-of-path arrival time (ps)           5387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q  macrocell17   1250   1250  30098  RISE       1
Net_17/main_2                         macrocell1    4137   5387  32770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : Net_19/main_3
Capture Clock  : Net_19/clock_0
Path slack     : 32935p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q  macrocell16   1250   1250  30283  RISE       1
Net_19/main_3                         macrocell2    3972   5222  32935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_19/clock_0                                             macrocell2          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : Net_17/main_3
Capture Clock  : Net_17/clock_0
Path slack     : 32952p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q  macrocell16   1250   1250  30283  RISE       1
Net_17/main_3                         macrocell1    3954   5204  32952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_17/q
Path End       : Net_17/main_0
Capture Clock  : Net_17/clock_0
Path slack     : 33133p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell1          0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_17/q       macrocell1    1250   1250  33133  RISE       1
Net_17/main_0  macrocell1    3773   5023  33133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : Net_20/main_5
Capture Clock  : Net_20/clock_0
Path slack     : 33216p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4  count7cell    2110   2110  28563  RISE       1
Net_20/main_5                                  macrocell3    2831   4941  33216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 33238p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4  count7cell    2110   2110  28563  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_3      macrocell17   2808   4918  33238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 33238p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4  count7cell    2110   2110  28563  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_3      macrocell18   2808   4918  33238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2
Path End       : Net_20/main_7
Capture Clock  : Net_20/clock_0
Path slack     : 33251p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2  count7cell    2110   2110  28598  RISE       1
Net_20/main_7                                  macrocell3    2796   4906  33251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : Net_20/main_8
Capture Clock  : Net_20/clock_0
Path slack     : 33256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1  count7cell    2110   2110  28603  RISE       1
Net_20/main_8                                  macrocell3    2791   4901  33256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 33257p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1  count7cell    2110   2110  28603  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_6      macrocell17   2789   4899  33257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 33257p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1  count7cell    2110   2110  28603  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_6      macrocell18   2789   4899  33257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_5
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 33258p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2  count7cell    2110   2110  28598  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_5      macrocell17   2789   4899  33258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_5
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 33258p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2  count7cell    2110   2110  28598  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_5      macrocell18   2789   4899  33258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3
Path End       : Net_20/main_6
Capture Clock  : Net_20/clock_0
Path slack     : 33411p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3  count7cell    2110   2110  28757  RISE       1
Net_20/main_6                                  macrocell3    2636   4746  33411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0
Path End       : Net_20/main_9
Capture Clock  : Net_20/clock_0
Path slack     : 33421p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0  count7cell    2110   2110  28765  RISE       1
Net_20/main_9                                  macrocell3    2626   4736  33421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_4
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 33422p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3  count7cell    2110   2110  28757  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_4      macrocell17   2625   4735  33422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_4
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 33422p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3  count7cell    2110   2110  28757  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_4      macrocell18   2625   4735  33422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_19/q
Path End       : Net_19/main_0
Capture Clock  : Net_19/clock_0
Path slack     : 33430p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_19/clock_0                                             macrocell2          0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_19/q       macrocell2    1250   1250  33430  RISE       1
Net_19/main_0  macrocell2    3477   4727  33430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_19/clock_0                                             macrocell2          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20/q
Path End       : Net_20/main_0
Capture Clock  : Net_20/clock_0
Path slack     : 33430p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_20/q       macrocell3    1250   1250  33430  RISE       1
Net_20/main_0  macrocell3    3477   4727  33430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_7
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 33431p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0  count7cell    2110   2110  28765  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_7      macrocell17   2616   4726  33431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_7
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 33431p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0  count7cell    2110   2110  28765  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_7      macrocell18   2616   4726  33431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_9
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 33538p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q      macrocell12   1250   1250  33538  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_9  macrocell17   3368   4618  33538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_9
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 33538p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q      macrocell12   1250   1250  33538  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_9  macrocell18   3368   4618  33538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q
Path End       : Net_20/main_10
Capture Clock  : Net_20/clock_0
Path slack     : 33558p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q  macrocell12   1250   1250  33538  RISE       1
Net_20/main_10                         macrocell3    3349   4599  33558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 33808p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q       macrocell18   1250   1250  30074  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_0  macrocell16   3099   4349  33808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 33808p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q       macrocell18   1250   1250  30074  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_0  macrocell17   3099   4349  33808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 33808p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q       macrocell18   1250   1250  30074  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_0  macrocell18   3099   4349  33808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : Net_20/main_1
Capture Clock  : Net_20/clock_0
Path slack     : 33808p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q  macrocell18   1250   1250  30074  RISE       1
Net_20/main_1                         macrocell3    3098   4348  33808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 33832p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q       macrocell17   1250   1250  30098  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_1  macrocell16   3075   4325  33832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 33832p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q       macrocell17   1250   1250  30098  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_1  macrocell17   3075   4325  33832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 33832p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q       macrocell17   1250   1250  30098  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_1  macrocell18   3075   4325  33832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : Net_20/main_2
Capture Clock  : Net_20/clock_0
Path slack     : 33833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q  macrocell17   1250   1250  30098  RISE       1
Net_20/main_2                         macrocell3    3074   4324  33833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/enable
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock
Path slack     : 33842p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3340
--------------------------------------------   ----- 
End-of-path required time (ps)                 38327

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/q       macrocell11   1250   1250  33842  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/enable  count7cell    3235   4485  33842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 34015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q       macrocell16   1250   1250  30283  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_2  macrocell16   2891   4141  34015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 34015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q       macrocell16   1250   1250  30283  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_2  macrocell17   2891   4141  34015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 34015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q       macrocell16   1250   1250  30283  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_2  macrocell18   2891   4141  34015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : Net_20/main_3
Capture Clock  : Net_20/clock_0
Path slack     : 34018p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q  macrocell16   1250   1250  30283  RISE       1
Net_20/main_3                         macrocell3    2889   4139  34018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/q       macrocell11   1250   1250  33842  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_3  macrocell11   2304   3554  34603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell11         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_8
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q       macrocell12   1250   1250  33538  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_8  macrocell12   2294   3544  34613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell12         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_8
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 34620p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/q       macrocell13   1250   1250  34620  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_8  macrocell13   2286   3536  34620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell13         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PushButton_Register:Sync:ctrl_reg\/control_0
Path End       : \LED_Register:sts:sts_reg\/status_0
Capture Clock  : \LED_Register:sts:sts_reg\/clock
Path slack     : 35207p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_2:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PushButton_Register:Sync:ctrl_reg\/busclk                  controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\PushButton_Register:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  35207  RISE       1
\LED_Register:sts:sts_reg\/status_0            statuscell1    2309   4889  35207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Register:sts:sts_reg\/clock                           statuscell1         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PushButton_Register:Sync:ctrl_reg\/control_1
Path End       : \LED_Register:sts:sts_reg\/status_1
Capture Clock  : \LED_Register:sts:sts_reg\/clock
Path slack     : 35210p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_2:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PushButton_Register:Sync:ctrl_reg\/busclk                  controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\PushButton_Register:Sync:ctrl_reg\/control_1  controlcell1   2580   2580  35210  RISE       1
\LED_Register:sts:sts_reg\/status_1            statuscell1    2307   4887  35210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Register:sts:sts_reg\/clock                           statuscell1         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PushButton_Register:Sync:ctrl_reg\/control_2
Path End       : \LED_Register:sts:sts_reg\/status_2
Capture Clock  : \LED_Register:sts:sts_reg\/clock
Path slack     : 35212p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_2:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PushButton_Register:Sync:ctrl_reg\/busclk                  controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\PushButton_Register:Sync:ctrl_reg\/control_2  controlcell1   2580   2580  35212  RISE       1
\LED_Register:sts:sts_reg\/status_2            statuscell1    2305   4885  35212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Register:sts:sts_reg\/clock                           statuscell1         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PushButton_Register:Sync:ctrl_reg\/control_3
Path End       : \LED_Register:sts:sts_reg\/status_3
Capture Clock  : \LED_Register:sts:sts_reg\/clock
Path slack     : 35214p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_2:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PushButton_Register:Sync:ctrl_reg\/busclk                  controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\PushButton_Register:Sync:ctrl_reg\/control_3  controlcell1   2580   2580  35214  RISE       1
\LED_Register:sts:sts_reg\/status_3            statuscell1    2303   4883  35214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Register:sts:sts_reg\/clock                           statuscell1         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

