// Seed: 746766822
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_4;
  parameter id_5 = 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  output wire id_8;
  inout wire _id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [1 : id_7] id_9;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_6
  );
endmodule
