--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-9.10" *)
+(* top =  1  *)
 module latchsr(d, clk, en, clr, pre, q);
 (* src = "dut.sv:1.24-1.25" *)
 input d;
@@ -20,7 +20,6 @@
 (* src = "dut.sv:1.57-1.58" *)
 output q;
 wire q;
-(* src = "dut.sv:2.2-8.11" *)
 wire _00_;
 wire _01_;
 wire _02_;
