Generating HDL for page 14.17.14.1 MEM AR TTHP 2 AND 4 BIT FEAT-ACC at 8/22/2020 5:28:24 PM
Found combinatorial loop (need D FF) at output of gate at 3B
Found combinatorial loop (need D FF) at output of gate at 2B
Found combinatorial loop (need D FF) at output of gate at 3G
Found combinatorial loop (need D FF) at output of gate at 2G
Removed 2 outputs from Gate at 2D to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 1G to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 2I to ignored block(s) or identical signal names
Added LAMP signal LAMP_11C8H05
Added LAMP signal LAMP_11C8G05
Generating Statement for block at 1A with output pin(s) of OUT_1A_D
	and inputs of PS_SET_MEM_AR_TO_I_AR,OUT_3B_NoPin
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_5B_NoPin
	and inputs of PS_AR_BUS_TTHP2B
	and logic function of NOT
Generating Statement for block at 4B with output pin(s) of OUT_4B_NoPin
	and inputs of OUT_5B_NoPin,PS_SET_MEM_AR_2_GATED
	and logic function of AND
Generating Statement for block at 3B with *latched* output pin(s) of OUT_3B_NoPin_Latch, OUT_3B_NoPin_Latch
	and inputs of OUT_4B_NoPin,OUT_2B_K
	and logic function of NOR
Generating Statement for block at 2B with *latched* output pin(s) of OUT_2B_K_Latch, OUT_2B_K_Latch, OUT_2B_K_Latch
	and inputs of OUT_3B_NoPin,OUT_4C_NoPin
	and logic function of NOR
Generating Statement for block at 5C with output pin(s) of OUT_5C_NoPin
	and inputs of PS_AR_BUS_TTHP2B
	and logic function of EQUAL
Generating Statement for block at 4C with output pin(s) of OUT_4C_NoPin
	and inputs of OUT_5C_NoPin,PS_SET_MEM_AR_1_GATED
	and logic function of AND
Generating Statement for block at 2C with output pin(s) of OUT_2C_D
	and inputs of OUT_2B_K
	and logic function of NOT
Generating Statement for block at 1C with output pin(s) of 
	and inputs of OUT_2C_D
	and logic function of Lamp
Generating Statement for block at 5D with output pin(s) of OUT_5D_C
	and inputs of PS_ADDR_SCNR_6_POS,PS_AR_BUS_TTHP2B
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_R, OUT_2D_R
	and inputs of OUT_2B_K
	and logic function of EQUAL
Generating Statement for block at 1D with output pin(s) of OUT_1D_A
	and inputs of OUT_2D_R,MY_LOGIC_GATE_F_OR_W
	and logic function of NOR
Generating Statement for block at 1F with output pin(s) of OUT_1F_D
	and inputs of PS_SET_MEM_AR_TO_I_AR,OUT_3G_NoPin
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_NoPin
	and inputs of PS_AR_BUS_TTHP4B
	and logic function of NOT
Generating Statement for block at 4G with output pin(s) of OUT_4G_NoPin
	and inputs of OUT_5G_NoPin,PS_SET_MEM_AR_2_GATED
	and logic function of AND
Generating Statement for block at 3G with *latched* output pin(s) of OUT_3G_NoPin_Latch, OUT_3G_NoPin_Latch, OUT_3G_NoPin_Latch
	and inputs of OUT_4G_NoPin,OUT_2G_K
	and logic function of NOR
Generating Statement for block at 2G with *latched* output pin(s) of OUT_2G_K_Latch, OUT_2G_K_Latch, OUT_2G_K_Latch
	and inputs of OUT_3G_NoPin,OUT_4H_NoPin
	and logic function of NOR
Generating Statement for block at 1G with output pin(s) of OUT_1G_E
	and inputs of OUT_3G_NoPin
	and logic function of EQUAL
Generating Statement for block at 5H with output pin(s) of OUT_5H_NoPin
	and inputs of PS_AR_BUS_TTHP4B
	and logic function of EQUAL
Generating Statement for block at 4H with output pin(s) of OUT_4H_NoPin
	and inputs of OUT_5H_NoPin,PS_SET_MEM_AR_1_GATED
	and logic function of AND
Generating Statement for block at 2H with output pin(s) of OUT_2H_C
	and inputs of OUT_2G_K
	and logic function of NOT
Generating Statement for block at 1H with output pin(s) of 
	and inputs of OUT_2H_C
	and logic function of Lamp
Generating Statement for block at 5I with output pin(s) of OUT_5I_C
	and inputs of PS_ADDR_SCNR_6_POS,PS_AR_BUS_TTHP4B
	and logic function of NAND
Generating Statement for block at 2I with output pin(s) of OUT_2I_R, OUT_2I_R
	and inputs of OUT_2G_K
	and logic function of EQUAL
Generating Statement for block at 1I with output pin(s) of OUT_1I_A
	and inputs of OUT_2I_R,MY_LOGIC_GATE_F_OR_W
	and logic function of NOR
Generating output sheet edge signal assignment to 
	signal MS_MEM_AR_TO_I_AR_TTHP2B
	from gate output OUT_1A_D
Generating output sheet edge signal assignment to 
	signal MS_AR_BUS_GTD_OUT_TTHP2B
	from gate output OUT_5D_C
Generating output sheet edge signal assignment to 
	signal MY_MEM_AR_TTHP2B
	from gate output OUT_2D_R
Generating output sheet edge signal assignment to 
	signal PY_MEM_AR_TTHP2B_TO_MOD
	from gate output OUT_1D_A
Generating output sheet edge signal assignment to 
	signal MS_MEM_AR_TO_I_AR_TTHP4B
	from gate output OUT_1F_D
Generating output sheet edge signal assignment to 
	signal MY_MEM_AR_NOT_TTHP4B
	from gate output OUT_1G_E
Generating output sheet edge signal assignment to 
	signal MS_AR_BUS_GTD_OUT_TTHP4B
	from gate output OUT_5I_C
Generating output sheet edge signal assignment to 
	signal MY_MEM_AR_TTHP4B
	from gate output OUT_2I_R
Generating output sheet edge signal assignment to 
	signal PY_MEM_AR_TTHP4B_TO_MOD
	from gate output OUT_1I_A
Generating D Flip Flop for block at 3B
Generating D Flip Flop for block at 2B
Generating D Flip Flop for block at 3G
Generating D Flip Flop for block at 2G
