// Seed: 2650157184
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign #(1, -1) id_5 = {id_4{1}};
  generate
    wire id_6;
  endgenerate
  assign module_1.type_0 = 0;
endmodule
macromodule module_1 (
    output supply1 id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    output wand id_4,
    output supply0 id_5,
    output supply0 id_6,
    input wor id_7,
    input wire id_8,
    input uwire id_9,
    id_22,
    input supply0 id_10,
    input wire id_11,
    input wand id_12,
    output supply0 id_13,
    input tri0 id_14,
    output uwire id_15,
    output tri id_16,
    input tri id_17,
    output supply1 id_18,
    output tri id_19,
    input supply1 id_20
);
  assign id_0 = id_9;
  parameter id_23 = -1'b0;
  assign id_5 = -1;
  uwire id_24, id_25, id_26;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_22,
      id_23
  );
  wire id_27;
endmodule
