Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date             : Fri Sep  8 16:20:13 2023
| Host             : KWELLS running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Module_power_routed.rpt -pb Top_Module_power_summary_routed.pb -rpx Top_Module_power_routed.rpx
| Design           : Top_Module
| Device           : xc7k325tfbg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.219        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.027        |
| Device Static (W)        | 0.192        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 79.2         |
| Junction Temperature (C) | 30.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.063 |        8 |       --- |             --- |
| Slice Logic             |     0.015 |    91459 |       --- |             --- |
|   LUT as Logic          |     0.013 |    22364 |    203800 |           10.97 |
|   Register              |     0.001 |    57058 |    407600 |           14.00 |
|   CARRY4                |    <0.001 |      361 |     50950 |            0.71 |
|   F7/F8 Muxes           |    <0.001 |     9915 |    203800 |            4.87 |
|   BUFG                  |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Shift Register |    <0.001 |       60 |     64000 |            0.09 |
|   Others                |     0.000 |      367 |       --- |             --- |
| Signals                 |     0.095 |    69670 |       --- |             --- |
| Block RAM               |     0.057 |       13 |       445 |            2.92 |
| MMCM                    |     0.108 |        1 |        10 |           10.00 |
| I/O                     |     0.537 |      161 |       500 |           32.20 |
| GTX                     |     2.108 |        8 |        16 |           50.00 |
| Hard IPs                |     0.045 |        1 |       --- |             --- |
|   PCIE                  |     0.045 |        1 |         1 |          100.00 |
| Static Power            |     0.192 |          |           |                 |
| Total                   |     3.219 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.508 |       0.421 |      0.087 |
| Vccaux    |       1.800 |     0.108 |       0.079 |      0.029 |
| Vcco33    |       3.300 |     0.153 |       0.152 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.004 |      0.002 |
| MGTAVcc   |       1.000 |     1.022 |       1.016 |      0.005 |
| MGTAVtt   |       1.200 |     0.759 |       0.754 |      0.005 |
| MGTVccaux |       1.800 |     0.021 |       0.021 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+------------------------------------------------------------------------------------------------------+-----------------+
| Clock              | Domain                                                                                               | Constraint (ns) |
+--------------------+------------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz         | pcie_support_i/pipe_clock_i/clk_125mhz                                                               |             8.0 |
| clk_250mhz         | pcie_support_i/pipe_clock_i/clk_250mhz                                                               |             4.0 |
| mmcm_fb            | pcie_support_i/pipe_clock_i/mmcm_fb                                                                  |            10.0 |
| sys_clk_pcie_clk_p | sys_clk_pcie_clk_p                                                                                   |            10.0 |
| txoutclk_x0y0      | pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
| userclk1           | pcie_support_i/pipe_clock_i/userclk1                                                                 |             4.0 |
+--------------------+------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| Top_Module                                |     3.027 |
|   app                                     |     0.017 |
|     pcie_bars_dma_compoent                |     0.017 |
|       bar2_ram_comp                       |     0.005 |
|   dma_ram                                 |     0.009 |
|     U0                                    |     0.009 |
|       inst_blk_mem_gen                    |     0.009 |
|   pcie_support_i                          |     2.381 |
|     PCIe_IP_i                             |     2.272 |
|       U0                                  |     2.272 |
|     pipe_clock_i                          |     0.109 |
|   user_ip_inst                            |     0.068 |
|     user_ip_registers_mainProjectTop_inst |     0.024 |
|       wAvisTop_inst                       |     0.016 |
+-------------------------------------------+-----------+


