## This is an exploratory level project

Configure a custom SoC from pre-existing components
Genertate RTL and simulate it in RTL level simulation 
Evaluate existing RISC-V design