Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_axis(FIFO_MEMORY_TYPE="...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.axis_data_fifo_8bit
Compiling architecture behavioral of entity xil_defaultlib.w5500_axi_data_streamer [w5500_axi_data_streamer_default]
Compiling architecture behavioral of entity xil_defaultlib.w5500_state_machine [w5500_state_machine_default]
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.axis_data_fifo_16_times_8bit_xpm...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB18E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module xil_defaultlib.axis_data_fifo_16_times_8bit_xpm...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.axis_data_fifo_16_times_8bit_xpm...
Compiling module xil_defaultlib.axis_data_fifo_16_times_8bit_xpm...
Compiling module xil_defaultlib.axis_data_fifo_16_times_8bit_xpm...
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.axis_data_fifo_16_times_8bit_xpm...
Compiling module xil_defaultlib.axis_data_fifo_16_times_8bit_xpm...
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.axis_data_fifo_16_times_8bit_xpm...
Compiling module xil_defaultlib.axis_data_fifo_16_times_8bit_xpm...
Compiling module xil_defaultlib.axis_data_fifo_16_times_8bit_xpm...
Compiling module xil_defaultlib.axis_data_fifo_16_times_8bit_axi...
Compiling module xil_defaultlib.axis_data_fifo_16_times_8bit
Compiling architecture behavioral of entity xil_defaultlib.transceive_unit [transceive_unit_default]
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling architecture behavioral of entity xil_defaultlib.ext_data_handler [ext_data_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav
