Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Mar 15 17:00:50 2021
| Host         : tp-1a201-07 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_utilization -hierarchical -file reports_cva6_ooc_impl/cva6_ooc.utilization.rpt
| Design       : ariane
| Device       : 7z020clg400-1
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------+-----------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                    Instance                   |            Module           | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------------+-----------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| ariane                                        |                       (top) |       1441 |       1420 |       0 |   21 | 666 |     20 |     11 |          0 |
|   (ariane)                                    |                       (top) |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|   csr_regfile_i                               |                 csr_regfile |          2 |          2 |       0 |    0 |  31 |      0 |      0 |          0 |
|   ex_stage_i                                  |                    ex_stage |         34 |         33 |       0 |    1 |  25 |      0 |      1 |          0 |
|     i_mult                                    |                        mult |          8 |          8 |       0 |    0 |   8 |      0 |      0 |          0 |
|       i_div                                   |                      serdiv |          8 |          8 |       0 |    0 |   8 |      0 |      0 |          0 |
|     lsu_i                                     |             load_store_unit |         26 |         25 |       0 |    1 |  17 |      0 |      1 |          0 |
|       i_load_unit                             |                   load_unit |         13 |         13 |       0 |    0 |   4 |      0 |      0 |          0 |
|       i_pipe_reg_load                         |                   shift_reg |          0 |          0 |       0 |    0 |   1 |      0 |      0 |          0 |
|       i_store_unit                            |                  store_unit |         13 |         12 |       0 |    1 |  12 |      0 |      1 |          0 |
|         (i_store_unit)                        |                  store_unit |          0 |          0 |       0 |    0 |   2 |      0 |      0 |          0 |
|         i_amo_buffer                          |                  amo_buffer |          1 |          0 |       0 |    1 |   1 |      0 |      1 |          0 |
|           i_amo_fifo                          |     fifo_v3__parameterized1 |          1 |          0 |       0 |    1 |   1 |      0 |      1 |          0 |
|             (i_amo_fifo)                      |     fifo_v3__parameterized1 |          1 |          0 |       0 |    1 |   1 |      0 |      0 |          0 |
|             FIFO_SYNC_MACRO_inst              |          FIFO_SYNC_MACRO_46 |          0 |          0 |       0 |    0 |   0 |      0 |      1 |          0 |
|         store_buffer_i                        |                store_buffer |         12 |         12 |       0 |    0 |   9 |      0 |      0 |          0 |
|   i_cache_subsystem                           |          wt_cache_subsystem |        643 |        629 |       0 |   14 | 304 |     20 |      7 |          0 |
|     i_adapter                                 |              wt_axi_adapter |        134 |        122 |       0 |   12 | 153 |      0 |      6 |          0 |
|       (i_adapter)                             |              wt_axi_adapter |         71 |         71 |       0 |    0 | 135 |      0 |      0 |          0 |
|       i_axi_shim                              |                    axi_shim |          3 |          3 |       0 |    0 |   2 |      0 |      0 |          0 |
|       i_b_fifo                                |     fifo_v3__parameterized6 |          7 |          5 |       0 |    2 |   2 |      0 |      1 |          0 |
|         (i_b_fifo)                            |     fifo_v3__parameterized6 |          3 |          1 |       0 |    2 |   2 |      0 |      0 |          0 |
|         FIFO_SYNC_MACRO_inst                  |          FIFO_SYNC_MACRO_45 |          4 |          4 |       0 |    0 |   0 |      0 |      1 |          0 |
|       i_dcache_data_fifo                      |     fifo_v3__parameterized4 |          5 |          3 |       0 |    2 |   2 |      0 |      1 |          0 |
|         (i_dcache_data_fifo)                  |     fifo_v3__parameterized4 |          3 |          1 |       0 |    2 |   2 |      0 |      0 |          0 |
|         FIFO_SYNC_MACRO_inst                  |          FIFO_SYNC_MACRO_44 |          2 |          2 |       0 |    0 |   0 |      0 |      1 |          0 |
|       i_icache_data_fifo                      |     fifo_v3__parameterized3 |         21 |         19 |       0 |    2 |   2 |      0 |      1 |          0 |
|         (i_icache_data_fifo)                  |     fifo_v3__parameterized3 |          3 |          1 |       0 |    2 |   2 |      0 |      0 |          0 |
|         FIFO_SYNC_MACRO_inst                  |          FIFO_SYNC_MACRO_43 |         18 |         18 |       0 |    0 |   0 |      0 |      1 |          0 |
|       i_rd_dcache_id                          |     fifo_v3__parameterized5 |          4 |          2 |       0 |    2 |   2 |      0 |      1 |          0 |
|         (i_rd_dcache_id)                      |     fifo_v3__parameterized5 |          3 |          1 |       0 |    2 |   2 |      0 |      0 |          0 |
|         FIFO_SYNC_MACRO_inst                  |          FIFO_SYNC_MACRO_42 |          1 |          1 |       0 |    0 |   0 |      0 |      1 |          0 |
|       i_rd_icache_id                          |  fifo_v3__parameterized5_38 |          5 |          3 |       0 |    2 |   2 |      0 |      1 |          0 |
|         (i_rd_icache_id)                      |  fifo_v3__parameterized5_38 |          3 |          1 |       0 |    2 |   2 |      0 |      0 |          0 |
|         FIFO_SYNC_MACRO_inst                  |          FIFO_SYNC_MACRO_41 |          2 |          2 |       0 |    0 |   0 |      0 |      1 |          0 |
|       i_rr_arb_tree                           | rr_arb_tree__parameterized5 |         10 |         10 |       0 |    0 |   4 |      0 |      0 |          0 |
|       i_wr_dcache_id                          |  fifo_v3__parameterized5_39 |          8 |          6 |       0 |    2 |   2 |      0 |      1 |          0 |
|         (i_wr_dcache_id)                      |  fifo_v3__parameterized5_39 |          3 |          1 |       0 |    2 |   2 |      0 |      0 |          0 |
|         FIFO_SYNC_MACRO_inst                  |          FIFO_SYNC_MACRO_40 |          5 |          5 |       0 |    0 |   0 |      0 |      1 |          0 |
|     i_wt_dcache                               |                   wt_dcache |        212 |        210 |       0 |    2 |  72 |      8 |      1 |          0 |
|       (i_wt_dcache)                           |                   wt_dcache |          2 |          2 |       0 |    0 |   0 |      0 |      0 |          0 |
|       gen_rd_ports[0].i_wt_dcache_ctrl        |              wt_dcache_ctrl |          9 |          9 |       0 |    0 |  13 |      0 |      0 |          0 |
|       gen_rd_ports[1].i_wt_dcache_ctrl        |           wt_dcache_ctrl_20 |         23 |         23 |       0 |    0 |  13 |      0 |      0 |          0 |
|       i_wt_dcache_mem                         |               wt_dcache_mem |         64 |         64 |       0 |    0 |   3 |      8 |      0 |          0 |
|         (i_wt_dcache_mem)                     |               wt_dcache_mem |          0 |          0 |       0 |    0 |   1 |      0 |      0 |          0 |
|         gen_tag_srams[0].i_tag_sram           |                     sram_22 |          7 |          7 |       0 |    0 |   0 |      1 |      0 |          0 |
|           genblk1[0].i_ram                    |          SyncSpRamBeNx64_37 |          7 |          7 |       0 |    0 |   0 |      1 |      0 |          0 |
|         gen_tag_srams[1].i_tag_sram           |                     sram_23 |          7 |          7 |       0 |    0 |   0 |      1 |      0 |          0 |
|           genblk1[0].i_ram                    |          SyncSpRamBeNx64_36 |          7 |          7 |       0 |    0 |   0 |      1 |      0 |          0 |
|         gen_tag_srams[2].i_tag_sram           |                     sram_24 |         11 |         11 |       0 |    0 |   0 |      1 |      0 |          0 |
|           genblk1[0].i_ram                    |          SyncSpRamBeNx64_35 |         11 |         11 |       0 |    0 |   0 |      1 |      0 |          0 |
|         gen_tag_srams[3].i_tag_sram           |                     sram_25 |          8 |          8 |       0 |    0 |   0 |      1 |      0 |          0 |
|           genblk1[0].i_ram                    |          SyncSpRamBeNx64_34 |          8 |          8 |       0 |    0 |   0 |      1 |      0 |          0 |
|         gen_tag_srams[4].i_tag_sram           |                     sram_26 |          7 |          7 |       0 |    0 |   0 |      1 |      0 |          0 |
|           genblk1[0].i_ram                    |          SyncSpRamBeNx64_33 |          7 |          7 |       0 |    0 |   0 |      1 |      0 |          0 |
|         gen_tag_srams[5].i_tag_sram           |                     sram_27 |          7 |          7 |       0 |    0 |   0 |      1 |      0 |          0 |
|           genblk1[0].i_ram                    |          SyncSpRamBeNx64_32 |          7 |          7 |       0 |    0 |   0 |      1 |      0 |          0 |
|         gen_tag_srams[6].i_tag_sram           |                     sram_28 |          8 |          8 |       0 |    0 |   0 |      1 |      0 |          0 |
|           genblk1[0].i_ram                    |          SyncSpRamBeNx64_31 |          8 |          8 |       0 |    0 |   0 |      1 |      0 |          0 |
|         gen_tag_srams[7].i_tag_sram           |                     sram_29 |          8 |          8 |       0 |    0 |   0 |      1 |      0 |          0 |
|           genblk1[0].i_ram                    |          SyncSpRamBeNx64_30 |          8 |          8 |       0 |    0 |   0 |      1 |      0 |          0 |
|         i_rr_arb_tree                         | rr_arb_tree__parameterized4 |          1 |          1 |       0 |    0 |   2 |      0 |      0 |          0 |
|       i_wt_dcache_missunit                    |          wt_dcache_missunit |        108 |        108 |       0 |    0 |  36 |      0 |      0 |          0 |
|         (i_wt_dcache_missunit)                |          wt_dcache_missunit |         96 |         96 |       0 |    0 |  28 |      0 |      0 |          0 |
|         i_lfsr_inv                            |   lfsr_8bit__parameterized0 |         12 |         12 |       0 |    0 |   8 |      0 |      0 |          0 |
|       i_wt_dcache_wbuffer                     |           wt_dcache_wbuffer |          6 |          4 |       0 |    2 |   7 |      0 |      1 |          0 |
|         i_rtrn_id_fifo                        |     fifo_v3__parameterized2 |          2 |          0 |       0 |    2 |   2 |      0 |      1 |          0 |
|           (i_rtrn_id_fifo)                    |     fifo_v3__parameterized2 |          2 |          0 |       0 |    2 |   2 |      0 |      0 |          0 |
|           FIFO_SYNC_MACRO_inst                |          FIFO_SYNC_MACRO_21 |          0 |          0 |       0 |    0 |   0 |      0 |      1 |          0 |
|         i_tx_id_rr                            | rr_arb_tree__parameterized1 |          4 |          4 |       0 |    0 |   5 |      0 |      0 |          0 |
|     i_wt_icache                               |                   wt_icache |        297 |        297 |       0 |    0 |  79 |     12 |      0 |          0 |
|       (i_wt_icache)                           |                   wt_icache |         17 |         17 |       0 |    0 |  71 |      0 |      0 |          0 |
|       gen_sram[0].data_sram                   |        sram__parameterized0 |         47 |         47 |       0 |    0 |   0 |      2 |      0 |          0 |
|         genblk1[0].i_ram                      |          SyncSpRamBeNx64_18 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |          0 |
|         genblk1[1].i_ram                      |          SyncSpRamBeNx64_19 |         47 |         47 |       0 |    0 |   0 |      1 |      0 |          0 |
|       gen_sram[0].tag_sram                    |                        sram |         51 |         51 |       0 |    0 |   0 |      1 |      0 |          0 |
|         genblk1[0].i_ram                      |          SyncSpRamBeNx64_17 |         51 |         51 |       0 |    0 |   0 |      1 |      0 |          0 |
|       gen_sram[1].data_sram                   |      sram__parameterized0_3 |         34 |         34 |       0 |    0 |   0 |      2 |      0 |          0 |
|         genblk1[0].i_ram                      |          SyncSpRamBeNx64_15 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |          0 |
|         genblk1[1].i_ram                      |          SyncSpRamBeNx64_16 |         34 |         34 |       0 |    0 |   0 |      1 |      0 |          0 |
|       gen_sram[1].tag_sram                    |                      sram_4 |          9 |          9 |       0 |    0 |   0 |      1 |      0 |          0 |
|         genblk1[0].i_ram                      |          SyncSpRamBeNx64_14 |          9 |          9 |       0 |    0 |   0 |      1 |      0 |          0 |
|       gen_sram[2].data_sram                   |      sram__parameterized0_5 |         34 |         34 |       0 |    0 |   0 |      2 |      0 |          0 |
|         genblk1[0].i_ram                      |          SyncSpRamBeNx64_12 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |          0 |
|         genblk1[1].i_ram                      |          SyncSpRamBeNx64_13 |         34 |         34 |       0 |    0 |   0 |      1 |      0 |          0 |
|       gen_sram[2].tag_sram                    |                      sram_6 |         26 |         26 |       0 |    0 |   0 |      1 |      0 |          0 |
|         genblk1[0].i_ram                      |          SyncSpRamBeNx64_11 |         26 |         26 |       0 |    0 |   0 |      1 |      0 |          0 |
|       gen_sram[3].data_sram                   |      sram__parameterized0_7 |         54 |         54 |       0 |    0 |   0 |      2 |      0 |          0 |
|         genblk1[0].i_ram                      |           SyncSpRamBeNx64_9 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |          0 |
|         genblk1[1].i_ram                      |          SyncSpRamBeNx64_10 |         54 |         54 |       0 |    0 |   0 |      1 |      0 |          0 |
|       gen_sram[3].tag_sram                    |                      sram_8 |         19 |         19 |       0 |    0 |   0 |      1 |      0 |          0 |
|         genblk1[0].i_ram                      |             SyncSpRamBeNx64 |         19 |         19 |       0 |    0 |   0 |      1 |      0 |          0 |
|       i_lfsr                                  |                   lfsr_8bit |          6 |          6 |       0 |    0 |   8 |      0 |      0 |          0 |
|   i_frontend                                  |                    frontend |        648 |        642 |       0 |    6 | 223 |      0 |      3 |          0 |
|     (i_frontend)                              |                    frontend |         33 |         33 |       0 |    0 |  98 |      0 |      0 |          0 |
|     i_instr_queue                             |                 instr_queue |        145 |        139 |       0 |    6 |  11 |      0 |      3 |          0 |
|       (i_instr_queue)                         |                 instr_queue |          6 |          6 |       0 |    0 |   5 |      0 |      0 |          0 |
|       gen_instr_fifo[0].i_fifo_instr_data     |                     fifo_v3 |         49 |         47 |       0 |    2 |   2 |      0 |      1 |          0 |
|         (gen_instr_fifo[0].i_fifo_instr_data) |                     fifo_v3 |          3 |          1 |       0 |    2 |   2 |      0 |      0 |          0 |
|         FIFO_SYNC_MACRO_inst                  |           FIFO_SYNC_MACRO_2 |         46 |         46 |       0 |    0 |   0 |      0 |      1 |          0 |
|       gen_instr_fifo[1].i_fifo_instr_data     |                   fifo_v3_0 |         16 |         14 |       0 |    2 |   2 |      0 |      1 |          0 |
|         (gen_instr_fifo[1].i_fifo_instr_data) |                   fifo_v3_0 |          3 |          1 |       0 |    2 |   2 |      0 |      0 |          0 |
|         FIFO_SYNC_MACRO_inst                  |           FIFO_SYNC_MACRO_1 |         13 |         13 |       0 |    0 |   0 |      0 |      1 |          0 |
|       i_fifo_address                          |     fifo_v3__parameterized0 |         74 |         72 |       0 |    2 |   2 |      0 |      1 |          0 |
|         (i_fifo_address)                      |     fifo_v3__parameterized0 |          3 |          1 |       0 |    2 |   2 |      0 |      0 |          0 |
|         FIFO_SYNC_MACRO_inst                  |             FIFO_SYNC_MACRO |         71 |         71 |       0 |    0 |   0 |      0 |      1 |          0 |
|     i_instr_realign                           |               instr_realign |        438 |        438 |       0 |    0 |  48 |      0 |      0 |          0 |
|     i_ras                                     |                         ras |         32 |         32 |       0 |    0 |  66 |      0 |      0 |          0 |
|   id_stage_i                                  |                    id_stage |          0 |          0 |       0 |    0 |   7 |      0 |      0 |          0 |
|   issue_stage_i                               |                 issue_stage |        114 |        114 |       0 |    0 |  76 |      0 |      0 |          0 |
|     i_issue_read_operands                     |         issue_read_operands |          6 |          6 |       0 |    0 |   3 |      0 |      0 |          0 |
|     i_scoreboard                              |                  scoreboard |        108 |        108 |       0 |    0 |  73 |      0 |      0 |          0 |
+-----------------------------------------------+-----------------------------+------------+------------+---------+------+-----+--------+--------+------------+


