Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\suyama84\Documents\fpga\max10_10m08_ptmch\nios2_system.qsys --block-symbol-file --output-directory=C:\Users\suyama84\Documents\fpga\max10_10m08_ptmch\nios2_system --family="MAX 10" --part=10M08SAE144C8G
Progress: Loading max10_10m08_ptmch/nios2_system.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios2_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios2_system.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\suyama84\Documents\fpga\max10_10m08_ptmch\nios2_system.qsys --synthesis=VERILOG --output-directory=C:\Users\suyama84\Documents\fpga\max10_10m08_ptmch\nios2_system\synthesis --family="MAX 10" --part=10M08SAE144C8G
Progress: Loading max10_10m08_ptmch/nios2_system.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios2_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios2_system.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: nios2_system: Generating nios2_system "nios2_system" for QUARTUS_SYNTH
Info: altpll_0: "nios2_system" instantiated altpll "altpll_0"
Info: rst_controller: "nios2_system" instantiated altera_reset_controller "rst_controller"
Info: nios2_system: Done "nios2_system" with 3 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
