# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../i2s_transceiver_tb.ip_user_files/bd/design_1/ipshared/898a/i2s_transceiver.v" \
"../../../../i2s_transceiver_tb.ip_user_files/bd/design_1/ip/design_1_i2s_transceiver_0_0/sim/design_1_i2s_transceiver_0_0.v" \
"../../../../i2s_transceiver_tb.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../i2s_transceiver_tb.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../i2s_transceiver_tb.srcs/sources_1/new/i2s_transceiver_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
