{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558115383319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558115383327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 01:49:42 2019 " "Processing started: Sat May 18 01:49:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558115383327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115383327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dled_driver -c dled_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off dled_driver -c dled_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115383327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558115384591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558115384591 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hex_data.qsys " "Elaborating Platform Designer system entity \"hex_data.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115399879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.18.01:50:05 Progress: Loading ip/hex_data.qsys " "2019.05.18.01:50:05 Progress: Loading ip/hex_data.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115405645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.18.01:50:06 Progress: Reading input file " "2019.05.18.01:50:06 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115406296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.18.01:50:06 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.0\] " "2019.05.18.01:50:06 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115406476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.18.01:50:06 Progress: Parameterizing module in_system_sources_probes_0 " "2019.05.18.01:50:06 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115406949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.18.01:50:06 Progress: Building connections " "2019.05.18.01:50:06 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115406952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.18.01:50:06 Progress: Parameterizing connections " "2019.05.18.01:50:06 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115406953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.18.01:50:07 Progress: Validating " "2019.05.18.01:50:07 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115407005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.18.01:50:08 Progress: Done reading input file " "2019.05.18.01:50:08 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115408210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_data: Generating hex_data \"hex_data\" for QUARTUS_SYNTH " "Hex_data: Generating hex_data \"hex_data\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115409213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"hex_data\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"hex_data\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115409552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_data: Done \"hex_data\" with 2 modules, 2 files " "Hex_data: Done \"hex_data\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115409553 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hex_data.qsys " "Finished elaborating Platform Designer system entity \"hex_data.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115410441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/dled_control/rtl/crystal_1khz.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/dled_control/rtl/crystal_1khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 crystal_1KHz " "Found entity 1: crystal_1KHz" {  } { { "../rtl/crystal_1KHz.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/crystal_1KHz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115410607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115410607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/dled_control/rtl/loop_shifter_8b.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/dled_control/rtl/loop_shifter_8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_shifter_8b " "Found entity 1: loop_shifter_8b" {  } { { "../rtl/loop_shifter_8b.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/loop_shifter_8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115410622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115410622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/dled_control/rtl/dled_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/dled_control/rtl/dled_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dled_decoder " "Found entity 1: dled_decoder" {  } { { "../rtl/dled_decoder.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115410636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115410635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/dled_control/rtl/dled_disp_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/dled_control/rtl/dled_disp_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dled_disp_data_decoder " "Found entity 1: dled_disp_data_decoder" {  } { { "../rtl/dled_disp_data_decoder.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_disp_data_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115410658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115410658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/dled_control/rtl/dled_module_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/dled_control/rtl/dled_module_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 dled_module_enable " "Found entity 1: dled_module_enable" {  } { { "../rtl/dled_module_enable.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_module_enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115410665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115410665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/dled_control/rtl/dled_hex8.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/dled_control/rtl/dled_hex8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dled_hex8 " "Found entity 1: dled_hex8" {  } { { "../rtl/dled_hex8.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115410673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115410673 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 dled_hex8_tb.v(37) " "Verilog HDL Expression warning at dled_hex8_tb.v(37): truncated literal to match 32 bits" {  } { { "../testbench/dled_hex8_tb.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/testbench/dled_hex8_tb.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558115410679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/dled_control/testbench/dled_hex8_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/dled_control/testbench/dled_hex8_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dled_hex8_tb " "Found entity 1: dled_hex8_tb" {  } { { "../testbench/dled_hex8_tb.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/testbench/dled_hex8_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115410680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115410680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/dled_control/rtl/hc595_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/dled_control/rtl/hc595_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 HC595_Driver " "Found entity 1: HC595_Driver" {  } { { "../rtl/HC595_Driver.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/HC595_Driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115410687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115410687 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 HC595_Driver_tb.v(39) " "Verilog HDL Expression warning at HC595_Driver_tb.v(39): truncated literal to match 32 bits" {  } { { "../testbench/HC595_Driver_tb.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/testbench/HC595_Driver_tb.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558115410692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/dled_control/testbench/hc595_driver_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/dled_control/testbench/hc595_driver_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 HC595_Driver_tb " "Found entity 1: HC595_Driver_tb" {  } { { "../testbench/HC595_Driver_tb.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/testbench/HC595_Driver_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115410694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115410694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/dled_control/rtl/hxe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/dled_control/rtl/hxe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 HXE_top " "Found entity 1: HXE_top" {  } { { "../rtl/HXE_top.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/HXE_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115410698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115410698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hex_data/hex_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hex_data/hex_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_data " "Found entity 1: hex_data" {  } { { "db/ip/hex_data/hex_data.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/db/ip/hex_data/hex_data.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115410701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115410701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hex_data/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hex_data/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/hex_data/submodules/altsource_probe_top.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/db/ip/hex_data/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115410705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115410705 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data_tmp packed dled_decoder.v(7) " "Verilog HDL Port Declaration warning at dled_decoder.v(7): data type declaration for \"data_tmp\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/dled_decoder.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_decoder.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1558115410705 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data_tmp dled_decoder.v(5) " "HDL info at dled_decoder.v(5): see declaration for object \"data_tmp\"" {  } { { "../rtl/dled_decoder.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_decoder.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115410706 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "seg packed dled_disp_data_decoder.v(6) " "Verilog HDL Port Declaration warning at dled_disp_data_decoder.v(6): data type declaration for \"seg\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/dled_disp_data_decoder.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_disp_data_decoder.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1558115410706 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "seg dled_disp_data_decoder.v(4) " "HDL info at dled_disp_data_decoder.v(4): see declaration for object \"seg\"" {  } { { "../rtl/dled_disp_data_decoder.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_disp_data_decoder.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115410706 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "seg packed dled_hex8.v(12) " "Verilog HDL Port Declaration warning at dled_hex8.v(12): data type declaration for \"seg\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/dled_hex8.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v" 12 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1558115410706 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "seg dled_hex8.v(8) " "HDL info at dled_hex8.v(8): see declaration for object \"seg\"" {  } { { "../rtl/dled_hex8.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115410706 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "sel packed dled_hex8.v(11) " "Verilog HDL Port Declaration warning at dled_hex8.v(11): data type declaration for \"sel\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/dled_hex8.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1558115410706 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "sel dled_hex8.v(9) " "HDL info at dled_hex8.v(9): see declaration for object \"sel\"" {  } { { "../rtl/dled_hex8.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115410706 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "r_data packed HC595_Driver.v(12) " "Verilog HDL Port Declaration warning at HC595_Driver.v(12): data type declaration for \"r_data\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/HC595_Driver.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/HC595_Driver.v" 12 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1558115410706 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "r_data HC595_Driver.v(6) " "HDL info at HC595_Driver.v(6): see declaration for object \"r_data\"" {  } { { "../rtl/HC595_Driver.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/HC595_Driver.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115410706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HXE_top " "Elaborating entity \"HXE_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558115410887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_data hex_data:hex_data " "Elaborating entity \"hex_data\" for hierarchy \"hex_data:hex_data\"" {  } { { "../rtl/HXE_top.v" "hex_data" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/HXE_top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115411768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/hex_data/hex_data.v" "in_system_sources_probes_0" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/db/ip/hex_data/hex_data.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115411781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/hex_data/submodules/altsource_probe_top.v" "issp_impl" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/db/ip/hex_data/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115411876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/hex_data/submodules/altsource_probe_top.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/db/ip/hex_data/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115411894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558115411915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558115411915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558115411915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558115411915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558115411915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558115411915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558115411915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558115411915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 32 " "Parameter \"source_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558115411915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558115411915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558115411915 ""}  } { { "db/ip/hex_data/submodules/altsource_probe_top.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/db/ip/hex_data/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558115411915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115412736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115412932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115413043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115413054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115413276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dled_hex8 dled_hex8:dled_hex8 " "Elaborating entity \"dled_hex8\" for hierarchy \"dled_hex8:dled_hex8\"" {  } { { "../rtl/HXE_top.v" "dled_hex8" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/HXE_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115413354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crystal_1KHz dled_hex8:dled_hex8\|crystal_1KHz:crystal_1KHz0 " "Elaborating entity \"crystal_1KHz\" for hierarchy \"dled_hex8:dled_hex8\|crystal_1KHz:crystal_1KHz0\"" {  } { { "../rtl/dled_hex8.v" "crystal_1KHz0" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115413361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_shifter_8b dled_hex8:dled_hex8\|loop_shifter_8b:loop_shifter_8b0 " "Elaborating entity \"loop_shifter_8b\" for hierarchy \"dled_hex8:dled_hex8\|loop_shifter_8b:loop_shifter_8b0\"" {  } { { "../rtl/dled_hex8.v" "loop_shifter_8b0" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115413369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dled_decoder dled_hex8:dled_hex8\|dled_decoder:dled_decoder0 " "Elaborating entity \"dled_decoder\" for hierarchy \"dled_hex8:dled_hex8\|dled_decoder:dled_decoder0\"" {  } { { "../rtl/dled_hex8.v" "dled_decoder0" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115413376 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dled_decoder.v(9) " "Verilog HDL Case Statement information at dled_decoder.v(9): all case item expressions in this case statement are onehot" {  } { { "../rtl/dled_decoder.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_decoder.v" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1558115413377 "|HXE_top|dled_hex8:dled_hex8|dled_decoder:dled_decoder0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dled_disp_data_decoder dled_hex8:dled_hex8\|dled_disp_data_decoder:dled_disp_data_decoder0 " "Elaborating entity \"dled_disp_data_decoder\" for hierarchy \"dled_hex8:dled_hex8\|dled_disp_data_decoder:dled_disp_data_decoder0\"" {  } { { "../rtl/dled_hex8.v" "dled_disp_data_decoder0" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115413384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dled_module_enable dled_hex8:dled_hex8\|dled_module_enable:dled_module_enable0 " "Elaborating entity \"dled_module_enable\" for hierarchy \"dled_hex8:dled_hex8\|dled_module_enable:dled_module_enable0\"" {  } { { "../rtl/dled_hex8.v" "dled_module_enable0" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/dled_hex8.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115413392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HC595_Driver HC595_Driver:HC595_Driver " "Elaborating entity \"HC595_Driver\" for hierarchy \"HC595_Driver:HC595_Driver\"" {  } { { "../rtl/HXE_top.v" "HC595_Driver" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/HXE_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115413400 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558115413900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.18.01:50:19 Progress: Loading sld30542ad5/alt_sld_fab_wrapper_hw.tcl " "2019.05.18.01:50:19 Progress: Loading sld30542ad5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115419489 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115423266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115423460 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115425069 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115425266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115425462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115425673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115425696 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115425697 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558115426446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30542ad5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30542ad5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld30542ad5/alt_sld_fab.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/db/ip/sld30542ad5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115426721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115426721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115426816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115426816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115426822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115426822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115426902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115426902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115427001 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115427001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115427001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/prj/db/ip/sld30542ad5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558115427085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115427085 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558115430073 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/loop_shifter_8b.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dled_control/rtl/loop_shifter_8b.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558115430222 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558115430222 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115430547 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558115433926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558115433926 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "361 " "Implemented 361 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558115434731 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558115434731 ""} { "Info" "ICUT_CUT_TM_LCELLS" "351 " "Implemented 351 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558115434731 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558115434731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "689 " "Peak virtual memory: 689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558115434757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 01:50:34 2019 " "Processing ended: Sat May 18 01:50:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558115434757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558115434757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558115434757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558115434757 ""}
