Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 23 14:22:13 2025
| Host         : HazelTheCat running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_timing_summary_routed.rpt -pb adder_timing_summary_routed.pb -rpx adder_timing_summary_routed.rpx -warn_on_violation
| Design       : adder
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (6)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: display/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: key/counter_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: logic/counter_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.648        0.000                      0                   43        0.226        0.000                      0                   43        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.648        0.000                      0                   43        0.226        0.000                      0                   43        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 display/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.692ns (71.920%)  route 0.661ns (28.080%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.710     5.312    display/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  display/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  display/counter_reg[1]/Q
                         net (fo=1, routed)           0.661     6.429    display/counter_reg_n_0_[1]
    SLICE_X0Y100         LUT1 (Prop_lut1_I0_O)        0.124     6.553 r  display/counter[0]_i_2__0/O
                         net (fo=1, routed)           0.000     6.553    display/counter[0]_i_2__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.103 r  display/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.103    display/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  display/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    display/counter_reg[4]_i_1__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 r  display/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.331    display/counter_reg[8]_i_1__0_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.665 r  display/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.665    display/counter_reg[12]_i_1__0_n_6
    SLICE_X0Y103         FDRE                                         r  display/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.589    15.011    display/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  display/counter_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    15.313    display/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 logic/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.692ns (71.920%)  route 0.661ns (28.080%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.708     5.310    logic/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  logic/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  logic/counter_reg[1]/Q
                         net (fo=1, routed)           0.661     6.427    logic/counter_reg_n_0_[1]
    SLICE_X4Y104         LUT1 (Prop_lut1_I0_O)        0.124     6.551 r  logic/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     6.551    logic/counter[0]_i_3_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.101 r  logic/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    logic/counter_reg[0]_i_1_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  logic/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    logic/counter_reg[4]_i_1_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  logic/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.329    logic/counter_reg[8]_i_1_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.663 r  logic/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.663    logic/counter_reg[12]_i_1_n_6
    SLICE_X4Y107         FDRE                                         r  logic/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.586    15.008    logic/clk_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  logic/counter_reg[13]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)        0.062    15.311    logic/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 display/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 1.671ns (71.667%)  route 0.661ns (28.333%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.710     5.312    display/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  display/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  display/counter_reg[1]/Q
                         net (fo=1, routed)           0.661     6.429    display/counter_reg_n_0_[1]
    SLICE_X0Y100         LUT1 (Prop_lut1_I0_O)        0.124     6.553 r  display/counter[0]_i_2__0/O
                         net (fo=1, routed)           0.000     6.553    display/counter[0]_i_2__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.103 r  display/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.103    display/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  display/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    display/counter_reg[4]_i_1__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 r  display/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.331    display/counter_reg[8]_i_1__0_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.644 r  display/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.644    display/counter_reg[12]_i_1__0_n_4
    SLICE_X0Y103         FDRE                                         r  display/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.589    15.011    display/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  display/counter_reg[15]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    15.313    display/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 logic/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 1.671ns (71.667%)  route 0.661ns (28.333%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.708     5.310    logic/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  logic/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  logic/counter_reg[1]/Q
                         net (fo=1, routed)           0.661     6.427    logic/counter_reg_n_0_[1]
    SLICE_X4Y104         LUT1 (Prop_lut1_I0_O)        0.124     6.551 r  logic/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     6.551    logic/counter[0]_i_3_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.101 r  logic/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    logic/counter_reg[0]_i_1_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  logic/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    logic/counter_reg[4]_i_1_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  logic/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.329    logic/counter_reg[8]_i_1_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.642 r  logic/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.642    logic/counter_reg[12]_i_1_n_4
    SLICE_X4Y107         FDRE                                         r  logic/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.586    15.008    logic/clk_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  logic/counter_reg[15]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)        0.062    15.311    logic/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 key/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.766ns (33.619%)  route 1.513ns (66.381%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.707     5.309    key/clk_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  key/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  key/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     6.729    key/counter_reg_n_0_[3]
    SLICE_X6Y108         LUT6 (Prop_lut6_I1_O)        0.124     6.853 r  key/counter[10]_i_2/O
                         net (fo=5, routed)           0.611     7.464    key/counter[10]_i_2_n_0
    SLICE_X6Y109         LUT2 (Prop_lut2_I0_O)        0.124     7.588 r  key/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.588    key/p_0_in[6]
    SLICE_X6Y109         FDRE                                         r  key/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.585    15.007    key/clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  key/counter_reg[6]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)        0.077    15.325    key/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.743ns  (required time - arrival time)
  Source:                 display/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 1.597ns (70.738%)  route 0.661ns (29.262%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.710     5.312    display/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  display/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  display/counter_reg[1]/Q
                         net (fo=1, routed)           0.661     6.429    display/counter_reg_n_0_[1]
    SLICE_X0Y100         LUT1 (Prop_lut1_I0_O)        0.124     6.553 r  display/counter[0]_i_2__0/O
                         net (fo=1, routed)           0.000     6.553    display/counter[0]_i_2__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.103 r  display/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.103    display/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  display/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    display/counter_reg[4]_i_1__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 r  display/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.331    display/counter_reg[8]_i_1__0_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.570 r  display/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.570    display/counter_reg[12]_i_1__0_n_5
    SLICE_X0Y103         FDRE                                         r  display/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.589    15.011    display/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  display/counter_reg[14]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    15.313    display/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  7.743    

Slack (MET) :             7.743ns  (required time - arrival time)
  Source:                 logic/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 1.597ns (70.738%)  route 0.661ns (29.262%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.708     5.310    logic/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  logic/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  logic/counter_reg[1]/Q
                         net (fo=1, routed)           0.661     6.427    logic/counter_reg_n_0_[1]
    SLICE_X4Y104         LUT1 (Prop_lut1_I0_O)        0.124     6.551 r  logic/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     6.551    logic/counter[0]_i_3_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.101 r  logic/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    logic/counter_reg[0]_i_1_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  logic/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    logic/counter_reg[4]_i_1_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  logic/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.329    logic/counter_reg[8]_i_1_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.568 r  logic/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.568    logic/counter_reg[12]_i_1_n_5
    SLICE_X4Y107         FDRE                                         r  logic/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.586    15.008    logic/clk_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  logic/counter_reg[14]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)        0.062    15.311    logic/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                  7.743    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 key/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.766ns (33.663%)  route 1.510ns (66.337%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.707     5.309    key/clk_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  key/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  key/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     6.729    key/counter_reg_n_0_[3]
    SLICE_X6Y108         LUT6 (Prop_lut6_I1_O)        0.124     6.853 r  key/counter[10]_i_2/O
                         net (fo=5, routed)           0.608     7.461    key/counter[10]_i_2_n_0
    SLICE_X6Y109         LUT4 (Prop_lut4_I1_O)        0.124     7.585 r  key/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     7.585    key/p_0_in[8]
    SLICE_X6Y109         FDRE                                         r  key/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.585    15.007    key/clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  key/counter_reg[8]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)        0.081    15.329    key/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.752ns  (required time - arrival time)
  Source:                 key/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.792ns (34.368%)  route 1.513ns (65.632%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.707     5.309    key/clk_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  key/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  key/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     6.729    key/counter_reg_n_0_[3]
    SLICE_X6Y108         LUT6 (Prop_lut6_I1_O)        0.124     6.853 r  key/counter[10]_i_2/O
                         net (fo=5, routed)           0.611     7.464    key/counter[10]_i_2_n_0
    SLICE_X6Y109         LUT3 (Prop_lut3_I0_O)        0.150     7.614 r  key/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     7.614    key/p_0_in[7]
    SLICE_X6Y109         FDRE                                         r  key/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.585    15.007    key/clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  key/counter_reg[7]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)        0.118    15.366    key/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  7.752    

Slack (MET) :             7.755ns  (required time - arrival time)
  Source:                 key/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.792ns (34.412%)  route 1.510ns (65.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.707     5.309    key/clk_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  key/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  key/counter_reg[3]/Q
                         net (fo=4, routed)           0.901     6.729    key/counter_reg_n_0_[3]
    SLICE_X6Y108         LUT6 (Prop_lut6_I1_O)        0.124     6.853 r  key/counter[10]_i_2/O
                         net (fo=5, routed)           0.608     7.461    key/counter[10]_i_2_n_0
    SLICE_X6Y109         LUT5 (Prop_lut5_I1_O)        0.150     7.611 r  key/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     7.611    key/p_0_in[9]
    SLICE_X6Y109         FDRE                                         r  key/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.585    15.007    key/clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  key/counter_reg[9]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)        0.118    15.366    key/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  7.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 key/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.247ns (71.202%)  route 0.100ns (28.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.596     1.515    key/clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  key/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.148     1.663 r  key/counter_reg[9]/Q
                         net (fo=2, routed)           0.100     1.763    key/counter_reg_n_0_[9]
    SLICE_X6Y109         LUT6 (Prop_lut6_I4_O)        0.099     1.862 r  key/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.862    key/p_0_in[10]
    SLICE_X6Y109         FDRE                                         r  key/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     2.032    key/clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  key/counter_reg[10]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.121     1.636    key/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 key/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.596     1.515    key/clk_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  key/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.148     1.663 r  key/counter_reg[4]/Q
                         net (fo=3, routed)           0.122     1.786    key/counter_reg_n_0_[4]
    SLICE_X6Y108         LUT6 (Prop_lut6_I4_O)        0.099     1.885 r  key/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.885    key/p_0_in[5]
    SLICE_X6Y108         FDRE                                         r  key/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     2.032    key/clk_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  key/counter_reg[5]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X6Y108         FDRE (Hold_fdre_C_D)         0.121     1.636    key/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 key/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.596     1.515    key/clk_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  key/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  key/counter_reg[3]/Q
                         net (fo=4, routed)           0.174     1.854    key/counter_reg_n_0_[3]
    SLICE_X6Y108         LUT5 (Prop_lut5_I3_O)        0.048     1.902 r  key/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.902    key/p_0_in[4]
    SLICE_X6Y108         FDRE                                         r  key/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     2.032    key/clk_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  key/counter_reg[4]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X6Y108         FDRE (Hold_fdre_C_D)         0.131     1.646    key/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 key/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.596     1.515    key/clk_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  key/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  key/counter_reg[3]/Q
                         net (fo=4, routed)           0.174     1.854    key/counter_reg_n_0_[3]
    SLICE_X6Y108         LUT4 (Prop_lut4_I3_O)        0.045     1.899 r  key/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.899    key/p_0_in[3]
    SLICE_X6Y108         FDRE                                         r  key/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     2.032    key/clk_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  key/counter_reg[3]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X6Y108         FDRE (Hold_fdre_C_D)         0.121     1.636    key/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.599     1.518    display/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  display/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  display/counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.781    display/counter_reg_n_0_[10]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  display/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.892    display/counter_reg[8]_i_1__0_n_5
    SLICE_X0Y102         FDRE                                         r  display/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.872     2.037    display/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  display/counter_reg[10]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.623    display/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.599     1.518    display/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.781    display/counter_reg_n_0_[2]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  display/counter_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.892    display/counter_reg[0]_i_1__0_n_5
    SLICE_X0Y100         FDRE                                         r  display/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.872     2.037    display/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  display/counter_reg[2]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.623    display/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.599     1.518    display/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  display/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  display/counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.781    display/counter_reg_n_0_[6]
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  display/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.892    display/counter_reg[4]_i_1__0_n_5
    SLICE_X0Y101         FDRE                                         r  display/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.872     2.037    display/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  display/counter_reg[6]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.623    display/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.598     1.517    display/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  display/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display/counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.780    display/counter_reg_n_0_[14]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  display/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.891    display/counter_reg[12]_i_1__0_n_5
    SLICE_X0Y103         FDRE                                         r  display/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.871     2.036    display/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  display/counter_reg[14]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.622    display/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 logic/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.597     1.516    logic/clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  logic/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  logic/counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.779    logic/counter_reg_n_0_[10]
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  logic/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    logic/counter_reg[8]_i_1_n_5
    SLICE_X4Y106         FDRE                                         r  logic/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.867     2.033    logic/clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  logic/counter_reg[10]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X4Y106         FDRE (Hold_fdre_C_D)         0.105     1.621    logic/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 logic/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.597     1.516    logic/clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  logic/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  logic/counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.779    logic/counter_reg_n_0_[6]
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  logic/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    logic/counter_reg[4]_i_1_n_5
    SLICE_X4Y105         FDRE                                         r  logic/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.867     2.033    logic/clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  logic/counter_reg[6]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X4Y105         FDRE (Hold_fdre_C_D)         0.105     1.621    logic/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    display/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    display/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    display/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    display/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    display/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    display/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    display/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    display/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    display/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    display/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    display/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    display/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    display/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    display/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    display/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    display/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    display/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    display/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    display/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    display/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    display/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    display/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    display/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    display/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    display/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    display/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    display/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    display/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    display/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_pressed_inv
                            (input port)
  Destination:            logic/right_digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.599ns  (logic 2.003ns (26.360%)  route 5.596ns (73.640%))
  Logic Levels:           5  (IBUF=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_pressed_inv (IN)
                         net (fo=0)                   0.000     0.000    reset_pressed_inv
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_pressed_inv_IBUF_inst/O
                         net (fo=22, routed)          2.679     4.186    logic/reset_pressed_inv_IBUF
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.124     4.310 r  logic/digits_to_display_i_6/O
                         net (fo=5, routed)           1.278     5.588    logic/digits_to_display_i_6_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  logic/digits_to_display_i_2/O
                         net (fo=5, routed)           0.822     6.534    logic/digits_to_display_i_2_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.124     6.658 r  logic/right_digit[3]_i_5/O
                         net (fo=2, routed)           0.817     7.475    logic/right_digit[3]_i_5_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I3_O)        0.124     7.599 r  logic/right_digit[2]_i_1/O
                         net (fo=1, routed)           0.000     7.599    logic/right_digit[2]_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  logic/right_digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/encoding_reg[6]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.575ns  (logic 4.033ns (53.242%)  route 3.542ns (46.758%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE                         0.000     0.000 r  display/encoding_reg[6]_inv/C
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/encoding_reg[6]_inv/Q
                         net (fo=1, routed)           3.542     3.998    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.575 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.575    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_pressed_inv
                            (input port)
  Destination:            logic/right_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.566ns  (logic 2.003ns (26.473%)  route 5.563ns (73.527%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_pressed_inv (IN)
                         net (fo=0)                   0.000     0.000    reset_pressed_inv
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_pressed_inv_IBUF_inst/O
                         net (fo=22, routed)          2.679     4.186    logic/reset_pressed_inv_IBUF
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.124     4.310 r  logic/digits_to_display_i_6/O
                         net (fo=5, routed)           1.278     5.588    logic/digits_to_display_i_6_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  logic/digits_to_display_i_2/O
                         net (fo=5, routed)           1.119     6.831    logic/digits_to_display_i_2_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.124     6.955 r  logic/left_digit[0]_i_2/O
                         net (fo=2, routed)           0.487     7.442    logic/p_1_in[0]
    SLICE_X1Y106         LUT5 (Prop_lut5_I3_O)        0.124     7.566 r  logic/right_digit[1]_i_1/O
                         net (fo=1, routed)           0.000     7.566    logic/right_digit[1]_i_1_n_0
    SLICE_X1Y106         FDRE                                         r  logic/right_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_pressed_inv
                            (input port)
  Destination:            logic/left_digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.562ns  (logic 2.003ns (26.487%)  route 5.559ns (73.513%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_pressed_inv (IN)
                         net (fo=0)                   0.000     0.000    reset_pressed_inv
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_pressed_inv_IBUF_inst/O
                         net (fo=22, routed)          2.679     4.186    logic/reset_pressed_inv_IBUF
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.124     4.310 r  logic/digits_to_display_i_6/O
                         net (fo=5, routed)           1.278     5.588    logic/digits_to_display_i_6_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  logic/digits_to_display_i_2/O
                         net (fo=5, routed)           1.119     6.831    logic/digits_to_display_i_2_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.124     6.955 r  logic/left_digit[0]_i_2/O
                         net (fo=2, routed)           0.483     7.438    logic/p_1_in[0]
    SLICE_X1Y106         LUT3 (Prop_lut3_I0_O)        0.124     7.562 r  logic/left_digit[0]_i_1/O
                         net (fo=1, routed)           0.000     7.562    logic/left_digit[0]_i_1_n_0
    SLICE_X1Y106         FDRE                                         r  logic/left_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_pressed_inv
                            (input port)
  Destination:            logic/right_digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.554ns  (logic 2.003ns (26.515%)  route 5.551ns (73.485%))
  Logic Levels:           5  (IBUF=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_pressed_inv (IN)
                         net (fo=0)                   0.000     0.000    reset_pressed_inv
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_pressed_inv_IBUF_inst/O
                         net (fo=22, routed)          2.679     4.186    logic/reset_pressed_inv_IBUF
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.124     4.310 r  logic/digits_to_display_i_6/O
                         net (fo=5, routed)           1.278     5.588    logic/digits_to_display_i_6_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  logic/digits_to_display_i_2/O
                         net (fo=5, routed)           0.822     6.534    logic/digits_to_display_i_2_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.124     6.658 r  logic/right_digit[3]_i_5/O
                         net (fo=2, routed)           0.772     7.430    logic/right_digit[3]_i_5_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124     7.554 r  logic/right_digit[3]_i_1/O
                         net (fo=1, routed)           0.000     7.554    logic/right_digit[3]_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  logic/right_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/encoding_reg[5]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.539ns  (logic 4.011ns (53.208%)  route 3.528ns (46.792%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE                         0.000     0.000 r  display/encoding_reg[5]_inv/C
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/encoding_reg[5]_inv/Q
                         net (fo=1, routed)           3.528     3.984    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.539 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.539    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/encoding_reg[1]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.197ns  (logic 4.079ns (56.671%)  route 3.118ns (43.329%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE                         0.000     0.000 r  display/encoding_reg[1]_inv/C
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/encoding_reg[1]_inv/Q
                         net (fo=1, routed)           3.118     3.636    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.197 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.197    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key/FSM_sequential_row_scan_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.023ns  (logic 4.522ns (64.378%)  route 2.502ns (35.622%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  key/FSM_sequential_row_scan_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  key/FSM_sequential_row_scan_reg[1]/Q
                         net (fo=16, routed)          0.867     1.286    key/row_scan__0[1]
    SLICE_X0Y108         LUT3 (Prop_lut3_I1_O)        0.329     1.615 f  key/row_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           1.635     3.250    row_TRI[1]
    D18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.774     7.023 r  row_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     7.023    row[1]
    D18                                                               r  row[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key/FSM_sequential_row_scan_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.003ns  (logic 4.254ns (60.747%)  route 2.749ns (39.253%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  key/FSM_sequential_row_scan_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  key/FSM_sequential_row_scan_reg[1]/Q
                         net (fo=16, routed)          0.939     1.358    key/row_scan__0[1]
    SLICE_X0Y109         LUT3 (Prop_lut3_I2_O)        0.299     1.657 f  key/row_OBUFT[3]_inst_i_1/O
                         net (fo=1, routed)           1.810     3.467    row_TRI[3]
    G17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.536     7.003 r  row_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     7.003    row[3]
    G17                                                               r  row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key/FSM_sequential_row_scan_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.949ns  (logic 4.534ns (65.255%)  route 2.414ns (34.745%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  key/FSM_sequential_row_scan_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  key/FSM_sequential_row_scan_reg[1]/Q
                         net (fo=16, routed)          0.931     1.350    key/row_scan__0[1]
    SLICE_X0Y109         LUT3 (Prop_lut3_I1_O)        0.327     1.677 f  key/row_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           1.483     3.160    row_TRI[0]
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.788     6.949 r  row_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     6.949    row[0]
    C17                                                               r  row[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key/digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic/regB_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  key/digit_reg[1]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  key/digit_reg[1]/Q
                         net (fo=6, routed)           0.105     0.233    logic/Q[1]
    SLICE_X2Y108         FDRE                                         r  logic/regB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key/digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic/regA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.666%)  route 0.122ns (46.334%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  key/digit_reg[2]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key/digit_reg[2]/Q
                         net (fo=4, routed)           0.122     0.263    logic/Q[2]
    SLICE_X3Y108         FDRE                                         r  logic/regA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key/digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic/regB_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.666%)  route 0.122ns (46.334%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  key/digit_reg[2]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key/digit_reg[2]/Q
                         net (fo=4, routed)           0.122     0.263    logic/Q[2]
    SLICE_X2Y108         FDRE                                         r  logic/regB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key/digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic/regA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.128ns (40.526%)  route 0.188ns (59.474%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  key/digit_reg[1]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  key/digit_reg[1]/Q
                         net (fo=6, routed)           0.188     0.316    logic/Q[1]
    SLICE_X3Y108         FDRE                                         r  logic/regA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key/digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic/regA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.239%)  route 0.178ns (55.761%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  key/digit_reg[0]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key/digit_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    logic/Q[0]
    SLICE_X3Y108         FDRE                                         r  logic/regA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key/digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic/regB_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.239%)  route 0.178ns (55.761%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  key/digit_reg[0]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key/digit_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    logic/Q[0]
    SLICE_X2Y108         FDRE                                         r  logic/regB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key/digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic/regB_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.128ns (38.161%)  route 0.207ns (61.839%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  key/digit_reg[3]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  key/digit_reg[3]/Q
                         net (fo=6, routed)           0.207     0.335    logic/Q[3]
    SLICE_X2Y108         FDRE                                         r  logic/regB_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 logic/right_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/encoding_reg[6]_inv/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.551%)  route 0.161ns (46.449%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE                         0.000     0.000 r  logic/right_digit_reg[1]/C
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  logic/right_digit_reg[1]/Q
                         net (fo=8, routed)           0.161     0.302    logic/sel0[6]
    SLICE_X1Y105         LUT6 (Prop_lut6_I5_O)        0.045     0.347 r  logic/encoding[6]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.347    display/D[6]
    SLICE_X1Y105         FDRE                                         r  display/encoding_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key/digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic/regA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.128ns (35.311%)  route 0.234ns (64.689%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  key/digit_reg[3]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  key/digit_reg[3]/Q
                         net (fo=6, routed)           0.234     0.362    logic/Q[3]
    SLICE_X1Y108         FDRE                                         r  logic/regA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 logic/right_digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/encoding_reg[4]_inv/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.284%)  route 0.177ns (48.716%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE                         0.000     0.000 r  logic/right_digit_reg[2]/C
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  logic/right_digit_reg[2]/Q
                         net (fo=8, routed)           0.177     0.318    logic/sel0[7]
    SLICE_X0Y105         LUT6 (Prop_lut6_I2_O)        0.045     0.363 r  logic/encoding[4]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.363    display/D[4]
    SLICE_X0Y105         FDRE                                         r  display/encoding_reg[4]_inv/D
  -------------------------------------------------------------------    -------------------





