{
  "Top": "Conv_sysarr",
  "RtlTop": "Conv_sysarr",
  "RtlPrefix": "",
  "RtlSubPrefix": "Conv_sysarr_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "K": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "K",
          "name": "K",
          "usage": "data",
          "direction": "in"
        }]
    },
    "C": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "C",
          "name": "C",
          "usage": "data",
          "direction": "in"
        }]
    },
    "WH": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "WH",
          "name": "WH",
          "usage": "data",
          "direction": "in"
        }]
    },
    "WH_in": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "WH_in",
          "name": "WH_in",
          "usage": "data",
          "direction": "in"
        }]
    },
    "RS": {
      "index": "4",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "RS",
          "name": "RS",
          "usage": "data",
          "direction": "in"
        }]
    },
    "L2_TILENUM_K": {
      "index": "5",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "L2_TILENUM_K",
          "name": "L2_TILENUM_K",
          "usage": "data",
          "direction": "in"
        }]
    },
    "L2_TILENUM_C": {
      "index": "6",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "L2_TILENUM_C",
          "name": "L2_TILENUM_C",
          "usage": "data",
          "direction": "in"
        }]
    },
    "L2_TILENUM_W": {
      "index": "7",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "L2_TILENUM_W",
          "name": "L2_TILENUM_W",
          "usage": "data",
          "direction": "in"
        }]
    },
    "L2_TILENUM_H": {
      "index": "8",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "L2_TILENUM_H",
          "name": "L2_TILENUM_H",
          "usage": "data",
          "direction": "in"
        }]
    },
    "L2_TILENUM_R": {
      "index": "9",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "L2_TILENUM_R",
          "name": "L2_TILENUM_R",
          "usage": "data",
          "direction": "in"
        }]
    },
    "L2_TILENUM_S": {
      "index": "10",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "L2_TILENUM_S",
          "name": "L2_TILENUM_S",
          "usage": "data",
          "direction": "in"
        }]
    },
    "K_L2": {
      "index": "11",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "K_L2",
          "name": "K_L2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "C_L2": {
      "index": "12",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "C_L2",
          "name": "C_L2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "W_L2": {
      "index": "13",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "W_L2",
          "name": "W_L2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "H_L2": {
      "index": "14",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "H_L2",
          "name": "H_L2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "W_in_L2": {
      "index": "15",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "W_in_L2",
          "name": "W_in_L2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "H_in_L2": {
      "index": "16",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "H_in_L2",
          "name": "H_in_L2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "R_L2": {
      "index": "17",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "R_L2",
          "name": "R_L2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "S_L2": {
      "index": "18",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "S_L2",
          "name": "S_L2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "L1_TILENUM_K": {
      "index": "19",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "L1_TILENUM_K",
          "name": "L1_TILENUM_K",
          "usage": "data",
          "direction": "in"
        }]
    },
    "L1_TILENUM_C": {
      "index": "20",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "L1_TILENUM_C",
          "name": "L1_TILENUM_C",
          "usage": "data",
          "direction": "in"
        }]
    },
    "L1_TILENUM_W": {
      "index": "21",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "L1_TILENUM_W",
          "name": "L1_TILENUM_W",
          "usage": "data",
          "direction": "in"
        }]
    },
    "L1_TILENUM_H": {
      "index": "22",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "L1_TILENUM_H",
          "name": "L1_TILENUM_H",
          "usage": "data",
          "direction": "in"
        }]
    },
    "L1_TILENUM_R": {
      "index": "23",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "L1_TILENUM_R",
          "name": "L1_TILENUM_R",
          "usage": "data",
          "direction": "in"
        }]
    },
    "L1_TILENUM_S": {
      "index": "24",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "L1_TILENUM_S",
          "name": "L1_TILENUM_S",
          "usage": "data",
          "direction": "in"
        }]
    },
    "K_L1": {
      "index": "25",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "K_L1",
          "name": "K_L1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "C_L1": {
      "index": "26",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "C_L1",
          "name": "C_L1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "W_L1": {
      "index": "27",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "W_L1",
          "name": "W_L1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "H_L1": {
      "index": "28",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "H_L1",
          "name": "H_L1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "W_in_L1": {
      "index": "29",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "W_in_L1",
          "name": "W_in_L1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "H_in_L1": {
      "index": "30",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "H_in_L1",
          "name": "H_in_L1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "R_L1": {
      "index": "31",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "R_L1",
          "name": "R_L1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "S_L1": {
      "index": "32",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "S_L1",
          "name": "S_L1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "TILESIZE_W": {
      "index": "33",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "TILESIZE_W",
          "name": "TILESIZE_W",
          "usage": "data",
          "direction": "in"
        }]
    },
    "TILESIZE_H": {
      "index": "34",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "TILESIZE_H",
          "name": "TILESIZE_H",
          "usage": "data",
          "direction": "in"
        }]
    },
    "TILESIZE_R": {
      "index": "35",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "TILESIZE_R",
          "name": "TILESIZE_R",
          "usage": "data",
          "direction": "in"
        }]
    },
    "TILESIZE_S": {
      "index": "36",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "TILESIZE_S",
          "name": "TILESIZE_S",
          "usage": "data",
          "direction": "in"
        }]
    },
    "bias_in": {
      "index": "37",
      "direction": "in",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "weight_in": {
      "index": "38",
      "direction": "in",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weight_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weight_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "data_in": {
      "index": "39",
      "direction": "in",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "data_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "data_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "conv_out": {
      "index": "40",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem3",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "conv_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "conv_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -vivado_optimization_level=0",
      "config_export -format=xo",
      "config_export -rtl=verilog",
      "config_export -vivado_phys_opt=none",
      "config_export -vivado_report_level=0"
    ],
    "DirectiveTcl": [
      "set_directive_top Conv_sysarr -name Conv_sysarr",
      "set_directive_top Conv_sysarr -name Conv_sysarr"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Conv_sysarr"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "3428"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Conv_sysarr",
    "Version": "1.0",
    "DisplayName": "Conv_sysarr",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Conv_sysarr_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/conv_sysarr_dbbuf.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Conv_sysarr_ama_addmuladd_11s_11ns_11s_11ns_11_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_ama_addmuladd_12ns_12s_12s_12ns_12_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_bias_l2_0.vhd",
      "impl\/vhdl\/Conv_sysarr_control_s_axi.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_0_memcore.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_entry39.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_0_memcore.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_7.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_7_memcore.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0_memcore.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_0_memcore.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_bitvec_0_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_bitvec_0_0_memcore.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_entry33.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_7_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_7_1_memcore.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_7_1_memcore_ram.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_parent_loop_proc.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_parent_loop_proc19.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_parent_loop_proc20.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_parent_loop_proc21.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_parent_loop_proc22.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_parent_loop_proc23.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_parent_loop_proc24.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_parent_loop_proc25.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_parent_loop_proc26.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_parent_loop_proc27.vhd",
      "impl\/vhdl\/Conv_sysarr_dataflow_parent_loop_proc28.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w11_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w11_d3_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w11_d3_S_x.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w11_d4_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w12_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w12_d2_S_x.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w13_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w13_d4_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w16_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w29_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w29_d3_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w29_d4_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w32_d2_S_x.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w32_d3_S_x.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w32_d4_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/Conv_sysarr_gmem0_m_axi.vhd",
      "impl\/vhdl\/Conv_sysarr_gmem1_m_axi.vhd",
      "impl\/vhdl\/Conv_sysarr_gmem2_m_axi.vhd",
      "impl\/vhdl\/Conv_sysarr_gmem3_m_axi.vhd",
      "impl\/vhdl\/Conv_sysarr_input_dram_read_1.vhd",
      "impl\/vhdl\/Conv_sysarr_LOOP_K_OUTER_proc.vhd",
      "impl\/vhdl\/Conv_sysarr_LOOP_K_OUTER_proc_wrapper.vhd",
      "impl\/vhdl\/Conv_sysarr_mac_muladd_11s_11s_11ns_11_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_8s_8s_16_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_16ns_32ns_48_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_29ns_32ns_61_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_29ns_32s_32_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_29s_29s_29_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_32ns_30ns_62_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_48ns_32ns_80_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_mul_11s_11s_11_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_mul_12s_12s_12_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_mul_13s_13s_13_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mux_42_8_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mux_42_16_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mux_42_32_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mux_83_1_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mux_83_8_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_output_dram_write_1.vhd",
      "impl\/vhdl\/Conv_sysarr_output_dram_write_1_stream_buffer_0.vhd",
      "impl\/vhdl\/Conv_sysarr_runDataL2toL1_bitvec.vhd",
      "impl\/vhdl\/Conv_sysarr_runOutputL1toL2.vhd",
      "impl\/vhdl\/Conv_sysarr_runOutputL1toL2_output_l2_reduction_3_0.vhd",
      "impl\/vhdl\/Conv_sysarr_runSIMD_bitvec.vhd",
      "impl\/vhdl\/Conv_sysarr_runWeight2Reg.vhd",
      "impl\/vhdl\/Conv_sysarr_start_for_input_dram_read_1_U0.vhd",
      "impl\/vhdl\/Conv_sysarr_start_for_weight_dram_read_1_U0.vhd",
      "impl\/vhdl\/Conv_sysarr_weight_dram_read_1.vhd",
      "impl\/vhdl\/Conv_sysarr.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Conv_sysarr_ama_addmuladd_11s_11ns_11s_11ns_11_4_1.v",
      "impl\/verilog\/Conv_sysarr_ama_addmuladd_12ns_12s_12s_12ns_12_4_1.v",
      "impl\/verilog\/Conv_sysarr_bias_l2_0.v",
      "impl\/verilog\/Conv_sysarr_bias_l2_0_ram.dat",
      "impl\/verilog\/Conv_sysarr_control_s_axi.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_0.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_0_memcore.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_0_memcore_ram.dat",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_entry39.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_0.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_0_memcore.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_0_memcore_ram.dat",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_7.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_7_memcore.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_7_memcore_ram.dat",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0_memcore.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0_memcore_ram.dat",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_0.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_0_memcore.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_bitvec_0_0.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_bitvec_0_0_memcore.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_entry33.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_7_1.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_7_1_memcore.v",
      "impl\/verilog\/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_7_1_memcore_ram.v",
      "impl\/verilog\/Conv_sysarr_dataflow_parent_loop_proc.v",
      "impl\/verilog\/Conv_sysarr_dataflow_parent_loop_proc19.v",
      "impl\/verilog\/Conv_sysarr_dataflow_parent_loop_proc20.v",
      "impl\/verilog\/Conv_sysarr_dataflow_parent_loop_proc21.v",
      "impl\/verilog\/Conv_sysarr_dataflow_parent_loop_proc22.v",
      "impl\/verilog\/Conv_sysarr_dataflow_parent_loop_proc23.v",
      "impl\/verilog\/Conv_sysarr_dataflow_parent_loop_proc24.v",
      "impl\/verilog\/Conv_sysarr_dataflow_parent_loop_proc25.v",
      "impl\/verilog\/Conv_sysarr_dataflow_parent_loop_proc26.v",
      "impl\/verilog\/Conv_sysarr_dataflow_parent_loop_proc27.v",
      "impl\/verilog\/Conv_sysarr_dataflow_parent_loop_proc28.v",
      "impl\/verilog\/Conv_sysarr_fifo_w8_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w11_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w11_d3_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w11_d3_S_x.v",
      "impl\/verilog\/Conv_sysarr_fifo_w11_d4_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w12_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w12_d2_S_x.v",
      "impl\/verilog\/Conv_sysarr_fifo_w13_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w13_d4_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w16_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w29_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w29_d3_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w29_d4_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w32_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w32_d2_S_x.v",
      "impl\/verilog\/Conv_sysarr_fifo_w32_d3_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w32_d3_S_x.v",
      "impl\/verilog\/Conv_sysarr_fifo_w32_d4_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w64_d2_S.v",
      "impl\/verilog\/Conv_sysarr_fifo_w64_d4_S.v",
      "impl\/verilog\/Conv_sysarr_gmem0_m_axi.v",
      "impl\/verilog\/Conv_sysarr_gmem1_m_axi.v",
      "impl\/verilog\/Conv_sysarr_gmem2_m_axi.v",
      "impl\/verilog\/Conv_sysarr_gmem3_m_axi.v",
      "impl\/verilog\/Conv_sysarr_input_dram_read_1.v",
      "impl\/verilog\/Conv_sysarr_LOOP_K_OUTER_proc.v",
      "impl\/verilog\/Conv_sysarr_LOOP_K_OUTER_proc_wrapper.v",
      "impl\/verilog\/Conv_sysarr_mac_muladd_11s_11s_11ns_11_4_1.v",
      "impl\/verilog\/Conv_sysarr_mul_8s_8s_16_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_16ns_32ns_48_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_29ns_32ns_61_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_29ns_32s_32_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_29s_29s_29_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_32ns_30ns_62_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_48ns_32ns_80_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_mul_11s_11s_11_4_1.v",
      "impl\/verilog\/Conv_sysarr_mul_mul_12s_12s_12_4_1.v",
      "impl\/verilog\/Conv_sysarr_mul_mul_13s_13s_13_4_1.v",
      "impl\/verilog\/Conv_sysarr_mux_42_8_1_1.v",
      "impl\/verilog\/Conv_sysarr_mux_42_16_1_1.v",
      "impl\/verilog\/Conv_sysarr_mux_42_32_1_1.v",
      "impl\/verilog\/Conv_sysarr_mux_83_1_1_1.v",
      "impl\/verilog\/Conv_sysarr_mux_83_8_1_1.v",
      "impl\/verilog\/Conv_sysarr_output_dram_write_1.v",
      "impl\/verilog\/Conv_sysarr_output_dram_write_1_stream_buffer_0.v",
      "impl\/verilog\/Conv_sysarr_runDataL2toL1_bitvec.v",
      "impl\/verilog\/Conv_sysarr_runOutputL1toL2.v",
      "impl\/verilog\/Conv_sysarr_runOutputL1toL2_output_l2_reduction_3_0.v",
      "impl\/verilog\/Conv_sysarr_runOutputL1toL2_output_l2_reduction_3_0_ram.dat",
      "impl\/verilog\/Conv_sysarr_runSIMD_bitvec.v",
      "impl\/verilog\/Conv_sysarr_runWeight2Reg.v",
      "impl\/verilog\/Conv_sysarr_start_for_input_dram_read_1_U0.v",
      "impl\/verilog\/Conv_sysarr_start_for_weight_dram_read_1_U0.v",
      "impl\/verilog\/Conv_sysarr_weight_dram_read_1.v",
      "impl\/verilog\/Conv_sysarr.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/Conv_sysarr_v1_0\/data\/Conv_sysarr.mdd",
      "impl\/misc\/drivers\/Conv_sysarr_v1_0\/data\/Conv_sysarr.tcl",
      "impl\/misc\/drivers\/Conv_sysarr_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/Conv_sysarr_v1_0\/src\/xconv_sysarr.c",
      "impl\/misc\/drivers\/Conv_sysarr_v1_0\/src\/xconv_sysarr.h",
      "impl\/misc\/drivers\/Conv_sysarr_v1_0\/src\/xconv_sysarr_hw.h",
      "impl\/misc\/drivers\/Conv_sysarr_v1_0\/src\/xconv_sysarr_linux.c",
      "impl\/misc\/drivers\/Conv_sysarr_v1_0\/src\/xconv_sysarr_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/Conv_sysarr.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": [
      "\/home\/sumin\/workspace\/hls_test\/Sparse_Systolic_Array_TEST_PCNN_based\/solution1\/.debug\/Conv_sysarr.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Sparse_Systolic_Array_TEST_PCNN_based\/solution1\/.debug\/conv1d.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Sparse_Systolic_Array_TEST_PCNN_based\/solution1\/.debug\/coreConv.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Sparse_Systolic_Array_TEST_PCNN_based\/solution1\/.debug\/coreConv_class.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Sparse_Systolic_Array_TEST_PCNN_based\/solution1\/.debug\/Conv_sysarr_dbbuf.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Sparse_Systolic_Array_TEST_PCNN_based\/solution1\/.debug\/Conv.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "1",
        "ap_done": "1",
        "ap_idle": "1",
        "ap_ready": "1"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "C": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["C"]
    },
    "C_L1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["C_L1"]
    },
    "C_L2": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["C_L2"]
    },
    "H_in_L1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["H_in_L1"]
    },
    "H_in_L2": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["H_in_L2"]
    },
    "H_L1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["H_L1"]
    },
    "H_L2": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["H_L2"]
    },
    "K": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["K"]
    },
    "K_L1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["K_L1"]
    },
    "K_L2": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["K_L2"]
    },
    "L1_TILENUM_C": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["L1_TILENUM_C"]
    },
    "L1_TILENUM_H": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["L1_TILENUM_H"]
    },
    "L1_TILENUM_K": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["L1_TILENUM_K"]
    },
    "L1_TILENUM_R": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["L1_TILENUM_R"]
    },
    "L1_TILENUM_S": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["L1_TILENUM_S"]
    },
    "L1_TILENUM_W": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["L1_TILENUM_W"]
    },
    "L2_TILENUM_C": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["L2_TILENUM_C"]
    },
    "L2_TILENUM_H": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["L2_TILENUM_H"]
    },
    "L2_TILENUM_K": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["L2_TILENUM_K"]
    },
    "L2_TILENUM_R": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["L2_TILENUM_R"]
    },
    "L2_TILENUM_S": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["L2_TILENUM_S"]
    },
    "L2_TILENUM_W": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["L2_TILENUM_W"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ]
    },
    "m_axi_gmem3": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem3_",
      "paramPrefix": "C_M_AXI_GMEM3_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem3_ARADDR",
        "m_axi_gmem3_ARBURST",
        "m_axi_gmem3_ARCACHE",
        "m_axi_gmem3_ARID",
        "m_axi_gmem3_ARLEN",
        "m_axi_gmem3_ARLOCK",
        "m_axi_gmem3_ARPROT",
        "m_axi_gmem3_ARQOS",
        "m_axi_gmem3_ARREADY",
        "m_axi_gmem3_ARREGION",
        "m_axi_gmem3_ARSIZE",
        "m_axi_gmem3_ARUSER",
        "m_axi_gmem3_ARVALID",
        "m_axi_gmem3_AWADDR",
        "m_axi_gmem3_AWBURST",
        "m_axi_gmem3_AWCACHE",
        "m_axi_gmem3_AWID",
        "m_axi_gmem3_AWLEN",
        "m_axi_gmem3_AWLOCK",
        "m_axi_gmem3_AWPROT",
        "m_axi_gmem3_AWQOS",
        "m_axi_gmem3_AWREADY",
        "m_axi_gmem3_AWREGION",
        "m_axi_gmem3_AWSIZE",
        "m_axi_gmem3_AWUSER",
        "m_axi_gmem3_AWVALID",
        "m_axi_gmem3_BID",
        "m_axi_gmem3_BREADY",
        "m_axi_gmem3_BRESP",
        "m_axi_gmem3_BUSER",
        "m_axi_gmem3_BVALID",
        "m_axi_gmem3_RDATA",
        "m_axi_gmem3_RID",
        "m_axi_gmem3_RLAST",
        "m_axi_gmem3_RREADY",
        "m_axi_gmem3_RRESP",
        "m_axi_gmem3_RUSER",
        "m_axi_gmem3_RVALID",
        "m_axi_gmem3_WDATA",
        "m_axi_gmem3_WID",
        "m_axi_gmem3_WLAST",
        "m_axi_gmem3_WREADY",
        "m_axi_gmem3_WSTRB",
        "m_axi_gmem3_WUSER",
        "m_axi_gmem3_WVALID"
      ]
    },
    "R_L1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["R_L1"]
    },
    "R_L2": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["R_L2"]
    },
    "RS": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["RS"]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "bias_in_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of bias_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias_in",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of bias_in"
            }]
        },
        {
          "offset": "0x14",
          "name": "bias_in_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of bias_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias_in",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of bias_in"
            }]
        },
        {
          "offset": "0x1c",
          "name": "weight_in_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of weight_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weight_in",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of weight_in"
            }]
        },
        {
          "offset": "0x20",
          "name": "weight_in_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of weight_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weight_in",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of weight_in"
            }]
        },
        {
          "offset": "0x28",
          "name": "data_in_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of data_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "data_in",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of data_in"
            }]
        },
        {
          "offset": "0x2c",
          "name": "data_in_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of data_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "data_in",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of data_in"
            }]
        },
        {
          "offset": "0x34",
          "name": "conv_out_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of conv_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of conv_out"
            }]
        },
        {
          "offset": "0x38",
          "name": "conv_out_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of conv_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of conv_out"
            }]
        }
      ]
    },
    "S_L1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["S_L1"]
    },
    "S_L2": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["S_L2"]
    },
    "TILESIZE_H": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["TILESIZE_H"]
    },
    "TILESIZE_R": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["TILESIZE_R"]
    },
    "TILESIZE_S": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["TILESIZE_S"]
    },
    "TILESIZE_W": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["TILESIZE_W"]
    },
    "W_in_L1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["W_in_L1"]
    },
    "W_in_L2": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["W_in_L2"]
    },
    "W_L1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["W_L1"]
    },
    "W_L2": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["W_L2"]
    },
    "WH": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["WH"]
    },
    "WH_in": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["WH_in"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem3_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "K": {
      "dir": "in",
      "width": "32"
    },
    "C": {
      "dir": "in",
      "width": "32"
    },
    "WH": {
      "dir": "in",
      "width": "32"
    },
    "WH_in": {
      "dir": "in",
      "width": "32"
    },
    "RS": {
      "dir": "in",
      "width": "32"
    },
    "L2_TILENUM_K": {
      "dir": "in",
      "width": "32"
    },
    "L2_TILENUM_C": {
      "dir": "in",
      "width": "32"
    },
    "L2_TILENUM_W": {
      "dir": "in",
      "width": "32"
    },
    "L2_TILENUM_H": {
      "dir": "in",
      "width": "32"
    },
    "L2_TILENUM_R": {
      "dir": "in",
      "width": "32"
    },
    "L2_TILENUM_S": {
      "dir": "in",
      "width": "32"
    },
    "K_L2": {
      "dir": "in",
      "width": "32"
    },
    "C_L2": {
      "dir": "in",
      "width": "32"
    },
    "W_L2": {
      "dir": "in",
      "width": "32"
    },
    "H_L2": {
      "dir": "in",
      "width": "32"
    },
    "W_in_L2": {
      "dir": "in",
      "width": "32"
    },
    "H_in_L2": {
      "dir": "in",
      "width": "32"
    },
    "R_L2": {
      "dir": "in",
      "width": "32"
    },
    "S_L2": {
      "dir": "in",
      "width": "32"
    },
    "L1_TILENUM_K": {
      "dir": "in",
      "width": "32"
    },
    "L1_TILENUM_C": {
      "dir": "in",
      "width": "32"
    },
    "L1_TILENUM_W": {
      "dir": "in",
      "width": "32"
    },
    "L1_TILENUM_H": {
      "dir": "in",
      "width": "32"
    },
    "L1_TILENUM_R": {
      "dir": "in",
      "width": "32"
    },
    "L1_TILENUM_S": {
      "dir": "in",
      "width": "32"
    },
    "K_L1": {
      "dir": "in",
      "width": "32"
    },
    "C_L1": {
      "dir": "in",
      "width": "32"
    },
    "W_L1": {
      "dir": "in",
      "width": "32"
    },
    "H_L1": {
      "dir": "in",
      "width": "32"
    },
    "W_in_L1": {
      "dir": "in",
      "width": "32"
    },
    "H_in_L1": {
      "dir": "in",
      "width": "32"
    },
    "R_L1": {
      "dir": "in",
      "width": "32"
    },
    "S_L1": {
      "dir": "in",
      "width": "32"
    },
    "TILESIZE_W": {
      "dir": "in",
      "width": "32"
    },
    "TILESIZE_H": {
      "dir": "in",
      "width": "32"
    },
    "TILESIZE_R": {
      "dir": "in",
      "width": "32"
    },
    "TILESIZE_S": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Conv_sysarr",
      "Instances": [{
          "ModuleName": "dataflow_parent_loop_proc28",
          "InstanceName": "grp_dataflow_parent_loop_proc28_fu_979",
          "Instances": [{
              "ModuleName": "dataflow_parent_loop_proc26",
              "InstanceName": "dataflow_parent_loop_proc26_U0",
              "Instances": [{
                  "ModuleName": "dataflow_parent_loop_proc25",
                  "InstanceName": "dataflow_parent_loop_proc25_U0",
                  "Instances": [{
                      "ModuleName": "dataflow_parent_loop_proc22",
                      "InstanceName": "dataflow_parent_loop_proc22_U0",
                      "Instances": [{
                          "ModuleName": "dataflow_parent_loop_proc21",
                          "InstanceName": "dataflow_parent_loop_proc21_U0",
                          "Instances": [{
                              "ModuleName": "dataflow_parent_loop_proc",
                              "InstanceName": "dataflow_parent_loop_proc_U0",
                              "Instances": [{
                                  "ModuleName": "dataflow_in_loop_LOOP_S_MOST_OUTER",
                                  "InstanceName": "dataflow_in_loop_LOOP_S_MOST_OUTER_U0",
                                  "Instances": [
                                    {
                                      "ModuleName": "LOOP_K_OUTER_proc",
                                      "InstanceName": "LOOP_K_OUTER_proc_U0",
                                      "Instances": [{
                                          "ModuleName": "LOOP_K_OUTER_proc_wrapper",
                                          "InstanceName": "grp_LOOP_K_OUTER_proc_wrapper_fu_516",
                                          "Instances": [{
                                              "ModuleName": "dataflow_parent_loop_proc27",
                                              "InstanceName": "dataflow_parent_loop_proc27_U0",
                                              "Instances": [{
                                                  "ModuleName": "dataflow_parent_loop_proc24",
                                                  "InstanceName": "dataflow_parent_loop_proc24_U0",
                                                  "Instances": [{
                                                      "ModuleName": "dataflow_parent_loop_proc23",
                                                      "InstanceName": "dataflow_parent_loop_proc23_U0",
                                                      "Instances": [{
                                                          "ModuleName": "dataflow_parent_loop_proc20",
                                                          "InstanceName": "dataflow_parent_loop_proc20_U0",
                                                          "Instances": [{
                                                              "ModuleName": "dataflow_parent_loop_proc19",
                                                              "InstanceName": "dataflow_parent_loop_proc19_U0",
                                                              "Instances": [{
                                                                  "ModuleName": "dataflow_in_loop_LOOP_S_OUTER",
                                                                  "InstanceName": "dataflow_in_loop_LOOP_S_OUTER_U0",
                                                                  "Instances": [
                                                                    {
                                                                      "ModuleName": "runOutputL1toL2",
                                                                      "InstanceName": "runOutputL1toL2_U0"
                                                                    },
                                                                    {
                                                                      "ModuleName": "runSIMD_bitvec",
                                                                      "InstanceName": "runSIMD_bitvec_U0"
                                                                    },
                                                                    {
                                                                      "ModuleName": "runWeight2Reg",
                                                                      "InstanceName": "runWeight2Reg_U0"
                                                                    },
                                                                    {
                                                                      "ModuleName": "runDataL2toL1_bitvec",
                                                                      "InstanceName": "runDataL2toL1_bitvec_U0"
                                                                    },
                                                                    {
                                                                      "ModuleName": "dataflow_in_loop_LOOP_S_OUTER_entry33",
                                                                      "InstanceName": "dataflow_in_loop_LOOP_S_OUTER_entry33_U0"
                                                                    }
                                                                  ]
                                                                }]
                                                            }]
                                                        }]
                                                    }]
                                                }]
                                            }]
                                        }]
                                    },
                                    {
                                      "ModuleName": "output_dram_write_1",
                                      "InstanceName": "output_dram_write_1_U0"
                                    },
                                    {
                                      "ModuleName": "input_dram_read_1",
                                      "InstanceName": "input_dram_read_1_U0"
                                    },
                                    {
                                      "ModuleName": "weight_dram_read_1",
                                      "InstanceName": "weight_dram_read_1_U0"
                                    },
                                    {
                                      "ModuleName": "dataflow_in_loop_LOOP_S_MOST_OUTER_entry39",
                                      "InstanceName": "dataflow_in_loop_LOOP_S_MOST_OUTER_entry39_U0"
                                    }
                                  ]
                                }]
                            }]
                        }]
                    }]
                }]
            }]
        }]
    },
    "Info": {
      "dataflow_in_loop_LOOP_S_MOST_OUTER_entry39": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "weight_dram_read_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "input_dram_read_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_LOOP_S_OUTER_entry33": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "runWeight2Reg": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runDataL2toL1_bitvec": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runSIMD_bitvec": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runOutputL1toL2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_LOOP_S_OUTER": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc19": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc20": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc23": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc24": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc27": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "LOOP_K_OUTER_proc_wrapper": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "LOOP_K_OUTER_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "output_dram_write_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_LOOP_S_MOST_OUTER": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc25": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc26": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc28": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Conv_sysarr": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dataflow_in_loop_LOOP_S_MOST_OUTER_entry39": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.458"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "380",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "weight_dram_read_1": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "153",
          "LatencyWorst": "302",
          "PipelineIIMin": "3",
          "PipelineIIMax": "302",
          "PipelineII": "3 ~ 302",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.321"
        },
        "Loops": [{
            "Name": "WEIGHT_DRAM_READ",
            "TripCount": "36",
            "Latency": "290",
            "PipelineII": "8",
            "PipelineDepth": "10"
          }],
        "Area": {
          "DSP": "27",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "606",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "765",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "input_dram_read_1": {
        "Latency": {
          "LatencyBest": "73",
          "LatencyAvg": "433",
          "LatencyWorst": "793",
          "PipelineIIMin": "73",
          "PipelineIIMax": "793",
          "PipelineII": "73 ~ 793",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "INPUT_DRAM_READ_VITIS_LOOP_463_1",
            "TripCount": "9",
            "LatencyMin": "72",
            "LatencyMax": "792",
            "Latency": "72 ~ 792",
            "PipelineII": "",
            "PipelineDepthMin": "8",
            "PipelineDepthMax": "88",
            "PipelineDepth": "8 ~ 88",
            "Loops": [{
                "Name": "VITIS_LOOP_465_2",
                "TripCount": "9",
                "Latency": "73",
                "PipelineII": "8",
                "PipelineDepth": "10"
              }]
          }],
        "Area": {
          "DSP": "21",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "885",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1042",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_LOOP_S_OUTER_entry33": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.458"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "227",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "runWeight2Reg": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "19",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.916"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_36_1",
            "TripCount": "8",
            "Latency": "14",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "805",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "5110",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "runDataL2toL1_bitvec": {
        "Latency": {
          "LatencyBest": "64",
          "LatencyAvg": "64",
          "LatencyWorst": "64",
          "PipelineII": "64",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.267"
        },
        "Loops": [{
            "Name": "LOOP_L2_H_IN_LOOP_L2_W_IN",
            "TripCount": "28",
            "Latency": "59",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "11",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "776",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "3284",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "runSIMD_bitvec": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "17",
          "LatencyWorst": "29",
          "PipelineIIMin": "5",
          "PipelineIIMax": "29",
          "PipelineII": "5 ~ 29",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "LOOP_R_INNER_LOOP_S_INNER_VITIS_LOOP_325_4",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "26",
            "Latency": "2 ~ 26",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "1770",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "5405",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "runOutputL1toL2": {
        "Latency": {
          "LatencyBest": "36",
          "LatencyAvg": "36",
          "LatencyWorst": "36",
          "PipelineII": "36",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.695"
        },
        "Loops": [{
            "Name": "LOOP_L2_H_LOOP_L2_W",
            "TripCount": "28",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "128",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "2",
          "DSP": "11",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "3023",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "6971",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_LOOP_S_OUTER": {
        "Latency": {
          "LatencyBest": "108",
          "LatencyAvg": "120",
          "LatencyWorst": "132",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Area": {
          "BRAM_18K": "352",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "8",
          "DSP": "33",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "42457",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "63684",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc19": {
        "Latency": {
          "LatencyBest": "240",
          "LatencyAvg": "252",
          "LatencyWorst": "264",
          "PipelineIIMin": "240",
          "PipelineIIMax": "264",
          "PipelineII": "240 ~ 264",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "LOOP_S_OUTER",
            "TripCount": "3",
            "LatencyMin": "239",
            "LatencyMax": "263",
            "Latency": "239 ~ 263",
            "PipelineII": "",
            "PipelineDepthMin": "239",
            "PipelineDepthMax": "263",
            "PipelineDepth": "239 ~ 263"
          }],
        "Area": {
          "BRAM_18K": "352",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "8",
          "DSP": "33",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "42521",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "63819",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc20": {
        "Latency": {
          "LatencyBest": "724",
          "LatencyAvg": "760",
          "LatencyWorst": "796",
          "PipelineIIMin": "724",
          "PipelineIIMax": "796",
          "PipelineII": "724 ~ 796",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "LOOP_R_OUTER",
            "TripCount": "3",
            "LatencyMin": "723",
            "LatencyMax": "795",
            "Latency": "723 ~ 795",
            "PipelineII": "",
            "PipelineDepthMin": "723",
            "PipelineDepthMax": "795",
            "PipelineDepth": "723 ~ 795"
          }],
        "Area": {
          "BRAM_18K": "352",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "8",
          "DSP": "33",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "42585",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "63954",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc23": {
        "Latency": {
          "LatencyBest": "726",
          "LatencyAvg": "762",
          "LatencyWorst": "798",
          "PipelineIIMin": "726",
          "PipelineIIMax": "798",
          "PipelineII": "726 ~ 798",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "LOOP_W_OUTER",
            "TripCount": "1",
            "LatencyMin": "725",
            "LatencyMax": "797",
            "Latency": "725 ~ 797",
            "PipelineII": "",
            "PipelineDepthMin": "725",
            "PipelineDepthMax": "797",
            "PipelineDepth": "725 ~ 797"
          }],
        "Area": {
          "BRAM_18K": "352",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "8",
          "DSP": "33",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "42649",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "64089",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc24": {
        "Latency": {
          "LatencyBest": "728",
          "LatencyAvg": "764",
          "LatencyWorst": "800",
          "PipelineIIMin": "728",
          "PipelineIIMax": "800",
          "PipelineII": "728 ~ 800",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "LOOP_H_OUTER",
            "TripCount": "1",
            "LatencyMin": "727",
            "LatencyMax": "799",
            "Latency": "727 ~ 799",
            "PipelineII": "",
            "PipelineDepthMin": "727",
            "PipelineDepthMax": "799",
            "PipelineDepth": "727 ~ 799"
          }],
        "Area": {
          "BRAM_18K": "352",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "8",
          "DSP": "33",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "42713",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "64224",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc27": {
        "Latency": {
          "LatencyBest": "730",
          "LatencyAvg": "766",
          "LatencyWorst": "802",
          "PipelineIIMin": "730",
          "PipelineIIMax": "802",
          "PipelineII": "730 ~ 802",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "LOOP_C_OUTER",
            "TripCount": "1",
            "LatencyMin": "729",
            "LatencyMax": "801",
            "Latency": "729 ~ 801",
            "PipelineII": "",
            "PipelineDepthMin": "729",
            "PipelineDepthMax": "801",
            "PipelineDepth": "729 ~ 801"
          }],
        "Area": {
          "BRAM_18K": "352",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "8",
          "DSP": "33",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "42777",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "64359",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "LOOP_K_OUTER_proc_wrapper": {
        "Latency": {
          "LatencyBest": "732",
          "LatencyAvg": "768",
          "LatencyWorst": "804",
          "PipelineIIMin": "732",
          "PipelineIIMax": "804",
          "PipelineII": "732 ~ 804",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "LOOP_K_OUTER",
            "TripCount": "1",
            "LatencyMin": "731",
            "LatencyMax": "803",
            "Latency": "731 ~ 803",
            "PipelineII": "",
            "PipelineDepthMin": "731",
            "PipelineDepthMax": "803",
            "PipelineDepth": "731 ~ 803"
          }],
        "Area": {
          "BRAM_18K": "352",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "8",
          "DSP": "33",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "42841",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "64494",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "LOOP_K_OUTER_proc": {
        "Latency": {
          "LatencyBest": "733",
          "LatencyAvg": "769",
          "LatencyWorst": "805",
          "PipelineIIMin": "733",
          "PipelineIIMax": "805",
          "PipelineII": "733 ~ 805",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Area": {
          "BRAM_18K": "352",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "8",
          "DSP": "33",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "43247",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "64695",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "output_dram_write_1": {
        "Latency": {
          "LatencyBest": "36",
          "LatencyAvg": "491",
          "LatencyWorst": "946",
          "PipelineIIMin": "36",
          "PipelineIIMax": "946",
          "PipelineII": "36 ~ 946",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "OUTPUT_DRAM_WRITE_VITIS_LOOP_488_1",
            "TripCount": "7",
            "LatencyMin": "35",
            "LatencyMax": "945",
            "Latency": "35 ~ 945",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "135",
            "PipelineDepth": "5 ~ 135",
            "Loops": [
              {
                "Name": "OUTPUT_DRAM_STREA_IN",
                "TripCount": "7",
                "Latency": "57",
                "PipelineII": "8",
                "PipelineDepth": "10"
              },
              {
                "Name": "OUTPUT_DRAM_STREA_OUT",
                "TripCount": "7",
                "Latency": "57",
                "PipelineII": "8",
                "PipelineDepth": "10"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "21",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "1318",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1843",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_LOOP_S_MOST_OUTER": {
        "Latency": {
          "LatencyBest": "845",
          "LatencyAvg": "1696",
          "LatencyWorst": "2547",
          "PipelineIIMin": "734",
          "PipelineIIMax": "947",
          "PipelineII": "734 ~ 947",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.321"
        },
        "Area": {
          "BRAM_18K": "712",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "16",
          "DSP": "102",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "50784",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "2",
          "LUT": "72824",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc": {
        "Latency": {
          "LatencyBest": "847",
          "LatencyAvg": "1698",
          "LatencyWorst": "2549",
          "PipelineIIMin": "847",
          "PipelineIIMax": "2549",
          "PipelineII": "847 ~ 2549",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.321"
        },
        "Loops": [{
            "Name": "LOOP_S_MOST_OUTER",
            "TripCount": "1",
            "LatencyMin": "846",
            "LatencyMax": "2548",
            "Latency": "846 ~ 2548",
            "PipelineII": "",
            "PipelineDepthMin": "846",
            "PipelineDepthMax": "2548",
            "PipelineDepth": "846 ~ 2548"
          }],
        "Area": {
          "BRAM_18K": "712",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "16",
          "DSP": "102",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "50848",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "2",
          "LUT": "72959",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc21": {
        "Latency": {
          "LatencyBest": "849",
          "LatencyAvg": "1700",
          "LatencyWorst": "2551",
          "PipelineIIMin": "849",
          "PipelineIIMax": "2551",
          "PipelineII": "849 ~ 2551",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.321"
        },
        "Loops": [{
            "Name": "LOOP_R_MOST_OUTER",
            "TripCount": "1",
            "LatencyMin": "848",
            "LatencyMax": "2550",
            "Latency": "848 ~ 2550",
            "PipelineII": "",
            "PipelineDepthMin": "848",
            "PipelineDepthMax": "2550",
            "PipelineDepth": "848 ~ 2550"
          }],
        "Area": {
          "BRAM_18K": "712",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "16",
          "DSP": "102",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "50912",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "2",
          "LUT": "73094",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc22": {
        "Latency": {
          "LatencyBest": "851",
          "LatencyAvg": "1702",
          "LatencyWorst": "2553",
          "PipelineIIMin": "851",
          "PipelineIIMax": "2553",
          "PipelineII": "851 ~ 2553",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.321"
        },
        "Loops": [{
            "Name": "LOOP_W_MOST_OUTER",
            "TripCount": "1",
            "LatencyMin": "850",
            "LatencyMax": "2552",
            "Latency": "850 ~ 2552",
            "PipelineII": "",
            "PipelineDepthMin": "850",
            "PipelineDepthMax": "2552",
            "PipelineDepth": "850 ~ 2552"
          }],
        "Area": {
          "BRAM_18K": "712",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "16",
          "DSP": "102",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "50976",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "2",
          "LUT": "73229",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc25": {
        "Latency": {
          "LatencyBest": "853",
          "LatencyAvg": "1704",
          "LatencyWorst": "2555",
          "PipelineIIMin": "853",
          "PipelineIIMax": "2555",
          "PipelineII": "853 ~ 2555",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.321"
        },
        "Loops": [{
            "Name": "LOOP_H_MOST_OUTER",
            "TripCount": "1",
            "LatencyMin": "852",
            "LatencyMax": "2554",
            "Latency": "852 ~ 2554",
            "PipelineII": "",
            "PipelineDepthMin": "852",
            "PipelineDepthMax": "2554",
            "PipelineDepth": "852 ~ 2554"
          }],
        "Area": {
          "BRAM_18K": "712",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "16",
          "DSP": "102",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "51040",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "2",
          "LUT": "73364",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc26": {
        "Latency": {
          "LatencyBest": "855",
          "LatencyAvg": "1706",
          "LatencyWorst": "2557",
          "PipelineIIMin": "855",
          "PipelineIIMax": "2557",
          "PipelineII": "855 ~ 2557",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.321"
        },
        "Loops": [{
            "Name": "LOOP_C_MOST_OUTER",
            "TripCount": "1",
            "LatencyMin": "854",
            "LatencyMax": "2556",
            "Latency": "854 ~ 2556",
            "PipelineII": "",
            "PipelineDepthMin": "854",
            "PipelineDepthMax": "2556",
            "PipelineDepth": "854 ~ 2556"
          }],
        "Area": {
          "BRAM_18K": "712",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "16",
          "DSP": "102",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "51104",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "2",
          "LUT": "73499",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc28": {
        "Latency": {
          "LatencyBest": "3425",
          "LatencyAvg": "6829",
          "LatencyWorst": "10233",
          "PipelineIIMin": "3425",
          "PipelineIIMax": "10233",
          "PipelineII": "3425 ~ 10233",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.321"
        },
        "Loops": [{
            "Name": "LOOP_K_MOST_OUTER",
            "TripCount": "4",
            "LatencyMin": "3424",
            "LatencyMax": "10232",
            "Latency": "3424 ~ 10232",
            "PipelineII": "",
            "PipelineDepthMin": "3424",
            "PipelineDepthMax": "10232",
            "PipelineDepth": "3424 ~ 10232"
          }],
        "Area": {
          "BRAM_18K": "712",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "16",
          "DSP": "102",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "51168",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "2",
          "LUT": "73634",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Conv_sysarr": {
        "Latency": {
          "LatencyBest": "3428",
          "LatencyAvg": "6942",
          "LatencyWorst": "10654",
          "PipelineIIMin": "3429",
          "PipelineIIMax": "10655",
          "PipelineII": "3429 ~ 10655",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.321"
        },
        "Loops": [
          {
            "Name": "BIAS_DRAM_READ",
            "TripCount": "1",
            "Latency": "9",
            "PipelineII": "8",
            "PipelineDepth": "10"
          },
          {
            "Name": "BIAS_DRAM_WRITE_K",
            "TripCount": "1",
            "LatencyMin": "2",
            "LatencyMax": "401",
            "Latency": "2 ~ 401",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "401",
            "PipelineDepth": "2 ~ 401",
            "Loops": [{
                "Name": "BIAS_DRAM_WRITE_H_VITIS_LOOP_679_2",
                "TripCount": "392",
                "Latency": "393",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "728",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "16",
          "DSP": "108",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "54430",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "2",
          "LUT": "77920",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-03-30 14:49:02 KST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
