module module_0 (
    input id_1,
    output logic [(  id_1  )  ==  id_1 : 1 'h0] id_2
);
endmodule
