#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May  9 11:15:59 2022
# Process ID: 16708
# Current directory: C:/git/aes_engine/aes_offload/imp/vivado_2021.2/build
# Command line: vivado.exe -mode tcl -notrace -source build.tcl
# Log file: C:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/vivado.log
# Journal file: C:/git/aes_engine/aes_offload/imp/vivado_2021.2/build\vivado.jou
# Running On: EUL10-797V3J3, OS: Windows, CPU Frequency: 1690 MHz, CPU Physical cores: 4, Host memory: 33723 MB
#-----------------------------------------------------------
source build.tcl -notrace

 To build the design, type 'build' 
 ---------------------------------


 Procedures available in this file:

   build
      Runs the design build

      Optional parameters (to pass more than one parameter use '{}'):
       -no_synth:     Does not run the synthesis.
       -no_impl:      Does not run the implementation (place and route).
       -no_bits:      Does not run the bitstream generation.
       -elaborate:    Generates the elaborated RTL and opens the GUI, ending the script.
       -debug:        Generates the debug probes .ltx file.
       -ins_ila:      Inserts the ILA based on the RTL attributes, without using the GUI. E.g. 'build -ins_ila' or 'build {-ins_ila -no_synth}' if synthesis has been run previously.
       -no_id_update: Do not update the ID block.

   prog_dev
      Program the device through JTAG.

   help
      This help

   viado_help
      Lists Vivado useful commands

Vivado% build {-no_id_update -debug}
No previous project opened.

Removing Vivado temporary directories
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/dcp/dbg_hub.incr
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/dcp/dbg_hub.rda
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/dcp/dbg_hub.resources
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/dcp/dbg_hub.shape
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/dcp/dbg_hub.synth
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/dcp/dbg_hub.wdf
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/dcp/dbg_hub.xn
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/dcp/dbg_hub_1.edf
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/dcp/dbg_hub_in_context.xdc
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/dcp/dbg_hub_rda.json
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/dcp/dbg_hub_stub.v
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/dcp/dbg_hub_stub.vhdl
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/dcp/dcp.xml
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/dbg_hub_ooc_early.xdc
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/get_cs_ip.tcl
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/result.dcp
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/result.xci
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/xsdbm_cc_early_early.xdc
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc
File ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/xsdbm_gc_late_late.xdc
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out/dcp
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0/out
File ./.Xil/Vivado-18296-EUL10-797V3J3/dc_drv.0/dc/messagePromote.pb
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/dc_drv.0/dc
File ./.Xil/Vivado-18296-EUL10-797V3J3/dc_drv.1/dc/messagePromote.pb
File ./.Xil/Vivado-18296-EUL10-797V3J3/dc_drv.1/debug_ip_core.tcl
File ./.Xil/Vivado-18296-EUL10-797V3J3/dc_drv.1/vivado.log
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/dc_drv.1/dc
File ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972/u/e/elab.rtd
File ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972/u/g/global_name.straps.rtd
File ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972/u/g/instToEncGenName.map
File ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972/u/t/design.rtd
File ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972/u/t/files.rtd
File ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972/u/t/straps.rtd
File ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972/u/childModToGenomes.map
File ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972/u/genomeDependencyGraph.out
File ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972/u/genomes.map
File ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972/u/genomes.txt
File ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972/u/parentModToGenomes.map
File ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972/u/synthNameToElabName.map
File ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972/u/topModuleToGenome.map
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972/u/e
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972/u/g
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972/u/t
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972/u
File ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/aes_engine_wrapper.gnd
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/1219131972
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn/n
File ./.Xil/Vivado-18296-EUL10-797V3J3/wt/project.wpc
File ./.Xil/Vivado-18296-EUL10-797V3J3/wt/synthesis.wdf
File ./.Xil/Vivado-18296-EUL10-797V3J3/wt/synthesis_details.wdf
File ./.Xil/Vivado-18296-EUL10-797V3J3/.lpr
File ./.Xil/Vivado-18296-EUL10-797V3J3/elab.rtd
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/dbg_hub_CV.0
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/dc_drv.0
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/dc_drv.1
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/hdfFromDcp
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/HWH
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/incrSyn
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/realtime
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3/wt
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3
Dir  ./.Xil/Vivado-18296-EUL10-797V3J3_2
Dir  ./.Xil

==========================================
 Reading source files
==========================================
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.

NOT updating version information.

Archiving previous build files into the 'archive' folder.

Removing existing output directories
Creating output directory

==========================================
 Starting synthesis
==========================================
Command: synth_design -top aes_engine_wrapper -part xczu9eg-ffvb1156-2-e -assert -flatten_hierarchy none
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.srcs/sources_1/bd/aes_engine_key_bram/ip/aes_engine_key_bram_blk_mem_gen_0_0/aes_engine_key_bram_blk_mem_gen_0_0.xci
C:/git/aes_engine/aes_offload/imp/code/vendor/vio/vio.srcs/sources_1/ip/vio_0/vio_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
WARNING: [Common 17-348] Failed to get the license for feature 'Synthesis' and/or device 'xczu9eg'. Explanation: Problem encountered while checking for license feature Synthesis license version 2021.10. Try setting the environment variable FLEXLM_DIAGNOSTICS=3 and re-running this software to get more information.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
3 Infos, 2 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xczu9eg'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". If you are using a license server, verify that the license server is up and running a version of the xilinx daemon that is compatible with the version of Xilinx software that you are using. Note: Vivado 2021.1 and later versions require upgrading your license server tools to the Flex 11.17.2.0 versions. Please confirm with your license admin that the correct version of the license server tools are installed.

Vivado% 