-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity resonator_dds is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 14;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    res_in_TDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    res_in_TVALID : IN STD_LOGIC;
    res_in_TREADY : OUT STD_LOGIC;
    res_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    res_in_TUSER : IN STD_LOGIC_VECTOR (7 downto 0);
    res_out_TDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    res_out_TVALID : OUT STD_LOGIC;
    res_out_TREADY : IN STD_LOGIC;
    res_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    res_out_TUSER : OUT STD_LOGIC_VECTOR (7 downto 0);
    generate_tlast : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_clk : IN STD_LOGIC;
    ap_rst_n_s_axi_clk : IN STD_LOGIC );
end;


architecture behav of resonator_dds is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "resonator_dds,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.818000,HLS_SYN_LAT=27,HLS_SYN_TPT=1,HLS_SYN_MEM=36,HLS_SYN_DSP=48,HLS_SYN_FF=20482,HLS_SYN_LUT=13872,HLS_VERSION=2019_2_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv10_10 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_const_lv10_1F : STD_LOGIC_VECTOR (9 downto 0) := "0000011111";
    constant ap_const_lv10_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_const_lv10_2F : STD_LOGIC_VECTOR (9 downto 0) := "0000101111";
    constant ap_const_lv10_30 : STD_LOGIC_VECTOR (9 downto 0) := "0000110000";
    constant ap_const_lv10_3F : STD_LOGIC_VECTOR (9 downto 0) := "0000111111";
    constant ap_const_lv10_40 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_const_lv10_4F : STD_LOGIC_VECTOR (9 downto 0) := "0001001111";
    constant ap_const_lv10_50 : STD_LOGIC_VECTOR (9 downto 0) := "0001010000";
    constant ap_const_lv10_5F : STD_LOGIC_VECTOR (9 downto 0) := "0001011111";
    constant ap_const_lv10_60 : STD_LOGIC_VECTOR (9 downto 0) := "0001100000";
    constant ap_const_lv10_6F : STD_LOGIC_VECTOR (9 downto 0) := "0001101111";
    constant ap_const_lv10_70 : STD_LOGIC_VECTOR (9 downto 0) := "0001110000";
    constant ap_const_lv10_7F : STD_LOGIC_VECTOR (9 downto 0) := "0001111111";
    constant ap_const_lv10_80 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_const_lv10_8F : STD_LOGIC_VECTOR (9 downto 0) := "0010001111";
    constant ap_const_lv10_90 : STD_LOGIC_VECTOR (9 downto 0) := "0010010000";
    constant ap_const_lv10_9F : STD_LOGIC_VECTOR (9 downto 0) := "0010011111";
    constant ap_const_lv10_A0 : STD_LOGIC_VECTOR (9 downto 0) := "0010100000";
    constant ap_const_lv10_AF : STD_LOGIC_VECTOR (9 downto 0) := "0010101111";
    constant ap_const_lv10_B0 : STD_LOGIC_VECTOR (9 downto 0) := "0010110000";
    constant ap_const_lv10_BF : STD_LOGIC_VECTOR (9 downto 0) := "0010111111";
    constant ap_const_lv10_C0 : STD_LOGIC_VECTOR (9 downto 0) := "0011000000";
    constant ap_const_lv10_CF : STD_LOGIC_VECTOR (9 downto 0) := "0011001111";
    constant ap_const_lv10_D0 : STD_LOGIC_VECTOR (9 downto 0) := "0011010000";
    constant ap_const_lv10_DF : STD_LOGIC_VECTOR (9 downto 0) := "0011011111";
    constant ap_const_lv10_E0 : STD_LOGIC_VECTOR (9 downto 0) := "0011100000";
    constant ap_const_lv10_EF : STD_LOGIC_VECTOR (9 downto 0) := "0011101111";
    constant ap_const_lv10_F0 : STD_LOGIC_VECTOR (9 downto 0) := "0011110000";
    constant ap_const_lv10_FF : STD_LOGIC_VECTOR (9 downto 0) := "0011111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_6D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101101";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_83 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000011";
    constant ap_const_lv32_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000100";
    constant ap_const_lv32_99 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011001";
    constant ap_const_lv32_9A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv16_8001 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal tones_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tones_ce0 : STD_LOGIC;
    signal tones_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal cycle_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal acc_phases_V : STD_LOGIC_VECTOR (175 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal accumulator_phases_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal accumulator_phases_V_ce0 : STD_LOGIC;
    signal accumulator_phases_V_q0 : STD_LOGIC_VECTOR (175 downto 0);
    signal accumulator_phases_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal accumulator_phases_V_ce1 : STD_LOGIC;
    signal accumulator_phases_V_we1 : STD_LOGIC;
    signal res_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal res_out_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_rst_n_s_axi_clk_inv : STD_LOGIC;
    signal data_in_data_0_V_fu_411_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal regslice_both_res_out_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal data_in_data_0_V_reg_4001_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4001_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4006_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4011_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4016_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4021_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4026_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4031_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4036_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4041_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4046_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4051_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4056_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4061_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4066_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4071_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4076_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal group_V_fu_569_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081 : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter22_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter23_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter24_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4081_pp0_iter25_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln544_fu_577_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_reg_4088 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_reg_4103 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_4103_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_4103_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln703_fu_604_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln703_reg_4108 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln703_reg_4108_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln703_reg_4108_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_4113 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_4113_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_4113_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_4118 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_4118_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_4118_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_reg_4123 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_reg_4123_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_reg_4123_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_4128 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_4128_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_4128_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_4133 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_4133_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_4133_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_4138 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_4138_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_4138_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_reg_4143 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_reg_4143_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_reg_4143_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_reg_4148 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_reg_4148_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_reg_4148_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_4153 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_4153_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_4153_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_reg_4158 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_reg_4158_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_reg_4158_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_4163 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_4163_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_4163_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_reg_4168 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_reg_4168_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_reg_4168_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_reg_4173 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_reg_4173_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_reg_4173_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_4178 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_4178_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_4178_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_fu_748_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln214_reg_4183 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1265_fu_762_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln1265_reg_4188 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_10_reg_4194 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_17_reg_4200 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_23_reg_4206 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_24_reg_4212 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_25_reg_4218 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_26_reg_4224 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_27_reg_4230 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_fu_843_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_reg_4236 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_2_fu_867_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_2_reg_4241 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_4_fu_891_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_4_reg_4246 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_6_fu_915_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_6_reg_4251 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_8_fu_939_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_8_reg_4256 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_10_fu_963_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_10_reg_4261 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_12_fu_987_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_12_reg_4266 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_14_fu_1011_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_14_reg_4271 : STD_LOGIC_VECTOR (21 downto 0);
    signal ddsv_i_V_reg_4276 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_q_V_reg_4281 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_i_V_0_1_reg_4286 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_q_V_0_1_reg_4291 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_i_V_0_2_reg_4296 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_q_V_0_2_reg_4301 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_i_V_0_3_reg_4306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_q_V_0_3_reg_4311 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_i_V_0_4_reg_4316 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_q_V_0_4_reg_4321 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_i_V_0_5_reg_4326 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_q_V_0_5_reg_4331 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_i_V_0_6_reg_4336 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_q_V_0_6_reg_4341 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_i_V_0_7_reg_4346 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_q_V_0_7_reg_4351 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1116_fu_1118_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_fu_1121_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_1_fu_1124_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_1_reg_4368 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_1_fu_1127_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_1_reg_4374 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_2_fu_1130_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_8_fu_1133_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_3_fu_1136_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_3_reg_4392 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_9_fu_1139_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_9_reg_4398 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_4_fu_1142_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_2_fu_1145_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_5_fu_1148_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_5_reg_4416 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_10_fu_1151_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_10_reg_4422 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_6_fu_1154_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_3_fu_1157_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_7_fu_1160_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_7_reg_4440 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_11_fu_1163_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_11_reg_4446 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_8_fu_1166_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_4_fu_1169_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_9_fu_1172_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_9_reg_4464 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_12_fu_1175_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_12_reg_4470 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_10_fu_1178_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_5_fu_1181_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_11_fu_1184_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_11_reg_4488 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_13_fu_1187_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_13_reg_4494 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_12_fu_1190_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_6_fu_1193_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_13_fu_1196_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_13_reg_4512 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_14_fu_1199_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_14_reg_4518 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_14_fu_1202_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_7_fu_1205_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_15_fu_1208_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_15_reg_4536 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_15_fu_1211_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_15_reg_4542 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3809_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_reg_4548 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3815_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_2_reg_4553 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3821_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_3_reg_4559 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3827_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_4_reg_4565 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3833_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_6_reg_4570 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3839_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_7_reg_4576 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3845_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_8_reg_4582 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3851_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_10_reg_4587 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3857_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_11_reg_4593 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3863_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_12_reg_4599 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3869_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_14_reg_4604 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3875_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_15_reg_4610 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3881_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_16_reg_4616 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3887_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_18_reg_4621 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3893_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_19_reg_4627 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3899_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_20_reg_4633 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3905_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_22_reg_4638 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3911_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_23_reg_4644 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3917_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_24_reg_4650 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3923_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_26_reg_4655 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3929_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_27_reg_4661 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3935_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_28_reg_4667 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3941_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_30_reg_4672 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3947_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_31_reg_4678 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3953_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_reg_4684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal sub_ln1193_reg_4684_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_reg_4693 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_4693_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_4693_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1192_fu_1227_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln1192_fu_1227_p2 : signal is "no";
    signal add_ln1192_reg_4699 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_reg_4699_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_1_fu_1231_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_1_reg_4707 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_1_reg_4707_pp0_iter23_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_16_reg_4712 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_4712_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_4712_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3959_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_1_reg_4718 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_1_reg_4718_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_reg_4727 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_4727_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_4727_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1192_2_fu_1258_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln1192_2_fu_1258_p2 : signal is "no";
    signal add_ln1192_2_reg_4733 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_2_reg_4733_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_3_fu_1262_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_3_reg_4741 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_3_reg_4741_pp0_iter23_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_46_reg_4746 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_4746_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_4746_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3965_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_2_reg_4752 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_2_reg_4752_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_58_reg_4761 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_4761_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_4761_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1192_4_fu_1289_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln1192_4_fu_1289_p2 : signal is "no";
    signal add_ln1192_4_reg_4767 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_4_reg_4767_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_5_fu_1293_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_5_reg_4775 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_5_reg_4775_pp0_iter23_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_64_reg_4780 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_4780_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_4780_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3971_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_3_reg_4786 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_3_reg_4786_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_reg_4795 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_reg_4795_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_reg_4795_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1192_6_fu_1320_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln1192_6_fu_1320_p2 : signal is "no";
    signal add_ln1192_6_reg_4801 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_6_reg_4801_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_7_fu_1324_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_7_reg_4809 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_7_reg_4809_pp0_iter23_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_72_reg_4814 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_reg_4814_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_reg_4814_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3977_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_4_reg_4820 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_4_reg_4820_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_76_reg_4829 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_reg_4829_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_reg_4829_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1192_8_fu_1351_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln1192_8_fu_1351_p2 : signal is "no";
    signal add_ln1192_8_reg_4835 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_8_reg_4835_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_9_fu_1355_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_9_reg_4843 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_9_reg_4843_pp0_iter23_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_80_reg_4848 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_reg_4848_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_reg_4848_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3983_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_5_reg_4854 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_5_reg_4854_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_84_reg_4863 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_reg_4863_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_reg_4863_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1192_10_fu_1382_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln1192_10_fu_1382_p2 : signal is "no";
    signal add_ln1192_10_reg_4869 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_10_reg_4869_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_11_fu_1386_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_11_reg_4877 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_11_reg_4877_pp0_iter23_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_88_reg_4882 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_reg_4882_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_reg_4882_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3989_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_6_reg_4888 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_6_reg_4888_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_92_reg_4897 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_reg_4897_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_reg_4897_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1192_12_fu_1413_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln1192_12_fu_1413_p2 : signal is "no";
    signal add_ln1192_12_reg_4903 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_12_reg_4903_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_13_fu_1417_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_13_reg_4911 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_13_reg_4911_pp0_iter23_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_96_reg_4916 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_reg_4916_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_reg_4916_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3995_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_7_reg_4922 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_7_reg_4922_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_100_reg_4931 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_reg_4931_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_reg_4931_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1192_14_fu_1444_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln1192_14_fu_1444_p2 : signal is "no";
    signal add_ln1192_14_reg_4937 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_14_reg_4937_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_15_fu_1448_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_15_reg_4945 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_15_reg_4945_pp0_iter23_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_104_reg_4950 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_reg_4950_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_reg_4950_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_fu_1495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_reg_4956 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_1_fu_1534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_1_reg_4961 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_2_fu_1573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_2_reg_4966 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_3_fu_1612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_3_reg_4971 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_4_fu_1651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_4_reg_4976 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_5_fu_1690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_5_reg_4981 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_6_fu_1729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_6_reg_4986 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_7_fu_1768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_7_reg_4991 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_8_fu_1807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_8_reg_4996 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_9_fu_1846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_9_reg_5001 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_10_fu_1885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_10_reg_5006 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_11_fu_1924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_11_reg_5011 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_12_fu_1963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_12_reg_5016 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_13_fu_2002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_13_reg_5021 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_14_fu_2041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_14_reg_5026 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_15_fu_2080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_15_reg_5031 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln415_fu_2115_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_reg_5036 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_reg_5036_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_5042 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_fu_2129_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_reg_5048 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_1_fu_2158_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_1_reg_5053 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_1_reg_5053_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_reg_5059 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_1_fu_2172_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_1_reg_5065 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_2_fu_2205_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_2_reg_5070 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_2_reg_5070_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_5076 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_2_fu_2219_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_2_reg_5082 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_3_fu_2248_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_3_reg_5087 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_3_reg_5087_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_54_reg_5093 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_3_fu_2262_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_3_reg_5099 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_4_fu_2295_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_4_reg_5104 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_4_reg_5104_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_63_reg_5110 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_4_fu_2309_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_4_reg_5116 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_5_fu_2338_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_5_reg_5121 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_5_reg_5121_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_67_reg_5127 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_5_fu_2352_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_5_reg_5133 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_6_fu_2385_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_6_reg_5138 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_6_reg_5138_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_71_reg_5144 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_6_fu_2399_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_6_reg_5150 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_7_fu_2428_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_7_reg_5155 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_7_reg_5155_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_75_reg_5161 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_7_fu_2442_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_7_reg_5167 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_8_fu_2475_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_8_reg_5172 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_8_reg_5172_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_79_reg_5178 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_8_fu_2489_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_8_reg_5184 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_9_fu_2518_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_9_reg_5189 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_9_reg_5189_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_83_reg_5195 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_9_fu_2532_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_9_reg_5201 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_10_fu_2565_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_10_reg_5206 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_10_reg_5206_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_87_reg_5212 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_10_fu_2579_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_10_reg_5218 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_11_fu_2608_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_11_reg_5223 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_11_reg_5223_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_91_reg_5229 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_11_fu_2622_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_11_reg_5235 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_12_fu_2655_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_12_reg_5240 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_12_reg_5240_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_95_reg_5246 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_12_fu_2669_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_12_reg_5252 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_13_fu_2698_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_13_reg_5257 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_13_reg_5257_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_99_reg_5263 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_13_fu_2712_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_13_reg_5269 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_14_fu_2745_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_14_reg_5274 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_14_reg_5274_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_103_reg_5280 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_14_fu_2759_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_14_reg_5286 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_15_fu_2788_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_15_reg_5291 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_15_reg_5291_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_107_reg_5297 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_15_fu_2802_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_15_reg_5303 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln746_fu_2811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_reg_5308 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_1_fu_2826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_1_reg_5314 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_1_fu_2836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_1_reg_5321 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_3_fu_2851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_3_reg_5327 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_2_fu_2861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_2_reg_5334 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_5_fu_2876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_5_reg_5340 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_3_fu_2886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_3_reg_5347 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_7_fu_2901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_7_reg_5353 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_4_fu_2911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_4_reg_5360 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_9_fu_2926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_9_reg_5366 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_5_fu_2936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_5_reg_5373 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_11_fu_2951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_11_reg_5379 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_6_fu_2961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_6_reg_5386 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_13_fu_2976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_13_reg_5392 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_7_fu_2986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_7_reg_5399 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_15_fu_3001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_15_reg_5405 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_8_fu_3011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_8_reg_5412 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_17_fu_3026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_17_reg_5418 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_9_fu_3036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_9_reg_5425 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_19_fu_3051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_19_reg_5431 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_10_fu_3061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_10_reg_5438 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_21_fu_3076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_21_reg_5444 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_11_fu_3086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_11_reg_5451 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_23_fu_3101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_23_reg_5457 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_12_fu_3111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_12_reg_5464 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_25_fu_3126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_25_reg_5470 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_13_fu_3136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_13_reg_5477 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_27_fu_3151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_27_reg_5483 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_14_fu_3161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_14_reg_5490 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_29_fu_3176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_29_reg_5496 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_15_fu_3186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_15_reg_5503 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_31_fu_3201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_31_reg_5509 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal grp_phase_to_sincos_wLUT_fu_331_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_331_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_331_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_331_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_331_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_331_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_wLUT_fu_331_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call55 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call55 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call55 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call55 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call55 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call55 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call55 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call55 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call55 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call55 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call55 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call55 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call55 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call55 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call55 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call55 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call55 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call55 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call55 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call55 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call55 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call55 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call55 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call55 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call55 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call55 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call55 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call55 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp124 : BOOLEAN;
    signal grp_phase_to_sincos_wLUT_fu_340_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_340_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_340_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_340_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_340_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_340_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_wLUT_fu_340_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call129 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call129 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call129 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call129 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call129 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call129 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call129 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call129 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call129 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call129 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call129 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call129 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call129 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call129 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call129 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call129 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call129 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call129 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call129 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call129 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call129 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call129 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call129 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call129 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call129 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call129 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call129 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call129 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp125 : BOOLEAN;
    signal grp_phase_to_sincos_wLUT_fu_349_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_349_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_349_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_349_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_349_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_349_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_wLUT_fu_349_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call203 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call203 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call203 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call203 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call203 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call203 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call203 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call203 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call203 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call203 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call203 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call203 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call203 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call203 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call203 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call203 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call203 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call203 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call203 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call203 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call203 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call203 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call203 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call203 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call203 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call203 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call203 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call203 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp126 : BOOLEAN;
    signal grp_phase_to_sincos_wLUT_fu_358_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_358_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_358_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_358_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_358_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_358_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_wLUT_fu_358_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call277 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call277 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call277 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call277 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call277 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call277 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call277 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call277 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call277 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call277 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call277 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call277 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call277 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call277 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call277 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call277 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call277 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call277 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call277 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call277 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call277 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call277 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call277 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call277 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call277 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call277 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call277 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call277 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp127 : BOOLEAN;
    signal grp_phase_to_sincos_wLUT_fu_367_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_367_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_367_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_367_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_367_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_367_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_wLUT_fu_367_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call351 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call351 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call351 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call351 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call351 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call351 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call351 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call351 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call351 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call351 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call351 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call351 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call351 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call351 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call351 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call351 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call351 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call351 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call351 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call351 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call351 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call351 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call351 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call351 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call351 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call351 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call351 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call351 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp128 : BOOLEAN;
    signal grp_phase_to_sincos_wLUT_fu_376_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_376_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_376_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_376_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_376_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_376_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_wLUT_fu_376_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call425 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call425 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call425 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call425 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call425 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call425 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call425 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call425 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call425 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call425 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call425 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call425 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call425 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call425 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call425 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call425 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call425 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call425 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call425 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call425 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call425 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call425 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call425 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call425 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call425 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call425 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call425 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call425 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp129 : BOOLEAN;
    signal grp_phase_to_sincos_wLUT_fu_385_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_385_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_385_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_385_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_385_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_385_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_wLUT_fu_385_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call499 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call499 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call499 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call499 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call499 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call499 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call499 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call499 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call499 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call499 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call499 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call499 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call499 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call499 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call499 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call499 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call499 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call499 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call499 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call499 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call499 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call499 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call499 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call499 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call499 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call499 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call499 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call499 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp130 : BOOLEAN;
    signal grp_phase_to_sincos_wLUT_fu_394_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_394_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_394_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_394_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_394_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_394_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_wLUT_fu_394_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call574 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call574 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call574 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call574 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call574 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call574 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call574 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call574 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call574 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call574 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call574 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call574 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call574 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call574 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call574 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call574 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call574 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call574 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call574 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call574 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call574 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call574 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call574 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call574 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call574 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call574 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call574 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call574 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp131 : BOOLEAN;
    signal grp_phase_to_sincos_wLUT_fu_331_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_wLUT_fu_340_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_wLUT_fu_349_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_wLUT_fu_358_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_wLUT_fu_367_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_wLUT_fu_376_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_wLUT_fu_385_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_wLUT_fu_394_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln544_1_fu_753_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln700_fu_582_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_1028_p9 : STD_LOGIC_VECTOR (175 downto 0);
    signal ap_sig_allocacmp_acc_phases_V_load : STD_LOGIC_VECTOR (175 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal group_V_fu_569_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_836_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_1_fu_848_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_2_fu_860_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_3_fu_872_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_4_fu_884_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_5_fu_896_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_6_fu_908_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_7_fu_920_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_8_fu_932_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_9_fu_944_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_s_fu_956_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_10_fu_968_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_11_fu_980_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_12_fu_992_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_13_fu_1004_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_14_fu_1016_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_15_fu_1023_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_13_fu_999_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_11_fu_975_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_9_fu_951_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_7_fu_927_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_5_fu_903_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_3_fu_879_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_1_fu_855_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln703_1_fu_1224_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_fu_1221_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_3_fu_1255_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_2_fu_1252_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_5_fu_1286_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_4_fu_1283_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_7_fu_1317_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_6_fu_1314_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_9_fu_1348_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_8_fu_1345_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_11_fu_1379_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_10_fu_1376_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_13_fu_1410_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_12_fu_1407_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_15_fu_1441_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_14_fu_1438_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln412_fu_1469_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1462_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_1478_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_15_fu_1472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln_fu_1487_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_1_fu_1508_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1501_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_1517_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_fu_1511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_1_fu_1526_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_2_fu_1547_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1540_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1556_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_16_fu_1550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_2_fu_1565_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_3_fu_1586_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_1579_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1595_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_17_fu_1589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_3_fu_1604_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_4_fu_1625_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_1618_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1634_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_18_fu_1628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_4_fu_1643_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_5_fu_1664_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_1657_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1673_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_19_fu_1667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_5_fu_1682_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_6_fu_1703_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_1696_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_1712_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_20_fu_1706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_6_fu_1721_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_7_fu_1742_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_1735_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1751_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_21_fu_1745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_7_fu_1760_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_8_fu_1781_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_1774_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_1790_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_22_fu_1784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_8_fu_1799_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_9_fu_1820_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_fu_1813_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_1829_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_23_fu_1823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_9_fu_1838_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_10_fu_1859_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_1852_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_1868_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_24_fu_1862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_s_fu_1877_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_11_fu_1898_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_fu_1891_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_1907_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_25_fu_1901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_10_fu_1916_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_12_fu_1937_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_1930_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_1946_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_26_fu_1940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_11_fu_1955_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_13_fu_1976_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_fu_1969_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_1985_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_27_fu_1979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_12_fu_1994_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_14_fu_2015_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_fu_2008_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_2024_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_28_fu_2018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_13_fu_2033_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_15_fu_2054_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_fu_2047_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_2063_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_29_fu_2057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_14_fu_2072_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_fu_2086_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_9_fu_2099_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_fu_2106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln708_fu_2095_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_fu_2111_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_fu_2142_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_1_fu_2149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_1_fu_2133_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_1_fu_2154_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_2_fu_2176_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_40_fu_2189_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_8_fu_2196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln708_1_fu_2185_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_2_fu_2201_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_fu_2232_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_9_fu_2239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_3_fu_2223_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_3_fu_2244_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_4_fu_2266_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_62_fu_2279_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_2_fu_2286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln708_2_fu_2275_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_4_fu_2291_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_66_fu_2322_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_10_fu_2329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_5_fu_2313_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_5_fu_2334_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_6_fu_2356_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_70_fu_2369_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_3_fu_2376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln708_3_fu_2365_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_6_fu_2381_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_74_fu_2412_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_11_fu_2419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_7_fu_2403_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_7_fu_2424_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_8_fu_2446_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_78_fu_2459_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_4_fu_2466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln708_4_fu_2455_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_8_fu_2471_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_82_fu_2502_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_12_fu_2509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_9_fu_2493_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_9_fu_2514_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_s_fu_2536_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_86_fu_2549_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_5_fu_2556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln708_5_fu_2545_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_10_fu_2561_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_90_fu_2592_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_13_fu_2599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_10_fu_2583_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_11_fu_2604_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_11_fu_2626_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_94_fu_2639_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_6_fu_2646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln708_6_fu_2635_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_12_fu_2651_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_98_fu_2682_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_14_fu_2689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_12_fu_2673_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_13_fu_2694_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_13_fu_2716_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_102_fu_2729_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_7_fu_2736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln708_7_fu_2725_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_14_fu_2741_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_106_fu_2772_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_15_fu_2779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_14_fu_2763_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_15_fu_2784_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln785_fu_2806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_fu_2816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_fu_2821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_1_fu_2831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_1_fu_2841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_2_fu_2846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_8_fu_2856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_8_fu_2866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_4_fu_2871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_9_fu_2881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_9_fu_2891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_6_fu_2896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_2_fu_2906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_2_fu_2916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_8_fu_2921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_10_fu_2931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_10_fu_2941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_10_fu_2946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_3_fu_2956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_3_fu_2966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_12_fu_2971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_11_fu_2981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_11_fu_2991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_14_fu_2996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_4_fu_3006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_4_fu_3016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_16_fu_3021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_12_fu_3031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_12_fu_3041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_18_fu_3046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_5_fu_3056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_5_fu_3066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_20_fu_3071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_13_fu_3081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_13_fu_3091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_22_fu_3096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_6_fu_3106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_6_fu_3116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_24_fu_3121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_14_fu_3131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_14_fu_3141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_26_fu_3146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_7_fu_3156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_7_fu_3166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_28_fu_3171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_15_fu_3181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_15_fu_3191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_30_fu_3196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_3210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_3206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1_fu_3215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_3220_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_fu_3227_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_1_fu_3245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_2_fu_3241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_fu_3250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_1_fu_3255_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_1_fu_3262_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_8_fu_3280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_8_fu_3276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_9_fu_3285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_8_fu_3290_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_8_fu_3297_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_9_fu_3315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_10_fu_3311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_11_fu_3320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_9_fu_3325_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_9_fu_3332_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_2_fu_3350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_12_fu_3346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_13_fu_3355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_2_fu_3360_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_2_fu_3367_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_10_fu_3385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_14_fu_3381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_15_fu_3390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_10_fu_3395_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_10_fu_3402_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_3_fu_3420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_16_fu_3416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_17_fu_3425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_3_fu_3430_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_3_fu_3437_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_11_fu_3455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_18_fu_3451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_19_fu_3460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_11_fu_3465_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_11_fu_3472_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_4_fu_3490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_4_fu_3486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_20_fu_3495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_4_fu_3500_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_4_fu_3507_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_12_fu_3525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_21_fu_3521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_22_fu_3530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_12_fu_3535_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_12_fu_3542_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_5_fu_3560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_5_fu_3556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_23_fu_3565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_5_fu_3570_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_5_fu_3577_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_13_fu_3595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_24_fu_3591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_25_fu_3600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_13_fu_3605_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_13_fu_3612_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_6_fu_3630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_6_fu_3626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_26_fu_3635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_6_fu_3640_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_6_fu_3647_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_14_fu_3665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_27_fu_3661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_28_fu_3670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_14_fu_3675_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_14_fu_3682_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_7_fu_3700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_7_fu_3696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_29_fu_3705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_7_fu_3710_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_7_fu_3717_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_15_fu_3735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_30_fu_3731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_31_fu_3740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_15_fu_3745_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_15_fu_3752_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln340_31_fu_3758_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln340_30_fu_3723_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln340_29_fu_3688_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln340_28_fu_3653_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln340_27_fu_3618_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_10_V_fu_3583_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_9_V_fu_3548_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_8_V_fu_3513_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_7_V_fu_3478_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_6_V_fu_3443_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_5_V_fu_3408_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_4_V_fu_3373_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_3_V_fu_3338_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_2_V_fu_3303_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_1_V_fu_3268_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_0_V_fu_3233_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3809_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3809_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3815_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3821_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3827_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3827_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3833_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3839_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3845_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3845_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3851_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3857_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3863_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3863_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3869_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3875_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3881_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3881_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3887_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3893_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3899_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3899_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3905_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3911_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3917_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3917_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3923_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3929_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3935_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3935_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3941_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3947_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3953_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3953_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3959_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3959_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3965_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3965_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3971_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3971_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3977_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3977_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3983_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3983_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3989_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3989_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3995_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3995_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3809_ce : STD_LOGIC;
    signal grp_fu_3815_ce : STD_LOGIC;
    signal grp_fu_3821_ce : STD_LOGIC;
    signal grp_fu_3827_ce : STD_LOGIC;
    signal grp_fu_3833_ce : STD_LOGIC;
    signal grp_fu_3839_ce : STD_LOGIC;
    signal grp_fu_3845_ce : STD_LOGIC;
    signal grp_fu_3851_ce : STD_LOGIC;
    signal grp_fu_3857_ce : STD_LOGIC;
    signal grp_fu_3863_ce : STD_LOGIC;
    signal grp_fu_3869_ce : STD_LOGIC;
    signal grp_fu_3875_ce : STD_LOGIC;
    signal grp_fu_3881_ce : STD_LOGIC;
    signal grp_fu_3887_ce : STD_LOGIC;
    signal grp_fu_3893_ce : STD_LOGIC;
    signal grp_fu_3899_ce : STD_LOGIC;
    signal grp_fu_3905_ce : STD_LOGIC;
    signal grp_fu_3911_ce : STD_LOGIC;
    signal grp_fu_3917_ce : STD_LOGIC;
    signal grp_fu_3923_ce : STD_LOGIC;
    signal grp_fu_3929_ce : STD_LOGIC;
    signal grp_fu_3935_ce : STD_LOGIC;
    signal grp_fu_3941_ce : STD_LOGIC;
    signal grp_fu_3947_ce : STD_LOGIC;
    signal grp_fu_3953_ce : STD_LOGIC;
    signal grp_fu_3959_ce : STD_LOGIC;
    signal grp_fu_3965_ce : STD_LOGIC;
    signal grp_fu_3971_ce : STD_LOGIC;
    signal grp_fu_3977_ce : STD_LOGIC;
    signal grp_fu_3983_ce : STD_LOGIC;
    signal grp_fu_3989_ce : STD_LOGIC;
    signal grp_fu_3995_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_res_in_data_V_U_apdone_blk : STD_LOGIC;
    signal res_in_TDATA_int : STD_LOGIC_VECTOR (255 downto 0);
    signal res_in_TVALID_int : STD_LOGIC;
    signal res_in_TREADY_int : STD_LOGIC;
    signal regslice_both_res_in_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_res_in_last_V_U_apdone_blk : STD_LOGIC;
    signal res_in_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_res_in_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_res_in_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_res_in_user_V_U_apdone_blk : STD_LOGIC;
    signal res_in_TUSER_int : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_res_in_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_res_in_user_V_U_ack_in : STD_LOGIC;
    signal res_out_TDATA_int : STD_LOGIC_VECTOR (255 downto 0);
    signal res_out_TVALID_int : STD_LOGIC;
    signal res_out_TREADY_int : STD_LOGIC;
    signal regslice_both_res_out_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_res_out_last_V_U_apdone_blk : STD_LOGIC;
    signal res_out_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_res_out_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_res_out_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_res_out_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_res_out_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_res_out_user_V_U_vld_out : STD_LOGIC;

    component phase_to_sincos_wLUT IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        acc_V : IN STD_LOGIC_VECTOR (21 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component resonator_dds_mulg8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component resonator_dds_machbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component resonator_dds_accfYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (175 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (175 downto 0) );
    end component;


    component resonator_dds_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        tones_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        tones_ce0 : IN STD_LOGIC;
        tones_q0 : OUT STD_LOGIC_VECTOR (255 downto 0);
        clk : IN STD_LOGIC;
        rst : IN STD_LOGIC );
    end component;


    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    accumulator_phases_V_U : component resonator_dds_accfYi
    generic map (
        DataWidth => 176,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => accumulator_phases_V_address0,
        ce0 => accumulator_phases_V_ce0,
        q0 => accumulator_phases_V_q0,
        address1 => accumulator_phases_V_address1,
        ce1 => accumulator_phases_V_ce1,
        we1 => accumulator_phases_V_we1,
        d1 => ap_sig_allocacmp_acc_phases_V_load);

    resonator_dds_control_s_axi_U : component resonator_dds_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => s_axi_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        tones_address0 => tones_address0,
        tones_ce0 => tones_ce0,
        tones_q0 => tones_q0,
        clk => ap_clk,
        rst => ap_rst_n_s_axi_clk_inv);

    grp_phase_to_sincos_wLUT_fu_331 : component phase_to_sincos_wLUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_wLUT_fu_331_ap_start,
        ap_done => grp_phase_to_sincos_wLUT_fu_331_ap_done,
        ap_idle => grp_phase_to_sincos_wLUT_fu_331_ap_idle,
        ap_ready => grp_phase_to_sincos_wLUT_fu_331_ap_ready,
        ap_ce => grp_phase_to_sincos_wLUT_fu_331_ap_ce,
        acc_V => add_ln703_reg_4236,
        ap_return_0 => grp_phase_to_sincos_wLUT_fu_331_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_wLUT_fu_331_ap_return_1);

    grp_phase_to_sincos_wLUT_fu_340 : component phase_to_sincos_wLUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_wLUT_fu_340_ap_start,
        ap_done => grp_phase_to_sincos_wLUT_fu_340_ap_done,
        ap_idle => grp_phase_to_sincos_wLUT_fu_340_ap_idle,
        ap_ready => grp_phase_to_sincos_wLUT_fu_340_ap_ready,
        ap_ce => grp_phase_to_sincos_wLUT_fu_340_ap_ce,
        acc_V => add_ln703_2_reg_4241,
        ap_return_0 => grp_phase_to_sincos_wLUT_fu_340_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_wLUT_fu_340_ap_return_1);

    grp_phase_to_sincos_wLUT_fu_349 : component phase_to_sincos_wLUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_wLUT_fu_349_ap_start,
        ap_done => grp_phase_to_sincos_wLUT_fu_349_ap_done,
        ap_idle => grp_phase_to_sincos_wLUT_fu_349_ap_idle,
        ap_ready => grp_phase_to_sincos_wLUT_fu_349_ap_ready,
        ap_ce => grp_phase_to_sincos_wLUT_fu_349_ap_ce,
        acc_V => add_ln703_4_reg_4246,
        ap_return_0 => grp_phase_to_sincos_wLUT_fu_349_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_wLUT_fu_349_ap_return_1);

    grp_phase_to_sincos_wLUT_fu_358 : component phase_to_sincos_wLUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_wLUT_fu_358_ap_start,
        ap_done => grp_phase_to_sincos_wLUT_fu_358_ap_done,
        ap_idle => grp_phase_to_sincos_wLUT_fu_358_ap_idle,
        ap_ready => grp_phase_to_sincos_wLUT_fu_358_ap_ready,
        ap_ce => grp_phase_to_sincos_wLUT_fu_358_ap_ce,
        acc_V => add_ln703_6_reg_4251,
        ap_return_0 => grp_phase_to_sincos_wLUT_fu_358_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_wLUT_fu_358_ap_return_1);

    grp_phase_to_sincos_wLUT_fu_367 : component phase_to_sincos_wLUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_wLUT_fu_367_ap_start,
        ap_done => grp_phase_to_sincos_wLUT_fu_367_ap_done,
        ap_idle => grp_phase_to_sincos_wLUT_fu_367_ap_idle,
        ap_ready => grp_phase_to_sincos_wLUT_fu_367_ap_ready,
        ap_ce => grp_phase_to_sincos_wLUT_fu_367_ap_ce,
        acc_V => add_ln703_8_reg_4256,
        ap_return_0 => grp_phase_to_sincos_wLUT_fu_367_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_wLUT_fu_367_ap_return_1);

    grp_phase_to_sincos_wLUT_fu_376 : component phase_to_sincos_wLUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_wLUT_fu_376_ap_start,
        ap_done => grp_phase_to_sincos_wLUT_fu_376_ap_done,
        ap_idle => grp_phase_to_sincos_wLUT_fu_376_ap_idle,
        ap_ready => grp_phase_to_sincos_wLUT_fu_376_ap_ready,
        ap_ce => grp_phase_to_sincos_wLUT_fu_376_ap_ce,
        acc_V => add_ln703_10_reg_4261,
        ap_return_0 => grp_phase_to_sincos_wLUT_fu_376_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_wLUT_fu_376_ap_return_1);

    grp_phase_to_sincos_wLUT_fu_385 : component phase_to_sincos_wLUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_wLUT_fu_385_ap_start,
        ap_done => grp_phase_to_sincos_wLUT_fu_385_ap_done,
        ap_idle => grp_phase_to_sincos_wLUT_fu_385_ap_idle,
        ap_ready => grp_phase_to_sincos_wLUT_fu_385_ap_ready,
        ap_ce => grp_phase_to_sincos_wLUT_fu_385_ap_ce,
        acc_V => add_ln703_12_reg_4266,
        ap_return_0 => grp_phase_to_sincos_wLUT_fu_385_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_wLUT_fu_385_ap_return_1);

    grp_phase_to_sincos_wLUT_fu_394 : component phase_to_sincos_wLUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_wLUT_fu_394_ap_start,
        ap_done => grp_phase_to_sincos_wLUT_fu_394_ap_done,
        ap_idle => grp_phase_to_sincos_wLUT_fu_394_ap_idle,
        ap_ready => grp_phase_to_sincos_wLUT_fu_394_ap_ready,
        ap_ce => grp_phase_to_sincos_wLUT_fu_394_ap_ce,
        acc_V => add_ln703_14_reg_4271,
        ap_return_0 => grp_phase_to_sincos_wLUT_fu_394_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_wLUT_fu_394_ap_return_1);

    resonator_dds_mulg8j_U8 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3809_p0,
        din1 => grp_fu_3809_p1,
        ce => grp_fu_3809_ce,
        dout => grp_fu_3809_p2);

    resonator_dds_mulg8j_U9 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3815_p0,
        din1 => ddsv_q_V_reg_4281,
        ce => grp_fu_3815_ce,
        dout => grp_fu_3815_p2);

    resonator_dds_mulg8j_U10 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => data_in_data_1_V_reg_4006_pp0_iter18_reg,
        din1 => grp_fu_3821_p1,
        ce => grp_fu_3821_ce,
        dout => grp_fu_3821_p2);

    resonator_dds_mulg8j_U11 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3827_p0,
        din1 => grp_fu_3827_p1,
        ce => grp_fu_3827_ce,
        dout => grp_fu_3827_p2);

    resonator_dds_mulg8j_U12 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3833_p0,
        din1 => ddsv_q_V_0_1_reg_4291,
        ce => grp_fu_3833_ce,
        dout => grp_fu_3833_p2);

    resonator_dds_mulg8j_U13 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => data_in_data_3_V_reg_4016_pp0_iter18_reg,
        din1 => grp_fu_3839_p1,
        ce => grp_fu_3839_ce,
        dout => grp_fu_3839_p2);

    resonator_dds_mulg8j_U14 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3845_p0,
        din1 => grp_fu_3845_p1,
        ce => grp_fu_3845_ce,
        dout => grp_fu_3845_p2);

    resonator_dds_mulg8j_U15 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3851_p0,
        din1 => ddsv_q_V_0_2_reg_4301,
        ce => grp_fu_3851_ce,
        dout => grp_fu_3851_p2);

    resonator_dds_mulg8j_U16 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => data_in_data_5_V_reg_4026_pp0_iter18_reg,
        din1 => grp_fu_3857_p1,
        ce => grp_fu_3857_ce,
        dout => grp_fu_3857_p2);

    resonator_dds_mulg8j_U17 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3863_p0,
        din1 => grp_fu_3863_p1,
        ce => grp_fu_3863_ce,
        dout => grp_fu_3863_p2);

    resonator_dds_mulg8j_U18 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3869_p0,
        din1 => ddsv_q_V_0_3_reg_4311,
        ce => grp_fu_3869_ce,
        dout => grp_fu_3869_p2);

    resonator_dds_mulg8j_U19 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => data_in_data_7_V_reg_4036_pp0_iter18_reg,
        din1 => grp_fu_3875_p1,
        ce => grp_fu_3875_ce,
        dout => grp_fu_3875_p2);

    resonator_dds_mulg8j_U20 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3881_p0,
        din1 => grp_fu_3881_p1,
        ce => grp_fu_3881_ce,
        dout => grp_fu_3881_p2);

    resonator_dds_mulg8j_U21 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3887_p0,
        din1 => ddsv_q_V_0_4_reg_4321,
        ce => grp_fu_3887_ce,
        dout => grp_fu_3887_p2);

    resonator_dds_mulg8j_U22 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => data_in_data_9_V_reg_4046_pp0_iter18_reg,
        din1 => grp_fu_3893_p1,
        ce => grp_fu_3893_ce,
        dout => grp_fu_3893_p2);

    resonator_dds_mulg8j_U23 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3899_p0,
        din1 => grp_fu_3899_p1,
        ce => grp_fu_3899_ce,
        dout => grp_fu_3899_p2);

    resonator_dds_mulg8j_U24 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3905_p0,
        din1 => ddsv_q_V_0_5_reg_4331,
        ce => grp_fu_3905_ce,
        dout => grp_fu_3905_p2);

    resonator_dds_mulg8j_U25 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp_reg_4056_pp0_iter18_reg,
        din1 => grp_fu_3911_p1,
        ce => grp_fu_3911_ce,
        dout => grp_fu_3911_p2);

    resonator_dds_mulg8j_U26 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3917_p0,
        din1 => grp_fu_3917_p1,
        ce => grp_fu_3917_ce,
        dout => grp_fu_3917_p2);

    resonator_dds_mulg8j_U27 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3923_p0,
        din1 => ddsv_q_V_0_6_reg_4341,
        ce => grp_fu_3923_ce,
        dout => grp_fu_3923_p2);

    resonator_dds_mulg8j_U28 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp_2_reg_4066_pp0_iter18_reg,
        din1 => grp_fu_3929_p1,
        ce => grp_fu_3929_ce,
        dout => grp_fu_3929_p2);

    resonator_dds_mulg8j_U29 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3935_p0,
        din1 => grp_fu_3935_p1,
        ce => grp_fu_3935_ce,
        dout => grp_fu_3935_p2);

    resonator_dds_mulg8j_U30 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3941_p0,
        din1 => ddsv_q_V_0_7_reg_4351,
        ce => grp_fu_3941_ce,
        dout => grp_fu_3941_p2);

    resonator_dds_mulg8j_U31 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp_4_reg_4076_pp0_iter18_reg,
        din1 => grp_fu_3947_p1,
        ce => grp_fu_3947_ce,
        dout => grp_fu_3947_p2);

    resonator_dds_machbi_U32 : component resonator_dds_machbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3953_p0,
        din1 => grp_fu_3953_p1,
        din2 => mul_ln1118_reg_4548,
        ce => grp_fu_3953_ce,
        dout => grp_fu_3953_p3);

    resonator_dds_machbi_U33 : component resonator_dds_machbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3959_p0,
        din1 => grp_fu_3959_p1,
        din2 => mul_ln1118_4_reg_4565,
        ce => grp_fu_3959_ce,
        dout => grp_fu_3959_p3);

    resonator_dds_machbi_U34 : component resonator_dds_machbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3965_p0,
        din1 => grp_fu_3965_p1,
        din2 => mul_ln1118_8_reg_4582,
        ce => grp_fu_3965_ce,
        dout => grp_fu_3965_p3);

    resonator_dds_machbi_U35 : component resonator_dds_machbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3971_p0,
        din1 => grp_fu_3971_p1,
        din2 => mul_ln1118_12_reg_4599,
        ce => grp_fu_3971_ce,
        dout => grp_fu_3971_p3);

    resonator_dds_machbi_U36 : component resonator_dds_machbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3977_p0,
        din1 => grp_fu_3977_p1,
        din2 => mul_ln1118_16_reg_4616,
        ce => grp_fu_3977_ce,
        dout => grp_fu_3977_p3);

    resonator_dds_machbi_U37 : component resonator_dds_machbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3983_p0,
        din1 => grp_fu_3983_p1,
        din2 => mul_ln1118_20_reg_4633,
        ce => grp_fu_3983_ce,
        dout => grp_fu_3983_p3);

    resonator_dds_machbi_U38 : component resonator_dds_machbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3989_p0,
        din1 => grp_fu_3989_p1,
        din2 => mul_ln1118_24_reg_4650,
        ce => grp_fu_3989_ce,
        dout => grp_fu_3989_p3);

    resonator_dds_machbi_U39 : component resonator_dds_machbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3995_p0,
        din1 => grp_fu_3995_p1,
        din2 => mul_ln1118_28_reg_4667,
        ce => grp_fu_3995_ce,
        dout => grp_fu_3995_p3);

    regslice_both_res_in_data_V_U : component regslice_both
    generic map (
        DataWidth => 256)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_in_TDATA,
        vld_in => res_in_TVALID,
        ack_in => regslice_both_res_in_data_V_U_ack_in,
        data_out => res_in_TDATA_int,
        vld_out => res_in_TVALID_int,
        ack_out => res_in_TREADY_int,
        apdone_blk => regslice_both_res_in_data_V_U_apdone_blk);

    regslice_both_res_in_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_in_TLAST,
        vld_in => res_in_TVALID,
        ack_in => regslice_both_res_in_last_V_U_ack_in,
        data_out => res_in_TLAST_int,
        vld_out => regslice_both_res_in_last_V_U_vld_out,
        ack_out => res_in_TREADY_int,
        apdone_blk => regslice_both_res_in_last_V_U_apdone_blk);

    regslice_both_res_in_user_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_in_TUSER,
        vld_in => res_in_TVALID,
        ack_in => regslice_both_res_in_user_V_U_ack_in,
        data_out => res_in_TUSER_int,
        vld_out => regslice_both_res_in_user_V_U_vld_out,
        ack_out => res_in_TREADY_int,
        apdone_blk => regslice_both_res_in_user_V_U_apdone_blk);

    regslice_both_res_out_data_V_U : component regslice_both
    generic map (
        DataWidth => 256)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_out_TDATA_int,
        vld_in => res_out_TVALID_int,
        ack_in => res_out_TREADY_int,
        data_out => res_out_TDATA,
        vld_out => regslice_both_res_out_data_V_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_both_res_out_data_V_U_apdone_blk);

    regslice_both_res_out_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_out_TLAST_int,
        vld_in => res_out_TVALID_int,
        ack_in => regslice_both_res_out_last_V_U_ack_in_dummy,
        data_out => res_out_TLAST,
        vld_out => regslice_both_res_out_last_V_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_both_res_out_last_V_U_apdone_blk);

    regslice_both_res_out_user_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => group_V_reg_4081_pp0_iter25_reg,
        vld_in => res_out_TVALID_int,
        ack_in => regslice_both_res_out_user_V_U_ack_in_dummy,
        data_out => res_out_TUSER,
        vld_out => regslice_both_res_out_user_V_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_both_res_out_user_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_wLUT_fu_331_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_wLUT_fu_331_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_wLUT_fu_331_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_wLUT_fu_331_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_wLUT_fu_331_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_wLUT_fu_340_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_wLUT_fu_340_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_wLUT_fu_340_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_wLUT_fu_340_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_wLUT_fu_340_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_wLUT_fu_349_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_wLUT_fu_349_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_wLUT_fu_349_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_wLUT_fu_349_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_wLUT_fu_349_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_wLUT_fu_358_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_wLUT_fu_358_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_wLUT_fu_358_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_wLUT_fu_358_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_wLUT_fu_358_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_wLUT_fu_367_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_wLUT_fu_367_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_wLUT_fu_367_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_wLUT_fu_367_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_wLUT_fu_367_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_wLUT_fu_376_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_wLUT_fu_376_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_wLUT_fu_376_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_wLUT_fu_376_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_wLUT_fu_376_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_wLUT_fu_385_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_wLUT_fu_385_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_wLUT_fu_385_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_wLUT_fu_385_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_wLUT_fu_385_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_wLUT_fu_394_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_wLUT_fu_394_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_wLUT_fu_394_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_wLUT_fu_394_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_wLUT_fu_394_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                acc_phases_V <= tmp_28_fu_1028_p9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1192_10_reg_4869 <= add_ln1192_10_fu_1382_p2;
                add_ln1192_10_reg_4869_pp0_iter23_reg <= add_ln1192_10_reg_4869;
                add_ln1192_11_reg_4877 <= add_ln1192_11_fu_1386_p2;
                add_ln1192_11_reg_4877_pp0_iter23_reg <= add_ln1192_11_reg_4877;
                add_ln1192_12_reg_4903 <= add_ln1192_12_fu_1413_p2;
                add_ln1192_12_reg_4903_pp0_iter23_reg <= add_ln1192_12_reg_4903;
                add_ln1192_13_reg_4911 <= add_ln1192_13_fu_1417_p2;
                add_ln1192_13_reg_4911_pp0_iter23_reg <= add_ln1192_13_reg_4911;
                add_ln1192_14_reg_4937 <= add_ln1192_14_fu_1444_p2;
                add_ln1192_14_reg_4937_pp0_iter23_reg <= add_ln1192_14_reg_4937;
                add_ln1192_15_reg_4945 <= add_ln1192_15_fu_1448_p2;
                add_ln1192_15_reg_4945_pp0_iter23_reg <= add_ln1192_15_reg_4945;
                add_ln1192_1_reg_4707 <= add_ln1192_1_fu_1231_p2;
                add_ln1192_1_reg_4707_pp0_iter23_reg <= add_ln1192_1_reg_4707;
                add_ln1192_2_reg_4733 <= add_ln1192_2_fu_1258_p2;
                add_ln1192_2_reg_4733_pp0_iter23_reg <= add_ln1192_2_reg_4733;
                add_ln1192_3_reg_4741 <= add_ln1192_3_fu_1262_p2;
                add_ln1192_3_reg_4741_pp0_iter23_reg <= add_ln1192_3_reg_4741;
                add_ln1192_4_reg_4767 <= add_ln1192_4_fu_1289_p2;
                add_ln1192_4_reg_4767_pp0_iter23_reg <= add_ln1192_4_reg_4767;
                add_ln1192_5_reg_4775 <= add_ln1192_5_fu_1293_p2;
                add_ln1192_5_reg_4775_pp0_iter23_reg <= add_ln1192_5_reg_4775;
                add_ln1192_6_reg_4801 <= add_ln1192_6_fu_1320_p2;
                add_ln1192_6_reg_4801_pp0_iter23_reg <= add_ln1192_6_reg_4801;
                add_ln1192_7_reg_4809 <= add_ln1192_7_fu_1324_p2;
                add_ln1192_7_reg_4809_pp0_iter23_reg <= add_ln1192_7_reg_4809;
                add_ln1192_8_reg_4835 <= add_ln1192_8_fu_1351_p2;
                add_ln1192_8_reg_4835_pp0_iter23_reg <= add_ln1192_8_reg_4835;
                add_ln1192_9_reg_4843 <= add_ln1192_9_fu_1355_p2;
                add_ln1192_9_reg_4843_pp0_iter23_reg <= add_ln1192_9_reg_4843;
                add_ln1192_reg_4699 <= add_ln1192_fu_1227_p2;
                add_ln1192_reg_4699_pp0_iter23_reg <= add_ln1192_reg_4699;
                add_ln214_reg_4183 <= add_ln214_fu_748_p2;
                add_ln415_10_reg_5206 <= add_ln415_10_fu_2565_p2;
                add_ln415_10_reg_5206_pp0_iter25_reg <= add_ln415_10_reg_5206;
                add_ln415_11_reg_5223 <= add_ln415_11_fu_2608_p2;
                add_ln415_11_reg_5223_pp0_iter25_reg <= add_ln415_11_reg_5223;
                add_ln415_12_reg_5240 <= add_ln415_12_fu_2655_p2;
                add_ln415_12_reg_5240_pp0_iter25_reg <= add_ln415_12_reg_5240;
                add_ln415_13_reg_5257 <= add_ln415_13_fu_2698_p2;
                add_ln415_13_reg_5257_pp0_iter25_reg <= add_ln415_13_reg_5257;
                add_ln415_14_reg_5274 <= add_ln415_14_fu_2745_p2;
                add_ln415_14_reg_5274_pp0_iter25_reg <= add_ln415_14_reg_5274;
                add_ln415_15_reg_5291 <= add_ln415_15_fu_2788_p2;
                add_ln415_15_reg_5291_pp0_iter25_reg <= add_ln415_15_reg_5291;
                add_ln415_1_reg_5053 <= add_ln415_1_fu_2158_p2;
                add_ln415_1_reg_5053_pp0_iter25_reg <= add_ln415_1_reg_5053;
                add_ln415_2_reg_5070 <= add_ln415_2_fu_2205_p2;
                add_ln415_2_reg_5070_pp0_iter25_reg <= add_ln415_2_reg_5070;
                add_ln415_3_reg_5087 <= add_ln415_3_fu_2248_p2;
                add_ln415_3_reg_5087_pp0_iter25_reg <= add_ln415_3_reg_5087;
                add_ln415_4_reg_5104 <= add_ln415_4_fu_2295_p2;
                add_ln415_4_reg_5104_pp0_iter25_reg <= add_ln415_4_reg_5104;
                add_ln415_5_reg_5121 <= add_ln415_5_fu_2338_p2;
                add_ln415_5_reg_5121_pp0_iter25_reg <= add_ln415_5_reg_5121;
                add_ln415_6_reg_5138 <= add_ln415_6_fu_2385_p2;
                add_ln415_6_reg_5138_pp0_iter25_reg <= add_ln415_6_reg_5138;
                add_ln415_7_reg_5155 <= add_ln415_7_fu_2428_p2;
                add_ln415_7_reg_5155_pp0_iter25_reg <= add_ln415_7_reg_5155;
                add_ln415_8_reg_5172 <= add_ln415_8_fu_2475_p2;
                add_ln415_8_reg_5172_pp0_iter25_reg <= add_ln415_8_reg_5172;
                add_ln415_9_reg_5189 <= add_ln415_9_fu_2518_p2;
                add_ln415_9_reg_5189_pp0_iter25_reg <= add_ln415_9_reg_5189;
                add_ln415_reg_5036 <= add_ln415_fu_2115_p2;
                add_ln415_reg_5036_pp0_iter25_reg <= add_ln415_reg_5036;
                add_ln703_10_reg_4261 <= add_ln703_10_fu_963_p2;
                add_ln703_12_reg_4266 <= add_ln703_12_fu_987_p2;
                add_ln703_14_reg_4271 <= add_ln703_14_fu_1011_p2;
                add_ln703_2_reg_4241 <= add_ln703_2_fu_867_p2;
                add_ln703_4_reg_4246 <= add_ln703_4_fu_891_p2;
                add_ln703_6_reg_4251 <= add_ln703_6_fu_915_p2;
                add_ln703_8_reg_4256 <= add_ln703_8_fu_939_p2;
                add_ln703_reg_4236 <= add_ln703_fu_843_p2;
                and_ln746_10_reg_5438 <= and_ln746_10_fu_3061_p2;
                and_ln746_11_reg_5451 <= and_ln746_11_fu_3086_p2;
                and_ln746_12_reg_5464 <= and_ln746_12_fu_3111_p2;
                and_ln746_13_reg_5477 <= and_ln746_13_fu_3136_p2;
                and_ln746_14_reg_5490 <= and_ln746_14_fu_3161_p2;
                and_ln746_15_reg_5503 <= and_ln746_15_fu_3186_p2;
                and_ln746_1_reg_5321 <= and_ln746_1_fu_2836_p2;
                and_ln746_2_reg_5334 <= and_ln746_2_fu_2861_p2;
                and_ln746_3_reg_5347 <= and_ln746_3_fu_2886_p2;
                and_ln746_4_reg_5360 <= and_ln746_4_fu_2911_p2;
                and_ln746_5_reg_5373 <= and_ln746_5_fu_2936_p2;
                and_ln746_6_reg_5386 <= and_ln746_6_fu_2961_p2;
                and_ln746_7_reg_5399 <= and_ln746_7_fu_2986_p2;
                and_ln746_8_reg_5412 <= and_ln746_8_fu_3011_p2;
                and_ln746_9_reg_5425 <= and_ln746_9_fu_3036_p2;
                and_ln746_reg_5308 <= and_ln746_fu_2811_p2;
                and_ln783_11_reg_5379 <= and_ln783_11_fu_2951_p2;
                and_ln783_13_reg_5392 <= and_ln783_13_fu_2976_p2;
                and_ln783_15_reg_5405 <= and_ln783_15_fu_3001_p2;
                and_ln783_17_reg_5418 <= and_ln783_17_fu_3026_p2;
                and_ln783_19_reg_5431 <= and_ln783_19_fu_3051_p2;
                and_ln783_1_reg_5314 <= and_ln783_1_fu_2826_p2;
                and_ln783_21_reg_5444 <= and_ln783_21_fu_3076_p2;
                and_ln783_23_reg_5457 <= and_ln783_23_fu_3101_p2;
                and_ln783_25_reg_5470 <= and_ln783_25_fu_3126_p2;
                and_ln783_27_reg_5483 <= and_ln783_27_fu_3151_p2;
                and_ln783_29_reg_5496 <= and_ln783_29_fu_3176_p2;
                and_ln783_31_reg_5509 <= and_ln783_31_fu_3201_p2;
                and_ln783_3_reg_5327 <= and_ln783_3_fu_2851_p2;
                and_ln783_5_reg_5340 <= and_ln783_5_fu_2876_p2;
                and_ln783_7_reg_5353 <= and_ln783_7_fu_2901_p2;
                and_ln783_9_reg_5366 <= and_ln783_9_fu_2926_p2;
                data_in_data_0_V_reg_4001_pp0_iter10_reg <= data_in_data_0_V_reg_4001_pp0_iter9_reg;
                data_in_data_0_V_reg_4001_pp0_iter11_reg <= data_in_data_0_V_reg_4001_pp0_iter10_reg;
                data_in_data_0_V_reg_4001_pp0_iter12_reg <= data_in_data_0_V_reg_4001_pp0_iter11_reg;
                data_in_data_0_V_reg_4001_pp0_iter13_reg <= data_in_data_0_V_reg_4001_pp0_iter12_reg;
                data_in_data_0_V_reg_4001_pp0_iter14_reg <= data_in_data_0_V_reg_4001_pp0_iter13_reg;
                data_in_data_0_V_reg_4001_pp0_iter15_reg <= data_in_data_0_V_reg_4001_pp0_iter14_reg;
                data_in_data_0_V_reg_4001_pp0_iter16_reg <= data_in_data_0_V_reg_4001_pp0_iter15_reg;
                data_in_data_0_V_reg_4001_pp0_iter17_reg <= data_in_data_0_V_reg_4001_pp0_iter16_reg;
                data_in_data_0_V_reg_4001_pp0_iter18_reg <= data_in_data_0_V_reg_4001_pp0_iter17_reg;
                data_in_data_0_V_reg_4001_pp0_iter2_reg <= data_in_data_0_V_reg_4001_pp0_iter1_reg;
                data_in_data_0_V_reg_4001_pp0_iter3_reg <= data_in_data_0_V_reg_4001_pp0_iter2_reg;
                data_in_data_0_V_reg_4001_pp0_iter4_reg <= data_in_data_0_V_reg_4001_pp0_iter3_reg;
                data_in_data_0_V_reg_4001_pp0_iter5_reg <= data_in_data_0_V_reg_4001_pp0_iter4_reg;
                data_in_data_0_V_reg_4001_pp0_iter6_reg <= data_in_data_0_V_reg_4001_pp0_iter5_reg;
                data_in_data_0_V_reg_4001_pp0_iter7_reg <= data_in_data_0_V_reg_4001_pp0_iter6_reg;
                data_in_data_0_V_reg_4001_pp0_iter8_reg <= data_in_data_0_V_reg_4001_pp0_iter7_reg;
                data_in_data_0_V_reg_4001_pp0_iter9_reg <= data_in_data_0_V_reg_4001_pp0_iter8_reg;
                data_in_data_10_V_reg_4051_pp0_iter10_reg <= data_in_data_10_V_reg_4051_pp0_iter9_reg;
                data_in_data_10_V_reg_4051_pp0_iter11_reg <= data_in_data_10_V_reg_4051_pp0_iter10_reg;
                data_in_data_10_V_reg_4051_pp0_iter12_reg <= data_in_data_10_V_reg_4051_pp0_iter11_reg;
                data_in_data_10_V_reg_4051_pp0_iter13_reg <= data_in_data_10_V_reg_4051_pp0_iter12_reg;
                data_in_data_10_V_reg_4051_pp0_iter14_reg <= data_in_data_10_V_reg_4051_pp0_iter13_reg;
                data_in_data_10_V_reg_4051_pp0_iter15_reg <= data_in_data_10_V_reg_4051_pp0_iter14_reg;
                data_in_data_10_V_reg_4051_pp0_iter16_reg <= data_in_data_10_V_reg_4051_pp0_iter15_reg;
                data_in_data_10_V_reg_4051_pp0_iter17_reg <= data_in_data_10_V_reg_4051_pp0_iter16_reg;
                data_in_data_10_V_reg_4051_pp0_iter18_reg <= data_in_data_10_V_reg_4051_pp0_iter17_reg;
                data_in_data_10_V_reg_4051_pp0_iter2_reg <= data_in_data_10_V_reg_4051_pp0_iter1_reg;
                data_in_data_10_V_reg_4051_pp0_iter3_reg <= data_in_data_10_V_reg_4051_pp0_iter2_reg;
                data_in_data_10_V_reg_4051_pp0_iter4_reg <= data_in_data_10_V_reg_4051_pp0_iter3_reg;
                data_in_data_10_V_reg_4051_pp0_iter5_reg <= data_in_data_10_V_reg_4051_pp0_iter4_reg;
                data_in_data_10_V_reg_4051_pp0_iter6_reg <= data_in_data_10_V_reg_4051_pp0_iter5_reg;
                data_in_data_10_V_reg_4051_pp0_iter7_reg <= data_in_data_10_V_reg_4051_pp0_iter6_reg;
                data_in_data_10_V_reg_4051_pp0_iter8_reg <= data_in_data_10_V_reg_4051_pp0_iter7_reg;
                data_in_data_10_V_reg_4051_pp0_iter9_reg <= data_in_data_10_V_reg_4051_pp0_iter8_reg;
                data_in_data_1_V_reg_4006_pp0_iter10_reg <= data_in_data_1_V_reg_4006_pp0_iter9_reg;
                data_in_data_1_V_reg_4006_pp0_iter11_reg <= data_in_data_1_V_reg_4006_pp0_iter10_reg;
                data_in_data_1_V_reg_4006_pp0_iter12_reg <= data_in_data_1_V_reg_4006_pp0_iter11_reg;
                data_in_data_1_V_reg_4006_pp0_iter13_reg <= data_in_data_1_V_reg_4006_pp0_iter12_reg;
                data_in_data_1_V_reg_4006_pp0_iter14_reg <= data_in_data_1_V_reg_4006_pp0_iter13_reg;
                data_in_data_1_V_reg_4006_pp0_iter15_reg <= data_in_data_1_V_reg_4006_pp0_iter14_reg;
                data_in_data_1_V_reg_4006_pp0_iter16_reg <= data_in_data_1_V_reg_4006_pp0_iter15_reg;
                data_in_data_1_V_reg_4006_pp0_iter17_reg <= data_in_data_1_V_reg_4006_pp0_iter16_reg;
                data_in_data_1_V_reg_4006_pp0_iter18_reg <= data_in_data_1_V_reg_4006_pp0_iter17_reg;
                data_in_data_1_V_reg_4006_pp0_iter2_reg <= data_in_data_1_V_reg_4006_pp0_iter1_reg;
                data_in_data_1_V_reg_4006_pp0_iter3_reg <= data_in_data_1_V_reg_4006_pp0_iter2_reg;
                data_in_data_1_V_reg_4006_pp0_iter4_reg <= data_in_data_1_V_reg_4006_pp0_iter3_reg;
                data_in_data_1_V_reg_4006_pp0_iter5_reg <= data_in_data_1_V_reg_4006_pp0_iter4_reg;
                data_in_data_1_V_reg_4006_pp0_iter6_reg <= data_in_data_1_V_reg_4006_pp0_iter5_reg;
                data_in_data_1_V_reg_4006_pp0_iter7_reg <= data_in_data_1_V_reg_4006_pp0_iter6_reg;
                data_in_data_1_V_reg_4006_pp0_iter8_reg <= data_in_data_1_V_reg_4006_pp0_iter7_reg;
                data_in_data_1_V_reg_4006_pp0_iter9_reg <= data_in_data_1_V_reg_4006_pp0_iter8_reg;
                data_in_data_2_V_reg_4011_pp0_iter10_reg <= data_in_data_2_V_reg_4011_pp0_iter9_reg;
                data_in_data_2_V_reg_4011_pp0_iter11_reg <= data_in_data_2_V_reg_4011_pp0_iter10_reg;
                data_in_data_2_V_reg_4011_pp0_iter12_reg <= data_in_data_2_V_reg_4011_pp0_iter11_reg;
                data_in_data_2_V_reg_4011_pp0_iter13_reg <= data_in_data_2_V_reg_4011_pp0_iter12_reg;
                data_in_data_2_V_reg_4011_pp0_iter14_reg <= data_in_data_2_V_reg_4011_pp0_iter13_reg;
                data_in_data_2_V_reg_4011_pp0_iter15_reg <= data_in_data_2_V_reg_4011_pp0_iter14_reg;
                data_in_data_2_V_reg_4011_pp0_iter16_reg <= data_in_data_2_V_reg_4011_pp0_iter15_reg;
                data_in_data_2_V_reg_4011_pp0_iter17_reg <= data_in_data_2_V_reg_4011_pp0_iter16_reg;
                data_in_data_2_V_reg_4011_pp0_iter18_reg <= data_in_data_2_V_reg_4011_pp0_iter17_reg;
                data_in_data_2_V_reg_4011_pp0_iter2_reg <= data_in_data_2_V_reg_4011_pp0_iter1_reg;
                data_in_data_2_V_reg_4011_pp0_iter3_reg <= data_in_data_2_V_reg_4011_pp0_iter2_reg;
                data_in_data_2_V_reg_4011_pp0_iter4_reg <= data_in_data_2_V_reg_4011_pp0_iter3_reg;
                data_in_data_2_V_reg_4011_pp0_iter5_reg <= data_in_data_2_V_reg_4011_pp0_iter4_reg;
                data_in_data_2_V_reg_4011_pp0_iter6_reg <= data_in_data_2_V_reg_4011_pp0_iter5_reg;
                data_in_data_2_V_reg_4011_pp0_iter7_reg <= data_in_data_2_V_reg_4011_pp0_iter6_reg;
                data_in_data_2_V_reg_4011_pp0_iter8_reg <= data_in_data_2_V_reg_4011_pp0_iter7_reg;
                data_in_data_2_V_reg_4011_pp0_iter9_reg <= data_in_data_2_V_reg_4011_pp0_iter8_reg;
                data_in_data_3_V_reg_4016_pp0_iter10_reg <= data_in_data_3_V_reg_4016_pp0_iter9_reg;
                data_in_data_3_V_reg_4016_pp0_iter11_reg <= data_in_data_3_V_reg_4016_pp0_iter10_reg;
                data_in_data_3_V_reg_4016_pp0_iter12_reg <= data_in_data_3_V_reg_4016_pp0_iter11_reg;
                data_in_data_3_V_reg_4016_pp0_iter13_reg <= data_in_data_3_V_reg_4016_pp0_iter12_reg;
                data_in_data_3_V_reg_4016_pp0_iter14_reg <= data_in_data_3_V_reg_4016_pp0_iter13_reg;
                data_in_data_3_V_reg_4016_pp0_iter15_reg <= data_in_data_3_V_reg_4016_pp0_iter14_reg;
                data_in_data_3_V_reg_4016_pp0_iter16_reg <= data_in_data_3_V_reg_4016_pp0_iter15_reg;
                data_in_data_3_V_reg_4016_pp0_iter17_reg <= data_in_data_3_V_reg_4016_pp0_iter16_reg;
                data_in_data_3_V_reg_4016_pp0_iter18_reg <= data_in_data_3_V_reg_4016_pp0_iter17_reg;
                data_in_data_3_V_reg_4016_pp0_iter2_reg <= data_in_data_3_V_reg_4016_pp0_iter1_reg;
                data_in_data_3_V_reg_4016_pp0_iter3_reg <= data_in_data_3_V_reg_4016_pp0_iter2_reg;
                data_in_data_3_V_reg_4016_pp0_iter4_reg <= data_in_data_3_V_reg_4016_pp0_iter3_reg;
                data_in_data_3_V_reg_4016_pp0_iter5_reg <= data_in_data_3_V_reg_4016_pp0_iter4_reg;
                data_in_data_3_V_reg_4016_pp0_iter6_reg <= data_in_data_3_V_reg_4016_pp0_iter5_reg;
                data_in_data_3_V_reg_4016_pp0_iter7_reg <= data_in_data_3_V_reg_4016_pp0_iter6_reg;
                data_in_data_3_V_reg_4016_pp0_iter8_reg <= data_in_data_3_V_reg_4016_pp0_iter7_reg;
                data_in_data_3_V_reg_4016_pp0_iter9_reg <= data_in_data_3_V_reg_4016_pp0_iter8_reg;
                data_in_data_4_V_reg_4021_pp0_iter10_reg <= data_in_data_4_V_reg_4021_pp0_iter9_reg;
                data_in_data_4_V_reg_4021_pp0_iter11_reg <= data_in_data_4_V_reg_4021_pp0_iter10_reg;
                data_in_data_4_V_reg_4021_pp0_iter12_reg <= data_in_data_4_V_reg_4021_pp0_iter11_reg;
                data_in_data_4_V_reg_4021_pp0_iter13_reg <= data_in_data_4_V_reg_4021_pp0_iter12_reg;
                data_in_data_4_V_reg_4021_pp0_iter14_reg <= data_in_data_4_V_reg_4021_pp0_iter13_reg;
                data_in_data_4_V_reg_4021_pp0_iter15_reg <= data_in_data_4_V_reg_4021_pp0_iter14_reg;
                data_in_data_4_V_reg_4021_pp0_iter16_reg <= data_in_data_4_V_reg_4021_pp0_iter15_reg;
                data_in_data_4_V_reg_4021_pp0_iter17_reg <= data_in_data_4_V_reg_4021_pp0_iter16_reg;
                data_in_data_4_V_reg_4021_pp0_iter18_reg <= data_in_data_4_V_reg_4021_pp0_iter17_reg;
                data_in_data_4_V_reg_4021_pp0_iter2_reg <= data_in_data_4_V_reg_4021_pp0_iter1_reg;
                data_in_data_4_V_reg_4021_pp0_iter3_reg <= data_in_data_4_V_reg_4021_pp0_iter2_reg;
                data_in_data_4_V_reg_4021_pp0_iter4_reg <= data_in_data_4_V_reg_4021_pp0_iter3_reg;
                data_in_data_4_V_reg_4021_pp0_iter5_reg <= data_in_data_4_V_reg_4021_pp0_iter4_reg;
                data_in_data_4_V_reg_4021_pp0_iter6_reg <= data_in_data_4_V_reg_4021_pp0_iter5_reg;
                data_in_data_4_V_reg_4021_pp0_iter7_reg <= data_in_data_4_V_reg_4021_pp0_iter6_reg;
                data_in_data_4_V_reg_4021_pp0_iter8_reg <= data_in_data_4_V_reg_4021_pp0_iter7_reg;
                data_in_data_4_V_reg_4021_pp0_iter9_reg <= data_in_data_4_V_reg_4021_pp0_iter8_reg;
                data_in_data_5_V_reg_4026_pp0_iter10_reg <= data_in_data_5_V_reg_4026_pp0_iter9_reg;
                data_in_data_5_V_reg_4026_pp0_iter11_reg <= data_in_data_5_V_reg_4026_pp0_iter10_reg;
                data_in_data_5_V_reg_4026_pp0_iter12_reg <= data_in_data_5_V_reg_4026_pp0_iter11_reg;
                data_in_data_5_V_reg_4026_pp0_iter13_reg <= data_in_data_5_V_reg_4026_pp0_iter12_reg;
                data_in_data_5_V_reg_4026_pp0_iter14_reg <= data_in_data_5_V_reg_4026_pp0_iter13_reg;
                data_in_data_5_V_reg_4026_pp0_iter15_reg <= data_in_data_5_V_reg_4026_pp0_iter14_reg;
                data_in_data_5_V_reg_4026_pp0_iter16_reg <= data_in_data_5_V_reg_4026_pp0_iter15_reg;
                data_in_data_5_V_reg_4026_pp0_iter17_reg <= data_in_data_5_V_reg_4026_pp0_iter16_reg;
                data_in_data_5_V_reg_4026_pp0_iter18_reg <= data_in_data_5_V_reg_4026_pp0_iter17_reg;
                data_in_data_5_V_reg_4026_pp0_iter2_reg <= data_in_data_5_V_reg_4026_pp0_iter1_reg;
                data_in_data_5_V_reg_4026_pp0_iter3_reg <= data_in_data_5_V_reg_4026_pp0_iter2_reg;
                data_in_data_5_V_reg_4026_pp0_iter4_reg <= data_in_data_5_V_reg_4026_pp0_iter3_reg;
                data_in_data_5_V_reg_4026_pp0_iter5_reg <= data_in_data_5_V_reg_4026_pp0_iter4_reg;
                data_in_data_5_V_reg_4026_pp0_iter6_reg <= data_in_data_5_V_reg_4026_pp0_iter5_reg;
                data_in_data_5_V_reg_4026_pp0_iter7_reg <= data_in_data_5_V_reg_4026_pp0_iter6_reg;
                data_in_data_5_V_reg_4026_pp0_iter8_reg <= data_in_data_5_V_reg_4026_pp0_iter7_reg;
                data_in_data_5_V_reg_4026_pp0_iter9_reg <= data_in_data_5_V_reg_4026_pp0_iter8_reg;
                data_in_data_6_V_reg_4031_pp0_iter10_reg <= data_in_data_6_V_reg_4031_pp0_iter9_reg;
                data_in_data_6_V_reg_4031_pp0_iter11_reg <= data_in_data_6_V_reg_4031_pp0_iter10_reg;
                data_in_data_6_V_reg_4031_pp0_iter12_reg <= data_in_data_6_V_reg_4031_pp0_iter11_reg;
                data_in_data_6_V_reg_4031_pp0_iter13_reg <= data_in_data_6_V_reg_4031_pp0_iter12_reg;
                data_in_data_6_V_reg_4031_pp0_iter14_reg <= data_in_data_6_V_reg_4031_pp0_iter13_reg;
                data_in_data_6_V_reg_4031_pp0_iter15_reg <= data_in_data_6_V_reg_4031_pp0_iter14_reg;
                data_in_data_6_V_reg_4031_pp0_iter16_reg <= data_in_data_6_V_reg_4031_pp0_iter15_reg;
                data_in_data_6_V_reg_4031_pp0_iter17_reg <= data_in_data_6_V_reg_4031_pp0_iter16_reg;
                data_in_data_6_V_reg_4031_pp0_iter18_reg <= data_in_data_6_V_reg_4031_pp0_iter17_reg;
                data_in_data_6_V_reg_4031_pp0_iter2_reg <= data_in_data_6_V_reg_4031_pp0_iter1_reg;
                data_in_data_6_V_reg_4031_pp0_iter3_reg <= data_in_data_6_V_reg_4031_pp0_iter2_reg;
                data_in_data_6_V_reg_4031_pp0_iter4_reg <= data_in_data_6_V_reg_4031_pp0_iter3_reg;
                data_in_data_6_V_reg_4031_pp0_iter5_reg <= data_in_data_6_V_reg_4031_pp0_iter4_reg;
                data_in_data_6_V_reg_4031_pp0_iter6_reg <= data_in_data_6_V_reg_4031_pp0_iter5_reg;
                data_in_data_6_V_reg_4031_pp0_iter7_reg <= data_in_data_6_V_reg_4031_pp0_iter6_reg;
                data_in_data_6_V_reg_4031_pp0_iter8_reg <= data_in_data_6_V_reg_4031_pp0_iter7_reg;
                data_in_data_6_V_reg_4031_pp0_iter9_reg <= data_in_data_6_V_reg_4031_pp0_iter8_reg;
                data_in_data_7_V_reg_4036_pp0_iter10_reg <= data_in_data_7_V_reg_4036_pp0_iter9_reg;
                data_in_data_7_V_reg_4036_pp0_iter11_reg <= data_in_data_7_V_reg_4036_pp0_iter10_reg;
                data_in_data_7_V_reg_4036_pp0_iter12_reg <= data_in_data_7_V_reg_4036_pp0_iter11_reg;
                data_in_data_7_V_reg_4036_pp0_iter13_reg <= data_in_data_7_V_reg_4036_pp0_iter12_reg;
                data_in_data_7_V_reg_4036_pp0_iter14_reg <= data_in_data_7_V_reg_4036_pp0_iter13_reg;
                data_in_data_7_V_reg_4036_pp0_iter15_reg <= data_in_data_7_V_reg_4036_pp0_iter14_reg;
                data_in_data_7_V_reg_4036_pp0_iter16_reg <= data_in_data_7_V_reg_4036_pp0_iter15_reg;
                data_in_data_7_V_reg_4036_pp0_iter17_reg <= data_in_data_7_V_reg_4036_pp0_iter16_reg;
                data_in_data_7_V_reg_4036_pp0_iter18_reg <= data_in_data_7_V_reg_4036_pp0_iter17_reg;
                data_in_data_7_V_reg_4036_pp0_iter2_reg <= data_in_data_7_V_reg_4036_pp0_iter1_reg;
                data_in_data_7_V_reg_4036_pp0_iter3_reg <= data_in_data_7_V_reg_4036_pp0_iter2_reg;
                data_in_data_7_V_reg_4036_pp0_iter4_reg <= data_in_data_7_V_reg_4036_pp0_iter3_reg;
                data_in_data_7_V_reg_4036_pp0_iter5_reg <= data_in_data_7_V_reg_4036_pp0_iter4_reg;
                data_in_data_7_V_reg_4036_pp0_iter6_reg <= data_in_data_7_V_reg_4036_pp0_iter5_reg;
                data_in_data_7_V_reg_4036_pp0_iter7_reg <= data_in_data_7_V_reg_4036_pp0_iter6_reg;
                data_in_data_7_V_reg_4036_pp0_iter8_reg <= data_in_data_7_V_reg_4036_pp0_iter7_reg;
                data_in_data_7_V_reg_4036_pp0_iter9_reg <= data_in_data_7_V_reg_4036_pp0_iter8_reg;
                data_in_data_8_V_reg_4041_pp0_iter10_reg <= data_in_data_8_V_reg_4041_pp0_iter9_reg;
                data_in_data_8_V_reg_4041_pp0_iter11_reg <= data_in_data_8_V_reg_4041_pp0_iter10_reg;
                data_in_data_8_V_reg_4041_pp0_iter12_reg <= data_in_data_8_V_reg_4041_pp0_iter11_reg;
                data_in_data_8_V_reg_4041_pp0_iter13_reg <= data_in_data_8_V_reg_4041_pp0_iter12_reg;
                data_in_data_8_V_reg_4041_pp0_iter14_reg <= data_in_data_8_V_reg_4041_pp0_iter13_reg;
                data_in_data_8_V_reg_4041_pp0_iter15_reg <= data_in_data_8_V_reg_4041_pp0_iter14_reg;
                data_in_data_8_V_reg_4041_pp0_iter16_reg <= data_in_data_8_V_reg_4041_pp0_iter15_reg;
                data_in_data_8_V_reg_4041_pp0_iter17_reg <= data_in_data_8_V_reg_4041_pp0_iter16_reg;
                data_in_data_8_V_reg_4041_pp0_iter18_reg <= data_in_data_8_V_reg_4041_pp0_iter17_reg;
                data_in_data_8_V_reg_4041_pp0_iter2_reg <= data_in_data_8_V_reg_4041_pp0_iter1_reg;
                data_in_data_8_V_reg_4041_pp0_iter3_reg <= data_in_data_8_V_reg_4041_pp0_iter2_reg;
                data_in_data_8_V_reg_4041_pp0_iter4_reg <= data_in_data_8_V_reg_4041_pp0_iter3_reg;
                data_in_data_8_V_reg_4041_pp0_iter5_reg <= data_in_data_8_V_reg_4041_pp0_iter4_reg;
                data_in_data_8_V_reg_4041_pp0_iter6_reg <= data_in_data_8_V_reg_4041_pp0_iter5_reg;
                data_in_data_8_V_reg_4041_pp0_iter7_reg <= data_in_data_8_V_reg_4041_pp0_iter6_reg;
                data_in_data_8_V_reg_4041_pp0_iter8_reg <= data_in_data_8_V_reg_4041_pp0_iter7_reg;
                data_in_data_8_V_reg_4041_pp0_iter9_reg <= data_in_data_8_V_reg_4041_pp0_iter8_reg;
                data_in_data_9_V_reg_4046_pp0_iter10_reg <= data_in_data_9_V_reg_4046_pp0_iter9_reg;
                data_in_data_9_V_reg_4046_pp0_iter11_reg <= data_in_data_9_V_reg_4046_pp0_iter10_reg;
                data_in_data_9_V_reg_4046_pp0_iter12_reg <= data_in_data_9_V_reg_4046_pp0_iter11_reg;
                data_in_data_9_V_reg_4046_pp0_iter13_reg <= data_in_data_9_V_reg_4046_pp0_iter12_reg;
                data_in_data_9_V_reg_4046_pp0_iter14_reg <= data_in_data_9_V_reg_4046_pp0_iter13_reg;
                data_in_data_9_V_reg_4046_pp0_iter15_reg <= data_in_data_9_V_reg_4046_pp0_iter14_reg;
                data_in_data_9_V_reg_4046_pp0_iter16_reg <= data_in_data_9_V_reg_4046_pp0_iter15_reg;
                data_in_data_9_V_reg_4046_pp0_iter17_reg <= data_in_data_9_V_reg_4046_pp0_iter16_reg;
                data_in_data_9_V_reg_4046_pp0_iter18_reg <= data_in_data_9_V_reg_4046_pp0_iter17_reg;
                data_in_data_9_V_reg_4046_pp0_iter2_reg <= data_in_data_9_V_reg_4046_pp0_iter1_reg;
                data_in_data_9_V_reg_4046_pp0_iter3_reg <= data_in_data_9_V_reg_4046_pp0_iter2_reg;
                data_in_data_9_V_reg_4046_pp0_iter4_reg <= data_in_data_9_V_reg_4046_pp0_iter3_reg;
                data_in_data_9_V_reg_4046_pp0_iter5_reg <= data_in_data_9_V_reg_4046_pp0_iter4_reg;
                data_in_data_9_V_reg_4046_pp0_iter6_reg <= data_in_data_9_V_reg_4046_pp0_iter5_reg;
                data_in_data_9_V_reg_4046_pp0_iter7_reg <= data_in_data_9_V_reg_4046_pp0_iter6_reg;
                data_in_data_9_V_reg_4046_pp0_iter8_reg <= data_in_data_9_V_reg_4046_pp0_iter7_reg;
                data_in_data_9_V_reg_4046_pp0_iter9_reg <= data_in_data_9_V_reg_4046_pp0_iter8_reg;
                ddsv_i_V_0_1_reg_4286 <= grp_phase_to_sincos_wLUT_fu_340_ap_return_0;
                ddsv_i_V_0_2_reg_4296 <= grp_phase_to_sincos_wLUT_fu_349_ap_return_0;
                ddsv_i_V_0_3_reg_4306 <= grp_phase_to_sincos_wLUT_fu_358_ap_return_0;
                ddsv_i_V_0_4_reg_4316 <= grp_phase_to_sincos_wLUT_fu_367_ap_return_0;
                ddsv_i_V_0_5_reg_4326 <= grp_phase_to_sincos_wLUT_fu_376_ap_return_0;
                ddsv_i_V_0_6_reg_4336 <= grp_phase_to_sincos_wLUT_fu_385_ap_return_0;
                ddsv_i_V_0_7_reg_4346 <= grp_phase_to_sincos_wLUT_fu_394_ap_return_0;
                ddsv_i_V_reg_4276 <= grp_phase_to_sincos_wLUT_fu_331_ap_return_0;
                ddsv_q_V_0_1_reg_4291 <= grp_phase_to_sincos_wLUT_fu_340_ap_return_1;
                ddsv_q_V_0_2_reg_4301 <= grp_phase_to_sincos_wLUT_fu_349_ap_return_1;
                ddsv_q_V_0_3_reg_4311 <= grp_phase_to_sincos_wLUT_fu_358_ap_return_1;
                ddsv_q_V_0_4_reg_4321 <= grp_phase_to_sincos_wLUT_fu_367_ap_return_1;
                ddsv_q_V_0_5_reg_4331 <= grp_phase_to_sincos_wLUT_fu_376_ap_return_1;
                ddsv_q_V_0_6_reg_4341 <= grp_phase_to_sincos_wLUT_fu_385_ap_return_1;
                ddsv_q_V_0_7_reg_4351 <= grp_phase_to_sincos_wLUT_fu_394_ap_return_1;
                ddsv_q_V_reg_4281 <= grp_phase_to_sincos_wLUT_fu_331_ap_return_1;
                group_V_reg_4081_pp0_iter10_reg <= group_V_reg_4081_pp0_iter9_reg;
                group_V_reg_4081_pp0_iter11_reg <= group_V_reg_4081_pp0_iter10_reg;
                group_V_reg_4081_pp0_iter12_reg <= group_V_reg_4081_pp0_iter11_reg;
                group_V_reg_4081_pp0_iter13_reg <= group_V_reg_4081_pp0_iter12_reg;
                group_V_reg_4081_pp0_iter14_reg <= group_V_reg_4081_pp0_iter13_reg;
                group_V_reg_4081_pp0_iter15_reg <= group_V_reg_4081_pp0_iter14_reg;
                group_V_reg_4081_pp0_iter16_reg <= group_V_reg_4081_pp0_iter15_reg;
                group_V_reg_4081_pp0_iter17_reg <= group_V_reg_4081_pp0_iter16_reg;
                group_V_reg_4081_pp0_iter18_reg <= group_V_reg_4081_pp0_iter17_reg;
                group_V_reg_4081_pp0_iter19_reg <= group_V_reg_4081_pp0_iter18_reg;
                group_V_reg_4081_pp0_iter20_reg <= group_V_reg_4081_pp0_iter19_reg;
                group_V_reg_4081_pp0_iter21_reg <= group_V_reg_4081_pp0_iter20_reg;
                group_V_reg_4081_pp0_iter22_reg <= group_V_reg_4081_pp0_iter21_reg;
                group_V_reg_4081_pp0_iter23_reg <= group_V_reg_4081_pp0_iter22_reg;
                group_V_reg_4081_pp0_iter24_reg <= group_V_reg_4081_pp0_iter23_reg;
                group_V_reg_4081_pp0_iter25_reg <= group_V_reg_4081_pp0_iter24_reg;
                group_V_reg_4081_pp0_iter2_reg <= group_V_reg_4081_pp0_iter1_reg;
                group_V_reg_4081_pp0_iter3_reg <= group_V_reg_4081_pp0_iter2_reg;
                group_V_reg_4081_pp0_iter4_reg <= group_V_reg_4081_pp0_iter3_reg;
                group_V_reg_4081_pp0_iter5_reg <= group_V_reg_4081_pp0_iter4_reg;
                group_V_reg_4081_pp0_iter6_reg <= group_V_reg_4081_pp0_iter5_reg;
                group_V_reg_4081_pp0_iter7_reg <= group_V_reg_4081_pp0_iter6_reg;
                group_V_reg_4081_pp0_iter8_reg <= group_V_reg_4081_pp0_iter7_reg;
                group_V_reg_4081_pp0_iter9_reg <= group_V_reg_4081_pp0_iter8_reg;
                icmp_ln412_10_reg_5006 <= icmp_ln412_10_fu_1885_p2;
                icmp_ln412_11_reg_5011 <= icmp_ln412_11_fu_1924_p2;
                icmp_ln412_12_reg_5016 <= icmp_ln412_12_fu_1963_p2;
                icmp_ln412_13_reg_5021 <= icmp_ln412_13_fu_2002_p2;
                icmp_ln412_14_reg_5026 <= icmp_ln412_14_fu_2041_p2;
                icmp_ln412_15_reg_5031 <= icmp_ln412_15_fu_2080_p2;
                icmp_ln412_1_reg_4961 <= icmp_ln412_1_fu_1534_p2;
                icmp_ln412_2_reg_4966 <= icmp_ln412_2_fu_1573_p2;
                icmp_ln412_3_reg_4971 <= icmp_ln412_3_fu_1612_p2;
                icmp_ln412_4_reg_4976 <= icmp_ln412_4_fu_1651_p2;
                icmp_ln412_5_reg_4981 <= icmp_ln412_5_fu_1690_p2;
                icmp_ln412_6_reg_4986 <= icmp_ln412_6_fu_1729_p2;
                icmp_ln412_7_reg_4991 <= icmp_ln412_7_fu_1768_p2;
                icmp_ln412_8_reg_4996 <= icmp_ln412_8_fu_1807_p2;
                icmp_ln412_9_reg_5001 <= icmp_ln412_9_fu_1846_p2;
                icmp_ln412_reg_4956 <= icmp_ln412_fu_1495_p2;
                mul_ln1118_10_reg_4587 <= grp_fu_3851_p2;
                mul_ln1118_11_reg_4593 <= grp_fu_3857_p2;
                mul_ln1118_12_reg_4599 <= grp_fu_3863_p2;
                mul_ln1118_14_reg_4604 <= grp_fu_3869_p2;
                mul_ln1118_15_reg_4610 <= grp_fu_3875_p2;
                mul_ln1118_16_reg_4616 <= grp_fu_3881_p2;
                mul_ln1118_18_reg_4621 <= grp_fu_3887_p2;
                mul_ln1118_19_reg_4627 <= grp_fu_3893_p2;
                mul_ln1118_20_reg_4633 <= grp_fu_3899_p2;
                mul_ln1118_22_reg_4638 <= grp_fu_3905_p2;
                mul_ln1118_23_reg_4644 <= grp_fu_3911_p2;
                mul_ln1118_24_reg_4650 <= grp_fu_3917_p2;
                mul_ln1118_26_reg_4655 <= grp_fu_3923_p2;
                mul_ln1118_27_reg_4661 <= grp_fu_3929_p2;
                mul_ln1118_28_reg_4667 <= grp_fu_3935_p2;
                mul_ln1118_2_reg_4553 <= grp_fu_3815_p2;
                mul_ln1118_30_reg_4672 <= grp_fu_3941_p2;
                mul_ln1118_31_reg_4678 <= grp_fu_3947_p2;
                mul_ln1118_3_reg_4559 <= grp_fu_3821_p2;
                mul_ln1118_4_reg_4565 <= grp_fu_3827_p2;
                mul_ln1118_6_reg_4570 <= grp_fu_3833_p2;
                mul_ln1118_7_reg_4576 <= grp_fu_3839_p2;
                mul_ln1118_8_reg_4582 <= grp_fu_3845_p2;
                mul_ln1118_reg_4548 <= grp_fu_3809_p2;
                sext_ln1116_11_reg_4488 <= sext_ln1116_11_fu_1184_p1;
                sext_ln1116_13_reg_4512 <= sext_ln1116_13_fu_1196_p1;
                sext_ln1116_15_reg_4536 <= sext_ln1116_15_fu_1208_p1;
                sext_ln1116_1_reg_4368 <= sext_ln1116_1_fu_1124_p1;
                sext_ln1116_3_reg_4392 <= sext_ln1116_3_fu_1136_p1;
                sext_ln1116_5_reg_4416 <= sext_ln1116_5_fu_1148_p1;
                sext_ln1116_7_reg_4440 <= sext_ln1116_7_fu_1160_p1;
                sext_ln1116_9_reg_4464 <= sext_ln1116_9_fu_1172_p1;
                sext_ln1118_10_reg_4422 <= sext_ln1118_10_fu_1151_p1;
                sext_ln1118_11_reg_4446 <= sext_ln1118_11_fu_1163_p1;
                sext_ln1118_12_reg_4470 <= sext_ln1118_12_fu_1175_p1;
                sext_ln1118_13_reg_4494 <= sext_ln1118_13_fu_1187_p1;
                sext_ln1118_14_reg_4518 <= sext_ln1118_14_fu_1199_p1;
                sext_ln1118_15_reg_4542 <= sext_ln1118_15_fu_1211_p1;
                sext_ln1118_1_reg_4374 <= sext_ln1118_1_fu_1127_p1;
                sext_ln1118_9_reg_4398 <= sext_ln1118_9_fu_1139_p1;
                sub_ln1193_1_reg_4718_pp0_iter23_reg <= sub_ln1193_1_reg_4718;
                sub_ln1193_2_reg_4752_pp0_iter23_reg <= sub_ln1193_2_reg_4752;
                sub_ln1193_3_reg_4786_pp0_iter23_reg <= sub_ln1193_3_reg_4786;
                sub_ln1193_4_reg_4820_pp0_iter23_reg <= sub_ln1193_4_reg_4820;
                sub_ln1193_5_reg_4854_pp0_iter23_reg <= sub_ln1193_5_reg_4854;
                sub_ln1193_6_reg_4888_pp0_iter23_reg <= sub_ln1193_6_reg_4888;
                sub_ln1193_7_reg_4922_pp0_iter23_reg <= sub_ln1193_7_reg_4922;
                sub_ln1193_reg_4684_pp0_iter23_reg <= sub_ln1193_reg_4684;
                tmp_100_reg_4931 <= grp_fu_3995_p3(31 downto 31);
                tmp_100_reg_4931_pp0_iter23_reg <= tmp_100_reg_4931;
                tmp_100_reg_4931_pp0_iter24_reg <= tmp_100_reg_4931_pp0_iter23_reg;
                tmp_103_reg_5280 <= add_ln415_14_fu_2745_p2(15 downto 15);
                tmp_104_reg_4950 <= add_ln1192_15_fu_1448_p2(32 downto 32);
                tmp_104_reg_4950_pp0_iter23_reg <= tmp_104_reg_4950;
                tmp_104_reg_4950_pp0_iter24_reg <= tmp_104_reg_4950_pp0_iter23_reg;
                tmp_107_reg_5297 <= add_ln415_15_fu_2788_p2(15 downto 15);
                tmp_10_reg_4194 <= accumulator_phases_V_q0(43 downto 22);
                tmp_11_reg_4113_pp0_iter2_reg <= tmp_11_reg_4113;
                tmp_11_reg_4113_pp0_iter3_reg <= tmp_11_reg_4113_pp0_iter2_reg;
                tmp_12_reg_4118_pp0_iter2_reg <= tmp_12_reg_4118;
                tmp_12_reg_4118_pp0_iter3_reg <= tmp_12_reg_4118_pp0_iter2_reg;
                tmp_14_reg_5042 <= add_ln415_fu_2115_p2(15 downto 15);
                tmp_16_reg_4712 <= add_ln1192_1_fu_1231_p2(32 downto 32);
                tmp_16_reg_4712_pp0_iter23_reg <= tmp_16_reg_4712;
                tmp_16_reg_4712_pp0_iter24_reg <= tmp_16_reg_4712_pp0_iter23_reg;
                tmp_17_reg_4200 <= accumulator_phases_V_q0(65 downto 44);
                tmp_18_reg_4123_pp0_iter2_reg <= tmp_18_reg_4123;
                tmp_18_reg_4123_pp0_iter3_reg <= tmp_18_reg_4123_pp0_iter2_reg;
                tmp_19_reg_4128_pp0_iter2_reg <= tmp_19_reg_4128;
                tmp_19_reg_4128_pp0_iter3_reg <= tmp_19_reg_4128_pp0_iter2_reg;
                tmp_1_reg_4061_pp0_iter10_reg <= tmp_1_reg_4061_pp0_iter9_reg;
                tmp_1_reg_4061_pp0_iter11_reg <= tmp_1_reg_4061_pp0_iter10_reg;
                tmp_1_reg_4061_pp0_iter12_reg <= tmp_1_reg_4061_pp0_iter11_reg;
                tmp_1_reg_4061_pp0_iter13_reg <= tmp_1_reg_4061_pp0_iter12_reg;
                tmp_1_reg_4061_pp0_iter14_reg <= tmp_1_reg_4061_pp0_iter13_reg;
                tmp_1_reg_4061_pp0_iter15_reg <= tmp_1_reg_4061_pp0_iter14_reg;
                tmp_1_reg_4061_pp0_iter16_reg <= tmp_1_reg_4061_pp0_iter15_reg;
                tmp_1_reg_4061_pp0_iter17_reg <= tmp_1_reg_4061_pp0_iter16_reg;
                tmp_1_reg_4061_pp0_iter18_reg <= tmp_1_reg_4061_pp0_iter17_reg;
                tmp_1_reg_4061_pp0_iter2_reg <= tmp_1_reg_4061_pp0_iter1_reg;
                tmp_1_reg_4061_pp0_iter3_reg <= tmp_1_reg_4061_pp0_iter2_reg;
                tmp_1_reg_4061_pp0_iter4_reg <= tmp_1_reg_4061_pp0_iter3_reg;
                tmp_1_reg_4061_pp0_iter5_reg <= tmp_1_reg_4061_pp0_iter4_reg;
                tmp_1_reg_4061_pp0_iter6_reg <= tmp_1_reg_4061_pp0_iter5_reg;
                tmp_1_reg_4061_pp0_iter7_reg <= tmp_1_reg_4061_pp0_iter6_reg;
                tmp_1_reg_4061_pp0_iter8_reg <= tmp_1_reg_4061_pp0_iter7_reg;
                tmp_1_reg_4061_pp0_iter9_reg <= tmp_1_reg_4061_pp0_iter8_reg;
                tmp_23_reg_4206 <= accumulator_phases_V_q0(87 downto 66);
                tmp_24_reg_4212 <= accumulator_phases_V_q0(109 downto 88);
                tmp_25_reg_4218 <= accumulator_phases_V_q0(131 downto 110);
                tmp_26_reg_4224 <= accumulator_phases_V_q0(153 downto 132);
                tmp_27_reg_4230 <= accumulator_phases_V_q0(175 downto 154);
                tmp_2_reg_4066_pp0_iter10_reg <= tmp_2_reg_4066_pp0_iter9_reg;
                tmp_2_reg_4066_pp0_iter11_reg <= tmp_2_reg_4066_pp0_iter10_reg;
                tmp_2_reg_4066_pp0_iter12_reg <= tmp_2_reg_4066_pp0_iter11_reg;
                tmp_2_reg_4066_pp0_iter13_reg <= tmp_2_reg_4066_pp0_iter12_reg;
                tmp_2_reg_4066_pp0_iter14_reg <= tmp_2_reg_4066_pp0_iter13_reg;
                tmp_2_reg_4066_pp0_iter15_reg <= tmp_2_reg_4066_pp0_iter14_reg;
                tmp_2_reg_4066_pp0_iter16_reg <= tmp_2_reg_4066_pp0_iter15_reg;
                tmp_2_reg_4066_pp0_iter17_reg <= tmp_2_reg_4066_pp0_iter16_reg;
                tmp_2_reg_4066_pp0_iter18_reg <= tmp_2_reg_4066_pp0_iter17_reg;
                tmp_2_reg_4066_pp0_iter2_reg <= tmp_2_reg_4066_pp0_iter1_reg;
                tmp_2_reg_4066_pp0_iter3_reg <= tmp_2_reg_4066_pp0_iter2_reg;
                tmp_2_reg_4066_pp0_iter4_reg <= tmp_2_reg_4066_pp0_iter3_reg;
                tmp_2_reg_4066_pp0_iter5_reg <= tmp_2_reg_4066_pp0_iter4_reg;
                tmp_2_reg_4066_pp0_iter6_reg <= tmp_2_reg_4066_pp0_iter5_reg;
                tmp_2_reg_4066_pp0_iter7_reg <= tmp_2_reg_4066_pp0_iter6_reg;
                tmp_2_reg_4066_pp0_iter8_reg <= tmp_2_reg_4066_pp0_iter7_reg;
                tmp_2_reg_4066_pp0_iter9_reg <= tmp_2_reg_4066_pp0_iter8_reg;
                tmp_30_reg_5059 <= add_ln415_1_fu_2158_p2(15 downto 15);
                tmp_31_reg_4133_pp0_iter2_reg <= tmp_31_reg_4133;
                tmp_31_reg_4133_pp0_iter3_reg <= tmp_31_reg_4133_pp0_iter2_reg;
                tmp_32_reg_4138_pp0_iter2_reg <= tmp_32_reg_4138;
                tmp_32_reg_4138_pp0_iter3_reg <= tmp_32_reg_4138_pp0_iter2_reg;
                tmp_34_reg_4727 <= grp_fu_3959_p3(31 downto 31);
                tmp_34_reg_4727_pp0_iter23_reg <= tmp_34_reg_4727;
                tmp_34_reg_4727_pp0_iter24_reg <= tmp_34_reg_4727_pp0_iter23_reg;
                tmp_37_reg_4143_pp0_iter2_reg <= tmp_37_reg_4143;
                tmp_37_reg_4143_pp0_iter3_reg <= tmp_37_reg_4143_pp0_iter2_reg;
                tmp_38_reg_4148_pp0_iter2_reg <= tmp_38_reg_4148;
                tmp_38_reg_4148_pp0_iter3_reg <= tmp_38_reg_4148_pp0_iter2_reg;
                tmp_3_reg_4071_pp0_iter10_reg <= tmp_3_reg_4071_pp0_iter9_reg;
                tmp_3_reg_4071_pp0_iter11_reg <= tmp_3_reg_4071_pp0_iter10_reg;
                tmp_3_reg_4071_pp0_iter12_reg <= tmp_3_reg_4071_pp0_iter11_reg;
                tmp_3_reg_4071_pp0_iter13_reg <= tmp_3_reg_4071_pp0_iter12_reg;
                tmp_3_reg_4071_pp0_iter14_reg <= tmp_3_reg_4071_pp0_iter13_reg;
                tmp_3_reg_4071_pp0_iter15_reg <= tmp_3_reg_4071_pp0_iter14_reg;
                tmp_3_reg_4071_pp0_iter16_reg <= tmp_3_reg_4071_pp0_iter15_reg;
                tmp_3_reg_4071_pp0_iter17_reg <= tmp_3_reg_4071_pp0_iter16_reg;
                tmp_3_reg_4071_pp0_iter18_reg <= tmp_3_reg_4071_pp0_iter17_reg;
                tmp_3_reg_4071_pp0_iter2_reg <= tmp_3_reg_4071_pp0_iter1_reg;
                tmp_3_reg_4071_pp0_iter3_reg <= tmp_3_reg_4071_pp0_iter2_reg;
                tmp_3_reg_4071_pp0_iter4_reg <= tmp_3_reg_4071_pp0_iter3_reg;
                tmp_3_reg_4071_pp0_iter5_reg <= tmp_3_reg_4071_pp0_iter4_reg;
                tmp_3_reg_4071_pp0_iter6_reg <= tmp_3_reg_4071_pp0_iter5_reg;
                tmp_3_reg_4071_pp0_iter7_reg <= tmp_3_reg_4071_pp0_iter6_reg;
                tmp_3_reg_4071_pp0_iter8_reg <= tmp_3_reg_4071_pp0_iter7_reg;
                tmp_3_reg_4071_pp0_iter9_reg <= tmp_3_reg_4071_pp0_iter8_reg;
                tmp_42_reg_5076 <= add_ln415_2_fu_2205_p2(15 downto 15);
                tmp_43_reg_4153_pp0_iter2_reg <= tmp_43_reg_4153;
                tmp_43_reg_4153_pp0_iter3_reg <= tmp_43_reg_4153_pp0_iter2_reg;
                tmp_44_reg_4158_pp0_iter2_reg <= tmp_44_reg_4158;
                tmp_44_reg_4158_pp0_iter3_reg <= tmp_44_reg_4158_pp0_iter2_reg;
                tmp_46_reg_4746 <= add_ln1192_3_fu_1262_p2(32 downto 32);
                tmp_46_reg_4746_pp0_iter23_reg <= tmp_46_reg_4746;
                tmp_46_reg_4746_pp0_iter24_reg <= tmp_46_reg_4746_pp0_iter23_reg;
                tmp_49_reg_4163_pp0_iter2_reg <= tmp_49_reg_4163;
                tmp_49_reg_4163_pp0_iter3_reg <= tmp_49_reg_4163_pp0_iter2_reg;
                tmp_4_reg_4076_pp0_iter10_reg <= tmp_4_reg_4076_pp0_iter9_reg;
                tmp_4_reg_4076_pp0_iter11_reg <= tmp_4_reg_4076_pp0_iter10_reg;
                tmp_4_reg_4076_pp0_iter12_reg <= tmp_4_reg_4076_pp0_iter11_reg;
                tmp_4_reg_4076_pp0_iter13_reg <= tmp_4_reg_4076_pp0_iter12_reg;
                tmp_4_reg_4076_pp0_iter14_reg <= tmp_4_reg_4076_pp0_iter13_reg;
                tmp_4_reg_4076_pp0_iter15_reg <= tmp_4_reg_4076_pp0_iter14_reg;
                tmp_4_reg_4076_pp0_iter16_reg <= tmp_4_reg_4076_pp0_iter15_reg;
                tmp_4_reg_4076_pp0_iter17_reg <= tmp_4_reg_4076_pp0_iter16_reg;
                tmp_4_reg_4076_pp0_iter18_reg <= tmp_4_reg_4076_pp0_iter17_reg;
                tmp_4_reg_4076_pp0_iter2_reg <= tmp_4_reg_4076_pp0_iter1_reg;
                tmp_4_reg_4076_pp0_iter3_reg <= tmp_4_reg_4076_pp0_iter2_reg;
                tmp_4_reg_4076_pp0_iter4_reg <= tmp_4_reg_4076_pp0_iter3_reg;
                tmp_4_reg_4076_pp0_iter5_reg <= tmp_4_reg_4076_pp0_iter4_reg;
                tmp_4_reg_4076_pp0_iter6_reg <= tmp_4_reg_4076_pp0_iter5_reg;
                tmp_4_reg_4076_pp0_iter7_reg <= tmp_4_reg_4076_pp0_iter6_reg;
                tmp_4_reg_4076_pp0_iter8_reg <= tmp_4_reg_4076_pp0_iter7_reg;
                tmp_4_reg_4076_pp0_iter9_reg <= tmp_4_reg_4076_pp0_iter8_reg;
                tmp_50_reg_4168_pp0_iter2_reg <= tmp_50_reg_4168;
                tmp_50_reg_4168_pp0_iter3_reg <= tmp_50_reg_4168_pp0_iter2_reg;
                tmp_54_reg_5093 <= add_ln415_3_fu_2248_p2(15 downto 15);
                tmp_55_reg_4173_pp0_iter2_reg <= tmp_55_reg_4173;
                tmp_55_reg_4173_pp0_iter3_reg <= tmp_55_reg_4173_pp0_iter2_reg;
                tmp_56_reg_4178_pp0_iter2_reg <= tmp_56_reg_4178;
                tmp_56_reg_4178_pp0_iter3_reg <= tmp_56_reg_4178_pp0_iter2_reg;
                tmp_58_reg_4761 <= grp_fu_3965_p3(31 downto 31);
                tmp_58_reg_4761_pp0_iter23_reg <= tmp_58_reg_4761;
                tmp_58_reg_4761_pp0_iter24_reg <= tmp_58_reg_4761_pp0_iter23_reg;
                tmp_5_reg_4103_pp0_iter2_reg <= tmp_5_reg_4103;
                tmp_5_reg_4103_pp0_iter3_reg <= tmp_5_reg_4103_pp0_iter2_reg;
                tmp_63_reg_5110 <= add_ln415_4_fu_2295_p2(15 downto 15);
                tmp_64_reg_4780 <= add_ln1192_5_fu_1293_p2(32 downto 32);
                tmp_64_reg_4780_pp0_iter23_reg <= tmp_64_reg_4780;
                tmp_64_reg_4780_pp0_iter24_reg <= tmp_64_reg_4780_pp0_iter23_reg;
                tmp_67_reg_5127 <= add_ln415_5_fu_2338_p2(15 downto 15);
                tmp_68_reg_4795 <= grp_fu_3971_p3(31 downto 31);
                tmp_68_reg_4795_pp0_iter23_reg <= tmp_68_reg_4795;
                tmp_68_reg_4795_pp0_iter24_reg <= tmp_68_reg_4795_pp0_iter23_reg;
                tmp_6_reg_4693 <= grp_fu_3953_p3(31 downto 31);
                tmp_6_reg_4693_pp0_iter23_reg <= tmp_6_reg_4693;
                tmp_6_reg_4693_pp0_iter24_reg <= tmp_6_reg_4693_pp0_iter23_reg;
                tmp_71_reg_5144 <= add_ln415_6_fu_2385_p2(15 downto 15);
                tmp_72_reg_4814 <= add_ln1192_7_fu_1324_p2(32 downto 32);
                tmp_72_reg_4814_pp0_iter23_reg <= tmp_72_reg_4814;
                tmp_72_reg_4814_pp0_iter24_reg <= tmp_72_reg_4814_pp0_iter23_reg;
                tmp_75_reg_5161 <= add_ln415_7_fu_2428_p2(15 downto 15);
                tmp_76_reg_4829 <= grp_fu_3977_p3(31 downto 31);
                tmp_76_reg_4829_pp0_iter23_reg <= tmp_76_reg_4829;
                tmp_76_reg_4829_pp0_iter24_reg <= tmp_76_reg_4829_pp0_iter23_reg;
                tmp_79_reg_5178 <= add_ln415_8_fu_2475_p2(15 downto 15);
                tmp_80_reg_4848 <= add_ln1192_9_fu_1355_p2(32 downto 32);
                tmp_80_reg_4848_pp0_iter23_reg <= tmp_80_reg_4848;
                tmp_80_reg_4848_pp0_iter24_reg <= tmp_80_reg_4848_pp0_iter23_reg;
                tmp_83_reg_5195 <= add_ln415_9_fu_2518_p2(15 downto 15);
                tmp_84_reg_4863 <= grp_fu_3983_p3(31 downto 31);
                tmp_84_reg_4863_pp0_iter23_reg <= tmp_84_reg_4863;
                tmp_84_reg_4863_pp0_iter24_reg <= tmp_84_reg_4863_pp0_iter23_reg;
                tmp_87_reg_5212 <= add_ln415_10_fu_2565_p2(15 downto 15);
                tmp_88_reg_4882 <= add_ln1192_11_fu_1386_p2(32 downto 32);
                tmp_88_reg_4882_pp0_iter23_reg <= tmp_88_reg_4882;
                tmp_88_reg_4882_pp0_iter24_reg <= tmp_88_reg_4882_pp0_iter23_reg;
                tmp_91_reg_5229 <= add_ln415_11_fu_2608_p2(15 downto 15);
                tmp_92_reg_4897 <= grp_fu_3989_p3(31 downto 31);
                tmp_92_reg_4897_pp0_iter23_reg <= tmp_92_reg_4897;
                tmp_92_reg_4897_pp0_iter24_reg <= tmp_92_reg_4897_pp0_iter23_reg;
                tmp_95_reg_5246 <= add_ln415_12_fu_2655_p2(15 downto 15);
                tmp_96_reg_4916 <= add_ln1192_13_fu_1417_p2(32 downto 32);
                tmp_96_reg_4916_pp0_iter23_reg <= tmp_96_reg_4916;
                tmp_96_reg_4916_pp0_iter24_reg <= tmp_96_reg_4916_pp0_iter23_reg;
                tmp_99_reg_5263 <= add_ln415_13_fu_2698_p2(15 downto 15);
                tmp_reg_4056_pp0_iter10_reg <= tmp_reg_4056_pp0_iter9_reg;
                tmp_reg_4056_pp0_iter11_reg <= tmp_reg_4056_pp0_iter10_reg;
                tmp_reg_4056_pp0_iter12_reg <= tmp_reg_4056_pp0_iter11_reg;
                tmp_reg_4056_pp0_iter13_reg <= tmp_reg_4056_pp0_iter12_reg;
                tmp_reg_4056_pp0_iter14_reg <= tmp_reg_4056_pp0_iter13_reg;
                tmp_reg_4056_pp0_iter15_reg <= tmp_reg_4056_pp0_iter14_reg;
                tmp_reg_4056_pp0_iter16_reg <= tmp_reg_4056_pp0_iter15_reg;
                tmp_reg_4056_pp0_iter17_reg <= tmp_reg_4056_pp0_iter16_reg;
                tmp_reg_4056_pp0_iter18_reg <= tmp_reg_4056_pp0_iter17_reg;
                tmp_reg_4056_pp0_iter2_reg <= tmp_reg_4056_pp0_iter1_reg;
                tmp_reg_4056_pp0_iter3_reg <= tmp_reg_4056_pp0_iter2_reg;
                tmp_reg_4056_pp0_iter4_reg <= tmp_reg_4056_pp0_iter3_reg;
                tmp_reg_4056_pp0_iter5_reg <= tmp_reg_4056_pp0_iter4_reg;
                tmp_reg_4056_pp0_iter6_reg <= tmp_reg_4056_pp0_iter5_reg;
                tmp_reg_4056_pp0_iter7_reg <= tmp_reg_4056_pp0_iter6_reg;
                tmp_reg_4056_pp0_iter8_reg <= tmp_reg_4056_pp0_iter7_reg;
                tmp_reg_4056_pp0_iter9_reg <= tmp_reg_4056_pp0_iter8_reg;
                trunc_ln1265_reg_4188 <= trunc_ln1265_fu_762_p1;
                trunc_ln703_reg_4108_pp0_iter2_reg <= trunc_ln703_reg_4108;
                trunc_ln703_reg_4108_pp0_iter3_reg <= trunc_ln703_reg_4108_pp0_iter2_reg;
                trunc_ln790_10_reg_5218 <= trunc_ln790_10_fu_2579_p1;
                trunc_ln790_11_reg_5235 <= trunc_ln790_11_fu_2622_p1;
                trunc_ln790_12_reg_5252 <= trunc_ln790_12_fu_2669_p1;
                trunc_ln790_13_reg_5269 <= trunc_ln790_13_fu_2712_p1;
                trunc_ln790_14_reg_5286 <= trunc_ln790_14_fu_2759_p1;
                trunc_ln790_15_reg_5303 <= trunc_ln790_15_fu_2802_p1;
                trunc_ln790_1_reg_5065 <= trunc_ln790_1_fu_2172_p1;
                trunc_ln790_2_reg_5082 <= trunc_ln790_2_fu_2219_p1;
                trunc_ln790_3_reg_5099 <= trunc_ln790_3_fu_2262_p1;
                trunc_ln790_4_reg_5116 <= trunc_ln790_4_fu_2309_p1;
                trunc_ln790_5_reg_5133 <= trunc_ln790_5_fu_2352_p1;
                trunc_ln790_6_reg_5150 <= trunc_ln790_6_fu_2399_p1;
                trunc_ln790_7_reg_5167 <= trunc_ln790_7_fu_2442_p1;
                trunc_ln790_8_reg_5184 <= trunc_ln790_8_fu_2489_p1;
                trunc_ln790_9_reg_5201 <= trunc_ln790_9_fu_2532_p1;
                trunc_ln790_reg_5048 <= trunc_ln790_fu_2129_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cycle_V <= add_ln700_fu_582_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                data_in_data_0_V_reg_4001 <= data_in_data_0_V_fu_411_p1;
                data_in_data_0_V_reg_4001_pp0_iter1_reg <= data_in_data_0_V_reg_4001;
                data_in_data_10_V_reg_4051 <= res_in_TDATA_int(175 downto 160);
                data_in_data_10_V_reg_4051_pp0_iter1_reg <= data_in_data_10_V_reg_4051;
                data_in_data_1_V_reg_4006 <= res_in_TDATA_int(31 downto 16);
                data_in_data_1_V_reg_4006_pp0_iter1_reg <= data_in_data_1_V_reg_4006;
                data_in_data_2_V_reg_4011 <= res_in_TDATA_int(47 downto 32);
                data_in_data_2_V_reg_4011_pp0_iter1_reg <= data_in_data_2_V_reg_4011;
                data_in_data_3_V_reg_4016 <= res_in_TDATA_int(63 downto 48);
                data_in_data_3_V_reg_4016_pp0_iter1_reg <= data_in_data_3_V_reg_4016;
                data_in_data_4_V_reg_4021 <= res_in_TDATA_int(79 downto 64);
                data_in_data_4_V_reg_4021_pp0_iter1_reg <= data_in_data_4_V_reg_4021;
                data_in_data_5_V_reg_4026 <= res_in_TDATA_int(95 downto 80);
                data_in_data_5_V_reg_4026_pp0_iter1_reg <= data_in_data_5_V_reg_4026;
                data_in_data_6_V_reg_4031 <= res_in_TDATA_int(111 downto 96);
                data_in_data_6_V_reg_4031_pp0_iter1_reg <= data_in_data_6_V_reg_4031;
                data_in_data_7_V_reg_4036 <= res_in_TDATA_int(127 downto 112);
                data_in_data_7_V_reg_4036_pp0_iter1_reg <= data_in_data_7_V_reg_4036;
                data_in_data_8_V_reg_4041 <= res_in_TDATA_int(143 downto 128);
                data_in_data_8_V_reg_4041_pp0_iter1_reg <= data_in_data_8_V_reg_4041;
                data_in_data_9_V_reg_4046 <= res_in_TDATA_int(159 downto 144);
                data_in_data_9_V_reg_4046_pp0_iter1_reg <= data_in_data_9_V_reg_4046;
                group_V_reg_4081 <= group_V_fu_569_p3;
                group_V_reg_4081_pp0_iter1_reg <= group_V_reg_4081;
                tmp_11_reg_4113 <= tones_q0(159 downto 144);
                tmp_12_reg_4118 <= tones_q0(31 downto 16);
                tmp_18_reg_4123 <= tones_q0(175 downto 160);
                tmp_19_reg_4128 <= tones_q0(47 downto 32);
                tmp_1_reg_4061 <= res_in_TDATA_int(207 downto 192);
                tmp_1_reg_4061_pp0_iter1_reg <= tmp_1_reg_4061;
                tmp_2_reg_4066 <= res_in_TDATA_int(223 downto 208);
                tmp_2_reg_4066_pp0_iter1_reg <= tmp_2_reg_4066;
                tmp_31_reg_4133 <= tones_q0(191 downto 176);
                tmp_32_reg_4138 <= tones_q0(63 downto 48);
                tmp_37_reg_4143 <= tones_q0(207 downto 192);
                tmp_38_reg_4148 <= tones_q0(79 downto 64);
                tmp_3_reg_4071 <= res_in_TDATA_int(239 downto 224);
                tmp_3_reg_4071_pp0_iter1_reg <= tmp_3_reg_4071;
                tmp_43_reg_4153 <= tones_q0(223 downto 208);
                tmp_44_reg_4158 <= tones_q0(95 downto 80);
                tmp_49_reg_4163 <= tones_q0(239 downto 224);
                tmp_4_reg_4076 <= res_in_TDATA_int(255 downto 240);
                tmp_4_reg_4076_pp0_iter1_reg <= tmp_4_reg_4076;
                tmp_50_reg_4168 <= tones_q0(111 downto 96);
                tmp_55_reg_4173 <= tones_q0(255 downto 240);
                tmp_56_reg_4178 <= tones_q0(127 downto 112);
                tmp_5_reg_4103 <= tones_q0(143 downto 128);
                tmp_reg_4056 <= res_in_TDATA_int(191 downto 176);
                tmp_reg_4056_pp0_iter1_reg <= tmp_reg_4056;
                trunc_ln703_reg_4108 <= trunc_ln703_fu_604_p1;
                    zext_ln544_reg_4088(7 downto 0) <= zext_ln544_fu_577_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                sub_ln1193_1_reg_4718 <= grp_fu_3959_p3;
                sub_ln1193_2_reg_4752 <= grp_fu_3965_p3;
                sub_ln1193_3_reg_4786 <= grp_fu_3971_p3;
                sub_ln1193_4_reg_4820 <= grp_fu_3977_p3;
                sub_ln1193_5_reg_4854 <= grp_fu_3983_p3;
                sub_ln1193_6_reg_4888 <= grp_fu_3989_p3;
                sub_ln1193_7_reg_4922 <= grp_fu_3995_p3;
                sub_ln1193_reg_4684 <= grp_fu_3953_p3;
            end if;
        end if;
    end process;
    zext_ln544_reg_4088(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    accumulator_phases_V_address0 <= zext_ln544_reg_4088(8 - 1 downto 0);
    accumulator_phases_V_address1 <= zext_ln544_1_fu_753_p1(8 - 1 downto 0);

    accumulator_phases_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            accumulator_phases_V_ce0 <= ap_const_logic_1;
        else 
            accumulator_phases_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator_phases_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            accumulator_phases_V_ce1 <= ap_const_logic_1;
        else 
            accumulator_phases_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator_phases_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            accumulator_phases_V_we1 <= ap_const_logic_1;
        else 
            accumulator_phases_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1192_10_fu_1382_p2 <= std_logic_vector(signed(mul_ln1118_22_reg_4638) + signed(mul_ln1118_23_reg_4644));
    add_ln1192_11_fu_1386_p2 <= std_logic_vector(signed(sext_ln703_11_fu_1379_p1) + signed(sext_ln703_10_fu_1376_p1));
    add_ln1192_12_fu_1413_p2 <= std_logic_vector(signed(mul_ln1118_26_reg_4655) + signed(mul_ln1118_27_reg_4661));
    add_ln1192_13_fu_1417_p2 <= std_logic_vector(signed(sext_ln703_13_fu_1410_p1) + signed(sext_ln703_12_fu_1407_p1));
    add_ln1192_14_fu_1444_p2 <= std_logic_vector(signed(mul_ln1118_30_reg_4672) + signed(mul_ln1118_31_reg_4678));
    add_ln1192_15_fu_1448_p2 <= std_logic_vector(signed(sext_ln703_15_fu_1441_p1) + signed(sext_ln703_14_fu_1438_p1));
    add_ln1192_1_fu_1231_p2 <= std_logic_vector(signed(sext_ln703_1_fu_1224_p1) + signed(sext_ln703_fu_1221_p1));
    add_ln1192_2_fu_1258_p2 <= std_logic_vector(signed(mul_ln1118_6_reg_4570) + signed(mul_ln1118_7_reg_4576));
    add_ln1192_3_fu_1262_p2 <= std_logic_vector(signed(sext_ln703_3_fu_1255_p1) + signed(sext_ln703_2_fu_1252_p1));
    add_ln1192_4_fu_1289_p2 <= std_logic_vector(signed(mul_ln1118_10_reg_4587) + signed(mul_ln1118_11_reg_4593));
    add_ln1192_5_fu_1293_p2 <= std_logic_vector(signed(sext_ln703_5_fu_1286_p1) + signed(sext_ln703_4_fu_1283_p1));
    add_ln1192_6_fu_1320_p2 <= std_logic_vector(signed(mul_ln1118_14_reg_4604) + signed(mul_ln1118_15_reg_4610));
    add_ln1192_7_fu_1324_p2 <= std_logic_vector(signed(sext_ln703_7_fu_1317_p1) + signed(sext_ln703_6_fu_1314_p1));
    add_ln1192_8_fu_1351_p2 <= std_logic_vector(signed(mul_ln1118_18_reg_4621) + signed(mul_ln1118_19_reg_4627));
    add_ln1192_9_fu_1355_p2 <= std_logic_vector(signed(sext_ln703_9_fu_1348_p1) + signed(sext_ln703_8_fu_1345_p1));
    add_ln1192_fu_1227_p2 <= std_logic_vector(signed(mul_ln1118_2_reg_4553) + signed(mul_ln1118_3_reg_4559));
    add_ln214_fu_748_p2 <= std_logic_vector(signed(ap_const_lv8_FF) + signed(group_V_reg_4081_pp0_iter1_reg));
    add_ln415_10_fu_2565_p2 <= std_logic_vector(signed(sext_ln708_5_fu_2545_p1) + signed(zext_ln415_10_fu_2561_p1));
    add_ln415_11_fu_2608_p2 <= std_logic_vector(unsigned(trunc_ln708_10_fu_2583_p4) + unsigned(zext_ln415_11_fu_2604_p1));
    add_ln415_12_fu_2655_p2 <= std_logic_vector(signed(sext_ln708_6_fu_2635_p1) + signed(zext_ln415_12_fu_2651_p1));
    add_ln415_13_fu_2698_p2 <= std_logic_vector(unsigned(trunc_ln708_12_fu_2673_p4) + unsigned(zext_ln415_13_fu_2694_p1));
    add_ln415_14_fu_2745_p2 <= std_logic_vector(signed(sext_ln708_7_fu_2725_p1) + signed(zext_ln415_14_fu_2741_p1));
    add_ln415_15_fu_2788_p2 <= std_logic_vector(unsigned(trunc_ln708_14_fu_2763_p4) + unsigned(zext_ln415_15_fu_2784_p1));
    add_ln415_1_fu_2158_p2 <= std_logic_vector(unsigned(trunc_ln708_1_fu_2133_p4) + unsigned(zext_ln415_1_fu_2154_p1));
    add_ln415_2_fu_2205_p2 <= std_logic_vector(signed(sext_ln708_1_fu_2185_p1) + signed(zext_ln415_2_fu_2201_p1));
    add_ln415_3_fu_2248_p2 <= std_logic_vector(unsigned(trunc_ln708_3_fu_2223_p4) + unsigned(zext_ln415_3_fu_2244_p1));
    add_ln415_4_fu_2295_p2 <= std_logic_vector(signed(sext_ln708_2_fu_2275_p1) + signed(zext_ln415_4_fu_2291_p1));
    add_ln415_5_fu_2338_p2 <= std_logic_vector(unsigned(trunc_ln708_5_fu_2313_p4) + unsigned(zext_ln415_5_fu_2334_p1));
    add_ln415_6_fu_2385_p2 <= std_logic_vector(signed(sext_ln708_3_fu_2365_p1) + signed(zext_ln415_6_fu_2381_p1));
    add_ln415_7_fu_2428_p2 <= std_logic_vector(unsigned(trunc_ln708_7_fu_2403_p4) + unsigned(zext_ln415_7_fu_2424_p1));
    add_ln415_8_fu_2475_p2 <= std_logic_vector(signed(sext_ln708_4_fu_2455_p1) + signed(zext_ln415_8_fu_2471_p1));
    add_ln415_9_fu_2518_p2 <= std_logic_vector(unsigned(trunc_ln708_9_fu_2493_p4) + unsigned(zext_ln415_9_fu_2514_p1));
    add_ln415_fu_2115_p2 <= std_logic_vector(signed(sext_ln708_fu_2095_p1) + signed(zext_ln415_fu_2111_p1));
    add_ln700_fu_582_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(cycle_V));
    add_ln703_10_fu_963_p2 <= std_logic_vector(unsigned(shl_ln703_s_fu_956_p3) + unsigned(tmp_25_reg_4218));
    add_ln703_11_fu_975_p2 <= std_logic_vector(unsigned(shl_ln703_10_fu_968_p3) + unsigned(tmp_25_reg_4218));
    add_ln703_12_fu_987_p2 <= std_logic_vector(unsigned(shl_ln703_11_fu_980_p3) + unsigned(tmp_26_reg_4224));
    add_ln703_13_fu_999_p2 <= std_logic_vector(unsigned(shl_ln703_12_fu_992_p3) + unsigned(tmp_26_reg_4224));
    add_ln703_14_fu_1011_p2 <= std_logic_vector(unsigned(shl_ln703_13_fu_1004_p3) + unsigned(tmp_27_reg_4230));
    add_ln703_15_fu_1023_p2 <= std_logic_vector(unsigned(shl_ln703_14_fu_1016_p3) + unsigned(tmp_27_reg_4230));
    add_ln703_1_fu_855_p2 <= std_logic_vector(unsigned(shl_ln703_1_fu_848_p3) + unsigned(trunc_ln1265_reg_4188));
    add_ln703_2_fu_867_p2 <= std_logic_vector(unsigned(shl_ln703_2_fu_860_p3) + unsigned(tmp_10_reg_4194));
    add_ln703_3_fu_879_p2 <= std_logic_vector(unsigned(shl_ln703_3_fu_872_p3) + unsigned(tmp_10_reg_4194));
    add_ln703_4_fu_891_p2 <= std_logic_vector(unsigned(shl_ln703_4_fu_884_p3) + unsigned(tmp_17_reg_4200));
    add_ln703_5_fu_903_p2 <= std_logic_vector(unsigned(shl_ln703_5_fu_896_p3) + unsigned(tmp_17_reg_4200));
    add_ln703_6_fu_915_p2 <= std_logic_vector(unsigned(shl_ln703_6_fu_908_p3) + unsigned(tmp_23_reg_4206));
    add_ln703_7_fu_927_p2 <= std_logic_vector(unsigned(shl_ln703_7_fu_920_p3) + unsigned(tmp_23_reg_4206));
    add_ln703_8_fu_939_p2 <= std_logic_vector(unsigned(shl_ln703_8_fu_932_p3) + unsigned(tmp_24_reg_4212));
    add_ln703_9_fu_951_p2 <= std_logic_vector(unsigned(shl_ln703_9_fu_944_p3) + unsigned(tmp_24_reg_4212));
    add_ln703_fu_843_p2 <= std_logic_vector(unsigned(shl_ln_fu_836_p3) + unsigned(trunc_ln1265_reg_4188));
    and_ln415_10_fu_2329_p2 <= (tmp_66_fu_2322_p3 and icmp_ln412_5_reg_4981);
    and_ln415_11_fu_2419_p2 <= (tmp_74_fu_2412_p3 and icmp_ln412_7_reg_4991);
    and_ln415_12_fu_2509_p2 <= (tmp_82_fu_2502_p3 and icmp_ln412_9_reg_5001);
    and_ln415_13_fu_2599_p2 <= (tmp_90_fu_2592_p3 and icmp_ln412_11_reg_5011);
    and_ln415_14_fu_2689_p2 <= (tmp_98_fu_2682_p3 and icmp_ln412_13_reg_5021);
    and_ln415_15_fu_2779_p2 <= (tmp_106_fu_2772_p3 and icmp_ln412_15_reg_5031);
    and_ln415_1_fu_2149_p2 <= (tmp_29_fu_2142_p3 and icmp_ln412_1_reg_4961);
    and_ln415_2_fu_2286_p2 <= (tmp_62_fu_2279_p3 and icmp_ln412_4_reg_4976);
    and_ln415_3_fu_2376_p2 <= (tmp_70_fu_2369_p3 and icmp_ln412_6_reg_4986);
    and_ln415_4_fu_2466_p2 <= (tmp_78_fu_2459_p3 and icmp_ln412_8_reg_4996);
    and_ln415_5_fu_2556_p2 <= (tmp_86_fu_2549_p3 and icmp_ln412_10_reg_5006);
    and_ln415_6_fu_2646_p2 <= (tmp_94_fu_2639_p3 and icmp_ln412_12_reg_5016);
    and_ln415_7_fu_2736_p2 <= (tmp_102_fu_2729_p3 and icmp_ln412_14_reg_5026);
    and_ln415_8_fu_2196_p2 <= (tmp_40_fu_2189_p3 and icmp_ln412_2_reg_4966);
    and_ln415_9_fu_2239_p2 <= (tmp_52_fu_2232_p3 and icmp_ln412_3_reg_4971);
    and_ln415_fu_2106_p2 <= (tmp_9_fu_2099_p3 and icmp_ln412_reg_4956);
    and_ln746_10_fu_3061_p2 <= (xor_ln785_5_fu_3056_p2 and tmp_87_reg_5212);
    and_ln746_11_fu_3086_p2 <= (xor_ln785_13_fu_3081_p2 and tmp_91_reg_5229);
    and_ln746_12_fu_3111_p2 <= (xor_ln785_6_fu_3106_p2 and tmp_95_reg_5246);
    and_ln746_13_fu_3136_p2 <= (xor_ln785_14_fu_3131_p2 and tmp_99_reg_5263);
    and_ln746_14_fu_3161_p2 <= (xor_ln785_7_fu_3156_p2 and tmp_103_reg_5280);
    and_ln746_15_fu_3186_p2 <= (xor_ln785_15_fu_3181_p2 and tmp_107_reg_5297);
    and_ln746_1_fu_2836_p2 <= (xor_ln785_1_fu_2831_p2 and tmp_30_reg_5059);
    and_ln746_2_fu_2861_p2 <= (xor_ln785_8_fu_2856_p2 and tmp_42_reg_5076);
    and_ln746_3_fu_2886_p2 <= (xor_ln785_9_fu_2881_p2 and tmp_54_reg_5093);
    and_ln746_4_fu_2911_p2 <= (xor_ln785_2_fu_2906_p2 and tmp_63_reg_5110);
    and_ln746_5_fu_2936_p2 <= (xor_ln785_10_fu_2931_p2 and tmp_67_reg_5127);
    and_ln746_6_fu_2961_p2 <= (xor_ln785_3_fu_2956_p2 and tmp_71_reg_5144);
    and_ln746_7_fu_2986_p2 <= (xor_ln785_11_fu_2981_p2 and tmp_75_reg_5161);
    and_ln746_8_fu_3011_p2 <= (xor_ln785_4_fu_3006_p2 and tmp_79_reg_5178);
    and_ln746_9_fu_3036_p2 <= (xor_ln785_12_fu_3031_p2 and tmp_83_reg_5195);
    and_ln746_fu_2811_p2 <= (xor_ln785_fu_2806_p2 and tmp_14_reg_5042);
    and_ln783_10_fu_2946_p2 <= (tmp_67_reg_5127 and icmp_ln790_10_fu_2941_p2);
    and_ln783_11_fu_2951_p2 <= (tmp_64_reg_4780_pp0_iter24_reg and and_ln783_10_fu_2946_p2);
    and_ln783_12_fu_2971_p2 <= (tmp_71_reg_5144 and icmp_ln790_3_fu_2966_p2);
    and_ln783_13_fu_2976_p2 <= (tmp_68_reg_4795_pp0_iter24_reg and and_ln783_12_fu_2971_p2);
    and_ln783_14_fu_2996_p2 <= (tmp_75_reg_5161 and icmp_ln790_11_fu_2991_p2);
    and_ln783_15_fu_3001_p2 <= (tmp_72_reg_4814_pp0_iter24_reg and and_ln783_14_fu_2996_p2);
    and_ln783_16_fu_3021_p2 <= (tmp_79_reg_5178 and icmp_ln790_4_fu_3016_p2);
    and_ln783_17_fu_3026_p2 <= (tmp_76_reg_4829_pp0_iter24_reg and and_ln783_16_fu_3021_p2);
    and_ln783_18_fu_3046_p2 <= (tmp_83_reg_5195 and icmp_ln790_12_fu_3041_p2);
    and_ln783_19_fu_3051_p2 <= (tmp_80_reg_4848_pp0_iter24_reg and and_ln783_18_fu_3046_p2);
    and_ln783_1_fu_2826_p2 <= (tmp_6_reg_4693_pp0_iter24_reg and and_ln783_fu_2821_p2);
    and_ln783_20_fu_3071_p2 <= (tmp_87_reg_5212 and icmp_ln790_5_fu_3066_p2);
    and_ln783_21_fu_3076_p2 <= (tmp_84_reg_4863_pp0_iter24_reg and and_ln783_20_fu_3071_p2);
    and_ln783_22_fu_3096_p2 <= (tmp_91_reg_5229 and icmp_ln790_13_fu_3091_p2);
    and_ln783_23_fu_3101_p2 <= (tmp_88_reg_4882_pp0_iter24_reg and and_ln783_22_fu_3096_p2);
    and_ln783_24_fu_3121_p2 <= (tmp_95_reg_5246 and icmp_ln790_6_fu_3116_p2);
    and_ln783_25_fu_3126_p2 <= (tmp_92_reg_4897_pp0_iter24_reg and and_ln783_24_fu_3121_p2);
    and_ln783_26_fu_3146_p2 <= (tmp_99_reg_5263 and icmp_ln790_14_fu_3141_p2);
    and_ln783_27_fu_3151_p2 <= (tmp_96_reg_4916_pp0_iter24_reg and and_ln783_26_fu_3146_p2);
    and_ln783_28_fu_3171_p2 <= (tmp_103_reg_5280 and icmp_ln790_7_fu_3166_p2);
    and_ln783_29_fu_3176_p2 <= (tmp_100_reg_4931_pp0_iter24_reg and and_ln783_28_fu_3171_p2);
    and_ln783_2_fu_2846_p2 <= (tmp_30_reg_5059 and icmp_ln790_1_fu_2841_p2);
    and_ln783_30_fu_3196_p2 <= (tmp_107_reg_5297 and icmp_ln790_15_fu_3191_p2);
    and_ln783_31_fu_3201_p2 <= (tmp_104_reg_4950_pp0_iter24_reg and and_ln783_30_fu_3196_p2);
    and_ln783_3_fu_2851_p2 <= (tmp_16_reg_4712_pp0_iter24_reg and and_ln783_2_fu_2846_p2);
    and_ln783_4_fu_2871_p2 <= (tmp_42_reg_5076 and icmp_ln790_8_fu_2866_p2);
    and_ln783_5_fu_2876_p2 <= (tmp_34_reg_4727_pp0_iter24_reg and and_ln783_4_fu_2871_p2);
    and_ln783_6_fu_2896_p2 <= (tmp_54_reg_5093 and icmp_ln790_9_fu_2891_p2);
    and_ln783_7_fu_2901_p2 <= (tmp_46_reg_4746_pp0_iter24_reg and and_ln783_6_fu_2896_p2);
    and_ln783_8_fu_2921_p2 <= (tmp_63_reg_5110 and icmp_ln790_2_fu_2916_p2);
    and_ln783_9_fu_2926_p2 <= (tmp_58_reg_4761_pp0_iter24_reg and and_ln783_8_fu_2921_p2);
    and_ln783_fu_2821_p2 <= (tmp_14_reg_5042 and icmp_ln790_fu_2816_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter27, regslice_both_res_out_data_V_U_apdone_blk, res_in_TVALID_int)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_both_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp124_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_both_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp124 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp125_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_both_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp125 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp126_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_both_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp126 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp127_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_both_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp127 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp128_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_both_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp128 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp129_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_both_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp129 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp130_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_both_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp130 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp131_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_both_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp131 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_both_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call129_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call129 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call203_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call203 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call277_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call277 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call351_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call351 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call425_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call425 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call499_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call499 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call55_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call55 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call574_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call574 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;

        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state28_pp0_stage0_iter27_assign_proc : process(regslice_both_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27 <= (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call129_assign_proc : process(regslice_both_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call129 <= (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call203_assign_proc : process(regslice_both_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call203 <= (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call277_assign_proc : process(regslice_both_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call277 <= (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call351_assign_proc : process(regslice_both_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call351 <= (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call425_assign_proc : process(regslice_both_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call425 <= (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call499_assign_proc : process(regslice_both_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call499 <= (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call55_assign_proc : process(regslice_both_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call55 <= (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call574_assign_proc : process(regslice_both_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call574 <= (regslice_both_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_rst_n_s_axi_clk_inv_assign_proc : process(ap_rst_n_s_axi_clk)
    begin
                ap_rst_n_s_axi_clk_inv <= not(ap_rst_n_s_axi_clk);
    end process;


    ap_sig_allocacmp_acc_phases_V_load_assign_proc : process(acc_phases_V, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_28_fu_1028_p9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_sig_allocacmp_acc_phases_V_load <= tmp_28_fu_1028_p9;
        else 
            ap_sig_allocacmp_acc_phases_V_load <= acc_phases_V;
        end if; 
    end process;

    data_in_data_0_V_fu_411_p1 <= res_in_TDATA_int(16 - 1 downto 0);
    data_out_data_0_V_fu_3233_p3 <= 
        select_ln340_fu_3220_p3 when (or_ln340_1_fu_3215_p2(0) = '1') else 
        select_ln388_fu_3227_p3;
    data_out_data_10_V_fu_3583_p3 <= 
        select_ln340_5_fu_3570_p3 when (or_ln340_23_fu_3565_p2(0) = '1') else 
        select_ln388_5_fu_3577_p3;
    data_out_data_1_V_fu_3268_p3 <= 
        select_ln340_1_fu_3255_p3 when (or_ln340_3_fu_3250_p2(0) = '1') else 
        select_ln388_1_fu_3262_p3;
    data_out_data_2_V_fu_3303_p3 <= 
        select_ln340_8_fu_3290_p3 when (or_ln340_9_fu_3285_p2(0) = '1') else 
        select_ln388_8_fu_3297_p3;
    data_out_data_3_V_fu_3338_p3 <= 
        select_ln340_9_fu_3325_p3 when (or_ln340_11_fu_3320_p2(0) = '1') else 
        select_ln388_9_fu_3332_p3;
    data_out_data_4_V_fu_3373_p3 <= 
        select_ln340_2_fu_3360_p3 when (or_ln340_13_fu_3355_p2(0) = '1') else 
        select_ln388_2_fu_3367_p3;
    data_out_data_5_V_fu_3408_p3 <= 
        select_ln340_10_fu_3395_p3 when (or_ln340_15_fu_3390_p2(0) = '1') else 
        select_ln388_10_fu_3402_p3;
    data_out_data_6_V_fu_3443_p3 <= 
        select_ln340_3_fu_3430_p3 when (or_ln340_17_fu_3425_p2(0) = '1') else 
        select_ln388_3_fu_3437_p3;
    data_out_data_7_V_fu_3478_p3 <= 
        select_ln340_11_fu_3465_p3 when (or_ln340_19_fu_3460_p2(0) = '1') else 
        select_ln388_11_fu_3472_p3;
    data_out_data_8_V_fu_3513_p3 <= 
        select_ln340_4_fu_3500_p3 when (or_ln340_20_fu_3495_p2(0) = '1') else 
        select_ln388_4_fu_3507_p3;
    data_out_data_9_V_fu_3548_p3 <= 
        select_ln340_12_fu_3535_p3 when (or_ln340_22_fu_3530_p2(0) = '1') else 
        select_ln388_12_fu_3542_p3;
    group_V_fu_569_p0 <= (0=>generate_tlast, others=>'-');
    group_V_fu_569_p3 <= 
        cycle_V when (group_V_fu_569_p0(0) = '1') else 
        res_in_TUSER_int;

    grp_fu_3809_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3809_ce <= ap_const_logic_1;
        else 
            grp_fu_3809_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3809_p0 <= sext_ln1116_fu_1118_p1(16 - 1 downto 0);
    grp_fu_3809_p1 <= sext_ln1118_fu_1121_p1(16 - 1 downto 0);

    grp_fu_3815_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3815_ce <= ap_const_logic_1;
        else 
            grp_fu_3815_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3815_p0 <= sext_ln1116_fu_1118_p1(16 - 1 downto 0);

    grp_fu_3821_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3821_ce <= ap_const_logic_1;
        else 
            grp_fu_3821_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3821_p1 <= sext_ln1118_fu_1121_p1(16 - 1 downto 0);

    grp_fu_3827_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3827_ce <= ap_const_logic_1;
        else 
            grp_fu_3827_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3827_p0 <= sext_ln1116_2_fu_1130_p1(16 - 1 downto 0);
    grp_fu_3827_p1 <= sext_ln1118_8_fu_1133_p1(16 - 1 downto 0);

    grp_fu_3833_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3833_ce <= ap_const_logic_1;
        else 
            grp_fu_3833_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3833_p0 <= sext_ln1116_2_fu_1130_p1(16 - 1 downto 0);

    grp_fu_3839_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3839_ce <= ap_const_logic_1;
        else 
            grp_fu_3839_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3839_p1 <= sext_ln1118_8_fu_1133_p1(16 - 1 downto 0);

    grp_fu_3845_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3845_ce <= ap_const_logic_1;
        else 
            grp_fu_3845_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3845_p0 <= sext_ln1116_4_fu_1142_p1(16 - 1 downto 0);
    grp_fu_3845_p1 <= sext_ln1118_2_fu_1145_p1(16 - 1 downto 0);

    grp_fu_3851_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3851_ce <= ap_const_logic_1;
        else 
            grp_fu_3851_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3851_p0 <= sext_ln1116_4_fu_1142_p1(16 - 1 downto 0);

    grp_fu_3857_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3857_ce <= ap_const_logic_1;
        else 
            grp_fu_3857_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3857_p1 <= sext_ln1118_2_fu_1145_p1(16 - 1 downto 0);

    grp_fu_3863_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3863_ce <= ap_const_logic_1;
        else 
            grp_fu_3863_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3863_p0 <= sext_ln1116_6_fu_1154_p1(16 - 1 downto 0);
    grp_fu_3863_p1 <= sext_ln1118_3_fu_1157_p1(16 - 1 downto 0);

    grp_fu_3869_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3869_ce <= ap_const_logic_1;
        else 
            grp_fu_3869_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3869_p0 <= sext_ln1116_6_fu_1154_p1(16 - 1 downto 0);

    grp_fu_3875_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3875_ce <= ap_const_logic_1;
        else 
            grp_fu_3875_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3875_p1 <= sext_ln1118_3_fu_1157_p1(16 - 1 downto 0);

    grp_fu_3881_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3881_ce <= ap_const_logic_1;
        else 
            grp_fu_3881_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3881_p0 <= sext_ln1116_8_fu_1166_p1(16 - 1 downto 0);
    grp_fu_3881_p1 <= sext_ln1118_4_fu_1169_p1(16 - 1 downto 0);

    grp_fu_3887_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3887_ce <= ap_const_logic_1;
        else 
            grp_fu_3887_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3887_p0 <= sext_ln1116_8_fu_1166_p1(16 - 1 downto 0);

    grp_fu_3893_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3893_ce <= ap_const_logic_1;
        else 
            grp_fu_3893_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3893_p1 <= sext_ln1118_4_fu_1169_p1(16 - 1 downto 0);

    grp_fu_3899_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3899_ce <= ap_const_logic_1;
        else 
            grp_fu_3899_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3899_p0 <= sext_ln1116_10_fu_1178_p1(16 - 1 downto 0);
    grp_fu_3899_p1 <= sext_ln1118_5_fu_1181_p1(16 - 1 downto 0);

    grp_fu_3905_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3905_ce <= ap_const_logic_1;
        else 
            grp_fu_3905_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3905_p0 <= sext_ln1116_10_fu_1178_p1(16 - 1 downto 0);

    grp_fu_3911_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3911_ce <= ap_const_logic_1;
        else 
            grp_fu_3911_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3911_p1 <= sext_ln1118_5_fu_1181_p1(16 - 1 downto 0);

    grp_fu_3917_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3917_ce <= ap_const_logic_1;
        else 
            grp_fu_3917_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3917_p0 <= sext_ln1116_12_fu_1190_p1(16 - 1 downto 0);
    grp_fu_3917_p1 <= sext_ln1118_6_fu_1193_p1(16 - 1 downto 0);

    grp_fu_3923_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3923_ce <= ap_const_logic_1;
        else 
            grp_fu_3923_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3923_p0 <= sext_ln1116_12_fu_1190_p1(16 - 1 downto 0);

    grp_fu_3929_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3929_ce <= ap_const_logic_1;
        else 
            grp_fu_3929_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3929_p1 <= sext_ln1118_6_fu_1193_p1(16 - 1 downto 0);

    grp_fu_3935_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3935_ce <= ap_const_logic_1;
        else 
            grp_fu_3935_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3935_p0 <= sext_ln1116_14_fu_1202_p1(16 - 1 downto 0);
    grp_fu_3935_p1 <= sext_ln1118_7_fu_1205_p1(16 - 1 downto 0);

    grp_fu_3941_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3941_ce <= ap_const_logic_1;
        else 
            grp_fu_3941_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3941_p0 <= sext_ln1116_14_fu_1202_p1(16 - 1 downto 0);

    grp_fu_3947_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3947_ce <= ap_const_logic_1;
        else 
            grp_fu_3947_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3947_p1 <= sext_ln1118_7_fu_1205_p1(16 - 1 downto 0);

    grp_fu_3953_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3953_ce <= ap_const_logic_1;
        else 
            grp_fu_3953_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3953_p0 <= sext_ln1116_1_reg_4368(16 - 1 downto 0);
    grp_fu_3953_p1 <= sext_ln1118_1_reg_4374(16 - 1 downto 0);

    grp_fu_3959_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3959_ce <= ap_const_logic_1;
        else 
            grp_fu_3959_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3959_p0 <= sext_ln1116_3_reg_4392(16 - 1 downto 0);
    grp_fu_3959_p1 <= sext_ln1118_9_reg_4398(16 - 1 downto 0);

    grp_fu_3965_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3965_ce <= ap_const_logic_1;
        else 
            grp_fu_3965_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3965_p0 <= sext_ln1116_5_reg_4416(16 - 1 downto 0);
    grp_fu_3965_p1 <= sext_ln1118_10_reg_4422(16 - 1 downto 0);

    grp_fu_3971_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3971_ce <= ap_const_logic_1;
        else 
            grp_fu_3971_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3971_p0 <= sext_ln1116_7_reg_4440(16 - 1 downto 0);
    grp_fu_3971_p1 <= sext_ln1118_11_reg_4446(16 - 1 downto 0);

    grp_fu_3977_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3977_ce <= ap_const_logic_1;
        else 
            grp_fu_3977_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3977_p0 <= sext_ln1116_9_reg_4464(16 - 1 downto 0);
    grp_fu_3977_p1 <= sext_ln1118_12_reg_4470(16 - 1 downto 0);

    grp_fu_3983_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3983_ce <= ap_const_logic_1;
        else 
            grp_fu_3983_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3983_p0 <= sext_ln1116_11_reg_4488(16 - 1 downto 0);
    grp_fu_3983_p1 <= sext_ln1118_13_reg_4494(16 - 1 downto 0);

    grp_fu_3989_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3989_ce <= ap_const_logic_1;
        else 
            grp_fu_3989_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3989_p0 <= sext_ln1116_13_reg_4512(16 - 1 downto 0);
    grp_fu_3989_p1 <= sext_ln1118_14_reg_4518(16 - 1 downto 0);

    grp_fu_3995_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3995_ce <= ap_const_logic_1;
        else 
            grp_fu_3995_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3995_p0 <= sext_ln1116_15_reg_4536(16 - 1 downto 0);
    grp_fu_3995_p1 <= sext_ln1118_15_reg_4542(16 - 1 downto 0);

    grp_phase_to_sincos_wLUT_fu_331_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp124)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp124))) then 
            grp_phase_to_sincos_wLUT_fu_331_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_wLUT_fu_331_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_wLUT_fu_331_ap_start <= grp_phase_to_sincos_wLUT_fu_331_ap_start_reg;

    grp_phase_to_sincos_wLUT_fu_340_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp125)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp125))) then 
            grp_phase_to_sincos_wLUT_fu_340_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_wLUT_fu_340_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_wLUT_fu_340_ap_start <= grp_phase_to_sincos_wLUT_fu_340_ap_start_reg;

    grp_phase_to_sincos_wLUT_fu_349_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp126)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp126))) then 
            grp_phase_to_sincos_wLUT_fu_349_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_wLUT_fu_349_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_wLUT_fu_349_ap_start <= grp_phase_to_sincos_wLUT_fu_349_ap_start_reg;

    grp_phase_to_sincos_wLUT_fu_358_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp127)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp127))) then 
            grp_phase_to_sincos_wLUT_fu_358_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_wLUT_fu_358_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_wLUT_fu_358_ap_start <= grp_phase_to_sincos_wLUT_fu_358_ap_start_reg;

    grp_phase_to_sincos_wLUT_fu_367_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp128)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp128))) then 
            grp_phase_to_sincos_wLUT_fu_367_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_wLUT_fu_367_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_wLUT_fu_367_ap_start <= grp_phase_to_sincos_wLUT_fu_367_ap_start_reg;

    grp_phase_to_sincos_wLUT_fu_376_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp129)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp129))) then 
            grp_phase_to_sincos_wLUT_fu_376_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_wLUT_fu_376_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_wLUT_fu_376_ap_start <= grp_phase_to_sincos_wLUT_fu_376_ap_start_reg;

    grp_phase_to_sincos_wLUT_fu_385_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp130)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp130))) then 
            grp_phase_to_sincos_wLUT_fu_385_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_wLUT_fu_385_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_wLUT_fu_385_ap_start <= grp_phase_to_sincos_wLUT_fu_385_ap_start_reg;

    grp_phase_to_sincos_wLUT_fu_394_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp131)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp131))) then 
            grp_phase_to_sincos_wLUT_fu_394_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_wLUT_fu_394_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_wLUT_fu_394_ap_start <= grp_phase_to_sincos_wLUT_fu_394_ap_start_reg;
    icmp_ln412_10_fu_1885_p2 <= "0" when (or_ln412_s_fu_1877_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_11_fu_1924_p2 <= "0" when (or_ln412_10_fu_1916_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_12_fu_1963_p2 <= "0" when (or_ln412_11_fu_1955_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_13_fu_2002_p2 <= "0" when (or_ln412_12_fu_1994_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_14_fu_2041_p2 <= "0" when (or_ln412_13_fu_2033_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_15_fu_2080_p2 <= "0" when (or_ln412_14_fu_2072_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_1_fu_1534_p2 <= "0" when (or_ln412_1_fu_1526_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_2_fu_1573_p2 <= "0" when (or_ln412_2_fu_1565_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_3_fu_1612_p2 <= "0" when (or_ln412_3_fu_1604_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_4_fu_1651_p2 <= "0" when (or_ln412_4_fu_1643_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_5_fu_1690_p2 <= "0" when (or_ln412_5_fu_1682_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_6_fu_1729_p2 <= "0" when (or_ln412_6_fu_1721_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_7_fu_1768_p2 <= "0" when (or_ln412_7_fu_1760_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_8_fu_1807_p2 <= "0" when (or_ln412_8_fu_1799_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_9_fu_1846_p2 <= "0" when (or_ln412_9_fu_1838_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_fu_1495_p2 <= "0" when (or_ln_fu_1487_p3 = ap_const_lv16_0) else "1";
    icmp_ln790_10_fu_2941_p2 <= "1" when (trunc_ln790_5_reg_5133 = ap_const_lv15_0) else "0";
    icmp_ln790_11_fu_2991_p2 <= "1" when (trunc_ln790_7_reg_5167 = ap_const_lv15_0) else "0";
    icmp_ln790_12_fu_3041_p2 <= "1" when (trunc_ln790_9_reg_5201 = ap_const_lv15_0) else "0";
    icmp_ln790_13_fu_3091_p2 <= "1" when (trunc_ln790_11_reg_5235 = ap_const_lv15_0) else "0";
    icmp_ln790_14_fu_3141_p2 <= "1" when (trunc_ln790_13_reg_5269 = ap_const_lv15_0) else "0";
    icmp_ln790_15_fu_3191_p2 <= "1" when (trunc_ln790_15_reg_5303 = ap_const_lv15_0) else "0";
    icmp_ln790_1_fu_2841_p2 <= "1" when (trunc_ln790_1_reg_5065 = ap_const_lv15_0) else "0";
    icmp_ln790_2_fu_2916_p2 <= "1" when (trunc_ln790_4_reg_5116 = ap_const_lv15_0) else "0";
    icmp_ln790_3_fu_2966_p2 <= "1" when (trunc_ln790_6_reg_5150 = ap_const_lv15_0) else "0";
    icmp_ln790_4_fu_3016_p2 <= "1" when (trunc_ln790_8_reg_5184 = ap_const_lv15_0) else "0";
    icmp_ln790_5_fu_3066_p2 <= "1" when (trunc_ln790_10_reg_5218 = ap_const_lv15_0) else "0";
    icmp_ln790_6_fu_3116_p2 <= "1" when (trunc_ln790_12_reg_5252 = ap_const_lv15_0) else "0";
    icmp_ln790_7_fu_3166_p2 <= "1" when (trunc_ln790_14_reg_5286 = ap_const_lv15_0) else "0";
    icmp_ln790_8_fu_2866_p2 <= "1" when (trunc_ln790_2_reg_5082 = ap_const_lv15_0) else "0";
    icmp_ln790_9_fu_2891_p2 <= "1" when (trunc_ln790_3_reg_5099 = ap_const_lv15_0) else "0";
    icmp_ln790_fu_2816_p2 <= "1" when (trunc_ln790_reg_5048 = ap_const_lv15_0) else "0";
    or_ln340_10_fu_3311_p2 <= (and_ln783_7_reg_5353 or and_ln746_3_reg_5347);
    or_ln340_11_fu_3320_p2 <= (xor_ln340_9_fu_3315_p2 or and_ln746_3_reg_5347);
    or_ln340_12_fu_3346_p2 <= (and_ln783_9_reg_5366 or and_ln746_4_reg_5360);
    or_ln340_13_fu_3355_p2 <= (xor_ln340_2_fu_3350_p2 or and_ln746_4_reg_5360);
    or_ln340_14_fu_3381_p2 <= (and_ln783_11_reg_5379 or and_ln746_5_reg_5373);
    or_ln340_15_fu_3390_p2 <= (xor_ln340_10_fu_3385_p2 or and_ln746_5_reg_5373);
    or_ln340_16_fu_3416_p2 <= (and_ln783_13_reg_5392 or and_ln746_6_reg_5386);
    or_ln340_17_fu_3425_p2 <= (xor_ln340_3_fu_3420_p2 or and_ln746_6_reg_5386);
    or_ln340_18_fu_3451_p2 <= (and_ln783_15_reg_5405 or and_ln746_7_reg_5399);
    or_ln340_19_fu_3460_p2 <= (xor_ln340_11_fu_3455_p2 or and_ln746_7_reg_5399);
    or_ln340_1_fu_3215_p2 <= (xor_ln340_fu_3210_p2 or and_ln746_reg_5308);
    or_ln340_20_fu_3495_p2 <= (xor_ln340_4_fu_3490_p2 or and_ln746_8_reg_5412);
    or_ln340_21_fu_3521_p2 <= (and_ln783_19_reg_5431 or and_ln746_9_reg_5425);
    or_ln340_22_fu_3530_p2 <= (xor_ln340_12_fu_3525_p2 or and_ln746_9_reg_5425);
    or_ln340_23_fu_3565_p2 <= (xor_ln340_5_fu_3560_p2 or and_ln746_10_reg_5438);
    or_ln340_24_fu_3591_p2 <= (and_ln783_23_reg_5457 or and_ln746_11_reg_5451);
    or_ln340_25_fu_3600_p2 <= (xor_ln340_13_fu_3595_p2 or and_ln746_11_reg_5451);
    or_ln340_26_fu_3635_p2 <= (xor_ln340_6_fu_3630_p2 or and_ln746_12_reg_5464);
    or_ln340_27_fu_3661_p2 <= (and_ln783_27_reg_5483 or and_ln746_13_reg_5477);
    or_ln340_28_fu_3670_p2 <= (xor_ln340_14_fu_3665_p2 or and_ln746_13_reg_5477);
    or_ln340_29_fu_3705_p2 <= (xor_ln340_7_fu_3700_p2 or and_ln746_14_reg_5490);
    or_ln340_2_fu_3241_p2 <= (and_ln783_3_reg_5327 or and_ln746_1_reg_5321);
    or_ln340_30_fu_3731_p2 <= (and_ln783_31_reg_5509 or and_ln746_15_reg_5503);
    or_ln340_31_fu_3740_p2 <= (xor_ln340_15_fu_3735_p2 or and_ln746_15_reg_5503);
    or_ln340_3_fu_3250_p2 <= (xor_ln340_1_fu_3245_p2 or and_ln746_1_reg_5321);
    or_ln340_4_fu_3486_p2 <= (and_ln783_17_reg_5418 or and_ln746_8_reg_5412);
    or_ln340_5_fu_3556_p2 <= (and_ln783_21_reg_5444 or and_ln746_10_reg_5438);
    or_ln340_6_fu_3626_p2 <= (and_ln783_25_reg_5470 or and_ln746_12_reg_5464);
    or_ln340_7_fu_3696_p2 <= (and_ln783_29_reg_5496 or and_ln746_14_reg_5490);
    or_ln340_8_fu_3276_p2 <= (and_ln783_5_reg_5340 or and_ln746_2_reg_5334);
    or_ln340_9_fu_3285_p2 <= (xor_ln340_8_fu_3280_p2 or and_ln746_2_reg_5334);
    or_ln340_fu_3206_p2 <= (and_ln783_1_reg_5314 or and_ln746_reg_5308);
    or_ln412_10_fu_1916_p3 <= (tmp_47_fu_1907_p4 & or_ln412_25_fu_1901_p2);
    or_ln412_11_fu_1955_p3 <= (tmp_51_fu_1946_p4 & or_ln412_26_fu_1940_p2);
    or_ln412_12_fu_1994_p3 <= (tmp_53_fu_1985_p4 & or_ln412_27_fu_1979_p2);
    or_ln412_13_fu_2033_p3 <= (tmp_57_fu_2024_p4 & or_ln412_28_fu_2018_p2);
    or_ln412_14_fu_2072_p3 <= (tmp_59_fu_2063_p4 & or_ln412_29_fu_2057_p2);
    or_ln412_15_fu_1472_p2 <= (trunc_ln412_fu_1469_p1 or tmp_7_fu_1462_p3);
    or_ln412_16_fu_1550_p2 <= (trunc_ln412_2_fu_1547_p1 or tmp_36_fu_1540_p3);
    or_ln412_17_fu_1589_p2 <= (trunc_ln412_3_fu_1586_p1 or tmp_48_fu_1579_p3);
    or_ln412_18_fu_1628_p2 <= (trunc_ln412_4_fu_1625_p1 or tmp_60_fu_1618_p3);
    or_ln412_19_fu_1667_p2 <= (trunc_ln412_5_fu_1664_p1 or tmp_65_fu_1657_p3);
    or_ln412_1_fu_1526_p3 <= (tmp_s_fu_1517_p4 & or_ln412_fu_1511_p2);
    or_ln412_20_fu_1706_p2 <= (trunc_ln412_6_fu_1703_p1 or tmp_69_fu_1696_p3);
    or_ln412_21_fu_1745_p2 <= (trunc_ln412_7_fu_1742_p1 or tmp_73_fu_1735_p3);
    or_ln412_22_fu_1784_p2 <= (trunc_ln412_8_fu_1781_p1 or tmp_77_fu_1774_p3);
    or_ln412_23_fu_1823_p2 <= (trunc_ln412_9_fu_1820_p1 or tmp_81_fu_1813_p3);
    or_ln412_24_fu_1862_p2 <= (trunc_ln412_10_fu_1859_p1 or tmp_85_fu_1852_p3);
    or_ln412_25_fu_1901_p2 <= (trunc_ln412_11_fu_1898_p1 or tmp_89_fu_1891_p3);
    or_ln412_26_fu_1940_p2 <= (trunc_ln412_12_fu_1937_p1 or tmp_93_fu_1930_p3);
    or_ln412_27_fu_1979_p2 <= (trunc_ln412_13_fu_1976_p1 or tmp_97_fu_1969_p3);
    or_ln412_28_fu_2018_p2 <= (trunc_ln412_14_fu_2015_p1 or tmp_101_fu_2008_p3);
    or_ln412_29_fu_2057_p2 <= (trunc_ln412_15_fu_2054_p1 or tmp_105_fu_2047_p3);
    or_ln412_2_fu_1565_p3 <= (tmp_13_fu_1556_p4 & or_ln412_16_fu_1550_p2);
    or_ln412_3_fu_1604_p3 <= (tmp_15_fu_1595_p4 & or_ln412_17_fu_1589_p2);
    or_ln412_4_fu_1643_p3 <= (tmp_20_fu_1634_p4 & or_ln412_18_fu_1628_p2);
    or_ln412_5_fu_1682_p3 <= (tmp_22_fu_1673_p4 & or_ln412_19_fu_1667_p2);
    or_ln412_6_fu_1721_p3 <= (tmp_33_fu_1712_p4 & or_ln412_20_fu_1706_p2);
    or_ln412_7_fu_1760_p3 <= (tmp_35_fu_1751_p4 & or_ln412_21_fu_1745_p2);
    or_ln412_8_fu_1799_p3 <= (tmp_39_fu_1790_p4 & or_ln412_22_fu_1784_p2);
    or_ln412_9_fu_1838_p3 <= (tmp_41_fu_1829_p4 & or_ln412_23_fu_1823_p2);
    or_ln412_fu_1511_p2 <= (trunc_ln412_1_fu_1508_p1 or tmp_21_fu_1501_p3);
    or_ln412_s_fu_1877_p3 <= (tmp_45_fu_1868_p4 & or_ln412_24_fu_1862_p2);
    or_ln_fu_1487_p3 <= (tmp_8_fu_1478_p4 & or_ln412_15_fu_1472_p2);

    res_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, res_in_TVALID_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_in_TDATA_blk_n <= res_in_TVALID_int;
        else 
            res_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_in_TREADY_assign_proc : process(res_in_TVALID, regslice_both_res_in_data_V_U_ack_in)
    begin
        if (((res_in_TVALID = ap_const_logic_1) and (regslice_both_res_in_data_V_U_ack_in = ap_const_logic_1))) then 
            res_in_TREADY <= ap_const_logic_1;
        else 
            res_in_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    res_in_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            res_in_TREADY_int <= ap_const_logic_1;
        else 
            res_in_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    res_out_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, res_out_TREADY_int)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)))) then 
            res_out_TDATA_blk_n <= res_out_TREADY_int;
        else 
            res_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_out_TDATA_int <= (((((((((((((((select_ln340_31_fu_3758_p3 & select_ln340_30_fu_3723_p3) & select_ln340_29_fu_3688_p3) & select_ln340_28_fu_3653_p3) & select_ln340_27_fu_3618_p3) & data_out_data_10_V_fu_3583_p3) & data_out_data_9_V_fu_3548_p3) & data_out_data_8_V_fu_3513_p3) & data_out_data_7_V_fu_3478_p3) & data_out_data_6_V_fu_3443_p3) & data_out_data_5_V_fu_3408_p3) & data_out_data_4_V_fu_3373_p3) & data_out_data_3_V_fu_3338_p3) & data_out_data_2_V_fu_3303_p3) & data_out_data_1_V_fu_3268_p3) & data_out_data_0_V_fu_3233_p3);
    res_out_TLAST_int <= "1" when (group_V_reg_4081_pp0_iter25_reg = ap_const_lv8_FF) else "0";
    res_out_TVALID <= regslice_both_res_out_data_V_U_vld_out;

    res_out_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            res_out_TVALID_int <= ap_const_logic_1;
        else 
            res_out_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;

    select_ln340_10_fu_3395_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_14_fu_3381_p2(0) = '1') else 
        add_ln415_5_reg_5121_pp0_iter25_reg;
    select_ln340_11_fu_3465_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_18_fu_3451_p2(0) = '1') else 
        add_ln415_7_reg_5155_pp0_iter25_reg;
    select_ln340_12_fu_3535_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_21_fu_3521_p2(0) = '1') else 
        add_ln415_9_reg_5189_pp0_iter25_reg;
    select_ln340_13_fu_3605_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_24_fu_3591_p2(0) = '1') else 
        add_ln415_11_reg_5223_pp0_iter25_reg;
    select_ln340_14_fu_3675_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_27_fu_3661_p2(0) = '1') else 
        add_ln415_13_reg_5257_pp0_iter25_reg;
    select_ln340_15_fu_3745_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_30_fu_3731_p2(0) = '1') else 
        add_ln415_15_reg_5291_pp0_iter25_reg;
    select_ln340_1_fu_3255_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_2_fu_3241_p2(0) = '1') else 
        add_ln415_1_reg_5053_pp0_iter25_reg;
    select_ln340_27_fu_3618_p3 <= 
        select_ln340_13_fu_3605_p3 when (or_ln340_25_fu_3600_p2(0) = '1') else 
        select_ln388_13_fu_3612_p3;
    select_ln340_28_fu_3653_p3 <= 
        select_ln340_6_fu_3640_p3 when (or_ln340_26_fu_3635_p2(0) = '1') else 
        select_ln388_6_fu_3647_p3;
    select_ln340_29_fu_3688_p3 <= 
        select_ln340_14_fu_3675_p3 when (or_ln340_28_fu_3670_p2(0) = '1') else 
        select_ln388_14_fu_3682_p3;
    select_ln340_2_fu_3360_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_12_fu_3346_p2(0) = '1') else 
        add_ln415_4_reg_5104_pp0_iter25_reg;
    select_ln340_30_fu_3723_p3 <= 
        select_ln340_7_fu_3710_p3 when (or_ln340_29_fu_3705_p2(0) = '1') else 
        select_ln388_7_fu_3717_p3;
    select_ln340_31_fu_3758_p3 <= 
        select_ln340_15_fu_3745_p3 when (or_ln340_31_fu_3740_p2(0) = '1') else 
        select_ln388_15_fu_3752_p3;
    select_ln340_3_fu_3430_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_16_fu_3416_p2(0) = '1') else 
        add_ln415_6_reg_5138_pp0_iter25_reg;
    select_ln340_4_fu_3500_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_4_fu_3486_p2(0) = '1') else 
        add_ln415_8_reg_5172_pp0_iter25_reg;
    select_ln340_5_fu_3570_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_5_fu_3556_p2(0) = '1') else 
        add_ln415_10_reg_5206_pp0_iter25_reg;
    select_ln340_6_fu_3640_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_6_fu_3626_p2(0) = '1') else 
        add_ln415_12_reg_5240_pp0_iter25_reg;
    select_ln340_7_fu_3710_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_7_fu_3696_p2(0) = '1') else 
        add_ln415_14_reg_5274_pp0_iter25_reg;
    select_ln340_8_fu_3290_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_8_fu_3276_p2(0) = '1') else 
        add_ln415_2_reg_5070_pp0_iter25_reg;
    select_ln340_9_fu_3325_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_10_fu_3311_p2(0) = '1') else 
        add_ln415_3_reg_5087_pp0_iter25_reg;
    select_ln340_fu_3220_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_fu_3206_p2(0) = '1') else 
        add_ln415_reg_5036_pp0_iter25_reg;
    select_ln388_10_fu_3402_p3 <= 
        ap_const_lv16_8001 when (and_ln783_11_reg_5379(0) = '1') else 
        add_ln415_5_reg_5121_pp0_iter25_reg;
    select_ln388_11_fu_3472_p3 <= 
        ap_const_lv16_8001 when (and_ln783_15_reg_5405(0) = '1') else 
        add_ln415_7_reg_5155_pp0_iter25_reg;
    select_ln388_12_fu_3542_p3 <= 
        ap_const_lv16_8001 when (and_ln783_19_reg_5431(0) = '1') else 
        add_ln415_9_reg_5189_pp0_iter25_reg;
    select_ln388_13_fu_3612_p3 <= 
        ap_const_lv16_8001 when (and_ln783_23_reg_5457(0) = '1') else 
        add_ln415_11_reg_5223_pp0_iter25_reg;
    select_ln388_14_fu_3682_p3 <= 
        ap_const_lv16_8001 when (and_ln783_27_reg_5483(0) = '1') else 
        add_ln415_13_reg_5257_pp0_iter25_reg;
    select_ln388_15_fu_3752_p3 <= 
        ap_const_lv16_8001 when (and_ln783_31_reg_5509(0) = '1') else 
        add_ln415_15_reg_5291_pp0_iter25_reg;
    select_ln388_1_fu_3262_p3 <= 
        ap_const_lv16_8001 when (and_ln783_3_reg_5327(0) = '1') else 
        add_ln415_1_reg_5053_pp0_iter25_reg;
    select_ln388_2_fu_3367_p3 <= 
        ap_const_lv16_8001 when (and_ln783_9_reg_5366(0) = '1') else 
        add_ln415_4_reg_5104_pp0_iter25_reg;
    select_ln388_3_fu_3437_p3 <= 
        ap_const_lv16_8001 when (and_ln783_13_reg_5392(0) = '1') else 
        add_ln415_6_reg_5138_pp0_iter25_reg;
    select_ln388_4_fu_3507_p3 <= 
        ap_const_lv16_8001 when (and_ln783_17_reg_5418(0) = '1') else 
        add_ln415_8_reg_5172_pp0_iter25_reg;
    select_ln388_5_fu_3577_p3 <= 
        ap_const_lv16_8001 when (and_ln783_21_reg_5444(0) = '1') else 
        add_ln415_10_reg_5206_pp0_iter25_reg;
    select_ln388_6_fu_3647_p3 <= 
        ap_const_lv16_8001 when (and_ln783_25_reg_5470(0) = '1') else 
        add_ln415_12_reg_5240_pp0_iter25_reg;
    select_ln388_7_fu_3717_p3 <= 
        ap_const_lv16_8001 when (and_ln783_29_reg_5496(0) = '1') else 
        add_ln415_14_reg_5274_pp0_iter25_reg;
    select_ln388_8_fu_3297_p3 <= 
        ap_const_lv16_8001 when (and_ln783_5_reg_5340(0) = '1') else 
        add_ln415_2_reg_5070_pp0_iter25_reg;
    select_ln388_9_fu_3332_p3 <= 
        ap_const_lv16_8001 when (and_ln783_7_reg_5353(0) = '1') else 
        add_ln415_3_reg_5087_pp0_iter25_reg;
    select_ln388_fu_3227_p3 <= 
        ap_const_lv16_8001 when (and_ln783_1_reg_5314(0) = '1') else 
        add_ln415_reg_5036_pp0_iter25_reg;
        sext_ln1116_10_fu_1178_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_10_V_reg_4051_pp0_iter18_reg),32));

        sext_ln1116_11_fu_1184_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_reg_4056_pp0_iter18_reg),32));

        sext_ln1116_12_fu_1190_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_reg_4061_pp0_iter18_reg),32));

        sext_ln1116_13_fu_1196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_reg_4066_pp0_iter18_reg),32));

        sext_ln1116_14_fu_1202_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_reg_4071_pp0_iter18_reg),32));

        sext_ln1116_15_fu_1208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_reg_4076_pp0_iter18_reg),32));

        sext_ln1116_1_fu_1124_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_1_V_reg_4006_pp0_iter18_reg),32));

        sext_ln1116_2_fu_1130_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_2_V_reg_4011_pp0_iter18_reg),32));

        sext_ln1116_3_fu_1136_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_3_V_reg_4016_pp0_iter18_reg),32));

        sext_ln1116_4_fu_1142_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_4_V_reg_4021_pp0_iter18_reg),32));

        sext_ln1116_5_fu_1148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_5_V_reg_4026_pp0_iter18_reg),32));

        sext_ln1116_6_fu_1154_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_6_V_reg_4031_pp0_iter18_reg),32));

        sext_ln1116_7_fu_1160_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_7_V_reg_4036_pp0_iter18_reg),32));

        sext_ln1116_8_fu_1166_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_8_V_reg_4041_pp0_iter18_reg),32));

        sext_ln1116_9_fu_1172_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_9_V_reg_4046_pp0_iter18_reg),32));

        sext_ln1116_fu_1118_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_0_V_reg_4001_pp0_iter18_reg),32));

        sext_ln1118_10_fu_1151_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_q_V_0_2_reg_4301),32));

        sext_ln1118_11_fu_1163_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_q_V_0_3_reg_4311),32));

        sext_ln1118_12_fu_1175_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_q_V_0_4_reg_4321),32));

        sext_ln1118_13_fu_1187_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_q_V_0_5_reg_4331),32));

        sext_ln1118_14_fu_1199_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_q_V_0_6_reg_4341),32));

        sext_ln1118_15_fu_1211_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_q_V_0_7_reg_4351),32));

        sext_ln1118_1_fu_1127_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_q_V_reg_4281),32));

        sext_ln1118_2_fu_1145_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_i_V_0_2_reg_4296),32));

        sext_ln1118_3_fu_1157_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_i_V_0_3_reg_4306),32));

        sext_ln1118_4_fu_1169_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_i_V_0_4_reg_4316),32));

        sext_ln1118_5_fu_1181_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_i_V_0_5_reg_4326),32));

        sext_ln1118_6_fu_1193_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_i_V_0_6_reg_4336),32));

        sext_ln1118_7_fu_1205_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_i_V_0_7_reg_4346),32));

        sext_ln1118_8_fu_1133_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_i_V_0_1_reg_4286),32));

        sext_ln1118_9_fu_1139_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_q_V_0_1_reg_4291),32));

        sext_ln1118_fu_1121_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_i_V_reg_4276),32));

        sext_ln703_10_fu_1376_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_22_reg_4638),33));

        sext_ln703_11_fu_1379_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_23_reg_4644),33));

        sext_ln703_12_fu_1407_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_26_reg_4655),33));

        sext_ln703_13_fu_1410_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_27_reg_4661),33));

        sext_ln703_14_fu_1438_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_30_reg_4672),33));

        sext_ln703_15_fu_1441_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_31_reg_4678),33));

        sext_ln703_1_fu_1224_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_3_reg_4559),33));

        sext_ln703_2_fu_1252_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_6_reg_4570),33));

        sext_ln703_3_fu_1255_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_7_reg_4576),33));

        sext_ln703_4_fu_1283_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_10_reg_4587),33));

        sext_ln703_5_fu_1286_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_11_reg_4593),33));

        sext_ln703_6_fu_1314_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_14_reg_4604),33));

        sext_ln703_7_fu_1317_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_15_reg_4610),33));

        sext_ln703_8_fu_1345_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_18_reg_4621),33));

        sext_ln703_9_fu_1348_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_19_reg_4627),33));

        sext_ln703_fu_1221_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_2_reg_4553),33));

        sext_ln708_1_fu_2185_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_2_fu_2176_p4),16));

        sext_ln708_2_fu_2275_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_4_fu_2266_p4),16));

        sext_ln708_3_fu_2365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_6_fu_2356_p4),16));

        sext_ln708_4_fu_2455_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_8_fu_2446_p4),16));

        sext_ln708_5_fu_2545_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_s_fu_2536_p4),16));

        sext_ln708_6_fu_2635_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_11_fu_2626_p4),16));

        sext_ln708_7_fu_2725_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_13_fu_2716_p4),16));

        sext_ln708_fu_2095_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_2086_p4),16));

    shl_ln703_10_fu_968_p3 <= (tmp_44_reg_4158_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_11_fu_980_p3 <= (tmp_49_reg_4163_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_12_fu_992_p3 <= (tmp_50_reg_4168_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_13_fu_1004_p3 <= (tmp_55_reg_4173_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_14_fu_1016_p3 <= (tmp_56_reg_4178_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_1_fu_848_p3 <= (trunc_ln703_reg_4108_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_2_fu_860_p3 <= (tmp_11_reg_4113_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_3_fu_872_p3 <= (tmp_12_reg_4118_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_4_fu_884_p3 <= (tmp_18_reg_4123_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_5_fu_896_p3 <= (tmp_19_reg_4128_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_6_fu_908_p3 <= (tmp_31_reg_4133_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_7_fu_920_p3 <= (tmp_32_reg_4138_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_8_fu_932_p3 <= (tmp_37_reg_4143_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_9_fu_944_p3 <= (tmp_38_reg_4148_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_s_fu_956_p3 <= (tmp_43_reg_4153_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln_fu_836_p3 <= (tmp_5_reg_4103_pp0_iter3_reg & ap_const_lv6_0);
    tmp_101_fu_2008_p3 <= sub_ln1193_7_reg_4922(17 downto 17);
    tmp_102_fu_2729_p3 <= sub_ln1193_7_reg_4922_pp0_iter23_reg(16 downto 16);
    tmp_105_fu_2047_p3 <= add_ln1192_14_reg_4937(17 downto 17);
    tmp_106_fu_2772_p3 <= add_ln1192_14_reg_4937_pp0_iter23_reg(16 downto 16);
    tmp_13_fu_1556_p4 <= sub_ln1193_1_reg_4718(15 downto 1);
    tmp_15_fu_1595_p4 <= add_ln1192_2_reg_4733(15 downto 1);
    tmp_20_fu_1634_p4 <= sub_ln1193_2_reg_4752(15 downto 1);
    tmp_21_fu_1501_p3 <= add_ln1192_reg_4699(17 downto 17);
    tmp_22_fu_1673_p4 <= add_ln1192_4_reg_4767(15 downto 1);
    tmp_28_fu_1028_p9 <= (((((((add_ln703_15_fu_1023_p2 & add_ln703_13_fu_999_p2) & add_ln703_11_fu_975_p2) & add_ln703_9_fu_951_p2) & add_ln703_7_fu_927_p2) & add_ln703_5_fu_903_p2) & add_ln703_3_fu_879_p2) & add_ln703_1_fu_855_p2);
    tmp_29_fu_2142_p3 <= add_ln1192_reg_4699_pp0_iter23_reg(16 downto 16);
    tmp_33_fu_1712_p4 <= sub_ln1193_3_reg_4786(15 downto 1);
    tmp_35_fu_1751_p4 <= add_ln1192_6_reg_4801(15 downto 1);
    tmp_36_fu_1540_p3 <= sub_ln1193_1_reg_4718(17 downto 17);
    tmp_39_fu_1790_p4 <= sub_ln1193_4_reg_4820(15 downto 1);
    tmp_40_fu_2189_p3 <= sub_ln1193_1_reg_4718_pp0_iter23_reg(16 downto 16);
    tmp_41_fu_1829_p4 <= add_ln1192_8_reg_4835(15 downto 1);
    tmp_45_fu_1868_p4 <= sub_ln1193_5_reg_4854(15 downto 1);
    tmp_47_fu_1907_p4 <= add_ln1192_10_reg_4869(15 downto 1);
    tmp_48_fu_1579_p3 <= add_ln1192_2_reg_4733(17 downto 17);
    tmp_51_fu_1946_p4 <= sub_ln1193_6_reg_4888(15 downto 1);
    tmp_52_fu_2232_p3 <= add_ln1192_2_reg_4733_pp0_iter23_reg(16 downto 16);
    tmp_53_fu_1985_p4 <= add_ln1192_12_reg_4903(15 downto 1);
    tmp_57_fu_2024_p4 <= sub_ln1193_7_reg_4922(15 downto 1);
    tmp_59_fu_2063_p4 <= add_ln1192_14_reg_4937(15 downto 1);
    tmp_60_fu_1618_p3 <= sub_ln1193_2_reg_4752(17 downto 17);
    tmp_62_fu_2279_p3 <= sub_ln1193_2_reg_4752_pp0_iter23_reg(16 downto 16);
    tmp_65_fu_1657_p3 <= add_ln1192_4_reg_4767(17 downto 17);
    tmp_66_fu_2322_p3 <= add_ln1192_4_reg_4767_pp0_iter23_reg(16 downto 16);
    tmp_69_fu_1696_p3 <= sub_ln1193_3_reg_4786(17 downto 17);
    tmp_70_fu_2369_p3 <= sub_ln1193_3_reg_4786_pp0_iter23_reg(16 downto 16);
    tmp_73_fu_1735_p3 <= add_ln1192_6_reg_4801(17 downto 17);
    tmp_74_fu_2412_p3 <= add_ln1192_6_reg_4801_pp0_iter23_reg(16 downto 16);
    tmp_77_fu_1774_p3 <= sub_ln1193_4_reg_4820(17 downto 17);
    tmp_78_fu_2459_p3 <= sub_ln1193_4_reg_4820_pp0_iter23_reg(16 downto 16);
    tmp_7_fu_1462_p3 <= sub_ln1193_reg_4684(17 downto 17);
    tmp_81_fu_1813_p3 <= add_ln1192_8_reg_4835(17 downto 17);
    tmp_82_fu_2502_p3 <= add_ln1192_8_reg_4835_pp0_iter23_reg(16 downto 16);
    tmp_85_fu_1852_p3 <= sub_ln1193_5_reg_4854(17 downto 17);
    tmp_86_fu_2549_p3 <= sub_ln1193_5_reg_4854_pp0_iter23_reg(16 downto 16);
    tmp_89_fu_1891_p3 <= add_ln1192_10_reg_4869(17 downto 17);
    tmp_8_fu_1478_p4 <= sub_ln1193_reg_4684(15 downto 1);
    tmp_90_fu_2592_p3 <= add_ln1192_10_reg_4869_pp0_iter23_reg(16 downto 16);
    tmp_93_fu_1930_p3 <= sub_ln1193_6_reg_4888(17 downto 17);
    tmp_94_fu_2639_p3 <= sub_ln1193_6_reg_4888_pp0_iter23_reg(16 downto 16);
    tmp_97_fu_1969_p3 <= add_ln1192_12_reg_4903(17 downto 17);
    tmp_98_fu_2682_p3 <= add_ln1192_12_reg_4903_pp0_iter23_reg(16 downto 16);
    tmp_9_fu_2099_p3 <= sub_ln1193_reg_4684_pp0_iter23_reg(16 downto 16);
    tmp_s_fu_1517_p4 <= add_ln1192_reg_4699(15 downto 1);
    tones_address0 <= zext_ln544_fu_577_p1(8 - 1 downto 0);

    tones_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tones_ce0 <= ap_const_logic_1;
        else 
            tones_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1265_fu_762_p1 <= accumulator_phases_V_q0(22 - 1 downto 0);
    trunc_ln412_10_fu_1859_p1 <= sub_ln1193_5_reg_4854(1 - 1 downto 0);
    trunc_ln412_11_fu_1898_p1 <= add_ln1192_10_reg_4869(1 - 1 downto 0);
    trunc_ln412_12_fu_1937_p1 <= sub_ln1193_6_reg_4888(1 - 1 downto 0);
    trunc_ln412_13_fu_1976_p1 <= add_ln1192_12_reg_4903(1 - 1 downto 0);
    trunc_ln412_14_fu_2015_p1 <= sub_ln1193_7_reg_4922(1 - 1 downto 0);
    trunc_ln412_15_fu_2054_p1 <= add_ln1192_14_reg_4937(1 - 1 downto 0);
    trunc_ln412_1_fu_1508_p1 <= add_ln1192_reg_4699(1 - 1 downto 0);
    trunc_ln412_2_fu_1547_p1 <= sub_ln1193_1_reg_4718(1 - 1 downto 0);
    trunc_ln412_3_fu_1586_p1 <= add_ln1192_2_reg_4733(1 - 1 downto 0);
    trunc_ln412_4_fu_1625_p1 <= sub_ln1193_2_reg_4752(1 - 1 downto 0);
    trunc_ln412_5_fu_1664_p1 <= add_ln1192_4_reg_4767(1 - 1 downto 0);
    trunc_ln412_6_fu_1703_p1 <= sub_ln1193_3_reg_4786(1 - 1 downto 0);
    trunc_ln412_7_fu_1742_p1 <= add_ln1192_6_reg_4801(1 - 1 downto 0);
    trunc_ln412_8_fu_1781_p1 <= sub_ln1193_4_reg_4820(1 - 1 downto 0);
    trunc_ln412_9_fu_1820_p1 <= add_ln1192_8_reg_4835(1 - 1 downto 0);
    trunc_ln412_fu_1469_p1 <= sub_ln1193_reg_4684(1 - 1 downto 0);
    trunc_ln703_fu_604_p1 <= tones_q0(16 - 1 downto 0);
    trunc_ln708_10_fu_2583_p4 <= add_ln1192_11_reg_4877_pp0_iter23_reg(32 downto 17);
    trunc_ln708_11_fu_2626_p4 <= sub_ln1193_6_reg_4888_pp0_iter23_reg(31 downto 17);
    trunc_ln708_12_fu_2673_p4 <= add_ln1192_13_reg_4911_pp0_iter23_reg(32 downto 17);
    trunc_ln708_13_fu_2716_p4 <= sub_ln1193_7_reg_4922_pp0_iter23_reg(31 downto 17);
    trunc_ln708_14_fu_2763_p4 <= add_ln1192_15_reg_4945_pp0_iter23_reg(32 downto 17);
    trunc_ln708_1_fu_2133_p4 <= add_ln1192_1_reg_4707_pp0_iter23_reg(32 downto 17);
    trunc_ln708_2_fu_2176_p4 <= sub_ln1193_1_reg_4718_pp0_iter23_reg(31 downto 17);
    trunc_ln708_3_fu_2223_p4 <= add_ln1192_3_reg_4741_pp0_iter23_reg(32 downto 17);
    trunc_ln708_4_fu_2266_p4 <= sub_ln1193_2_reg_4752_pp0_iter23_reg(31 downto 17);
    trunc_ln708_5_fu_2313_p4 <= add_ln1192_5_reg_4775_pp0_iter23_reg(32 downto 17);
    trunc_ln708_6_fu_2356_p4 <= sub_ln1193_3_reg_4786_pp0_iter23_reg(31 downto 17);
    trunc_ln708_7_fu_2403_p4 <= add_ln1192_7_reg_4809_pp0_iter23_reg(32 downto 17);
    trunc_ln708_8_fu_2446_p4 <= sub_ln1193_4_reg_4820_pp0_iter23_reg(31 downto 17);
    trunc_ln708_9_fu_2493_p4 <= add_ln1192_9_reg_4843_pp0_iter23_reg(32 downto 17);
    trunc_ln708_s_fu_2536_p4 <= sub_ln1193_5_reg_4854_pp0_iter23_reg(31 downto 17);
    trunc_ln790_10_fu_2579_p1 <= add_ln415_10_fu_2565_p2(15 - 1 downto 0);
    trunc_ln790_11_fu_2622_p1 <= add_ln415_11_fu_2608_p2(15 - 1 downto 0);
    trunc_ln790_12_fu_2669_p1 <= add_ln415_12_fu_2655_p2(15 - 1 downto 0);
    trunc_ln790_13_fu_2712_p1 <= add_ln415_13_fu_2698_p2(15 - 1 downto 0);
    trunc_ln790_14_fu_2759_p1 <= add_ln415_14_fu_2745_p2(15 - 1 downto 0);
    trunc_ln790_15_fu_2802_p1 <= add_ln415_15_fu_2788_p2(15 - 1 downto 0);
    trunc_ln790_1_fu_2172_p1 <= add_ln415_1_fu_2158_p2(15 - 1 downto 0);
    trunc_ln790_2_fu_2219_p1 <= add_ln415_2_fu_2205_p2(15 - 1 downto 0);
    trunc_ln790_3_fu_2262_p1 <= add_ln415_3_fu_2248_p2(15 - 1 downto 0);
    trunc_ln790_4_fu_2309_p1 <= add_ln415_4_fu_2295_p2(15 - 1 downto 0);
    trunc_ln790_5_fu_2352_p1 <= add_ln415_5_fu_2338_p2(15 - 1 downto 0);
    trunc_ln790_6_fu_2399_p1 <= add_ln415_6_fu_2385_p2(15 - 1 downto 0);
    trunc_ln790_7_fu_2442_p1 <= add_ln415_7_fu_2428_p2(15 - 1 downto 0);
    trunc_ln790_8_fu_2489_p1 <= add_ln415_8_fu_2475_p2(15 - 1 downto 0);
    trunc_ln790_9_fu_2532_p1 <= add_ln415_9_fu_2518_p2(15 - 1 downto 0);
    trunc_ln790_fu_2129_p1 <= add_ln415_fu_2115_p2(15 - 1 downto 0);
    trunc_ln_fu_2086_p4 <= sub_ln1193_reg_4684_pp0_iter23_reg(31 downto 17);
    xor_ln340_10_fu_3385_p2 <= (ap_const_lv1_1 xor and_ln783_11_reg_5379);
    xor_ln340_11_fu_3455_p2 <= (ap_const_lv1_1 xor and_ln783_15_reg_5405);
    xor_ln340_12_fu_3525_p2 <= (ap_const_lv1_1 xor and_ln783_19_reg_5431);
    xor_ln340_13_fu_3595_p2 <= (ap_const_lv1_1 xor and_ln783_23_reg_5457);
    xor_ln340_14_fu_3665_p2 <= (ap_const_lv1_1 xor and_ln783_27_reg_5483);
    xor_ln340_15_fu_3735_p2 <= (ap_const_lv1_1 xor and_ln783_31_reg_5509);
    xor_ln340_1_fu_3245_p2 <= (ap_const_lv1_1 xor and_ln783_3_reg_5327);
    xor_ln340_2_fu_3350_p2 <= (ap_const_lv1_1 xor and_ln783_9_reg_5366);
    xor_ln340_3_fu_3420_p2 <= (ap_const_lv1_1 xor and_ln783_13_reg_5392);
    xor_ln340_4_fu_3490_p2 <= (ap_const_lv1_1 xor and_ln783_17_reg_5418);
    xor_ln340_5_fu_3560_p2 <= (ap_const_lv1_1 xor and_ln783_21_reg_5444);
    xor_ln340_6_fu_3630_p2 <= (ap_const_lv1_1 xor and_ln783_25_reg_5470);
    xor_ln340_7_fu_3700_p2 <= (ap_const_lv1_1 xor and_ln783_29_reg_5496);
    xor_ln340_8_fu_3280_p2 <= (ap_const_lv1_1 xor and_ln783_5_reg_5340);
    xor_ln340_9_fu_3315_p2 <= (ap_const_lv1_1 xor and_ln783_7_reg_5353);
    xor_ln340_fu_3210_p2 <= (ap_const_lv1_1 xor and_ln783_1_reg_5314);
    xor_ln785_10_fu_2931_p2 <= (tmp_64_reg_4780_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_11_fu_2981_p2 <= (tmp_72_reg_4814_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_12_fu_3031_p2 <= (tmp_80_reg_4848_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_13_fu_3081_p2 <= (tmp_88_reg_4882_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_14_fu_3131_p2 <= (tmp_96_reg_4916_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_15_fu_3181_p2 <= (tmp_104_reg_4950_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_1_fu_2831_p2 <= (tmp_16_reg_4712_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_2_fu_2906_p2 <= (tmp_58_reg_4761_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_3_fu_2956_p2 <= (tmp_68_reg_4795_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_4_fu_3006_p2 <= (tmp_76_reg_4829_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_5_fu_3056_p2 <= (tmp_84_reg_4863_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_6_fu_3106_p2 <= (tmp_92_reg_4897_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_7_fu_3156_p2 <= (tmp_100_reg_4931_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_8_fu_2856_p2 <= (tmp_34_reg_4727_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_9_fu_2881_p2 <= (tmp_46_reg_4746_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_fu_2806_p2 <= (tmp_6_reg_4693_pp0_iter24_reg xor ap_const_lv1_1);
    zext_ln415_10_fu_2561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_5_fu_2556_p2),16));
    zext_ln415_11_fu_2604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_13_fu_2599_p2),16));
    zext_ln415_12_fu_2651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_6_fu_2646_p2),16));
    zext_ln415_13_fu_2694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_14_fu_2689_p2),16));
    zext_ln415_14_fu_2741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_7_fu_2736_p2),16));
    zext_ln415_15_fu_2784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_15_fu_2779_p2),16));
    zext_ln415_1_fu_2154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_1_fu_2149_p2),16));
    zext_ln415_2_fu_2201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_8_fu_2196_p2),16));
    zext_ln415_3_fu_2244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_9_fu_2239_p2),16));
    zext_ln415_4_fu_2291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_2_fu_2286_p2),16));
    zext_ln415_5_fu_2334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_10_fu_2329_p2),16));
    zext_ln415_6_fu_2381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_3_fu_2376_p2),16));
    zext_ln415_7_fu_2424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_11_fu_2419_p2),16));
    zext_ln415_8_fu_2471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_4_fu_2466_p2),16));
    zext_ln415_9_fu_2514_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_12_fu_2509_p2),16));
    zext_ln415_fu_2111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_fu_2106_p2),16));
    zext_ln544_1_fu_753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_reg_4183),64));
    zext_ln544_fu_577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(group_V_fu_569_p3),64));
end behav;
