{
  "module_name": "stih407-clks.h",
  "hash_id": "32490c8339e2c98b9b9a917915d909ca799e771741ba2a6e8eccf54f06e29eaa",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/stih407-clks.h",
  "human_readable_source": " \n \n#ifndef _DT_BINDINGS_CLK_STIH407\n#define _DT_BINDINGS_CLK_STIH407\n\n \n#define CLK_IC_LMI0\t\t0\n#define CLK_IC_LMI1\t\t1\n\n \n#define CLK_ICN_GPU\t\t0\n#define CLK_FDMA\t\t1\n#define CLK_NAND\t\t2\n#define CLK_HVA\t\t\t3\n#define CLK_PROC_STFE\t\t4\n#define CLK_PROC_TP\t\t5\n#define CLK_RX_ICN_DMU\t\t6\n#define CLK_RX_ICN_DISP_0\t6\n#define CLK_RX_ICN_DISP_1\t6\n#define CLK_RX_ICN_HVA\t\t7\n#define CLK_RX_ICN_TS\t\t7\n#define CLK_ICN_CPU\t\t8\n#define CLK_TX_ICN_DMU\t\t9\n#define CLK_TX_ICN_HVA\t\t9\n#define CLK_TX_ICN_TS\t\t9\n#define CLK_ICN_COMPO\t\t9\n#define CLK_MMC_0\t\t10\n#define CLK_MMC_1\t\t11\n#define CLK_JPEGDEC\t\t12\n#define CLK_ICN_REG\t\t13\n#define CLK_TRACE_A9\t\t13\n#define CLK_PTI_STM\t\t13\n#define CLK_EXT2F_A9\t\t13\n#define CLK_IC_BDISP_0\t\t14\n#define CLK_IC_BDISP_1\t\t15\n#define CLK_PP_DMU\t\t16\n#define CLK_VID_DMU\t\t17\n#define CLK_DSS_LPC\t\t18\n#define CLK_ST231_AUD_0\t\t19\n#define CLK_ST231_GP_0\t\t19\n#define CLK_ST231_GP_1\t\t20\n#define CLK_ST231_DMU\t\t21\n#define CLK_ICN_LMI\t\t22\n#define CLK_TX_ICN_DISP_0\t23\n#define CLK_TX_ICN_DISP_1\t23\n#define CLK_ICN_SBC\t\t24\n#define CLK_STFE_FRC2\t\t25\n#define CLK_ETH_PHY\t\t26\n#define CLK_ETH_REF_PHYCLK\t27\n#define CLK_FLASH_PROMIP\t28\n#define CLK_MAIN_DISP\t\t29\n#define CLK_AUX_DISP\t\t30\n#define CLK_COMPO_DVP\t\t31\n\n \n#define CLK_PCM_0\t\t0\n#define CLK_PCM_1\t\t1\n#define CLK_PCM_2\t\t2\n#define CLK_SPDIFF\t\t3\n\n \n#define CLK_PIX_MAIN_DISP\t0\n#define CLK_PIX_PIP\t\t1\n#define CLK_PIX_GDP1\t\t2\n#define CLK_PIX_GDP2\t\t3\n#define CLK_PIX_GDP3\t\t4\n#define CLK_PIX_GDP4\t\t5\n#define CLK_PIX_AUX_DISP\t6\n#define CLK_DENC\t\t7\n#define CLK_PIX_HDDAC\t\t8\n#define CLK_HDDAC\t\t9\n#define CLK_SDDAC\t\t10\n#define CLK_PIX_DVO\t\t11\n#define CLK_DVO\t\t\t12\n#define CLK_PIX_HDMI\t\t13\n#define CLK_TMDS_HDMI\t\t14\n#define CLK_REF_HDMIPHY\t\t15\n\n \n#define CLK_STFE_FRC1\t\t0\n#define CLK_TSOUT_0\t\t1\n#define CLK_TSOUT_1\t\t2\n#define CLK_MCHI\t\t3\n#define CLK_VSENS_COMPO\t\t4\n#define CLK_FRC1_REMOTE\t\t5\n#define CLK_LPC_0\t\t6\n#define CLK_LPC_1\t\t7\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}