Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : reg2
Version: J-2014.09-SP4
Date   : Thu Mar 10 23:59:11 2016
****************************************


  Timing Path Group 'ref_clk'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.11
  Critical Path Slack:           1.88
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                256
  Buf/Inv Cell Count:               2
  Buf Cell Count:                   1
  Inv Cell Count:                   1
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       129
  Sequential Cell Count:          127
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      265.326349
  Noncombinational Area:   839.183516
  Buf/Inv Area:              5.591168
  Total Buffer Area:             2.54
  Total Inverter Area:           3.05
  Macro/Black Box Area:      0.000000
  Net Area:                258.899223
  -----------------------------------
  Cell Area:              1104.509864
  Design Area:            1363.409088


  Design Rules
  -----------------------------------
  Total Number of Nets:           385
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                  0.20
  Mapping Optimization:                0.69
  -----------------------------------------
  Overall Compile Time:                6.45
  Overall Compile Wall Clock Time:     8.27

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
