{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1563750881911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1563750881912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 21 16:14:41 2019 " "Processing started: Sun Jul 21 16:14:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1563750881912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1563750881912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1563750881912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1563750882278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_jumper.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_jumper.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_jumper " "Found entity 1: pc_jumper" {  } { { "pc_jumper.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/pc_jumper.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/register.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/pc.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_mux " "Found entity 1: n_mux" {  } { { "mux.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/mux.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(84) " "Verilog HDL warning at processor.v(84): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/processor.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1563750892941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/processor.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_buffer " "Found entity 1: serial_buffer" {  } { { "serial_buf.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/serial_buf.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/data_memory.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file async_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_memory " "Found entity 1: async_memory" {  } { { "async_memory.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/async_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/alu.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/sign_extender.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_register.v 1 1 " "Found 1 design units, including 1 entities, in source file test_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_register " "Found entity 1: test_register" {  } { { "test_register.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/test_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ctr_unit.v(76) " "Verilog HDL information at ctr_unit.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1563750892957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctr_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file ctr_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctr_unit " "Found entity 1: ctr_unit" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file test_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_ctr " "Found entity 1: test_ctr" {  } { { "test_ctr.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/test_ctr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_four_n.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_four_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_four_n " "Found entity 1: mux_four_n" {  } { { "mux_four_n.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/mux_four_n.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_zero.v 1 1 " "Found 1 design units, including 1 entities, in source file extend_zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend_zero " "Found entity 1: extend_zero" {  } { { "extend_zero.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/extend_zero.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loader.v 1 1 " "Found 1 design units, including 1 entities, in source file loader.v" { { "Info" "ISGN_ENTITY_NAME" "1 loader " "Found entity 1: loader" {  } { { "loader.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/loader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750892957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1563750893128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctr_unit ctr_unit:ctr " "Elaborating entity \"ctr_unit\" for hierarchy \"ctr_unit:ctr\"" {  } { { "processor.v" "ctr" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/processor.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750893144 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctr_unit.v(86) " "Verilog HDL Case Statement warning at ctr_unit.v(86): incomplete case statement has no default case item" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 86 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctr_unit.v(176) " "Verilog HDL Case Statement warning at ctr_unit.v(176): incomplete case statement has no default case item" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 176 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctr_unit.v(189) " "Verilog HDL Case Statement warning at ctr_unit.v(189): incomplete case statement has no default case item" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 189 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load_sel_reg ctr_unit.v(76) " "Verilog HDL Always Construct warning at ctr_unit.v(76): inferring latch(es) for variable \"load_sel_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_sel_reg ctr_unit.v(76) " "Verilog HDL Always Construct warning at ctr_unit.v(76): inferring latch(es) for variable \"mem_sel_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "func_in_reg ctr_unit.v(76) " "Verilog HDL Always Construct warning at ctr_unit.v(76): inferring latch(es) for variable \"func_in_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst_reg ctr_unit.v(76) " "Verilog HDL Always Construct warning at ctr_unit.v(76): inferring latch(es) for variable \"RegDst_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc_reg ctr_unit.v(76) " "Verilog HDL Always Construct warning at ctr_unit.v(76): inferring latch(es) for variable \"ALUSrc_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite_reg ctr_unit.v(76) " "Verilog HDL Always Construct warning at ctr_unit.v(76): inferring latch(es) for variable \"RegWrite_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "re_in_reg ctr_unit.v(76) " "Verilog HDL Always Construct warning at ctr_unit.v(76): inferring latch(es) for variable \"re_in_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch_reg ctr_unit.v(76) " "Verilog HDL Always Construct warning at ctr_unit.v(76): inferring latch(es) for variable \"Branch_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "size_in_reg ctr_unit.v(76) " "Verilog HDL Always Construct warning at ctr_unit.v(76): inferring latch(es) for variable \"size_in_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump_reg ctr_unit.v(76) " "Verilog HDL Always Construct warning at ctr_unit.v(76): inferring latch(es) for variable \"jump_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we_in_reg ctr_unit.v(76) " "Verilog HDL Always Construct warning at ctr_unit.v(76): inferring latch(es) for variable \"we_in_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg_reg ctr_unit.v(76) " "Verilog HDL Always Construct warning at ctr_unit.v(76): inferring latch(es) for variable \"MemToReg_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg_reg\[0\] ctr_unit.v(76) " "Inferred latch for \"MemToReg_reg\[0\]\" at ctr_unit.v(76)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg_reg\[1\] ctr_unit.v(76) " "Inferred latch for \"MemToReg_reg\[1\]\" at ctr_unit.v(76)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_in_reg ctr_unit.v(76) " "Inferred latch for \"we_in_reg\" at ctr_unit.v(76)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_reg\[0\] ctr_unit.v(76) " "Inferred latch for \"jump_reg\[0\]\" at ctr_unit.v(76)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_reg\[1\] ctr_unit.v(76) " "Inferred latch for \"jump_reg\[1\]\" at ctr_unit.v(76)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size_in_reg\[0\] ctr_unit.v(76) " "Inferred latch for \"size_in_reg\[0\]\" at ctr_unit.v(76)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size_in_reg\[1\] ctr_unit.v(76) " "Inferred latch for \"size_in_reg\[1\]\" at ctr_unit.v(76)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch_reg ctr_unit.v(76) " "Inferred latch for \"Branch_reg\" at ctr_unit.v(76)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "re_in_reg ctr_unit.v(76) " "Inferred latch for \"re_in_reg\" at ctr_unit.v(76)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite_reg ctr_unit.v(76) " "Inferred latch for \"RegWrite_reg\" at ctr_unit.v(76)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc_reg ctr_unit.v(76) " "Inferred latch for \"ALUSrc_reg\" at ctr_unit.v(76)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst_reg\[0\] ctr_unit.v(76) " "Inferred latch for \"RegDst_reg\[0\]\" at ctr_unit.v(76)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst_reg\[1\] ctr_unit.v(76) " "Inferred latch for \"RegDst_reg\[1\]\" at ctr_unit.v(76)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_sel_reg ctr_unit.v(76) " "Inferred latch for \"mem_sel_reg\" at ctr_unit.v(76)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_sel_reg\[0\] ctr_unit.v(76) " "Inferred latch for \"load_sel_reg\[0\]\" at ctr_unit.v(76)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_sel_reg\[1\] ctr_unit.v(76) " "Inferred latch for \"load_sel_reg\[1\]\" at ctr_unit.v(76)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_in_reg\[0\] ctr_unit.v(165) " "Inferred latch for \"func_in_reg\[0\]\" at ctr_unit.v(165)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_in_reg\[1\] ctr_unit.v(165) " "Inferred latch for \"func_in_reg\[1\]\" at ctr_unit.v(165)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_in_reg\[2\] ctr_unit.v(165) " "Inferred latch for \"func_in_reg\[2\]\" at ctr_unit.v(165)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_in_reg\[3\] ctr_unit.v(165) " "Inferred latch for \"func_in_reg\[3\]\" at ctr_unit.v(165)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_in_reg\[4\] ctr_unit.v(165) " "Inferred latch for \"func_in_reg\[4\]\" at ctr_unit.v(165)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_in_reg\[5\] ctr_unit.v(165) " "Inferred latch for \"func_in_reg\[5\]\" at ctr_unit.v(165)" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563750893144 "|processor|ctr_unit:ctr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_four_n mux_four_n:write_mux " "Elaborating entity \"mux_four_n\" for hierarchy \"mux_four_n:write_mux\"" {  } { { "processor.v" "write_mux" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/processor.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750893144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_four_n mux_four_n:write_data_mux " "Elaborating entity \"mux_four_n\" for hierarchy \"mux_four_n:write_data_mux\"" {  } { { "processor.v" "write_data_mux" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/processor.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750893144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_mux n_mux:alu_mux " "Elaborating entity \"n_mux\" for hierarchy \"n_mux:alu_mux\"" {  } { { "processor.v" "alu_mux" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/processor.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750893144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:se " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:se\"" {  } { { "processor.v" "se" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/processor.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750893144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_jumper pc_jumper:pc_jumper " "Elaborating entity \"pc_jumper\" for hierarchy \"pc_jumper:pc_jumper\"" {  } { { "processor.v" "pc_jumper" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/processor.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750893144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:program_counter " "Elaborating entity \"pc\" for hierarchy \"pc:program_counter\"" {  } { { "processor.v" "program_counter" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/processor.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750893144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loader loader:loader " "Elaborating entity \"loader\" for hierarchy \"loader:loader\"" {  } { { "processor.v" "loader" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/processor.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750893144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:registers " "Elaborating entity \"register\" for hierarchy \"register:registers\"" {  } { { "processor.v" "registers" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/processor.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750893144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom inst_rom:inst_rom " "Elaborating entity \"inst_rom\" for hierarchy \"inst_rom:inst_rom\"" {  } { { "processor.v" "inst_rom" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/processor.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750893160 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "396 0 1023 inst_rom.v(31) " "Verilog HDL warning at inst_rom.v(31): number of words (396) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 31 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1563750893160 "|processor|inst_rom:inst_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 inst_rom.v(24) " "Net \"rom.data_a\" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1563750893191 "|processor|inst_rom:inst_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 inst_rom.v(24) " "Net \"rom.waddr_a\" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1563750893191 "|processor|inst_rom:inst_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 inst_rom.v(24) " "Net \"rom.we_a\" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1563750893191 "|processor|inst_rom:inst_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "processor.v" "alu" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/processor.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750893212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:rom " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:rom\"" {  } { { "processor.v" "rom" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/processor.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750893212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_memory data_memory:rom\|async_memory:data_seg " "Elaborating entity \"async_memory\" for hierarchy \"data_memory:rom\|async_memory:data_seg\"" {  } { { "data_memory.v" "data_seg" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/data_memory.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750893212 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 1023 async_memory.v(64) " "Verilog HDL warning at async_memory.v(64): number of words (4) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/async_memory.v" 64 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1563750894040 "|processor|data_memory:rom|async_memory:data_seg"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 1023 async_memory.v(65) " "Verilog HDL warning at async_memory.v(65): number of words (4) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/async_memory.v" 65 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1563750894040 "|processor|data_memory:rom|async_memory:data_seg"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 1023 async_memory.v(66) " "Verilog HDL warning at async_memory.v(66): number of words (4) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/async_memory.v" 66 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1563750894040 "|processor|data_memory:rom|async_memory:data_seg"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 1023 async_memory.v(67) " "Verilog HDL warning at async_memory.v(67): number of words (4) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/async_memory.v" 67 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1563750894040 "|processor|data_memory:rom|async_memory:data_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_memory data_memory:rom\|async_memory:stack_seg " "Elaborating entity \"async_memory\" for hierarchy \"data_memory:rom\|async_memory:stack_seg\"" {  } { { "data_memory.v" "stack_seg" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/data_memory.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750894102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_buffer data_memory:rom\|serial_buffer:ser " "Elaborating entity \"serial_buffer\" for hierarchy \"data_memory:rom\|serial_buffer:ser\"" {  } { { "data_memory.v" "ser" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/data_memory.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750894118 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_memory:rom\|async_memory:data_seg\|mem0_rtl_0 " "Inferred dual-clock RAM node \"data_memory:rom\|async_memory:data_seg\|mem0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1563750895477 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_memory:rom\|async_memory:stack_seg\|mem0_rtl_0 " "Inferred dual-clock RAM node \"data_memory:rom\|async_memory:stack_seg\|mem0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1563750895477 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_memory:rom\|async_memory:stack_seg\|mem2_rtl_0 " "Inferred dual-clock RAM node \"data_memory:rom\|async_memory:stack_seg\|mem2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1563750895477 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_memory:rom\|async_memory:data_seg\|mem2_rtl_0 " "Inferred dual-clock RAM node \"data_memory:rom\|async_memory:data_seg\|mem2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1563750895477 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_memory:rom\|async_memory:stack_seg\|mem3_rtl_0 " "Inferred dual-clock RAM node \"data_memory:rom\|async_memory:stack_seg\|mem3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1563750895477 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_memory:rom\|async_memory:data_seg\|mem3_rtl_0 " "Inferred dual-clock RAM node \"data_memory:rom\|async_memory:data_seg\|mem3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1563750895477 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_memory:rom\|async_memory:stack_seg\|mem1_rtl_0 " "Inferred dual-clock RAM node \"data_memory:rom\|async_memory:stack_seg\|mem1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1563750895477 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_memory:rom\|async_memory:data_seg\|mem1_rtl_0 " "Inferred dual-clock RAM node \"data_memory:rom\|async_memory:data_seg\|mem1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1563750895477 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "inst_rom:inst_rom\|rom " "RAM logic \"inst_rom:inst_rom\|rom\" is uninferred due to asynchronous read logic" {  } { { "inst_rom.v" "rom" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1563750895477 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1563750895477 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/db/lab2.ram0_inst_rom_f955bb2a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/yuz057/Desktop/MIPS_cpu/lab2/db/lab2.ram0_inst_rom_f955bb2a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1563750895508 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:rom\|async_memory:data_seg\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:rom\|async_memory:data_seg\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab2.ram0_async_memory_4acb313e.hdl.mif " "Parameter INIT_FILE set to db/lab2.ram0_async_memory_4acb313e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:rom\|async_memory:stack_seg\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:rom\|async_memory:stack_seg\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab2.ram0_async_memory_ea4acf6d.hdl.mif " "Parameter INIT_FILE set to db/lab2.ram0_async_memory_ea4acf6d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:rom\|async_memory:stack_seg\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:rom\|async_memory:stack_seg\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab2.ram2_async_memory_ea4acf6d.hdl.mif " "Parameter INIT_FILE set to db/lab2.ram2_async_memory_ea4acf6d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:rom\|async_memory:data_seg\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:rom\|async_memory:data_seg\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab2.ram2_async_memory_4acb313e.hdl.mif " "Parameter INIT_FILE set to db/lab2.ram2_async_memory_4acb313e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:rom\|async_memory:stack_seg\|mem3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:rom\|async_memory:stack_seg\|mem3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab2.ram3_async_memory_ea4acf6d.hdl.mif " "Parameter INIT_FILE set to db/lab2.ram3_async_memory_ea4acf6d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:rom\|async_memory:data_seg\|mem3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:rom\|async_memory:data_seg\|mem3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab2.ram3_async_memory_4acb313e.hdl.mif " "Parameter INIT_FILE set to db/lab2.ram3_async_memory_4acb313e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:rom\|async_memory:stack_seg\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:rom\|async_memory:stack_seg\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab2.ram1_async_memory_ea4acf6d.hdl.mif " "Parameter INIT_FILE set to db/lab2.ram1_async_memory_ea4acf6d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:rom\|async_memory:data_seg\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:rom\|async_memory:data_seg\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab2.ram1_async_memory_4acb313e.hdl.mif " "Parameter INIT_FILE set to db/lab2.ram1_async_memory_4acb313e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563750897475 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1563750897475 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1563750897475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:rom\|async_memory:data_seg\|altsyncram:mem0_rtl_0 " "Elaborated megafunction instantiation \"data_memory:rom\|async_memory:data_seg\|altsyncram:mem0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563750897525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:rom\|async_memory:data_seg\|altsyncram:mem0_rtl_0 " "Instantiated megafunction \"data_memory:rom\|async_memory:data_seg\|altsyncram:mem0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab2.ram0_async_memory_4acb313e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab2.ram0_async_memory_4acb313e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897526 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1563750897526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ovh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ovh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ovh1 " "Found entity 1: altsyncram_ovh1" {  } { { "db/altsyncram_ovh1.tdf" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/db/altsyncram_ovh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750897563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750897563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:rom\|async_memory:stack_seg\|altsyncram:mem0_rtl_0 " "Elaborated megafunction instantiation \"data_memory:rom\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563750897570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:rom\|async_memory:stack_seg\|altsyncram:mem0_rtl_0 " "Instantiated megafunction \"data_memory:rom\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab2.ram0_async_memory_ea4acf6d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab2.ram0_async_memory_ea4acf6d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897571 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1563750897571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_03i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_03i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_03i1 " "Found entity 1: altsyncram_03i1" {  } { { "db/altsyncram_03i1.tdf" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/db/altsyncram_03i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750897608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750897608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:rom\|async_memory:stack_seg\|altsyncram:mem2_rtl_0 " "Elaborated megafunction instantiation \"data_memory:rom\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563750897614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:rom\|async_memory:stack_seg\|altsyncram:mem2_rtl_0 " "Instantiated megafunction \"data_memory:rom\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab2.ram2_async_memory_ea4acf6d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab2.ram2_async_memory_ea4acf6d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897615 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1563750897615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_23i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23i1 " "Found entity 1: altsyncram_23i1" {  } { { "db/altsyncram_23i1.tdf" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/db/altsyncram_23i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750897642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750897642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:rom\|async_memory:data_seg\|altsyncram:mem2_rtl_0 " "Elaborated megafunction instantiation \"data_memory:rom\|async_memory:data_seg\|altsyncram:mem2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563750897658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:rom\|async_memory:data_seg\|altsyncram:mem2_rtl_0 " "Instantiated megafunction \"data_memory:rom\|async_memory:data_seg\|altsyncram:mem2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab2.ram2_async_memory_4acb313e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab2.ram2_async_memory_4acb313e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897658 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1563750897658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvh1 " "Found entity 1: altsyncram_qvh1" {  } { { "db/altsyncram_qvh1.tdf" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/db/altsyncram_qvh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750897689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750897689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:rom\|async_memory:stack_seg\|altsyncram:mem3_rtl_0 " "Elaborated megafunction instantiation \"data_memory:rom\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563750897689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:rom\|async_memory:stack_seg\|altsyncram:mem3_rtl_0 " "Instantiated megafunction \"data_memory:rom\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab2.ram3_async_memory_ea4acf6d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab2.ram3_async_memory_ea4acf6d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897689 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1563750897689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33i1 " "Found entity 1: altsyncram_33i1" {  } { { "db/altsyncram_33i1.tdf" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/db/altsyncram_33i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750897736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750897736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:rom\|async_memory:data_seg\|altsyncram:mem3_rtl_0 " "Elaborated megafunction instantiation \"data_memory:rom\|async_memory:data_seg\|altsyncram:mem3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563750897736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:rom\|async_memory:data_seg\|altsyncram:mem3_rtl_0 " "Instantiated megafunction \"data_memory:rom\|async_memory:data_seg\|altsyncram:mem3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab2.ram3_async_memory_4acb313e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab2.ram3_async_memory_4acb313e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897736 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1563750897736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rvh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rvh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rvh1 " "Found entity 1: altsyncram_rvh1" {  } { { "db/altsyncram_rvh1.tdf" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/db/altsyncram_rvh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750897783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750897783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:rom\|async_memory:stack_seg\|altsyncram:mem1_rtl_0 " "Elaborated megafunction instantiation \"data_memory:rom\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563750897783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:rom\|async_memory:stack_seg\|altsyncram:mem1_rtl_0 " "Instantiated megafunction \"data_memory:rom\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab2.ram1_async_memory_ea4acf6d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab2.ram1_async_memory_ea4acf6d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897783 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1563750897783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13i1 " "Found entity 1: altsyncram_13i1" {  } { { "db/altsyncram_13i1.tdf" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/db/altsyncram_13i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750897814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750897814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:rom\|async_memory:data_seg\|altsyncram:mem1_rtl_0 " "Elaborated megafunction instantiation \"data_memory:rom\|async_memory:data_seg\|altsyncram:mem1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563750897830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:rom\|async_memory:data_seg\|altsyncram:mem1_rtl_0 " "Instantiated megafunction \"data_memory:rom\|async_memory:data_seg\|altsyncram:mem1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab2.ram1_async_memory_4acb313e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab2.ram1_async_memory_4acb313e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563750897830 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1563750897830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pvh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pvh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pvh1 " "Found entity 1: altsyncram_pvh1" {  } { { "db/altsyncram_pvh1.tdf" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/db/altsyncram_pvh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563750897861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563750897861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|we_in_reg " "Latch ctr_unit:ctr\|we_in_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[29\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[29\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|func_in_reg\[1\] " "Latch ctr_unit:ctr\|func_in_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[25\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[25\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|ALUSrc_reg " "Latch ctr_unit:ctr\|ALUSrc_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[4\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[4\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|func_in_reg\[3\] " "Latch ctr_unit:ctr\|func_in_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[27\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[27\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|func_in_reg\[4\] " "Latch ctr_unit:ctr\|func_in_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[28\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[28\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|func_in_reg\[5\] " "Latch ctr_unit:ctr\|func_in_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[29\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[29\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|func_in_reg\[0\] " "Latch ctr_unit:ctr\|func_in_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[2\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|func_in_reg\[2\] " "Latch ctr_unit:ctr\|func_in_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[26\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[26\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|MemToReg_reg\[0\] " "Latch ctr_unit:ctr\|MemToReg_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[4\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[4\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|MemToReg_reg\[1\] " "Latch ctr_unit:ctr\|MemToReg_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[2\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|load_sel_reg\[0\] " "Latch ctr_unit:ctr\|load_sel_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[2\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|mem_sel_reg " "Latch ctr_unit:ctr\|mem_sel_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[3\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE inst_rom:inst_rom\|out\[3\] " "Ports ENA and PRE on the latch are fed by the same signal inst_rom:inst_rom\|out\[3\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|RegWrite_reg " "Latch ctr_unit:ctr\|RegWrite_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[2\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|RegDst_reg\[1\] " "Latch ctr_unit:ctr\|RegDst_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[2\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|RegDst_reg\[0\] " "Latch ctr_unit:ctr\|RegDst_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[2\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|jump_reg\[1\] " "Latch ctr_unit:ctr\|jump_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[2\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|jump_reg\[0\] " "Latch ctr_unit:ctr\|jump_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[29\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[29\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE inst_rom:inst_rom\|out\[28\] " "Ports ENA and PRE on the latch are fed by the same signal inst_rom:inst_rom\|out\[28\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|load_sel_reg\[1\] " "Latch ctr_unit:ctr\|load_sel_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[3\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|size_in_reg\[0\] " "Latch ctr_unit:ctr\|size_in_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[3\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctr_unit:ctr\|size_in_reg\[1\] " "Latch ctr_unit:ctr\|size_in_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_rom:inst_rom\|out\[28\] " "Ports D and ENA on the latch are fed by the same signal inst_rom:inst_rom\|out\[28\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1563750898814 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1563750898814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctr_unit:ctr\|jump_reg\[1\] " "LATCH primitive \"ctr_unit:ctr\|jump_reg\[1\]\" is permanently enabled" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1563750899876 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "serial_rden_out GND " "Pin \"serial_rden_out\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1563750901494 "|processor|serial_rden_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1563750901494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1563750901714 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/output_files/lab2.map.smsg " "Generated suppressed messages file C:/Users/yuz057/Desktop/MIPS_cpu/lab2/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1563750909768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1563750910049 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563750910049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4116 " "Implemented 4116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1563750910330 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1563750910330 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4030 " "Implemented 4030 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1563750910330 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1563750910330 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1563750910330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1563750910393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 21 16:15:10 2019 " "Processing ended: Sun Jul 21 16:15:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1563750910393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1563750910393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1563750910393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1563750910393 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1563750912440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1563750912440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 21 16:15:12 2019 " "Processing started: Sun Jul 21 16:15:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1563750912440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1563750912440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1563750912440 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1563750912565 ""}
{ "Info" "0" "" "Project  = lab2" {  } {  } 0 0 "Project  = lab2" 0 0 "Fitter" 0 0 1563750912565 ""}
{ "Info" "0" "" "Revision = lab2" {  } {  } 0 0 "Revision = lab2" 0 0 "Fitter" 0 0 1563750912565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1563750912705 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab2 EP4CE40F29C6 " "Selected device EP4CE40F29C6 for design \"lab2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1563750912752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563750912815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563750912815 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1563750913018 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C6 " "Device EP4CE30F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1563750913143 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C6 " "Device EP4CE55F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1563750913143 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C6 " "Device EP4CE75F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1563750913143 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1563750913143 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 6432 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1563750913143 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 6434 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1563750913143 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 6436 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1563750913143 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 6438 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1563750913143 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 6440 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1563750913143 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1563750913143 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1563750913158 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1563750913330 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1563750913800 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1563750914245 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab2.sdc " "Synopsys Design Constraints File file not found: 'lab2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1563750914249 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1563750914249 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctr\|func_in_reg\[3\]~13  from: datad  to: combout " "Cell: ctr\|func_in_reg\[3\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1563750914272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctr\|size_in_reg\[0\]~1  from: datab  to: combout " "Cell: ctr\|size_in_reg\[0\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1563750914272 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1563750914272 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1563750914287 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1563750914288 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1563750914288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1563750914543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:inst_rom\|out\[3\] " "Destination node inst_rom:inst_rom\|out\[3\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 209 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1563750914543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:inst_rom\|out\[4\] " "Destination node inst_rom:inst_rom\|out\[4\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 210 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1563750914543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:inst_rom\|out\[5\] " "Destination node inst_rom:inst_rom\|out\[5\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 211 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1563750914543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:inst_rom\|out\[7\] " "Destination node inst_rom:inst_rom\|out\[7\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 212 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1563750914543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:inst_rom\|out\[10\] " "Destination node inst_rom:inst_rom\|out\[10\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 215 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1563750914543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:inst_rom\|out\[11\] " "Destination node inst_rom:inst_rom\|out\[11\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 216 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1563750914543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:inst_rom\|out\[9\] " "Destination node inst_rom:inst_rom\|out\[9\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 214 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1563750914543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:inst_rom\|out\[12\] " "Destination node inst_rom:inst_rom\|out\[12\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 217 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1563750914543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:inst_rom\|out\[29\] " "Destination node inst_rom:inst_rom\|out\[29\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 233 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1563750914543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:inst_rom\|out\[28\] " "Destination node inst_rom:inst_rom\|out\[28\]" {  } { { "inst_rom.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/inst_rom.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 232 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1563750914543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1563750914543 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1563750914543 ""}  } { { "processor.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/processor.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 6417 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563750914543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctr_unit:ctr\|func_in_reg\[3\]~24  " "Automatically promoted node ctr_unit:ctr\|func_in_reg\[3\]~24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1563750914543 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 4828 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563750914543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctr_unit:ctr\|we_in_reg~3  " "Automatically promoted node ctr_unit:ctr\|we_in_reg~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1563750914543 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 4629 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563750914543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctr_unit:ctr\|ALUSrc_reg~2  " "Automatically promoted node ctr_unit:ctr\|ALUSrc_reg~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1563750914544 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 3874 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563750914544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctr_unit:ctr\|WideOr11~2  " "Automatically promoted node ctr_unit:ctr\|WideOr11~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1563750914544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctr_unit:ctr\|ALUSrc_reg~2 " "Destination node ctr_unit:ctr\|ALUSrc_reg~2" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 3874 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1563750914544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctr_unit:ctr\|we_in_reg~3 " "Destination node ctr_unit:ctr\|we_in_reg~3" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 4629 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1563750914544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctr_unit:ctr\|size_in_reg\[0\]~1 " "Destination node ctr_unit:ctr\|size_in_reg\[0\]~1" {  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 4811 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1563750914544 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1563750914544 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 3873 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563750914544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctr_unit:ctr\|func_in_reg\[5\]~19  " "Automatically promoted node ctr_unit:ctr\|func_in_reg\[5\]~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1563750914544 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 4101 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563750914544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctr_unit:ctr\|size_in_reg\[0\]~1  " "Automatically promoted node ctr_unit:ctr\|size_in_reg\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1563750914544 ""}  } { { "ctr_unit.v" "" { Text "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/ctr_unit.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 0 { 0 ""} 0 4811 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563750914544 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1563750915170 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563750915173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563750915173 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563750915178 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563750915183 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1563750915190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1563750915190 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1563750915193 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1563750915628 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1563750915632 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1563750915632 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 2.5V 11 10 0 " "Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 11 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1563750915636 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1563750915636 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1563750915636 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 54 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1563750915638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 73 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1563750915638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 65 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1563750915638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 67 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1563750915638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 71 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1563750915638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 64 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1563750915638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 67 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1563750915638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 66 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1563750915638 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1563750915638 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1563750915638 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563750915894 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1563750915910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1563750917300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563750918316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1563750918347 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1563750928678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563750928678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1563750929496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1563750936893 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1563750936893 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1563750952372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:33 " "Fitter routing operations ending: elapsed time is 00:02:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563751082944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1563751082959 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1563751082959 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.22 " "Total time spent on timing analysis during the Fitter is 12.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1563751083053 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563751083131 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563751083553 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563751083615 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563751084037 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563751084757 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yuz057/Desktop/MIPS_cpu/lab2/output_files/lab2.fit.smsg " "Generated suppressed messages file C:/Users/yuz057/Desktop/MIPS_cpu/lab2/output_files/lab2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1563751085428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5817 " "Peak virtual memory: 5817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1563751086363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 21 16:18:06 2019 " "Processing ended: Sun Jul 21 16:18:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1563751086363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:54 " "Elapsed time: 00:02:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1563751086363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:15 " "Total CPU time (on all processors): 00:03:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1563751086363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1563751086363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1563751088410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1563751088410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 21 16:18:08 2019 " "Processing started: Sun Jul 21 16:18:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1563751088410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1563751088410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1563751088410 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1563751089893 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1563751089943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1563751090469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 21 16:18:10 2019 " "Processing ended: Sun Jul 21 16:18:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1563751090469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1563751090469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1563751090469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1563751090469 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1563751091069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1563751092506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1563751092506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 21 16:18:12 2019 " "Processing started: Sun Jul 21 16:18:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1563751092506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1563751092506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab2 -c lab2 " "Command: quartus_sta lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1563751092506 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1563751092727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1563751092929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1563751092980 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1563751092980 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1563751093299 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab2.sdc " "Synopsys Design Constraints File file not found: 'lab2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1563751093410 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1563751093411 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1563751093421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst_rom:inst_rom\|out\[2\] inst_rom:inst_rom\|out\[2\] " "create_clock -period 1.000 -name inst_rom:inst_rom\|out\[2\] inst_rom:inst_rom\|out\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1563751093421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst_rom:inst_rom\|out\[24\] inst_rom:inst_rom\|out\[24\] " "create_clock -period 1.000 -name inst_rom:inst_rom\|out\[24\] inst_rom:inst_rom\|out\[24\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1563751093421 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1563751093421 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctr\|func_in_reg\[3\]~13  from: datac  to: combout " "Cell: ctr\|func_in_reg\[3\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1563751093437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctr\|size_in_reg\[0\]~1  from: dataa  to: combout " "Cell: ctr\|size_in_reg\[0\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1563751093437 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1563751093437 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1563751093444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1563751093446 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1563751093447 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1563751093462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1563751094831 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1563751094831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.776 " "Worst-case setup slack is -15.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.776          -16087.522 clock  " "  -15.776          -16087.522 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.935             -72.676 inst_rom:inst_rom\|out\[2\]  " "   -5.935             -72.676 inst_rom:inst_rom\|out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.025             -48.979 inst_rom:inst_rom\|out\[24\]  " "   -5.025             -48.979 inst_rom:inst_rom\|out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1563751094838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.017 " "Worst-case hold slack is -3.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.017              -7.313 inst_rom:inst_rom\|out\[24\]  " "   -3.017              -7.313 inst_rom:inst_rom\|out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.535              -7.045 inst_rom:inst_rom\|out\[2\]  " "   -2.535              -7.045 inst_rom:inst_rom\|out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.952               0.000 clock  " "    0.952               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1563751094921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.594 " "Worst-case recovery slack is -2.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.594              -2.594 inst_rom:inst_rom\|out\[24\]  " "   -2.594              -2.594 inst_rom:inst_rom\|out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.541              -0.541 inst_rom:inst_rom\|out\[2\]  " "   -0.541              -0.541 inst_rom:inst_rom\|out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1563751094933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.057 " "Worst-case removal slack is -1.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.057              -1.057 inst_rom:inst_rom\|out\[24\]  " "   -1.057              -1.057 inst_rom:inst_rom\|out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.541              -0.541 inst_rom:inst_rom\|out\[2\]  " "   -0.541              -0.541 inst_rom:inst_rom\|out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1563751094945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1134.568 clock  " "   -3.000           -1134.568 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311              -6.649 inst_rom:inst_rom\|out\[2\]  " "   -0.311              -6.649 inst_rom:inst_rom\|out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 inst_rom:inst_rom\|out\[24\]  " "    0.383               0.000 inst_rom:inst_rom\|out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751094951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1563751094951 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1563751096240 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1563751096271 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1563751096943 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctr\|func_in_reg\[3\]~13  from: datac  to: combout " "Cell: ctr\|func_in_reg\[3\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctr\|size_in_reg\[0\]~1  from: dataa  to: combout " "Cell: ctr\|size_in_reg\[0\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097130 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1563751097130 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1563751097271 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1563751097271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.081 " "Worst-case setup slack is -14.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.081          -14333.735 clock  " "  -14.081          -14333.735 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.351             -66.216 inst_rom:inst_rom\|out\[2\]  " "   -5.351             -66.216 inst_rom:inst_rom\|out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.504             -43.996 inst_rom:inst_rom\|out\[24\]  " "   -4.504             -43.996 inst_rom:inst_rom\|out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1563751097286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.658 " "Worst-case hold slack is -2.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.658              -6.244 inst_rom:inst_rom\|out\[24\]  " "   -2.658              -6.244 inst_rom:inst_rom\|out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.193              -5.689 inst_rom:inst_rom\|out\[2\]  " "   -2.193              -5.689 inst_rom:inst_rom\|out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.899               0.000 clock  " "    0.899               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1563751097364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.214 " "Worst-case recovery slack is -2.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.214              -2.214 inst_rom:inst_rom\|out\[24\]  " "   -2.214              -2.214 inst_rom:inst_rom\|out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.568              -0.568 inst_rom:inst_rom\|out\[2\]  " "   -0.568              -0.568 inst_rom:inst_rom\|out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1563751097380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.979 " "Worst-case removal slack is -0.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979              -0.979 inst_rom:inst_rom\|out\[24\]  " "   -0.979              -0.979 inst_rom:inst_rom\|out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.438              -0.438 inst_rom:inst_rom\|out\[2\]  " "   -0.438              -0.438 inst_rom:inst_rom\|out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1563751097396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1134.568 clock  " "   -3.000           -1134.568 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169              -2.810 inst_rom:inst_rom\|out\[2\]  " "   -0.169              -2.810 inst_rom:inst_rom\|out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 inst_rom:inst_rom\|out\[24\]  " "    0.436               0.000 inst_rom:inst_rom\|out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751097396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1563751097396 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1563751098672 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctr\|func_in_reg\[3\]~13  from: datac  to: combout " "Cell: ctr\|func_in_reg\[3\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1563751098871 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctr\|size_in_reg\[0\]~1  from: dataa  to: combout " "Cell: ctr\|size_in_reg\[0\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1563751098871 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1563751098871 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1563751098872 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1563751098939 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1563751098939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.927 " "Worst-case setup slack is -8.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751098951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751098951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.927           -9032.089 clock  " "   -8.927           -9032.089 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751098951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.415             -39.929 inst_rom:inst_rom\|out\[2\]  " "   -3.415             -39.929 inst_rom:inst_rom\|out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751098951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.842             -27.574 inst_rom:inst_rom\|out\[24\]  " "   -2.842             -27.574 inst_rom:inst_rom\|out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751098951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1563751098951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.836 " "Worst-case hold slack is -1.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.836              -4.787 inst_rom:inst_rom\|out\[24\]  " "   -1.836              -4.787 inst_rom:inst_rom\|out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.633              -5.569 inst_rom:inst_rom\|out\[2\]  " "   -1.633              -5.569 inst_rom:inst_rom\|out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 clock  " "    0.515               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1563751099037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.158 " "Worst-case recovery slack is -1.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.158              -1.158 inst_rom:inst_rom\|out\[24\]  " "   -1.158              -1.158 inst_rom:inst_rom\|out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 inst_rom:inst_rom\|out\[2\]  " "    0.034               0.000 inst_rom:inst_rom\|out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1563751099054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.584 " "Worst-case removal slack is -0.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.584              -0.584 inst_rom:inst_rom\|out\[24\]  " "   -0.584              -0.584 inst_rom:inst_rom\|out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302              -0.302 inst_rom:inst_rom\|out\[2\]  " "   -0.302              -0.302 inst_rom:inst_rom\|out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1563751099071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1180.782 clock  " "   -3.000           -1180.782 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -1.206 inst_rom:inst_rom\|out\[2\]  " "   -0.089              -1.206 inst_rom:inst_rom\|out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 inst_rom:inst_rom\|out\[24\]  " "    0.305               0.000 inst_rom:inst_rom\|out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1563751099082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1563751099082 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1563751100693 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1563751100693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1563751100911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 21 16:18:20 2019 " "Processing ended: Sun Jul 21 16:18:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1563751100911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1563751100911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1563751100911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1563751100911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1563751103006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1563751103007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 21 16:18:22 2019 " "Processing started: Sun Jul 21 16:18:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1563751103007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1563751103007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1563751103007 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2_6_1200mv_85c_slow.vo C:/Users/yuz057/Desktop/MIPS_cpu/lab2/simulation/modelsim/ simulation " "Generated file lab2_6_1200mv_85c_slow.vo in folder \"C:/Users/yuz057/Desktop/MIPS_cpu/lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1563751104254 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2_6_1200mv_0c_slow.vo C:/Users/yuz057/Desktop/MIPS_cpu/lab2/simulation/modelsim/ simulation " "Generated file lab2_6_1200mv_0c_slow.vo in folder \"C:/Users/yuz057/Desktop/MIPS_cpu/lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1563751104677 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2_min_1200mv_0c_fast.vo C:/Users/yuz057/Desktop/MIPS_cpu/lab2/simulation/modelsim/ simulation " "Generated file lab2_min_1200mv_0c_fast.vo in folder \"C:/Users/yuz057/Desktop/MIPS_cpu/lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1563751105130 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2.vo C:/Users/yuz057/Desktop/MIPS_cpu/lab2/simulation/modelsim/ simulation " "Generated file lab2.vo in folder \"C:/Users/yuz057/Desktop/MIPS_cpu/lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1563751105568 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2_6_1200mv_85c_v_slow.sdo C:/Users/yuz057/Desktop/MIPS_cpu/lab2/simulation/modelsim/ simulation " "Generated file lab2_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/yuz057/Desktop/MIPS_cpu/lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1563751105880 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2_6_1200mv_0c_v_slow.sdo C:/Users/yuz057/Desktop/MIPS_cpu/lab2/simulation/modelsim/ simulation " "Generated file lab2_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/yuz057/Desktop/MIPS_cpu/lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1563751106161 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2_min_1200mv_0c_v_fast.sdo C:/Users/yuz057/Desktop/MIPS_cpu/lab2/simulation/modelsim/ simulation " "Generated file lab2_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/yuz057/Desktop/MIPS_cpu/lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1563751106458 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2_v.sdo C:/Users/yuz057/Desktop/MIPS_cpu/lab2/simulation/modelsim/ simulation " "Generated file lab2_v.sdo in folder \"C:/Users/yuz057/Desktop/MIPS_cpu/lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1563751106739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1563751106833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 21 16:18:26 2019 " "Processing ended: Sun Jul 21 16:18:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1563751106833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1563751106833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1563751106833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1563751106833 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus II Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1563751107458 ""}
