INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:30:06 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.944ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 2.303ns (33.926%)  route 4.485ns (66.074%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2838, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X33Y74         FDCE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_1_q_reg/Q
                         net (fo=19, routed)          0.370     1.094    lsq2/handshake_lsq_lsq2_core/ldq_alloc_1_q
    SLICE_X33Y75         LUT4 (Prop_lut4_I0_O)        0.043     1.137 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.137    lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.394 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.394    lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.443 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.443    lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.588 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_4/O[3]
                         net (fo=5, routed)           0.264     1.852    lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_4_n_4
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.120     1.972 f  lsq2/handshake_lsq_lsq2_core/ldq_head_q[2]_i_10/O
                         net (fo=33, routed)          0.398     2.370    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ldd_dispatcher/oldest_entry_allocated_per_port_5
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.043     2.413 f  lsq2/handshake_lsq_lsq2_core/dataReg[26]_i_2/O
                         net (fo=1, routed)           0.333     2.746    lsq2/handshake_lsq_lsq2_core/dataReg[26]_i_2_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I4_O)        0.043     2.789 f  lsq2/handshake_lsq_lsq2_core/dataReg[26]_i_1/O
                         net (fo=2, routed)           0.098     2.887    load0/data_tehb/dataReg_reg[31]_0[26]
    SLICE_X36Y74         LUT3 (Prop_lut3_I0_O)        0.043     2.930 f  load0/data_tehb/dataReg[26]_i_2/O
                         net (fo=2, routed)           0.408     3.338    control_merge1/tehb/control/load0_dataOut[26]
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.043     3.381 f  control_merge1/tehb/control/ltOp_carry__2_i_17/O
                         net (fo=8, routed)           0.221     3.602    control_merge1/tehb/control/dataReg_reg[26]
    SLICE_X37Y75         LUT4 (Prop_lut4_I2_O)        0.043     3.645 f  control_merge1/tehb/control/level4_c1[25]_i_10/O
                         net (fo=3, routed)           0.183     3.829    control_merge1/tehb/control/level4_c1[25]_i_10_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.043     3.872 r  control_merge1/tehb/control/level5_c1[8]_i_3/O
                         net (fo=39, routed)          0.332     4.204    control_merge1/tehb/control/addf0/ieee2nfloat_0/eqOp1_in
    SLICE_X38Y77         LUT4 (Prop_lut4_I1_O)        0.043     4.247 f  control_merge1/tehb/control/level4_c1[18]_i_3/O
                         net (fo=5, routed)           0.438     4.685    control_merge1/tehb/control/addf0/X[16]
    SLICE_X37Y78         LUT6 (Prop_lut6_I4_O)        0.043     4.728 r  control_merge1/tehb/control/ltOp_carry__1_i_4__0/O
                         net (fo=1, routed)           0.100     4.828    addf0/operator/ltOp_carry__2_0[0]
    SLICE_X36Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.090 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.090    addf0/operator/ltOp_carry__1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.139 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.139    addf0/operator/ltOp_carry__2_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.266 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.250     5.517    control_merge1/tehb/control/CO[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I0_O)        0.130     5.647 r  control_merge1/tehb/control/i__carry_i_3/O
                         net (fo=1, routed)           0.263     5.910    addf0/operator/p_1_in[1]
    SLICE_X38Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     6.155 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.155    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.307 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.433     6.739    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X40Y79         LUT6 (Prop_lut6_I4_O)        0.121     6.860 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.107     6.967    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X40Y79         LUT4 (Prop_lut4_I0_O)        0.043     7.010 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.286     7.296    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X41Y78         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=2838, unset)         0.483     6.683    addf0/operator/RightShifterComponent/clk
    SLICE_X41Y78         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X41Y78         FDRE (Setup_fdre_C_R)       -0.295     6.352    addf0/operator/RightShifterComponent/level4_c1_reg[13]
  -------------------------------------------------------------------
                         required time                          6.352    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                 -0.944    




