#ahir and ahir_ieee_proposed libraries
vhdl ahir ../hdl/ahir/ahir.vhdl
vhdl ahir_ieee_proposed ../hdl/ahir_ieee_proposed/aHiR_ieee_proposed.vhdl

#top
vhdl work ../hdl/topModules/FWtop.vhd

#ethernet
#top module
vhdl work ../hdl/topModules/v6_emac_v1_6_example_design.vhd

#source
vhdl work ../hdl/coregen/v6_emac_v1_6/v6_emac_v1_6.vhd
vhdl work ../hdl/coregen/v6_emac_v1_6/physical/gmii_if.vhd
vhdl work ../hdl/coregen/v6_emac_v1_6/v6_emac_v1_6_block.vhd
vhdl work ../hdl/coregen/v6_emac_v1_6/client/fifo/tx_client_fifo_8.vhd
vhdl work ../hdl/coregen/v6_emac_v1_6/client/fifo/rx_client_fifo_8.vhd
vhdl work ../hdl/coregen/v6_emac_v1_6/client/fifo/eth_fifo_8.vhd
vhdl work ../hdl/coregen/v6_emac_v1_6/v6_emac_v1_6_locallink.vhd

#clocking

vhdl work ../hdl/coregen/v6_clk_wiz_v3_6/clk_wiz_v3_6.vhd



#PCIE

#Riffa top & adapter
verilog work ../hdl/topModules/riffa_top_v6_pcie_v2_5.v
verilog work ../hdl/topModules/riffa_adapter_v6_pcie_v2_5.v

#Source 

vhdl work ../hdl/coregen/v6_pcie_v2_5/axi_basic_tx_pipeline.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/pcie_gtx_v6.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/pcie_bram_top_v6.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/pcie_bram_v6.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/axi_basic_rx_pipeline.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/axi_basic_top.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/gtx_tx_sync_rate_v6.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/axi_basic_tx.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/axi_basic_rx.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/gtx_wrapper_v6.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/gtx_rx_valid_filter_v6.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/pcie_pipe_v6.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/gtx_drp_chanalign_fix_3752_v6.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/pcie_clocking_v6.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/pcie_pipe_misc_v6.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/pcie_pipe_lane_v6.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/pcie_2_0_v6.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/pcie_brams_v6.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/axi_basic_tx_thrtl_ctl.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/axi_basic_rx_null_gen.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/pcie_reset_delay_v6.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/v6_pcie_v2_5.vhd 
vhdl work ../hdl/coregen/v6_pcie_v2_5/pcie_upconfig_fix_3451_v6.vhd 
verilog work ../hdl/riffaHDL/tx_port_writer.v 
verilog work ../hdl/riffaHDL/rx_port_channel_gate.v 
verilog work ../hdl/riffaHDL/sync_fifo.v 
verilog work ../hdl/riffaHDL/cross_domain_signal.v 
verilog work ../hdl/riffaHDL/interrupt.v 
verilog work ../hdl/riffaHDL/sg_list_reader_128.v 
verilog work ../hdl/riffaHDL/demux_1_to_n.v 
verilog work ../hdl/riffaHDL/rx_engine_128.v 
verilog work ../hdl/riffaHDL/rx_engine_64.v 
verilog work ../hdl/riffaHDL/tx_engine_upper_128.v 
verilog work ../hdl/riffaHDL/tx_engine_formatter_32.v 
verilog work ../hdl/riffaHDL/rx_engine_32.v 
verilog work ../hdl/riffaHDL/tx_port_buffer_128.v 
verilog work ../hdl/riffaHDL/tx_engine_selector.v 
verilog work ../hdl/riffaHDL/ram_2clk_1w_1r.v 
verilog work ../hdl/riffaHDL/rx_engine_req.v 
verilog work ../hdl/riffaHDL/fifo_packer_32.v 
verilog work ../hdl/riffaHDL/tx_engine_lower_64.v 
verilog work ../hdl/riffaHDL/sg_list_reader_64.v 
verilog work ../hdl/riffaHDL/tx_port_channel_gate_64.v 
verilog work ../hdl/riffaHDL/channel_32.v 
verilog work ../hdl/riffaHDL/rx_port_reader.v 
verilog work ../hdl/riffaHDL/tx_port_64.v 
verilog work ../hdl/riffaHDL/rx_port_128.v 
verilog work ../hdl/riffaHDL/rx_port_requester_mux.v 
verilog work ../hdl/riffaHDL/tx_port_128.v 
verilog work ../hdl/riffaHDL/sg_list_reader_32.v 
verilog work ../hdl/riffaHDL/ram_1clk_1w_1r.v 
verilog work ../hdl/riffaHDL/tx_engine_32.v 
verilog work ../hdl/riffaHDL/tx_port_monitor_32.v 
verilog work ../hdl/riffaHDL/common_functions.v 
verilog work ../hdl/riffaHDL/fifo_packer_64.v 
verilog work ../hdl/riffaHDL/riffa_endpoint.v 
verilog work ../hdl/riffaHDL/tx_engine_upper_64.v 
verilog work ../hdl/riffaHDL/rx_port_32.v 
verilog work ../hdl/riffaHDL/tx_engine_formatter_128.v 
verilog work ../hdl/riffaHDL/tx_port_32.v 
verilog work ../hdl/riffaHDL/tx_port_buffer_64.v 
verilog work ../hdl/riffaHDL/tx_engine_128.v 
verilog work ../hdl/riffaHDL/channel_128.v 
verilog work ../hdl/riffaHDL/async_fifo.v 
verilog work ../hdl/riffaHDL/tx_port_monitor_128.v 
verilog work ../hdl/riffaHDL/channel_64.v 
verilog work ../hdl/riffaHDL/tx_engine_lower_32.v 
verilog work ../hdl/riffaHDL/interrupt_controller.v 
verilog work ../hdl/riffaHDL/sg_list_requester.v 
verilog work ../hdl/riffaHDL/tx_port_monitor_64.v 
verilog work ../hdl/riffaHDL/tx_engine_upper_32.v 
verilog work ../hdl/riffaHDL/riffa_endpoint_128.v 
verilog work ../hdl/riffaHDL/syncff.v 
verilog work ../hdl/riffaHDL/riffa_endpoint_64.v 
verilog work ../hdl/riffaHDL/riffa_endpoint_32.v 
verilog work ../hdl/riffaHDL/tx_port_channel_gate_128.v 
verilog work ../hdl/riffaHDL/tx_engine_formatter_64.v 
verilog work ../hdl/riffaHDL/tx_engine_lower_128.v 
verilog work ../hdl/riffaHDL/tx_port_buffer_32.v 
verilog work ../hdl/riffaHDL/tx_engine_64.v 
verilog work ../hdl/riffaHDL/rx_port_64.v 
verilog work ../hdl/riffaHDL/tx_port_channel_gate_32.v 
verilog work ../hdl/riffaHDL/riffa2ahir.v 
verilog work ../hdl/riffaHDL/fifo_packer_128.v 

