I: parsing spec file timekeeper+.v...
skipping synthesis, BLIF file already exists.
I: parsing BLIF file synth.blif...
D: inputs and outputs parsed.
D: circuit initialized.
D: connections (#1010) parsed.
D: gates (#9852) parsed.
D: outputs: 11107 11110 11113 11116 11119 11122 11125 11128 11131 11135 11138 11141 11144 11147 11150 11152 11105 
D: circuit size: 11153
D: adding identity gates for outputs...
D: outputs after identity: 11170 11171 11172 11173 11174 11175 11176 11177 11178 11179 11180 11181 11182 11183 11184 11185 11186 
D: circuit size after identity: 11187
I: initializing safe primes...
I: using prime modulus 1044388881413152506679602719846529545831269060992135009022588756444338172022322690710444046669809783930111585737890362691860127079270495454517218673016928427459146001866885779762982229321192368303346235204368051010309155674155697460347176946394076535157284994895284821633700921811716738972451834979455897010306333468590751358365138782250372269117968985194322444535687415522007151638638141456178420621277822674995027990278673458629544391736919766299005511505446177668154446234882665961680796576903199116089347634947187778906528008004756692571666922964122566174582776707332452371001272163776841229318324903125740713574141005124561965913888899753461735347970011693256316751660678950830027510255804846105583465055446615090444309583050775808509297040039680057435342253926566240898195863631588888936364129920059308455669454034010391478238784189888594672336242763795138176353222845524644040094258962433613354036104643881925238489224010194193088911666165584229424668165441688927790460608264864204237717002054744337988941974661214699689706521543006262604535890998125752275942608772174376107314217749233048217904944409836238235772306749874396760463376480215133461333478395682746608242585133953883882226786118030184028136755970045385534758453247
D:  sending message (size 0.000004 MB)
I: InitMonitor::next
I: GenerateDriverLabels::next
D:   driver labels generated in 199391.812500 ms
I: GenerateInWireKeys::next
D:   in-wire keys generated in 6093.148438 ms
D: SendLabels::message
D:   generating in-wire labels for 9891 gates
D:   in-wire labels generated in 335861.062500 ms
