
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Thu Mar 23 07:43:56 2023
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage -localCpu 8
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../dualcore.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell dualcore
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Mar 23 07:44:25 2023
viaInitial ends at Thu Mar 23 07:44:25 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading WC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib.
Read 811 cells in library tcbn65gpluswc.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading BC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib.
Read 811 cells in library tcbn65gplusbc.
Library reading multithread flow ended.
*** End library_loading (cpu=0.07min, real=0.02min, mem=74.0M, fe_cpu=0.36min, fe_real=0.50min, fe_mem=787.4M) ***
#% Begin Load netlist data ... (date=03/23 07:44:26, mem=522.6M)
*** Begin netlist parsing (mem=787.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../dualcore.out.v'

*** Memory Usage v#1 (Current mem = 787.352M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=787.4M) ***
#% End Load netlist data ... (date=03/23 07:44:26, total cpu=0:00:00.3, real=0:00:00.0, peak res=550.9M, current mem=550.9M)
Set top cell to dualcore.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dualcore ...
*** Netlist is unique.
** info: there are 2186 modules.
** info: there are 39654 stdCell insts.

*** Memory Usage v#1 (Current mem = 832.266M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../dualcore.sdc' ...
Current (total cpu=0:00:23.6, real=0:00:31.0, peak res=794.7M, current mem=794.7M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=838.7M, current mem=838.7M)
Current (total cpu=0:00:23.8, real=0:00:32.0, peak res=838.7M, current mem=838.7M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
*** Message Summary: 1633 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Multithreaded Timing Analysis is initialized with 8 threads

Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1418.26 CPU=0:00:00.3 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=1440.34)
Total number of fetched objects 41949
End delay calculation. (MEM=1895.87 CPU=0:00:04.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1812.79 CPU=0:00:06.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:08.8 real=0:00:03.0 totSessionCpu=0:00:35.2 mem=1780.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.667  | -1.667  |  0.233  | -0.177  |
|           TNS (ns):|-117.468 |-113.741 |  0.000  | -25.046 |
|    Violating Paths:|   796   |   620   |    0    |   303   |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

Density: 49.998%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 12.15 sec
Total Real time: 5.0 sec
Total Memory Usage: 1432.269531 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
39654 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
39654 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/23 07:44:33, mem=1050.0M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1432.3M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/23 07:44:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1051.8M, current mem=1051.8M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VSS VDD} -layer M4 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 20 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M8 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M8 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=03/23 07:44:33, mem=1051.8M)

Initialize fgc environment(mem: 1432.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1432.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1432.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1432.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1432.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4063):	Multi-CPU is set to 6 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 6, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 6 CPU(s).
Multi-CPU acceleration using 6 CPU(s).
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-4063):	Multi-CPU is set to 6 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 6, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 6 CPU(s).
Multi-CPU acceleration using 6 CPU(s).
Multi-CPU acceleration using 6 CPU(s).
Multi-CPU acceleration using 6 CPU(s).
addStripe created 40 wires.
ViaGen created 240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       80       |        0       |
|  VIA2  |       80       |        0       |
|  VIA3  |       80       |        0       |
|   M4   |       40       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/23 07:44:34, total cpu=0:00:00.8, real=0:00:01.0, peak res=1052.4M, current mem=1052.4M)
<CMD> sroute
#% Begin sroute (date=03/23 07:44:34, mem=1052.4M)
*** Begin SPECIAL ROUTE on Thu Mar 23 07:44:34 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2576.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 202 used
Read in 202 components
  202 core components: 202 unplaced, 0 placed, 0 fixed
Read in 305 logical pins
Read in 305 nets
Read in 2 special nets, 2 routed
Read in 404 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 608
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 304
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2586.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 912 wires.
ViaGen created 18848 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       912      |       NA       |
|  VIA1  |      6688      |        0       |
|  VIA2  |      6080      |        0       |
|  VIA3  |      6080      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/23 07:44:36, total cpu=0:00:01.6, real=0:00:02.0, peak res=1067.1M, current mem=1067.1M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType start -spacing 0.8 -start 0.0 460.6 -pin {clk* core_gate* rst* inst_core* mem_in_*}
Successfully spread [104] pins.
editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1470.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType start -spacing 0.8 -start 460.6 0.0 -pin {s_valid* norm_valid psum_norm* out_core* }
Successfully spread [201] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1471.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin
#% Begin legalizePin (date=03/23 07:44:37, mem=1106.4M)

Start pin legalization for the partition [dualcore]:
Moving Pin [out_core1[87]] to LEGAL location ( 440.500    0.000 2 )
Moving Pin [out_core1[86]] to LEGAL location ( 439.700    0.000 2 )
Moving Pin [out_core1[85]] to LEGAL location ( 438.900    0.000 2 )
Moving Pin [out_core1[84]] to LEGAL location ( 438.100    0.000 2 )
Moving Pin [out_core1[83]] to LEGAL location ( 437.300    0.000 2 )
Moving Pin [out_core1[82]] to LEGAL location ( 436.500    0.000 2 )
Moving Pin [out_core1[81]] to LEGAL location ( 435.700    0.000 2 )
Moving Pin [out_core1[80]] to LEGAL location ( 434.900    0.000 2 )
Moving Pin [out_core1[79]] to LEGAL location ( 434.100    0.000 2 )
Moving Pin [out_core1[78]] to LEGAL location ( 433.300    0.000 2 )
Moving Pin [out_core1[77]] to LEGAL location ( 432.500    0.000 2 )
Moving Pin [out_core1[76]] to LEGAL location ( 431.700    0.000 2 )
Moving Pin [out_core1[75]] to LEGAL location ( 430.900    0.000 2 )
Moving Pin [out_core1[74]] to LEGAL location ( 430.100    0.000 2 )
Moving Pin [out_core1[73]] to LEGAL location ( 429.300    0.000 2 )
Moving Pin [out_core1[72]] to LEGAL location ( 428.500    0.000 2 )
Moving Pin [out_core1[71]] to LEGAL location ( 427.700    0.000 2 )
Moving Pin [out_core1[70]] to LEGAL location ( 426.900    0.000 2 )
Moving Pin [out_core1[69]] to LEGAL location ( 426.100    0.000 2 )
Moving Pin [out_core1[68]] to LEGAL location ( 425.300    0.000 2 )
Moving Pin [out_core1[67]] to LEGAL location ( 424.500    0.000 2 )
Moving Pin [out_core1[66]] to LEGAL location ( 423.700    0.000 2 )
Moving Pin [out_core1[65]] to LEGAL location ( 422.900    0.000 2 )
Moving Pin [out_core1[64]] to LEGAL location ( 422.100    0.000 2 )
Moving Pin [out_core1[63]] to LEGAL location ( 421.300    0.000 2 )
Moving Pin [out_core1[62]] to LEGAL location ( 420.500    0.000 2 )
Moving Pin [out_core1[61]] to LEGAL location ( 419.700    0.000 2 )
Moving Pin [out_core1[60]] to LEGAL location ( 418.900    0.000 2 )
Moving Pin [out_core1[59]] to LEGAL location ( 418.100    0.000 2 )
Moving Pin [out_core1[58]] to LEGAL location ( 417.300    0.000 2 )
Moving Pin [out_core1[57]] to LEGAL location ( 416.500    0.000 2 )
Moving Pin [out_core1[56]] to LEGAL location ( 415.700    0.000 2 )
Moving Pin [out_core1[55]] to LEGAL location ( 414.900    0.000 2 )
Moving Pin [out_core1[54]] to LEGAL location ( 414.100    0.000 2 )
Moving Pin [out_core1[53]] to LEGAL location ( 413.300    0.000 2 )
Moving Pin [out_core1[52]] to LEGAL location ( 412.500    0.000 2 )
Moving Pin [out_core1[51]] to LEGAL location ( 411.700    0.000 2 )
Moving Pin [out_core1[50]] to LEGAL location ( 410.900    0.000 2 )
Moving Pin [out_core1[49]] to LEGAL location ( 410.100    0.000 2 )
Moving Pin [out_core1[48]] to LEGAL location ( 409.300    0.000 2 )
Moving Pin [out_core1[47]] to LEGAL location ( 408.500    0.000 2 )
Moving Pin [out_core1[46]] to LEGAL location ( 407.700    0.000 2 )
Moving Pin [out_core1[45]] to LEGAL location ( 406.900    0.000 2 )
Moving Pin [out_core1[44]] to LEGAL location ( 406.100    0.000 2 )
Moving Pin [out_core1[43]] to LEGAL location ( 405.300    0.000 2 )
Moving Pin [out_core1[42]] to LEGAL location ( 404.500    0.000 2 )
Moving Pin [out_core1[41]] to LEGAL location ( 403.700    0.000 2 )
Moving Pin [out_core1[40]] to LEGAL location ( 402.900    0.000 2 )
Moving Pin [out_core1[39]] to LEGAL location ( 402.100    0.000 2 )
Moving Pin [out_core1[38]] to LEGAL location ( 401.300    0.000 2 )
Moving Pin [out_core1[37]] to LEGAL location ( 400.500    0.000 2 )
Moving Pin [out_core1[36]] to LEGAL location ( 399.700    0.000 2 )
Moving Pin [out_core1[35]] to LEGAL location ( 398.900    0.000 2 )
Moving Pin [out_core1[34]] to LEGAL location ( 398.100    0.000 2 )
Moving Pin [out_core1[33]] to LEGAL location ( 397.300    0.000 2 )
Moving Pin [out_core1[32]] to LEGAL location ( 396.500    0.000 2 )
Moving Pin [out_core1[31]] to LEGAL location ( 395.700    0.000 2 )
Moving Pin [out_core1[30]] to LEGAL location ( 394.900    0.000 2 )
Moving Pin [out_core1[29]] to LEGAL location ( 394.100    0.000 2 )
Moving Pin [out_core1[28]] to LEGAL location ( 393.300    0.000 2 )
Moving Pin [out_core1[27]] to LEGAL location ( 392.500    0.000 2 )
Moving Pin [out_core1[26]] to LEGAL location ( 391.700    0.000 2 )
Moving Pin [out_core1[25]] to LEGAL location ( 390.900    0.000 2 )
Moving Pin [out_core1[24]] to LEGAL location ( 390.100    0.000 2 )
Moving Pin [out_core1[23]] to LEGAL location ( 389.300    0.000 2 )
Moving Pin [out_core1[22]] to LEGAL location ( 388.500    0.000 2 )
Moving Pin [out_core1[21]] to LEGAL location ( 387.700    0.000 2 )
Moving Pin [out_core1[20]] to LEGAL location ( 386.900    0.000 2 )
Moving Pin [out_core1[19]] to LEGAL location ( 386.100    0.000 2 )
Moving Pin [out_core1[18]] to LEGAL location ( 385.300    0.000 2 )
Moving Pin [out_core1[17]] to LEGAL location ( 384.500    0.000 2 )
Moving Pin [out_core1[16]] to LEGAL location ( 383.700    0.000 2 )
Moving Pin [out_core1[15]] to LEGAL location ( 382.900    0.000 2 )
Moving Pin [out_core1[14]] to LEGAL location ( 382.100    0.000 2 )
Moving Pin [out_core1[13]] to LEGAL location ( 381.300    0.000 2 )
Moving Pin [out_core1[12]] to LEGAL location ( 380.500    0.000 2 )
Moving Pin [out_core1[11]] to LEGAL location ( 379.700    0.000 2 )
Moving Pin [out_core1[10]] to LEGAL location ( 378.900    0.000 2 )
Moving Pin [out_core1[9]] to LEGAL location ( 378.100    0.000 2 )
Moving Pin [out_core1[8]] to LEGAL location ( 377.300    0.000 2 )
Moving Pin [out_core1[7]] to LEGAL location ( 376.500    0.000 2 )
Moving Pin [out_core1[6]] to LEGAL location ( 375.700    0.000 2 )
Moving Pin [out_core1[5]] to LEGAL location ( 374.900    0.000 2 )
Moving Pin [out_core1[4]] to LEGAL location ( 374.100    0.000 2 )
Moving Pin [out_core1[3]] to LEGAL location ( 373.300    0.000 2 )
Moving Pin [out_core1[2]] to LEGAL location ( 372.500    0.000 2 )
Moving Pin [out_core1[1]] to LEGAL location ( 371.700    0.000 2 )
Moving Pin [out_core1[0]] to LEGAL location ( 370.900    0.000 2 )
Moving Pin [out_core2[87]] to LEGAL location ( 370.100    0.000 2 )
Moving Pin [out_core2[86]] to LEGAL location ( 369.300    0.000 2 )
Moving Pin [out_core2[85]] to LEGAL location ( 368.500    0.000 2 )
Moving Pin [out_core2[84]] to LEGAL location ( 367.700    0.000 2 )
Moving Pin [out_core2[83]] to LEGAL location ( 366.900    0.000 2 )
Moving Pin [out_core2[82]] to LEGAL location ( 366.100    0.000 2 )
Moving Pin [out_core2[81]] to LEGAL location ( 365.300    0.000 2 )
Moving Pin [out_core2[80]] to LEGAL location ( 364.500    0.000 2 )
Moving Pin [out_core2[79]] to LEGAL location ( 363.700    0.000 2 )
Moving Pin [out_core2[78]] to LEGAL location ( 362.900    0.000 2 )
Moving Pin [out_core2[77]] to LEGAL location ( 362.100    0.000 2 )
Moving Pin [out_core2[76]] to LEGAL location ( 361.300    0.000 2 )
Moving Pin [out_core2[75]] to LEGAL location ( 360.500    0.000 2 )
Moving Pin [out_core2[74]] to LEGAL location ( 359.700    0.000 2 )
Moving Pin [out_core2[73]] to LEGAL location ( 358.900    0.000 2 )
Moving Pin [out_core2[72]] to LEGAL location ( 358.100    0.000 2 )
Moving Pin [out_core2[71]] to LEGAL location ( 357.300    0.000 2 )
Moving Pin [out_core2[70]] to LEGAL location ( 356.500    0.000 2 )
Moving Pin [out_core2[69]] to LEGAL location ( 355.700    0.000 2 )
Moving Pin [out_core2[68]] to LEGAL location ( 354.900    0.000 2 )
Moving Pin [out_core2[67]] to LEGAL location ( 354.100    0.000 2 )
Moving Pin [out_core2[66]] to LEGAL location ( 353.300    0.000 2 )
Moving Pin [out_core2[65]] to LEGAL location ( 352.500    0.000 2 )
Moving Pin [out_core2[64]] to LEGAL location ( 351.700    0.000 2 )
Moving Pin [out_core2[63]] to LEGAL location ( 350.900    0.000 2 )
Moving Pin [out_core2[62]] to LEGAL location ( 350.100    0.000 2 )
Moving Pin [out_core2[61]] to LEGAL location ( 349.300    0.000 2 )
Moving Pin [out_core2[60]] to LEGAL location ( 348.500    0.000 2 )
Moving Pin [out_core2[59]] to LEGAL location ( 347.700    0.000 2 )
Moving Pin [out_core2[58]] to LEGAL location ( 346.900    0.000 2 )
Moving Pin [out_core2[57]] to LEGAL location ( 346.100    0.000 2 )
Moving Pin [out_core2[56]] to LEGAL location ( 345.300    0.000 2 )
Moving Pin [out_core2[55]] to LEGAL location ( 344.500    0.000 2 )
Moving Pin [out_core2[54]] to LEGAL location ( 343.700    0.000 2 )
Moving Pin [out_core2[53]] to LEGAL location ( 342.900    0.000 2 )
Moving Pin [out_core2[52]] to LEGAL location ( 342.100    0.000 2 )
Moving Pin [out_core2[51]] to LEGAL location ( 341.300    0.000 2 )
Moving Pin [out_core2[50]] to LEGAL location ( 340.500    0.000 2 )
Moving Pin [out_core2[49]] to LEGAL location ( 339.700    0.000 2 )
Moving Pin [out_core2[48]] to LEGAL location ( 338.900    0.000 2 )
Moving Pin [out_core2[47]] to LEGAL location ( 338.100    0.000 2 )
Moving Pin [out_core2[46]] to LEGAL location ( 337.300    0.000 2 )
Moving Pin [out_core2[45]] to LEGAL location ( 336.500    0.000 2 )
Moving Pin [out_core2[44]] to LEGAL location ( 335.700    0.000 2 )
Moving Pin [out_core2[43]] to LEGAL location ( 334.900    0.000 2 )
Moving Pin [out_core2[42]] to LEGAL location ( 334.100    0.000 2 )
Moving Pin [out_core2[41]] to LEGAL location ( 333.300    0.000 2 )
Moving Pin [out_core2[40]] to LEGAL location ( 332.500    0.000 2 )
Moving Pin [out_core2[39]] to LEGAL location ( 331.700    0.000 2 )
Moving Pin [out_core2[38]] to LEGAL location ( 330.900    0.000 2 )
Moving Pin [out_core2[37]] to LEGAL location ( 330.100    0.000 2 )
Moving Pin [out_core2[36]] to LEGAL location ( 329.300    0.000 2 )
Moving Pin [out_core2[35]] to LEGAL location ( 328.500    0.000 2 )
Moving Pin [out_core2[34]] to LEGAL location ( 327.700    0.000 2 )
Moving Pin [out_core2[33]] to LEGAL location ( 326.900    0.000 2 )
Moving Pin [out_core2[32]] to LEGAL location ( 326.100    0.000 2 )
Moving Pin [out_core2[31]] to LEGAL location ( 325.300    0.000 2 )
Moving Pin [out_core2[30]] to LEGAL location ( 324.500    0.000 2 )
Moving Pin [out_core2[29]] to LEGAL location ( 323.700    0.000 2 )
Moving Pin [out_core2[28]] to LEGAL location ( 322.900    0.000 2 )
Moving Pin [out_core2[27]] to LEGAL location ( 322.100    0.000 2 )
Moving Pin [out_core2[26]] to LEGAL location ( 321.300    0.000 2 )
Moving Pin [out_core2[25]] to LEGAL location ( 320.500    0.000 2 )
Moving Pin [out_core2[24]] to LEGAL location ( 319.700    0.000 2 )
Moving Pin [out_core2[23]] to LEGAL location ( 318.900    0.000 2 )
Moving Pin [out_core2[22]] to LEGAL location ( 318.100    0.000 2 )
Moving Pin [out_core2[21]] to LEGAL location ( 317.300    0.000 2 )
Moving Pin [out_core2[20]] to LEGAL location ( 316.500    0.000 2 )
Moving Pin [out_core2[19]] to LEGAL location ( 315.700    0.000 2 )
Moving Pin [out_core2[18]] to LEGAL location ( 314.900    0.000 2 )
Moving Pin [out_core2[17]] to LEGAL location ( 314.100    0.000 2 )
Moving Pin [out_core2[16]] to LEGAL location ( 313.300    0.000 2 )
Moving Pin [out_core2[15]] to LEGAL location ( 312.500    0.000 2 )
Moving Pin [out_core2[14]] to LEGAL location ( 311.700    0.000 2 )
Moving Pin [out_core2[13]] to LEGAL location ( 310.900    0.000 2 )
Moving Pin [out_core2[12]] to LEGAL location ( 310.100    0.000 2 )
Moving Pin [out_core2[11]] to LEGAL location ( 309.300    0.000 2 )
Moving Pin [out_core2[10]] to LEGAL location ( 308.500    0.000 2 )
Moving Pin [out_core2[9]] to LEGAL location ( 307.700    0.000 2 )
Moving Pin [out_core2[8]] to LEGAL location ( 306.900    0.000 2 )
Moving Pin [out_core2[7]] to LEGAL location ( 306.100    0.000 2 )
Moving Pin [out_core2[6]] to LEGAL location ( 305.300    0.000 2 )
Moving Pin [out_core2[5]] to LEGAL location ( 304.500    0.000 2 )
Moving Pin [out_core2[4]] to LEGAL location ( 303.700    0.000 2 )
Moving Pin [out_core2[3]] to LEGAL location ( 302.900    0.000 2 )
Moving Pin [out_core2[2]] to LEGAL location ( 302.100    0.000 2 )
Moving Pin [out_core2[1]] to LEGAL location ( 301.300    0.000 2 )
Moving Pin [out_core2[0]] to LEGAL location ( 300.500    0.000 2 )
Moving Pin [s_valid1] to LEGAL location ( 460.500    0.000 2 )
Moving Pin [s_valid2] to LEGAL location ( 459.700    0.000 2 )
Moving Pin [psum_norm_1[10]] to LEGAL location ( 458.100    0.000 2 )
Moving Pin [psum_norm_1[9]] to LEGAL location ( 457.300    0.000 2 )
Moving Pin [psum_norm_1[8]] to LEGAL location ( 456.500    0.000 2 )
Moving Pin [psum_norm_1[7]] to LEGAL location ( 455.700    0.000 2 )
Moving Pin [psum_norm_1[6]] to LEGAL location ( 454.900    0.000 2 )
Moving Pin [psum_norm_1[5]] to LEGAL location ( 454.100    0.000 2 )
Moving Pin [psum_norm_1[4]] to LEGAL location ( 453.300    0.000 2 )
Moving Pin [psum_norm_1[3]] to LEGAL location ( 452.500    0.000 2 )
Moving Pin [psum_norm_1[2]] to LEGAL location ( 451.700    0.000 2 )
Moving Pin [psum_norm_1[1]] to LEGAL location ( 450.900    0.000 2 )
Moving Pin [psum_norm_1[0]] to LEGAL location ( 450.100    0.000 2 )
Moving Pin [psum_norm_2[10]] to LEGAL location ( 449.300    0.000 2 )
Moving Pin [psum_norm_2[9]] to LEGAL location ( 448.500    0.000 2 )
Moving Pin [psum_norm_2[8]] to LEGAL location ( 447.700    0.000 2 )
Moving Pin [psum_norm_2[7]] to LEGAL location ( 446.900    0.000 2 )
Moving Pin [psum_norm_2[6]] to LEGAL location ( 446.100    0.000 2 )
Moving Pin [psum_norm_2[5]] to LEGAL location ( 445.300    0.000 2 )
Moving Pin [psum_norm_2[4]] to LEGAL location ( 444.500    0.000 2 )
Moving Pin [psum_norm_2[3]] to LEGAL location ( 443.700    0.000 2 )
Moving Pin [psum_norm_2[2]] to LEGAL location ( 442.900    0.000 2 )
Moving Pin [psum_norm_2[1]] to LEGAL location ( 442.100    0.000 2 )
Moving Pin [psum_norm_2[0]] to LEGAL location ( 441.300    0.000 2 )
Moving Pin [norm_valid] to LEGAL location ( 458.900    0.000 2 )
Summary report for top level: [dualcore] 
	Total Pads                         : 0
	Total Pins                         : 305
	Legally Assigned Pins              : 305
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
201 pin(s) of the Partition dualcore were legalized.
End pin legalization for the partition [dualcore].

#% End legalizePin (date=03/23 07:44:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1107.6M, current mem=1107.6M)
<CMD> checkPinAssignment
#% Begin checkPinAssignment (date=03/23 07:44:37, mem=1107.6M)
Checking pins of top cell dualcore ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
dualcore    |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=03/23 07:44:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1107.8M, current mem=1107.8M)
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/23 07:44:37, mem=1108.0M)
% Begin Save ccopt configuration ... (date=03/23 07:44:37, mem=1111.0M)
% End Save ccopt configuration ... (date=03/23 07:44:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1111.0M, current mem=1110.9M)
% Begin Save netlist data ... (date=03/23 07:44:37, mem=1110.9M)
Writing Binary DB to floorplan.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 07:44:37, total cpu=0:00:00.2, real=0:00:00.0, peak res=1114.6M, current mem=1114.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file floorplan.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 07:44:37, mem=1115.5M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 07:44:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1115.5M, current mem=1115.5M)
% Begin Save clock tree data ... (date=03/23 07:44:37, mem=1126.7M)
% End Save clock tree data ... (date=03/23 07:44:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1126.7M, current mem=1126.7M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file floorplan.enc.dat.tmp/dualcore.pg.gz
Saving property file floorplan.enc.dat.tmp/dualcore.prop
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1571.7M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1563.7M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1547.7M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 07:44:38, mem=1129.9M)
% End Save power constraints data ... (date=03/23 07:44:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.9M, current mem=1129.9M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/23 07:44:40, total cpu=0:00:02.1, real=0:00:03.0, peak res=1131.6M, current mem=1131.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 824 instances (buffers/inverters) removed
*       :     10 instances of type 'INVD8' removed
*       :     34 instances of type 'INVD6' removed
*       :     30 instances of type 'INVD4' removed
*       :     28 instances of type 'INVD3' removed
*       :     53 instances of type 'INVD2' removed
*       :    201 instances of type 'INVD1' removed
*       :    134 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND8' removed
*       :     14 instances of type 'CKND4' removed
*       :      9 instances of type 'CKND3' removed
*       :     68 instances of type 'CKND2' removed
*       :      6 instances of type 'CKND16' removed
*       :      8 instances of type 'CKND12' removed
*       :     41 instances of type 'CKBD4' removed
*       :      2 instances of type 'CKBD2' removed
*       :      1 instance  of type 'CKBD12' removed
*       :     69 instances of type 'CKBD1' removed
*       :      5 instances of type 'BUFFD8' removed
*       :      6 instances of type 'BUFFD6' removed
*       :      3 instances of type 'BUFFD3' removed
*       :     70 instances of type 'BUFFD2' removed
*       :      9 instances of type 'BUFFD16' removed
*       :     14 instances of type 'BUFFD1' removed
*       :      8 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:02.1) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk2(1000MHz) clk1(1000MHz) 
Starting Levelizing
2023-Mar-23 07:44:45 (2023-Mar-23 14:44:45 GMT)
2023-Mar-23 07:44:45 (2023-Mar-23 14:44:45 GMT): 10%
2023-Mar-23 07:44:45 (2023-Mar-23 14:44:45 GMT): 20%
2023-Mar-23 07:44:45 (2023-Mar-23 14:44:45 GMT): 30%
2023-Mar-23 07:44:45 (2023-Mar-23 14:44:45 GMT): 40%
2023-Mar-23 07:44:45 (2023-Mar-23 14:44:45 GMT): 50%
2023-Mar-23 07:44:45 (2023-Mar-23 14:44:45 GMT): 60%
2023-Mar-23 07:44:45 (2023-Mar-23 14:44:45 GMT): 70%
2023-Mar-23 07:44:45 (2023-Mar-23 14:44:45 GMT): 80%
2023-Mar-23 07:44:45 (2023-Mar-23 14:44:45 GMT): 90%

Finished Levelizing
2023-Mar-23 07:44:45 (2023-Mar-23 14:44:45 GMT)

Starting Activity Propagation
2023-Mar-23 07:44:45 (2023-Mar-23 14:44:45 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-23 07:44:46 (2023-Mar-23 14:44:46 GMT): 10%
2023-Mar-23 07:44:46 (2023-Mar-23 14:44:46 GMT): 20%

Finished Activity Propagation
2023-Mar-23 07:44:47 (2023-Mar-23 14:44:47 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 30233 (74.0%) nets
3		: 5433 (13.3%) nets
4     -	14	: 4476 (11.0%) nets
15    -	39	: 561 (1.4%) nets
40    -	79	: 60 (0.1%) nets
80    -	159	: 79 (0.2%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=38925 (0 fixed + 38925 movable) #buf cell=0 #inv cell=4665 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=40846 #term=129825 #term/net=3.18, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=305
stdCell: 38925 single + 0 double + 0 multi
Total standard cell length = 82.2468 (mm), area = 0.1480 (mm^2)
Average module density = 0.499.
Density for the design = 0.499.
       = stdcell_area 411234 sites (148044 um^2) / alloc_area 824291 sites (296745 um^2).
Pin Density = 0.1564.
            = total # of pins 129825 / total area 830220.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 9 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.731e+05 (1.14e+05 1.59e+05)
              Est.  stn bbox = 3.136e+05 (1.37e+05 1.76e+05)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 1707.7M
Iteration  2: Total net bbox = 2.731e+05 (1.14e+05 1.59e+05)
              Est.  stn bbox = 3.136e+05 (1.37e+05 1.76e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1707.7M
*** Finished SKP initialization (cpu=0:00:13.5, real=0:00:09.0)***
Iteration  3: Total net bbox = 2.323e+05 (9.51e+04 1.37e+05)
              Est.  stn bbox = 2.848e+05 (1.22e+05 1.63e+05)
              cpu = 0:00:34.6 real = 0:00:16.0 mem = 2513.5M
Iteration  4: Total net bbox = 3.270e+05 (1.16e+05 2.11e+05)
              Est.  stn bbox = 4.125e+05 (1.45e+05 2.67e+05)
              cpu = 0:01:30 real = 0:00:27.0 mem = 2610.5M
Iteration  5: Total net bbox = 3.270e+05 (1.16e+05 2.11e+05)
              Est.  stn bbox = 4.125e+05 (1.45e+05 2.67e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2610.5M
Iteration  6: Total net bbox = 3.979e+05 (1.76e+05 2.22e+05)
              Est.  stn bbox = 5.420e+05 (2.42e+05 3.00e+05)
              cpu = 0:00:45.7 real = 0:00:14.0 mem = 2628.3M
Iteration  7: Total net bbox = 4.086e+05 (1.86e+05 2.23e+05)
              Est.  stn bbox = 5.519e+05 (2.51e+05 3.01e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 2274.4M
Iteration  8: Total net bbox = 4.086e+05 (1.86e+05 2.23e+05)
              Est.  stn bbox = 5.519e+05 (2.51e+05 3.01e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2274.4M
Iteration  9: Total net bbox = 4.537e+05 (2.11e+05 2.43e+05)
              Est.  stn bbox = 6.096e+05 (2.84e+05 3.26e+05)
              cpu = 0:00:48.4 real = 0:00:16.0 mem = 2257.3M
Iteration 10: Total net bbox = 4.537e+05 (2.11e+05 2.43e+05)
              Est.  stn bbox = 6.096e+05 (2.84e+05 3.26e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2257.3M
Iteration 11: Total net bbox = 4.652e+05 (2.19e+05 2.46e+05)
              Est.  stn bbox = 6.243e+05 (2.94e+05 3.31e+05)
              cpu = 0:00:42.4 real = 0:00:14.0 mem = 2255.3M
Iteration 12: Total net bbox = 4.652e+05 (2.19e+05 2.46e+05)
              Est.  stn bbox = 6.243e+05 (2.94e+05 3.31e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2255.3M
Iteration 13: Total net bbox = 4.951e+05 (2.35e+05 2.60e+05)
              Est.  stn bbox = 6.478e+05 (3.07e+05 3.41e+05)
              cpu = 0:02:37 real = 0:00:47.0 mem = 2266.2M
Iteration 14: Total net bbox = 4.951e+05 (2.35e+05 2.60e+05)
              Est.  stn bbox = 6.478e+05 (3.07e+05 3.41e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2266.2M
Iteration 15: Total net bbox = 4.951e+05 (2.35e+05 2.60e+05)
              Est.  stn bbox = 6.478e+05 (3.07e+05 3.41e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2266.2M
Finished Global Placement (cpu=0:07:02, real=0:02:17, mem=2266.2M)
0 delay mode for cte disabled.
Info: 336 clock gating cells identified, 336 (on average) moved 2352/7
net ignore based on current view = 0
*** Starting refinePlace (0:07:55 mem=1930.1M) ***
Total net bbox length = 4.951e+05 (2.349e+05 2.602e+05) (ext = 2.736e+04)
Move report: Detail placement moves 38925 insts, mean move: 1.14 um, max move: 40.34 um
	Max move on inst (normalizer_inst/clk_gate_shift_reg_1__7_/latch): (358.33, 43.27) --> (397.80, 42.40)
	Runtime: CPU: 0:00:09.1 REAL: 0:00:04.0 MEM: 1930.1MB
Summary Report:
Instances move: 38925 (out of 38925 movable)
Instances flipped: 0
Mean displacement: 1.14 um
Max displacement: 40.34 um (Instance: normalizer_inst/clk_gate_shift_reg_1__7_/latch) (358.33, 43.275) -> (397.8, 42.4)
	Length: 18 sites, height: 1 rows, site name: core, cell type: CKLNQD1
Total net bbox length = 4.780e+05 (2.136e+05 2.645e+05) (ext = 2.737e+04)
Runtime: CPU: 0:00:09.2 REAL: 0:00:04.0 MEM: 1930.1MB
*** Finished refinePlace (0:08:04 mem=1930.1M) ***
*** Finished Initial Placement (cpu=0:07:13, real=0:02:23, mem=1926.9M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1926.89 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1926.89 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40846  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40846 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40846 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.879160e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       175( 0.18%)        20( 0.02%)         5( 0.01%)   ( 0.21%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              179( 0.03%)        20( 0.00%)         5( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.62 seconds, mem = 1926.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 129520
[NR-eGR]     M2  (2V) length: 2.528467e+05um, number of vias: 188978
[NR-eGR]     M3  (3H) length: 2.599202e+05um, number of vias: 5726
[NR-eGR]     M4  (4V) length: 6.712785e+04um, number of vias: 1210
[NR-eGR]     M5  (5H) length: 2.027610e+04um, number of vias: 460
[NR-eGR]     M6  (6V) length: 1.151257e+04um, number of vias: 4
[NR-eGR]     M7  (7H) length: 4.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.116838e+05um, number of vias: 325898
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.152550e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.42 seconds, mem = 1802.9M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.1, real=0:00:01.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 7:24, real = 0: 2:31, mem = 1793.9M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1303.1M, totSessionCpu=0:08:07 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:07, real = 0:00:04, mem = 1646.6M, totSessionCpu=0:08:14 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2114.90 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2138.78 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2138.78 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40846  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40846 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40846 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.958954e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       208( 0.21%)        19( 0.02%)         7( 0.01%)         1( 0.00%)   ( 0.24%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              210( 0.03%)        19( 0.00%)         7( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 129520
[NR-eGR]     M2  (2V) length: 2.533219e+05um, number of vias: 188447
[NR-eGR]     M3  (3H) length: 2.610494e+05um, number of vias: 5956
[NR-eGR]     M4  (4V) length: 7.175585e+04um, number of vias: 1300
[NR-eGR]     M5  (5H) length: 2.242560e+04um, number of vias: 463
[NR-eGR]     M6  (6V) length: 1.148197e+04um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.200347e+05um, number of vias: 325686
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.435610e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.22 sec, Real: 1.11 sec, Curr Mem: 2140.82 MB )
Extraction called for design 'dualcore' of instances=38925 and nets=40961 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2131.824M)
** Profile ** Start :  cpu=0:00:00.0, mem=2131.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=2135.1M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2239.73)
Total number of fetched objects 41220
End delay calculation. (MEM=2575.57 CPU=0:00:05.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2575.57 CPU=0:00:07.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:09.9 real=0:00:02.0 totSessionCpu=0:08:28 mem=2543.6M)
** Profile ** Overall slacks :  cpu=0:00:10.1, mem=2551.6M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2574.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -6.145  |
|           TNS (ns):| -1783.9 |
|    Violating Paths:|  4653   |
|          All Paths:|  11008  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    193 (193)     |   -0.236   |    246 (246)     |
|   max_tran     |    203 (8245)    |   -3.599   |    203 (8245)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.533%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2574.1M
**optDesign ... cpu = 0:00:22, real = 0:00:09, mem = 1800.0M, totSessionCpu=0:08:29 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2265.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2265.6M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1822.32MB/3514.44MB/1822.32MB)

Begin Processing Timing Window Data for Power Calculation

clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1822.33MB/3514.44MB/1822.33MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1822.34MB/3514.44MB/1822.34MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 07:47:23 (2023-Mar-23 14:47:23 GMT)
2023-Mar-23 07:47:23 (2023-Mar-23 14:47:23 GMT): 10%
2023-Mar-23 07:47:23 (2023-Mar-23 14:47:23 GMT): 20%
2023-Mar-23 07:47:23 (2023-Mar-23 14:47:23 GMT): 30%
2023-Mar-23 07:47:23 (2023-Mar-23 14:47:23 GMT): 40%
2023-Mar-23 07:47:23 (2023-Mar-23 14:47:23 GMT): 50%
2023-Mar-23 07:47:23 (2023-Mar-23 14:47:23 GMT): 60%
2023-Mar-23 07:47:23 (2023-Mar-23 14:47:23 GMT): 70%
2023-Mar-23 07:47:23 (2023-Mar-23 14:47:23 GMT): 80%
2023-Mar-23 07:47:23 (2023-Mar-23 14:47:23 GMT): 90%

Finished Levelizing
2023-Mar-23 07:47:23 (2023-Mar-23 14:47:23 GMT)

Starting Activity Propagation
2023-Mar-23 07:47:23 (2023-Mar-23 14:47:23 GMT)
2023-Mar-23 07:47:23 (2023-Mar-23 14:47:23 GMT): 10%
2023-Mar-23 07:47:24 (2023-Mar-23 14:47:24 GMT): 20%

Finished Activity Propagation
2023-Mar-23 07:47:24 (2023-Mar-23 14:47:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1823.02MB/3515.44MB/1823.02MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 07:47:24 (2023-Mar-23 14:47:24 GMT)
2023-Mar-23 07:47:25 (2023-Mar-23 14:47:25 GMT): 10%
2023-Mar-23 07:47:26 (2023-Mar-23 14:47:26 GMT): 20%
2023-Mar-23 07:47:26 (2023-Mar-23 14:47:26 GMT): 30%
2023-Mar-23 07:47:26 (2023-Mar-23 14:47:26 GMT): 40%
2023-Mar-23 07:47:26 (2023-Mar-23 14:47:26 GMT): 50%
2023-Mar-23 07:47:26 (2023-Mar-23 14:47:26 GMT): 60%
2023-Mar-23 07:47:26 (2023-Mar-23 14:47:26 GMT): 70%
2023-Mar-23 07:47:26 (2023-Mar-23 14:47:26 GMT): 80%
2023-Mar-23 07:47:26 (2023-Mar-23 14:47:26 GMT): 90%

Finished Calculating power
2023-Mar-23 07:47:26 (2023-Mar-23 14:47:26 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=1825.16MB/3585.45MB/1825.16MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1825.16MB/3585.45MB/1825.22MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=1825.22MB/3585.45MB/1825.23MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1825.23MB/3585.45MB/1825.23MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 07:47:26 (2023-Mar-23 14:47:26 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       43.72513009 	   61.0334%
Total Switching Power:      26.71135388 	   37.2848%
Total Leakage Power:         1.20485514 	    1.6818%
Total Power:                71.64133892
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.53        3.24      0.5782       27.35       38.17
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   4.243e-05
Combinational                      19.12       23.47      0.6131        43.2        60.3
Clock (Combinational)           0.002631           0   1.615e-05    0.002647    0.003695
Clock (Sequential)                  1.08           0     0.01351       1.093       1.526
-----------------------------------------------------------------------------------------
Total                              43.73       26.71       1.205       71.64         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      43.73       26.71       1.205       71.64         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5207           0    0.006642      0.5273       0.736
clk1                              0.5618           0    0.006885      0.5687      0.7938
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.096        1.53
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:     normalizer_inst/U8199 (XNR2D1):          0.05454
*              Highest Leakage Power:     normalizer_inst/U9723 (ND3D8):        0.0003028
*                Total Cap:      1.88659e-10 F
*                Total instances in design: 38925
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1836.83MB/3598.70MB/1836.90MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -9.229 ns

 1498 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0         13          0         13
 Combinational            0       1481          4       1485

 1498 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:14.5 real=0:00:08.0 mem=2661.1M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 338 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:45.3/0:03:32.1 (2.5), mem = 2661.1M
(I,S,L,T): WC_VIEW: 42.4266, 24.2633, 1.1079, 67.7978

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :2869.1M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :2869.1M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :2869.1M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :2869.1M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :2869.1M)
CPU of: netlist preparation :0:00:00.1 (mem :2869.1M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :2869.1M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 42.4266, 24.2633, 1.1079, 67.7978
*** AreaOpt [finish] : cpu/real = 0:00:05.0/0:00:04.5 (1.1), totSession cpu/real = 0:08:50.3/0:03:36.6 (2.4), mem = 2661.1M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt high fanout net optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:51.4/0:03:37.2 (2.4), mem = 2414.1M
(I,S,L,T): WC_VIEW: 42.4266, 24.2633, 1.1079, 67.7978
(I,S,L,T): WC_VIEW: 42.4266, 24.2633, 1.1079, 67.7978
*** DrvOpt [finish] : cpu/real = 0:00:05.2/0:00:04.4 (1.2), totSession cpu/real = 0:08:56.6/0:03:41.6 (2.4), mem = 2414.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:56.7/0:03:41.7 (2.4), mem = 2414.1M
(I,S,L,T): WC_VIEW: 42.4266, 24.2633, 1.1079, 67.7978
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   291|  9974|    -3.74|   251|   251|    -0.27|     0|     0|     0|     0|    -9.23| -1906.74|       0|       0|       0|  48.25|          |         |
|     1|    25|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -6.45|  -754.06|     118|       0|     201|  48.39| 0:00:03.0|  2974.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -6.45|  -754.06|       0|       0|       1|  48.39| 0:00:00.0|  2974.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:08.6 real=0:00:03.0 mem=2974.3M) ***

(I,S,L,T): WC_VIEW: 41.2819, 24.2554, 1.11363, 66.6509
*** DrvOpt [finish] : cpu/real = 0:00:12.8/0:00:06.1 (2.1), totSession cpu/real = 0:09:09.5/0:03:47.9 (2.4), mem = 2766.3M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:02, real = 0:00:34, mem = 1922.6M, totSessionCpu=0:09:09 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:10.0/0:03:48.4 (2.4), mem = 2459.9M
(I,S,L,T): WC_VIEW: 41.2819, 24.2554, 1.11363, 66.6509
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -6.450  TNS Slack -754.060 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -6.450|-754.060|    48.39%|   0:00:00.0| 2694.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -4.802|-406.002|    48.68%|   0:00:07.0| 3091.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -4.611|-356.431|    48.82%|   0:00:04.0| 3132.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -4.611|-356.431|    48.82%|   0:00:00.0| 3132.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -4.151|-167.103|    49.03%|   0:00:06.0| 3132.3M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.815|-136.118|    49.13%|   0:00:05.0| 3204.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.706|-128.077|    49.22%|   0:00:02.0| 3204.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.706|-128.077|    49.22%|   0:00:00.0| 3204.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.704|-113.237|    49.32%|   0:00:02.0| 3204.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.553|-108.009|    49.34%|   0:00:03.0| 3223.7M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.537|-106.608|    49.39%|   0:00:01.0| 3223.7M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.537|-106.608|    49.39%|   0:00:00.0| 3223.7M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.450|-103.059|    49.44%|   0:00:01.0| 3223.7M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.315|-100.634|    49.46%|   0:00:03.0| 3223.7M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.269| -98.866|    49.50%|   0:00:01.0| 3223.7M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.269| -98.866|    49.50%|   0:00:00.0| 3223.7M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.215| -96.572|    49.53%|   0:00:01.0| 3223.7M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.184| -95.103|    49.56%|   0:00:02.0| 3253.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.179| -94.727|    49.59%|   0:00:01.0| 3253.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.179| -94.727|    49.59%|   0:00:01.0| 3253.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.112| -93.026|    49.61%|   0:00:00.0| 3253.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.108| -92.205|    49.62%|   0:00:03.0| 3253.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.098| -91.780|    49.65%|   0:00:01.0| 3253.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.098| -91.780|    49.65%|   0:00:00.0| 3253.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.078| -90.972|    49.66%|   0:00:01.0| 3253.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.054| -91.763|    49.65%|   0:00:02.0| 3253.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:02:50 real=0:00:47.0 mem=3253.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:02:50 real=0:00:47.0 mem=3253.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -3.054  TNS Slack -91.763 
(I,S,L,T): WC_VIEW: 42.0684, 25.2206, 1.19323, 68.4822
*** SetupOpt [finish] : cpu/real = 0:03:00.4/0:00:57.0 (3.2), totSession cpu/real = 0:12:10.4/0:04:45.3 (2.6), mem = 3044.4M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -3.054
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 338 clock nets excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2636.27 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2636.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41760  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41710 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 41710 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.924664e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       219( 0.23%)        33( 0.03%)        10( 0.01%)         1( 0.00%)   ( 0.27%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         5( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              225( 0.03%)        33( 0.00%)        10( 0.00%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.74 seconds, mem = 2645.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.0, real=0:00:03.0)***
Iteration  7: Total net bbox = 4.088e+05 (1.90e+05 2.19e+05)
              Est.  stn bbox = 5.363e+05 (2.51e+05 2.85e+05)
              cpu = 0:00:27.9 real = 0:00:09.0 mem = 3347.5M
Iteration  8: Total net bbox = 4.435e+05 (2.11e+05 2.33e+05)
              Est.  stn bbox = 5.786e+05 (2.77e+05 3.02e+05)
              cpu = 0:01:13 real = 0:00:22.0 mem = 3335.4M
Iteration  9: Total net bbox = 4.541e+05 (2.15e+05 2.39e+05)
              Est.  stn bbox = 5.917e+05 (2.82e+05 3.09e+05)
              cpu = 0:01:11 real = 0:00:22.0 mem = 3338.0M
Iteration 10: Total net bbox = 4.751e+05 (2.26e+05 2.49e+05)
              Est.  stn bbox = 6.117e+05 (2.93e+05 3.19e+05)
              cpu = 0:01:07 real = 0:00:21.0 mem = 3246.8M
Iteration 11: Total net bbox = 4.930e+05 (2.33e+05 2.60e+05)
              Est.  stn bbox = 6.279e+05 (2.98e+05 3.30e+05)
              cpu = 0:00:26.3 real = 0:00:09.0 mem = 3251.4M
Move report: Timing Driven Placement moves 39839 insts, mean move: 16.43 um, max move: 306.37 um
	Max move on inst (gclk_inst2/U2): (142.40, 222.40) --> (35.22, 421.59)

Finished Incremental Placement (cpu=0:04:48, real=0:01:34, mem=2992.1M)
*** Starting refinePlace (0:17:02 mem=2995.3M) ***
Total net bbox length = 4.969e+05 (2.371e+05 2.599e+05) (ext = 2.268e+04)
Move report: Detail placement moves 39839 insts, mean move: 0.93 um, max move: 22.84 um
	Max move on inst (core2_inst/mac_array_instance/col_idx_4__mac_col_inst/U18): (124.22, 170.66) --> (146.60, 170.20)
	Runtime: CPU: 0:00:07.8 REAL: 0:00:04.0 MEM: 2995.3MB
Summary Report:
Instances move: 39839 (out of 39839 movable)
Instances flipped: 0
Mean displacement: 0.93 um
Max displacement: 22.84 um (Instance: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/U18) (124.222, 170.659) -> (146.6, 170.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 4.827e+05 (2.162e+05 2.665e+05) (ext = 2.267e+04)
Runtime: CPU: 0:00:07.9 REAL: 0:00:04.0 MEM: 2995.3MB
*** Finished refinePlace (0:17:10 mem=2995.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2995.32 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2995.32 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41760  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41760 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 41760 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.600466e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       190( 0.20%)        26( 0.03%)   ( 0.22%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        13( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              203( 0.03%)        26( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.69 seconds, mem = 2995.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 131348
[NR-eGR]     M2  (2V) length: 2.369807e+05um, number of vias: 188971
[NR-eGR]     M3  (3H) length: 2.445622e+05um, number of vias: 7030
[NR-eGR]     M4  (4V) length: 7.050570e+04um, number of vias: 1483
[NR-eGR]     M5  (5H) length: 2.133110e+04um, number of vias: 572
[NR-eGR]     M6  (6V) length: 1.036590e+04um, number of vias: 29
[NR-eGR]     M7  (7H) length: 3.508000e+02um, number of vias: 40
[NR-eGR]     M8  (8V) length: 3.602000e+02um, number of vias: 0
[NR-eGR] Total length: 5.844566e+05um, number of vias: 329473
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.066710e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.49 seconds, mem = 2946.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:05:01, real=0:01:41)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2607.0M)
Extraction called for design 'dualcore' of instances=39839 and nets=41877 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2606.957M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:09:07, real = 0:03:16, mem = 1813.8M, totSessionCpu=0:17:15 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2516.37)
Total number of fetched objects 42134
End delay calculation. (MEM=2843.2 CPU=0:00:05.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2843.2 CPU=0:00:07.6 REAL=0:00:01.0)
*** Timing NOT met, worst failing slack is -3.057
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:31.2/0:06:35.3 (2.7), mem = 2811.2M
(I,S,L,T): WC_VIEW: 41.994, 24.1589, 1.19323, 67.3461
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.057 TNS Slack -89.515 Density 49.65
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.014| -0.054|
|reg2cgate | 0.029|  0.000|
|reg2reg   |-3.057|-89.461|
|HEPG      |-3.057|-89.461|
|All Paths |-3.057|-89.515|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.057|   -3.057| -89.461|  -89.515|    49.65%|   0:00:00.0| 3054.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.993|   -2.993| -89.198|  -89.252|    49.65%|   0:00:01.0| 3062.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.986|   -2.986| -89.186|  -89.240|    49.65%|   0:00:00.0| 3062.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.968|   -2.968| -89.165|  -89.219|    49.65%|   0:00:00.0| 3062.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.960|   -2.960| -89.036|  -89.090|    49.65%|   0:00:00.0| 3062.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.948|   -2.948| -88.908|  -88.963|    49.65%|   0:00:00.0| 3062.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.932|   -2.932| -88.731|  -88.785|    49.65%|   0:00:01.0| 3062.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.928|   -2.928| -88.154|  -88.209|    49.66%|   0:00:00.0| 3081.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.922|   -2.922| -88.063|  -88.117|    49.66%|   0:00:00.0| 3081.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.913|   -2.913| -87.737|  -87.791|    49.66%|   0:00:00.0| 3081.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.909|   -2.909| -87.612|  -87.666|    49.66%|   0:00:01.0| 3081.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.904|   -2.904| -87.433|  -87.487|    49.66%|   0:00:00.0| 3081.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.889|   -2.889| -87.259|  -87.313|    49.66%|   0:00:00.0| 3081.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.885|   -2.885| -87.075|  -87.129|    49.66%|   0:00:00.0| 3081.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.879|   -2.879| -87.028|  -87.082|    49.66%|   0:00:00.0| 3081.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.873|   -2.873| -86.887|  -86.942|    49.67%|   0:00:01.0| 3081.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.868|   -2.868| -86.569|  -86.623|    49.67%|   0:00:00.0| 3081.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.860|   -2.860| -86.348|  -86.402|    49.67%|   0:00:00.0| 3081.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.855|   -2.855| -86.229|  -86.283|    49.67%|   0:00:00.0| 3081.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.845|   -2.845| -86.102|  -86.156|    49.68%|   0:00:00.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.838|   -2.838| -85.906|  -85.960|    49.68%|   0:00:01.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.838|   -2.838| -85.862|  -85.916|    49.68%|   0:00:00.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.828|   -2.828| -85.476|  -85.530|    49.68%|   0:00:00.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.826|   -2.826| -85.357|  -85.411|    49.69%|   0:00:00.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.826|   -2.826| -85.321|  -85.375|    49.69%|   0:00:00.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.821|   -2.821| -85.127|  -85.181|    49.69%|   0:00:01.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.816|   -2.816| -84.924|  -84.978|    49.69%|   0:00:00.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.804|   -2.804| -84.666|  -84.721|    49.69%|   0:00:00.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.804|   -2.804| -84.551|  -84.605|    49.69%|   0:00:00.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.792|   -2.792| -84.302|  -84.356|    49.70%|   0:00:01.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.791|   -2.791| -84.088|  -84.143|    49.70%|   0:00:00.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.787|   -2.787| -84.063|  -84.118|    49.70%|   0:00:00.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.787|   -2.787| -84.013|  -84.067|    49.70%|   0:00:00.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.781|   -2.781| -83.938|  -83.992|    49.70%|   0:00:00.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.778|   -2.778| -83.864|  -83.918|    49.71%|   0:00:01.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.778|   -2.778| -83.799|  -83.854|    49.71%|   0:00:00.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.767|   -2.767| -83.720|  -83.774|    49.71%|   0:00:00.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.761|   -2.761| -83.677|  -83.731|    49.71%|   0:00:00.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.757|   -2.757| -83.574|  -83.628|    49.71%|   0:00:00.0| 3089.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.757|   -2.757| -83.485|  -83.539|    49.72%|   0:00:01.0| 3097.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.746|   -2.746| -83.156|  -83.210|    49.72%|   0:00:00.0| 3097.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.743|   -2.743| -82.964|  -83.018|    49.72%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.743|   -2.743| -82.784|  -82.839|    49.72%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.734|   -2.734| -82.695|  -82.749|    49.73%|   0:00:01.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.734|   -2.734| -82.573|  -82.627|    49.73%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.725|   -2.725| -82.466|  -82.520|    49.74%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.722|   -2.722| -82.429|  -82.483|    49.74%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.722|   -2.722| -82.384|  -82.438|    49.74%|   0:00:01.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.718|   -2.718| -82.226|  -82.281|    49.74%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.717|   -2.717| -82.190|  -82.244|    49.74%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.707|   -2.707| -82.048|  -82.103|    49.75%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.701|   -2.701| -81.953|  -82.007|    49.76%|   0:00:01.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.698|   -2.698| -81.881|  -81.935|    49.76%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.699|   -2.699| -81.875|  -81.930|    49.76%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.696|   -2.696| -81.736|  -81.790|    49.76%|   0:00:01.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.695|   -2.695| -81.698|  -81.752|    49.76%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.691|   -2.691| -81.589|  -81.643|    49.77%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.691|   -2.691| -81.572|  -81.626|    49.77%|   0:00:01.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.682|   -2.682| -81.452|  -81.506|    49.77%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.682|   -2.682| -81.437|  -81.491|    49.77%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.666|   -2.666| -81.192|  -81.246|    49.78%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.666|   -2.666| -81.176|  -81.230|    49.78%|   0:00:01.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.666|   -2.666| -81.159|  -81.213|    49.78%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.660|   -2.660| -81.012|  -81.067|    49.79%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.660|   -2.660| -81.002|  -81.056|    49.79%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.655|   -2.655| -80.852|  -80.906|    49.80%|   0:00:00.0| 3113.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.652|   -2.652| -80.809|  -80.863|    49.81%|   0:00:01.0| 3121.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.647|   -2.647| -80.610|  -80.664|    49.82%|   0:00:00.0| 3121.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.647|   -2.647| -80.609|  -80.663|    49.82%|   0:00:00.0| 3121.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.639|   -2.639| -80.398|  -80.453|    49.83%|   0:00:01.0| 3121.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.639|   -2.639| -80.380|  -80.434|    49.83%|   0:00:00.0| 3121.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.631|   -2.631| -80.158|  -80.213|    49.85%|   0:00:00.0| 3121.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.631|   -2.631| -80.154|  -80.208|    49.85%|   0:00:01.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.631|   -2.631| -80.153|  -80.207|    49.85%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.627|   -2.627| -79.979|  -80.034|    49.86%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.627|   -2.627| -79.965|  -80.020|    49.86%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.623|   -2.623| -79.900|  -79.955|    49.87%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.623|   -2.623| -79.886|  -79.940|    49.87%|   0:00:01.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.617|   -2.617| -79.701|  -79.756|    49.88%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.617|   -2.617| -79.684|  -79.739|    49.88%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.610|   -2.610| -79.487|  -79.541|    49.89%|   0:00:01.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.610|   -2.610| -79.478|  -79.532|    49.89%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.602|   -2.602| -79.420|  -79.474|    49.90%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.602|   -2.602| -79.409|  -79.464|    49.90%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.594|   -2.594| -79.280|  -79.334|    49.91%|   0:00:01.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.594|   -2.594| -79.275|  -79.329|    49.91%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.591|   -2.591| -79.155|  -79.209|    49.93%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.590|   -2.590| -79.139|  -79.193|    49.93%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.586|   -2.586| -78.851|  -78.905|    49.94%|   0:00:01.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.586|   -2.586| -78.844|  -78.899|    49.95%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.579|   -2.579| -78.728|  -78.782|    49.95%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.579|   -2.579| -78.695|  -78.749|    49.95%|   0:00:01.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.572|   -2.572| -78.404|  -78.458|    49.97%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.572|   -2.572| -78.374|  -78.428|    49.97%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.567|   -2.567| -78.268|  -78.323|    49.98%|   0:00:01.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.567|   -2.567| -78.255|  -78.309|    49.98%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.567|   -2.567| -78.156|  -78.210|    49.99%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.566|   -2.566| -78.135|  -78.189|    49.99%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.566|   -2.566| -78.077|  -78.132|    49.99%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.561|   -2.561| -78.022|  -78.077|    50.00%|   0:00:01.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.556|   -2.556| -78.008|  -78.062|    50.00%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.553|   -2.553| -77.885|  -77.940|    50.01%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.548|   -2.548| -77.747|  -77.801|    50.02%|   0:00:01.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.548|   -2.548| -77.736|  -77.790|    50.02%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.542|   -2.542| -77.689|  -77.743|    50.03%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.542|   -2.542| -77.683|  -77.737|    50.03%|   0:00:01.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.536|   -2.536| -77.554|  -77.608|    50.05%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.537|   -2.537| -77.549|  -77.604|    50.05%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.535|   -2.535| -77.469|  -77.523|    50.06%|   0:00:00.0| 3129.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.526|   -2.526| -77.279|  -77.333|    50.07%|   0:00:01.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.526|   -2.526| -77.275|  -77.329|    50.08%|   0:00:01.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.526|   -2.526| -77.183|  -77.237|    50.08%|   0:00:00.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.522|   -2.522| -76.982|  -77.036|    50.08%|   0:00:00.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.522|   -2.522| -76.927|  -76.981|    50.08%|   0:00:00.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.516|   -2.516| -76.802|  -76.856|    50.10%|   0:00:00.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.513|   -2.513| -76.802|  -76.856|    50.10%|   0:00:01.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.512|   -2.512| -76.793|  -76.847|    50.10%|   0:00:00.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.508|   -2.508| -76.574|  -76.628|    50.11%|   0:00:00.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.503|   -2.503| -76.352|  -76.406|    50.13%|   0:00:01.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.504|   -2.504| -76.265|  -76.319|    50.14%|   0:00:00.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.500|   -2.500| -76.223|  -76.277|    50.15%|   0:00:00.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.500|   -2.500| -76.217|  -76.272|    50.15%|   0:00:01.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.494|   -2.494| -76.060|  -76.114|    50.15%|   0:00:00.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.489|   -2.489| -75.888|  -75.942|    50.17%|   0:00:01.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.485|   -2.485| -75.748|  -75.802|    50.19%|   0:00:00.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.481|   -2.481| -75.568|  -75.623|    50.21%|   0:00:01.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.477|   -2.477| -75.538|  -75.593|    50.22%|   0:00:00.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.477|   -2.477| -75.537|  -75.591|    50.22%|   0:00:00.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.472|   -2.472| -75.467|  -75.521|    50.22%|   0:00:00.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.472|   -2.472| -75.466|  -75.520|    50.22%|   0:00:01.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.470|   -2.470| -75.416|  -75.470|    50.23%|   0:00:00.0| 3167.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.470|   -2.470| -75.381|  -75.435|    50.23%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.466|   -2.466| -75.211|  -75.265|    50.25%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.461|   -2.461| -75.155|  -75.210|    50.25%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.455|   -2.455| -75.011|  -75.066|    50.26%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.451|   -2.451| -74.936|  -74.991|    50.27%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.451|   -2.451| -74.934|  -74.988|    50.27%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.445|   -2.445| -74.787|  -74.841|    50.29%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.445|   -2.445| -74.786|  -74.840|    50.29%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.442|   -2.442| -74.659|  -74.713|    50.31%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.441|   -2.441| -74.644|  -74.698|    50.32%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.440|   -2.440| -74.572|  -74.627|    50.33%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.440|   -2.440| -74.572|  -74.626|    50.33%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.439|   -2.439| -74.604|  -74.658|    50.33%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.439|   -2.439| -74.602|  -74.656|    50.33%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.435|   -2.435| -74.481|  -74.536|    50.34%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.435|   -2.435| -74.407|  -74.461|    50.34%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.435|   -2.435| -74.404|  -74.458|    50.34%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.431|   -2.431| -74.100|  -74.154|    50.37%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.429|   -2.429| -74.059|  -74.114|    50.39%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.429|   -2.429| -74.057|  -74.112|    50.39%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.424|   -2.424| -74.021|  -74.075|    50.40%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.424|   -2.424| -73.982|  -74.036|    50.40%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.421|   -2.421| -73.930|  -73.984|    50.41%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.421|   -2.421| -73.929|  -73.983|    50.41%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.417|   -2.417| -74.160|  -74.215|    50.44%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.417|   -2.417| -74.156|  -74.210|    50.44%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.418|   -2.418| -74.006|  -74.060|    50.46%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.418|   -2.418| -74.004|  -74.058|    50.46%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.416|   -2.416| -73.986|  -74.040|    50.48%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.416|   -2.416| -73.984|  -74.038|    50.48%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.416|   -2.416| -73.923|  -73.977|    50.50%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.416|   -2.416| -73.920|  -73.974|    50.50%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.416|   -2.416| -73.913|  -73.968|    50.50%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.416|   -2.416| -73.902|  -73.956|    50.50%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.416|   -2.416| -73.860|  -73.915|    50.50%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.416|   -2.416| -73.715|  -73.769|    50.51%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.416|   -2.416| -73.704|  -73.758|    50.51%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.416|   -2.416| -73.631|  -73.685|    50.54%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.416|   -2.416| -73.592|  -73.647|    50.54%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.416|   -2.416| -73.577|  -73.632|    50.55%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.416|   -2.416| -73.549|  -73.603|    50.55%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.416|   -2.416| -73.531|  -73.585|    50.56%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.416|   -2.416| -73.464|  -73.519|    50.57%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.416|   -2.416| -73.451|  -73.506|    50.56%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.416|   -2.416| -73.421|  -73.475|    50.57%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.416|   -2.416| -73.390|  -73.445|    50.57%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.416|   -2.416| -73.388|  -73.442|    50.57%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.416|   -2.416| -73.363|  -73.417|    50.59%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.416|   -2.416| -73.287|  -73.342|    50.60%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.416|   -2.416| -73.283|  -73.338|    50.60%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.416|   -2.416| -73.230|  -73.284|    50.61%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.416|   -2.416| -73.224|  -73.279|    50.61%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.416|   -2.416| -73.105|  -73.159|    50.61%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.416|   -2.416| -73.103|  -73.157|    50.61%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.416|   -2.416| -73.102|  -73.156|    50.61%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.416|   -2.416| -73.049|  -73.103|    50.63%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.416|   -2.416| -73.028|  -73.082|    50.63%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.416|   -2.416| -73.027|  -73.081|    50.63%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.416|   -2.416| -73.008|  -73.063|    50.64%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.416|   -2.416| -73.007|  -73.062|    50.64%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.416|   -2.416| -72.993|  -73.047|    50.65%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -2.416|   -2.416| -72.979|  -73.033|    50.65%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -2.416|   -2.416| -72.975|  -73.029|    50.65%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -2.416|   -2.416| -72.974|  -73.029|    50.65%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -2.416|   -2.416| -72.969|  -73.024|    50.66%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -2.416|   -2.416| -72.953|  -73.007|    50.66%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -2.416|   -2.416| -72.935|  -72.989|    50.67%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -2.416|   -2.416| -72.927|  -72.981|    50.67%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -2.416|   -2.416| -72.926|  -72.980|    50.67%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.416|   -2.416| -72.925|  -72.979|    50.67%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.416|   -2.416| -73.290|  -73.344|    50.69%|   0:00:03.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -2.416|   -2.416| -73.209|  -73.264|    50.69%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -2.416|   -2.416| -73.180|  -73.235|    50.69%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -2.416|   -2.416| -73.057|  -73.112|    50.69%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -2.416|   -2.416| -73.025|  -73.079|    50.69%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -2.416|   -2.416| -73.019|  -73.073|    50.69%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -2.416|   -2.416| -72.943|  -72.997|    50.69%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -2.416|   -2.416| -72.922|  -72.976|    50.70%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -2.416|   -2.416| -72.916|  -72.971|    50.70%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -2.417|   -2.417| -72.891|  -72.945|    50.70%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -2.417|   -2.417| -72.884|  -72.938|    50.70%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -2.417|   -2.417| -72.883|  -72.937|    50.70%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -2.416|   -2.416| -72.877|  -72.931|    50.71%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -2.416|   -2.416| -72.785|  -72.840|    50.71%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -2.416|   -2.416| -72.774|  -72.828|    50.71%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -2.416|   -2.416| -72.749|  -72.804|    50.71%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -2.416|   -2.416| -72.748|  -72.802|    50.71%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -2.416|   -2.416| -72.744|  -72.799|    50.72%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -2.416|   -2.416| -72.744|  -72.798|    50.72%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -2.416|   -2.416| -72.709|  -72.763|    50.72%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -2.416|   -2.416| -72.704|  -72.758|    50.72%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -2.416|   -2.416| -72.687|  -72.742|    50.73%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -2.416|   -2.416| -72.680|  -72.734|    50.73%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -2.416|   -2.416| -72.666|  -72.720|    50.73%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -2.416|   -2.416| -72.665|  -72.719|    50.73%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -2.416|   -2.416| -72.664|  -72.718|    50.73%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -2.416|   -2.416| -72.662|  -72.716|    50.73%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -2.416|   -2.416| -72.601|  -72.655|    50.73%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -2.416|   -2.416| -72.593|  -72.648|    50.74%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -2.416|   -2.416| -72.588|  -72.642|    50.74%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -2.416|   -2.416| -72.584|  -72.638|    50.74%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -2.416|   -2.416| -72.574|  -72.628|    50.74%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -2.416|   -2.416| -72.567|  -72.621|    50.74%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -2.416|   -2.416| -72.577|  -72.632|    50.75%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -2.416|   -2.416| -72.577|  -72.631|    50.75%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -2.416|   -2.416| -72.575|  -72.629|    50.75%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -2.416|   -2.416| -72.556|  -72.610|    50.75%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -2.416|   -2.416| -72.534|  -72.588|    50.75%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -2.416|   -2.416| -72.513|  -72.567|    50.75%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -2.416|   -2.416| -72.502|  -72.556|    50.75%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -2.416|   -2.416| -72.498|  -72.552|    50.75%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -2.416|   -2.416| -72.477|  -72.532|    50.76%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -2.416|   -2.416| -72.469|  -72.523|    50.76%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -2.415|   -2.415| -72.455|  -72.509|    50.76%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -2.415|   -2.415| -72.420|  -72.475|    50.76%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -2.415|   -2.415| -72.417|  -72.471|    50.76%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -2.415|   -2.415| -72.416|  -72.470|    50.77%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -2.415|   -2.415| -72.407|  -72.462|    50.77%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -2.415|   -2.415| -72.400|  -72.454|    50.77%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -2.415|   -2.415| -72.366|  -72.420|    50.77%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -2.415|   -2.415| -72.366|  -72.420|    50.77%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -2.415|   -2.415| -72.345|  -72.399|    50.77%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -2.415|   -2.415| -72.334|  -72.388|    50.77%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -2.415|   -2.415| -72.329|  -72.384|    50.77%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -2.415|   -2.415| -72.329|  -72.383|    50.77%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -2.415|   -2.415| -72.326|  -72.381|    50.77%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -2.415|   -2.415| -72.322|  -72.376|    50.77%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -2.415|   -2.415| -72.319|  -72.373|    50.78%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -2.415|   -2.415| -72.316|  -72.370|    50.78%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -2.415|   -2.415| -72.314|  -72.369|    50.78%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -2.415|   -2.415| -72.309|  -72.363|    50.78%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -2.415|   -2.415| -72.241|  -72.295|    50.78%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__9_/D              |
|  -2.415|   -2.415| -72.119|  -72.173|    50.78%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -2.415|   -2.415| -72.112|  -72.166|    50.78%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -2.415|   -2.415| -72.094|  -72.148|    50.78%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -2.415|   -2.415| -71.762|  -71.816|    50.78%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__9_/D              |
|  -2.415|   -2.415| -71.741|  -71.796|    50.78%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__9_/D              |
|  -2.415|   -2.415| -71.740|  -71.794|    50.78%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__9_/D              |
|  -2.415|   -2.415| -71.729|  -71.783|    50.78%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__9_/D              |
|  -2.415|   -2.415| -71.359|  -71.413|    50.78%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__9_/D              |
|  -2.415|   -2.415| -71.357|  -71.412|    50.78%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -2.415|   -2.415| -71.356|  -71.410|    50.78%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -2.415|   -2.415| -71.354|  -71.408|    50.79%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -2.415|   -2.415| -71.349|  -71.403|    50.79%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -2.415|   -2.415| -71.281|  -71.335|    50.79%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__10_/D             |
|  -2.415|   -2.415| -71.202|  -71.256|    50.79%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__10_/D             |
|  -2.415|   -2.415| -71.132|  -71.187|    50.79%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -2.415|   -2.415| -71.105|  -71.159|    50.79%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__10_/D             |
|  -2.415|   -2.415| -71.034|  -71.088|    50.79%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__10_/D             |
|  -2.415|   -2.415| -70.993|  -71.047|    50.79%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__9_/D              |
|  -2.415|   -2.415| -70.957|  -71.012|    50.79%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__9_/D              |
|  -2.415|   -2.415| -70.950|  -71.004|    50.79%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__9_/D              |
|  -2.415|   -2.415| -70.902|  -70.956|    50.80%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__10_/D             |
|  -2.415|   -2.415| -70.872|  -70.927|    50.80%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__10_/D             |
|  -2.415|   -2.415| -70.829|  -70.883|    50.80%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__10_/D             |
|  -2.415|   -2.415| -70.794|  -70.848|    50.80%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__10_/D             |
|  -2.415|   -2.415| -70.741|  -70.795|    50.80%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -2.415|   -2.415| -70.729|  -70.784|    50.80%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -2.415|   -2.415| -70.724|  -70.778|    50.80%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -2.415|   -2.415| -70.681|  -70.735|    50.80%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -2.415|   -2.415| -70.632|  -70.686|    50.81%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -2.415|   -2.415| -70.931|  -70.985|    50.81%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -2.415|   -2.415| -70.693|  -70.748|    50.81%|   0:00:01.0| 3190.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -2.415|   -2.415| -70.603|  -70.657|    50.82%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -2.415|   -2.415| -70.599|  -70.653|    50.82%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -2.415|   -2.415| -70.598|  -70.652|    50.82%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/CN                      |
|  -2.415|   -2.415| -70.598|  -70.652|    50.82%|   0:00:00.0| 3190.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:47 real=0:01:22 mem=3190.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:47 real=0:01:22 mem=3190.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.014| -0.054|
|reg2cgate | 0.029|  0.000|
|reg2reg   |-2.415|-70.598|
|HEPG      |-2.415|-70.598|
|All Paths |-2.415|-70.652|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -2.415 TNS Slack -70.652 Density 50.82
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:29.3/0:08:07.8 (2.6), mem = 3190.8M
(I,S,L,T): WC_VIEW: 43.6514, 25.6649, 1.23852, 70.5548
Reclaim Optimization WNS Slack -2.415  TNS Slack -70.652 Density 50.82
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    50.82%|        -|  -2.415| -70.652|   0:00:00.0| 3190.8M|
|    50.77%|       88|  -2.415| -70.617|   0:00:01.0| 3190.8M|
|    50.47%|     1355|  -2.390| -70.129|   0:00:11.0| 3190.8M|
|    50.46%|       39|  -2.390| -70.129|   0:00:00.0| 3190.8M|
|    50.45%|        5|  -2.390| -70.129|   0:00:01.0| 3190.8M|
|    50.45%|        0|  -2.390| -70.129|   0:00:00.0| 3190.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.390  TNS Slack -70.129 Density 50.45
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:37.3) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 43.5443, 25.4785, 1.22209, 70.2449
*** AreaOpt [finish] : cpu/real = 0:00:37.5/0:00:15.2 (2.5), totSession cpu/real = 0:22:06.9/0:08:23.0 (2.6), mem = 3190.8M
End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:15, mem=3122.83M, totSessionCpu=0:22:07).
** GigaOpt Optimizer WNS Slack -2.390 TNS Slack -70.129 Density 50.45
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.007| -0.016|
|reg2cgate | 0.023|  0.000|
|reg2reg   |-2.390|-70.113|
|HEPG      |-2.390|-70.113|
|All Paths |-2.390|-70.129|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:25 real=0:01:38 mem=3122.8M) ***

(I,S,L,T): WC_VIEW: 43.5443, 25.4785, 1.22209, 70.2449
*** SetupOpt [finish] : cpu/real = 0:04:36.6/0:01:48.5 (2.5), totSession cpu/real = 0:22:07.8/0:08:23.8 (2.6), mem = 2914.9M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2641.80 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2641.80 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41941  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41938 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 41938 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.635080e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-14)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       229( 0.24%)         1( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.24%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        19( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              250( 0.04%)         1( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.72 seconds, mem = 2651.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.6, real=0:00:03.0)***
Iteration  7: Total net bbox = 4.151e+05 (1.93e+05 2.22e+05)
              Est.  stn bbox = 5.423e+05 (2.54e+05 2.88e+05)
              cpu = 0:00:32.8 real = 0:00:11.0 mem = 3398.3M
Iteration  8: Total net bbox = 4.470e+05 (2.11e+05 2.36e+05)
              Est.  stn bbox = 5.818e+05 (2.77e+05 3.05e+05)
              cpu = 0:01:11 real = 0:00:21.0 mem = 3384.3M
Iteration  9: Total net bbox = 4.624e+05 (2.18e+05 2.44e+05)
              Est.  stn bbox = 6.001e+05 (2.85e+05 3.15e+05)
              cpu = 0:01:31 real = 0:00:27.0 mem = 3387.0M
Iteration 10: Total net bbox = 4.780e+05 (2.27e+05 2.51e+05)
              Est.  stn bbox = 6.140e+05 (2.93e+05 3.21e+05)
              cpu = 0:01:05 real = 0:00:20.0 mem = 3297.9M
Iteration 11: Total net bbox = 4.973e+05 (2.34e+05 2.63e+05)
              Est.  stn bbox = 6.320e+05 (2.99e+05 3.33e+05)
              cpu = 0:00:24.7 real = 0:00:08.0 mem = 3300.6M
Move report: Timing Driven Placement moves 40021 insts, mean move: 8.32 um, max move: 127.37 um
	Max move on inst (normalizer_inst/U12317): (389.80, 335.80) --> (456.48, 275.11)

Finished Incremental Placement (cpu=0:05:03, real=0:01:38, mem=3041.3M)
*** Starting refinePlace (0:27:13 mem=3044.5M) ***
Total net bbox length = 5.014e+05 (2.388e+05 2.626e+05) (ext = 2.450e+04)
Move report: Detail placement moves 40021 insts, mean move: 0.92 um, max move: 32.41 um
	Max move on inst (gclk_inst1/U2): (73.64, 445.23) --> (41.60, 445.60)
	Runtime: CPU: 0:00:08.3 REAL: 0:00:04.0 MEM: 3044.5MB
Summary Report:
Instances move: 40021 (out of 40021 movable)
Instances flipped: 0
Mean displacement: 0.92 um
Max displacement: 32.41 um (Instance: gclk_inst1/U2) (73.639, 445.227) -> (41.6, 445.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Total net bbox length = 4.866e+05 (2.176e+05 2.690e+05) (ext = 2.445e+04)
Runtime: CPU: 0:00:08.4 REAL: 0:00:04.0 MEM: 3044.5MB
*** Finished refinePlace (0:27:21 mem=3044.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3052.51 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3052.51 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41941  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41941 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 41941 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.643558e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       174( 0.18%)        16( 0.02%)   ( 0.20%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        16( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              191( 0.03%)        16( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.73 seconds, mem = 3052.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 131729
[NR-eGR]     M2  (2V) length: 2.387148e+05um, number of vias: 189447
[NR-eGR]     M3  (3H) length: 2.475961e+05um, number of vias: 6934
[NR-eGR]     M4  (4V) length: 7.135492e+04um, number of vias: 1375
[NR-eGR]     M5  (5H) length: 1.918630e+04um, number of vias: 578
[NR-eGR]     M6  (6V) length: 1.125476e+04um, number of vias: 27
[NR-eGR]     M7  (7H) length: 3.628000e+02um, number of vias: 43
[NR-eGR]     M8  (8V) length: 3.160000e+02um, number of vias: 0
[NR-eGR] Total length: 5.887857e+05um, number of vias: 330133
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.126550e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.53 seconds, mem = 2994.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:05:16, real=0:01:45)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2655.2M)
Extraction called for design 'dualcore' of instances=40021 and nets=42058 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2655.152M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:19:19, real = 0:06:58, mem = 1851.1M, totSessionCpu=0:27:26 **
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2552.03)
Total number of fetched objects 42315
End delay calculation. (MEM=2903.94 CPU=0:00:05.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2903.94 CPU=0:00:07.5 REAL=0:00:02.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -2.532
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:39.9/0:10:16.2 (2.7), mem = 2903.9M
(I,S,L,T): WC_VIEW: 43.5442, 25.6025, 1.22209, 70.3688
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.531 TNS Slack -74.479 Density 50.45
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.037| -0.307|
|reg2cgate | 0.060|  0.000|
|reg2reg   |-2.531|-74.171|
|HEPG      |-2.531|-74.171|
|All Paths |-2.531|-74.479|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.531|   -2.531| -74.171|  -74.479|    50.45%|   0:00:00.0| 3115.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.500|   -2.500| -73.979|  -74.286|    50.46%|   0:00:01.0| 3115.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.491|   -2.491| -73.744|  -74.051|    50.46%|   0:00:00.0| 3115.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.473|   -2.473| -73.574|  -73.881|    50.46%|   0:00:01.0| 3115.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.463|   -2.463| -73.506|  -73.813|    50.46%|   0:00:00.0| 3115.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.447|   -2.447| -73.064|  -73.371|    50.46%|   0:00:00.0| 3115.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.441|   -2.441| -73.006|  -73.314|    50.46%|   0:00:02.0| 3210.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.432|   -2.432| -72.722|  -73.029|    50.47%|   0:00:01.0| 3210.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.428|   -2.428| -72.793|  -73.101|    50.47%|   0:00:01.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.423|   -2.423| -72.696|  -73.003|    50.47%|   0:00:03.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.421|   -2.421| -72.554|  -72.862|    50.47%|   0:00:01.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.421|   -2.421| -72.390|  -72.698|    50.48%|   0:00:00.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.413|   -2.413| -72.306|  -72.613|    50.48%|   0:00:01.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.411|   -2.411| -72.279|  -72.587|    50.49%|   0:00:00.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.411|   -2.411| -72.274|  -72.581|    50.49%|   0:00:01.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.404|   -2.404| -71.957|  -72.264|    50.50%|   0:00:00.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.399|   -2.399| -71.880|  -72.187|    50.50%|   0:00:00.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.399|   -2.399| -71.860|  -72.167|    50.50%|   0:00:01.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.399|   -2.399| -71.854|  -72.161|    50.50%|   0:00:00.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.392|   -2.392| -71.737|  -72.045|    50.51%|   0:00:00.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.392|   -2.392| -71.689|  -71.996|    50.52%|   0:00:01.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.384|   -2.384| -71.505|  -71.812|    50.54%|   0:00:01.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.384|   -2.384| -71.477|  -71.784|    50.54%|   0:00:00.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.379|   -2.379| -71.396|  -71.704|    50.55%|   0:00:01.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.378|   -2.378| -71.366|  -71.674|    50.56%|   0:00:00.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.378|   -2.378| -71.353|  -71.660|    50.56%|   0:00:00.0| 3229.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.373|   -2.373| -71.131|  -71.439|    50.58%|   0:00:01.0| 3227.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.373|   -2.373| -71.122|  -71.430|    50.58%|   0:00:00.0| 3227.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.365|   -2.365| -70.927|  -71.234|    50.60%|   0:00:00.0| 3227.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.365|   -2.365| -70.912|  -71.219|    50.60%|   0:00:01.0| 3227.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.358|   -2.358| -70.786|  -71.094|    50.62%|   0:00:00.0| 3227.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.358|   -2.358| -70.725|  -71.032|    50.62%|   0:00:00.0| 3227.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.352|   -2.352| -70.563|  -70.871|    50.64%|   0:00:01.0| 3227.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.352|   -2.352| -70.504|  -70.811|    50.64%|   0:00:00.0| 3227.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.345|   -2.345| -70.315|  -70.622|    50.66%|   0:00:01.0| 3227.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.342|   -2.342| -70.300|  -70.607|    50.66%|   0:00:00.0| 3227.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.340|   -2.340| -70.190|  -70.498|    50.70%|   0:00:01.0| 3227.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.340|   -2.340| -70.183|  -70.491|    50.70%|   0:00:00.0| 3227.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.332|   -2.332| -69.909|  -70.216|    50.72%|   0:00:01.0| 3227.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.332|   -2.332| -69.900|  -70.207|    50.72%|   0:00:00.0| 3227.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.332|   -2.332| -69.897|  -70.204|    50.72%|   0:00:00.0| 3227.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.325|   -2.325| -69.761|  -70.068|    50.73%|   0:00:01.0| 3227.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.324|   -2.324| -69.726|  -70.034|    50.73%|   0:00:00.0| 3227.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.321|   -2.321| -69.603|  -69.911|    50.76%|   0:00:01.0| 3225.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.318|   -2.318| -69.549|  -69.856|    50.77%|   0:00:01.0| 3225.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.318|   -2.318| -69.526|  -69.834|    50.77%|   0:00:00.0| 3225.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.311|   -2.311| -69.482|  -69.789|    50.78%|   0:00:00.0| 3225.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.310|   -2.310| -69.481|  -69.788|    50.78%|   0:00:00.0| 3225.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.310|   -2.310| -69.429|  -69.737|    50.79%|   0:00:01.0| 3225.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.304|   -2.304| -69.349|  -69.657|    50.80%|   0:00:00.0| 3225.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.304|   -2.304| -69.337|  -69.644|    50.80%|   0:00:00.0| 3225.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.302|   -2.302| -69.280|  -69.587|    50.81%|   0:00:01.0| 3225.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.300|   -2.300| -69.249|  -69.556|    50.82%|   0:00:00.0| 3225.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.298|   -2.298| -69.166|  -69.474|    50.83%|   0:00:01.0| 3225.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.297|   -2.297| -69.120|  -69.427|    50.83%|   0:00:00.0| 3221.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.295|   -2.295| -69.071|  -69.378|    50.84%|   0:00:01.0| 3221.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.295|   -2.295| -69.038|  -69.346|    50.84%|   0:00:00.0| 3221.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.291|   -2.291| -68.944|  -69.252|    50.85%|   0:00:01.0| 3221.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.291|   -2.291| -68.905|  -69.212|    50.85%|   0:00:00.0| 3221.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.290|   -2.290| -68.853|  -69.161|    50.86%|   0:00:00.0| 3221.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.287|   -2.287| -68.802|  -69.110|    50.87%|   0:00:01.0| 3221.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.286|   -2.286| -68.782|  -69.089|    50.87%|   0:00:00.0| 3221.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.286|   -2.286| -68.772|  -69.080|    50.88%|   0:00:00.0| 3221.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.286|   -2.286| -68.662|  -68.969|    50.88%|   0:00:01.0| 3221.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.280|   -2.280| -68.614|  -68.921|    50.88%|   0:00:00.0| 3221.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.280|   -2.280| -68.607|  -68.915|    50.88%|   0:00:00.0| 3221.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.279|   -2.279| -68.553|  -68.860|    50.90%|   0:00:01.0| 3221.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.279|   -2.279| -68.552|  -68.859|    50.90%|   0:00:00.0| 3221.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.277|   -2.277| -68.435|  -68.743|    50.91%|   0:00:01.0| 3259.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.274|   -2.274| -68.403|  -68.710|    50.91%|   0:00:01.0| 3259.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.271|   -2.271| -68.364|  -68.671|    50.92%|   0:00:01.0| 3259.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.271|   -2.271| -68.345|  -68.653|    50.92%|   0:00:01.0| 3259.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.270|   -2.270| -68.227|  -68.535|    50.94%|   0:00:00.0| 3259.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.268|   -2.268| -68.097|  -68.404|    50.95%|   0:00:01.0| 3259.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.264|   -2.264| -68.071|  -68.379|    50.95%|   0:00:00.0| 3259.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.261|   -2.261| -68.029|  -68.336|    50.96%|   0:00:01.0| 3259.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.259|   -2.259| -67.961|  -68.268|    50.97%|   0:00:01.0| 3259.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.259|   -2.259| -67.961|  -68.268|    50.97%|   0:00:00.0| 3259.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.254|   -2.254| -67.917|  -68.225|    50.98%|   0:00:00.0| 3259.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.251|   -2.251| -67.773|  -68.080|    50.98%|   0:00:08.0| 3269.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.250|   -2.250| -67.743|  -68.050|    50.98%|   0:00:04.0| 3269.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.250|   -2.250| -67.737|  -68.044|    50.98%|   0:00:02.0| 3269.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.249|   -2.249| -67.729|  -68.036|    50.98%|   0:00:02.0| 3273.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.248|   -2.248| -67.728|  -68.035|    50.98%|   0:00:01.0| 3273.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.248|   -2.248| -67.702|  -68.009|    50.98%|   0:00:03.0| 3273.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.246|   -2.246| -67.603|  -67.910|    51.00%|   0:00:00.0| 3273.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.244|   -2.244| -67.586|  -67.893|    51.00%|   0:00:02.0| 3273.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.243|   -2.243| -67.571|  -67.879|    51.00%|   0:00:01.0| 3273.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.241|   -2.241| -67.604|  -67.911|    51.00%|   0:00:01.0| 3273.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.241|   -2.241| -67.574|  -67.881|    51.00%|   0:00:07.0| 3292.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.241|   -2.241| -67.555|  -67.863|    51.00%|   0:00:02.0| 3330.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.235|   -2.235| -67.384|  -67.692|    51.03%|   0:00:01.0| 3330.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.235|   -2.235| -67.372|  -67.680|    51.04%|   0:00:01.0| 3368.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.232|   -2.232| -67.259|  -67.566|    51.08%|   0:00:02.0| 3368.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.230|   -2.230| -67.236|  -67.543|    51.08%|   0:00:02.0| 3368.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.228|   -2.228| -67.229|  -67.536|    51.08%|   0:00:02.0| 3368.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.228|   -2.228| -67.210|  -67.517|    51.08%|   0:00:04.0| 3368.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.228|   -2.228| -67.200|  -67.508|    51.08%|   0:00:01.0| 3368.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.228|   -2.228| -67.194|  -67.501|    51.08%|   0:00:01.0| 3368.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.227|   -2.227| -67.104|  -67.411|    51.12%|   0:00:01.0| 3368.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.226|   -2.226| -67.101|  -67.408|    51.12%|   0:00:02.0| 3368.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.225|   -2.225| -66.985|  -67.292|    51.13%|   0:00:00.0| 3368.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.223|   -2.223| -66.938|  -67.245|    51.14%|   0:00:02.0| 3368.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.221|   -2.221| -66.932|  -67.239|    51.14%|   0:00:01.0| 3368.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.220|   -2.220| -66.930|  -67.238|    51.14%|   0:00:01.0| 3368.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.218|   -2.218| -66.854|  -67.161|    51.15%|   0:00:01.0| 3368.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.217|   -2.217| -66.877|  -67.184|    51.15%|   0:00:02.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.216|   -2.216| -66.806|  -67.113|    51.16%|   0:00:04.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.214|   -2.214| -66.783|  -67.091|    51.16%|   0:00:01.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.211|   -2.211| -66.762|  -67.069|    51.16%|   0:00:00.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.210|   -2.210| -66.727|  -67.034|    51.17%|   0:00:02.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.209|   -2.209| -66.713|  -67.020|    51.17%|   0:00:04.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.209|   -2.209| -66.680|  -66.988|    51.17%|   0:00:02.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.208|   -2.208| -66.599|  -66.907|    51.18%|   0:00:00.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.207|   -2.207| -66.538|  -66.845|    51.19%|   0:00:01.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.204|   -2.204| -66.498|  -66.805|    51.19%|   0:00:01.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.204|   -2.204| -66.489|  -66.797|    51.19%|   0:00:02.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.203|   -2.203| -66.447|  -66.754|    51.20%|   0:00:01.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.202|   -2.202| -66.449|  -66.756|    51.20%|   0:00:00.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.198|   -2.198| -66.347|  -66.654|    51.21%|   0:00:02.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.196|   -2.196| -66.345|  -66.652|    51.21%|   0:00:01.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.196|   -2.196| -66.333|  -66.640|    51.22%|   0:00:02.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.195|   -2.195| -66.222|  -66.530|    51.23%|   0:00:01.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.191|   -2.191| -66.197|  -66.504|    51.23%|   0:00:01.0| 3433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.190|   -2.190| -66.187|  -66.495|    51.23%|   0:00:02.0| 3414.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.190|   -2.190| -66.187|  -66.494|    51.23%|   0:00:01.0| 3414.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.190|   -2.190| -66.091|  -66.398|    51.25%|   0:00:01.0| 3414.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.188|   -2.188| -66.066|  -66.374|    51.25%|   0:00:00.0| 3414.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.188|   -2.188| -66.063|  -66.370|    51.25%|   0:00:01.0| 3414.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.185|   -2.185| -66.038|  -66.346|    51.26%|   0:00:00.0| 3414.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.184|   -2.184| -66.023|  -66.330|    51.26%|   0:00:03.0| 3414.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.183|   -2.183| -66.010|  -66.318|    51.26%|   0:00:04.0| 3414.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.183|   -2.183| -66.009|  -66.316|    51.26%|   0:00:00.0| 3414.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.181|   -2.181| -65.901|  -66.209|    51.27%|   0:00:01.0| 3414.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.181|   -2.181| -65.902|  -66.210|    51.27%|   0:00:01.0| 3414.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.180|   -2.180| -65.897|  -66.205|    51.27%|   0:00:02.0| 3414.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.180|   -2.180| -65.886|  -66.194|    51.27%|   0:00:01.0| 3395.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.180|   -2.180| -65.883|  -66.191|    51.27%|   0:00:00.0| 3395.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.179|   -2.179| -65.832|  -66.139|    51.28%|   0:00:00.0| 3395.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.177|   -2.177| -65.820|  -66.127|    51.28%|   0:00:01.0| 3395.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.177|   -2.177| -65.794|  -66.102|    51.28%|   0:00:03.0| 3395.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.176|   -2.176| -65.729|  -66.036|    51.29%|   0:00:01.0| 3395.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.176|   -2.176| -65.728|  -66.035|    51.29%|   0:00:01.0| 3395.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.177|   -2.177| -65.718|  -66.026|    51.29%|   0:00:00.0| 3395.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.174|   -2.174| -65.695|  -66.002|    51.30%|   0:00:01.0| 3395.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.174|   -2.174| -65.710|  -66.017|    51.30%|   0:00:02.0| 3395.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.174|   -2.174| -65.651|  -65.958|    51.31%|   0:00:01.0| 3395.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.173|   -2.173| -65.611|  -65.918|    51.47%|   0:00:09.0| 3395.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.172|   -2.172| -65.589|  -65.896|    51.48%|   0:00:01.0| 3395.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.172|   -2.172| -65.588|  -65.895|    51.48%|   0:00:01.0| 3395.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.170|   -2.170| -65.561|  -65.868|    51.48%|   0:00:00.0| 3395.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.170|   -2.170| -65.547|  -65.854|    51.48%|   0:00:03.0| 3395.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.168|   -2.168| -65.509|  -65.816|    51.48%|   0:00:00.0| 3395.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.168|   -2.168| -65.498|  -65.806|    51.48%|   0:00:02.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.167|   -2.167| -65.463|  -65.771|    51.49%|   0:00:01.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.167|   -2.167| -65.462|  -65.769|    51.49%|   0:00:03.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.172|   -2.172| -65.426|  -65.733|    51.49%|   0:00:01.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.166|   -2.166| -65.409|  -65.717|    51.49%|   0:00:00.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.162|   -2.162| -65.344|  -65.651|    51.50%|   0:00:02.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.161|   -2.161| -65.339|  -65.646|    51.50%|   0:00:01.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.161|   -2.161| -65.332|  -65.639|    51.50%|   0:00:04.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.156|   -2.156| -65.124|  -65.432|    51.51%|   0:00:01.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.153|   -2.153| -65.073|  -65.381|    51.52%|   0:00:01.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.153|   -2.153| -65.069|  -65.376|    51.52%|   0:00:02.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.151|   -2.151| -64.996|  -65.303|    51.52%|   0:00:00.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.150|   -2.150| -64.921|  -65.228|    51.53%|   0:00:02.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.149|   -2.149| -64.916|  -65.223|    51.53%|   0:00:02.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.148|   -2.148| -64.898|  -65.205|    51.53%|   0:00:01.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.147|   -2.147| -64.824|  -65.132|    51.54%|   0:00:02.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.146|   -2.146| -64.822|  -65.129|    51.54%|   0:00:01.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.144|   -2.144| -64.709|  -65.016|    51.55%|   0:00:02.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.144|   -2.144| -64.703|  -65.010|    51.55%|   0:00:02.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.140|   -2.140| -64.675|  -64.983|    51.55%|   0:00:00.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.140|   -2.140| -64.672|  -64.979|    51.55%|   0:00:02.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.141|   -2.141| -64.655|  -64.962|    51.56%|   0:00:01.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.142|   -2.142| -64.651|  -64.958|    51.56%|   0:00:00.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.142|   -2.142| -64.649|  -64.956|    51.56%|   0:00:01.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.144|   -2.144| -64.698|  -65.005|    51.67%|   0:00:08.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.143|   -2.143| -64.698|  -65.005|    51.67%|   0:00:00.0| 3382.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:16:07 real=0:03:25 mem=3382.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.037|   -2.143|  -0.307|  -65.005|    51.67%|   0:00:00.0| 3382.4M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_7_/D                |
|   0.001|   -2.144|   0.000|  -64.698|    51.67%|   0:00:00.0| 3458.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_78_/D           |
|   0.010|   -2.144|   0.000|  -64.698|    51.67%|   0:00:01.0| 3458.7M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_27_/D               |
|   0.016|   -2.144|   0.000|  -64.698|    51.67%|   0:00:00.0| 3458.7M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_5_/D                |
|   0.016|   -2.143|   0.000|  -64.698|    51.67%|   0:00:00.0| 3458.7M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_5_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:01.0 mem=3458.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:16:10 real=0:03:26 mem=3458.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.016|  0.000|
|reg2cgate | 0.060|  0.000|
|reg2reg   |-2.143|-64.698|
|HEPG      |-2.143|-64.698|
|All Paths |-2.143|-64.698|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -2.143 TNS Slack -64.698 Density 51.67
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:44:01.4/0:13:52.8 (3.2), mem = 3458.7M
(I,S,L,T): WC_VIEW: 45.0921, 27.0808, 1.26871, 73.4416
Reclaim Optimization WNS Slack -2.143  TNS Slack -64.698 Density 51.67
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.67%|        -|  -2.143| -64.698|   0:00:00.0| 3458.7M|
|    51.66%|       19|  -2.144| -64.653|   0:00:01.0| 3458.7M|
|    51.39%|     1101|  -2.132| -64.368|   0:00:11.0| 3458.7M|
|    51.39%|       19|  -2.132| -64.368|   0:00:00.0| 3458.7M|
|    51.39%|        2|  -2.132| -64.368|   0:00:01.0| 3458.7M|
|    51.39%|        0|  -2.132| -64.368|   0:00:00.0| 3458.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.131  TNS Slack -64.368 Density 51.39
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 259 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:37.9) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 44.826, 26.8302, 1.2561, 72.9123
*** AreaOpt [finish] : cpu/real = 0:00:38.2/0:00:15.4 (2.5), totSession cpu/real = 0:44:39.6/0:14:08.2 (3.2), mem = 3458.7M
End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:15, mem=3310.70M, totSessionCpu=0:44:40).
*** Starting refinePlace (0:44:40 mem=3310.7M) ***
Total net bbox length = 4.904e+05 (2.202e+05 2.702e+05) (ext = 2.445e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3310.7MB
Move report: Detail placement moves 6580 insts, mean move: 0.57 um, max move: 4.40 um
	Max move on inst (normalizer_inst/U14215): (445.40, 400.60) --> (444.60, 397.00)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3392.9MB
Summary Report:
Instances move: 6580 (out of 40214 movable)
Instances flipped: 0
Mean displacement: 0.57 um
Max displacement: 4.40 um (Instance: normalizer_inst/U14215) (445.4, 400.6) -> (444.6, 397)
	Length: 6 sites, height: 1 rows, site name: core, cell type: ND3D1
Total net bbox length = 4.922e+05 (2.215e+05 2.707e+05) (ext = 2.445e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 3392.9MB
*** Finished refinePlace (0:44:41 mem=3392.9M) ***
Finished re-routing un-routed nets (0:00:00.0 3392.9M)


Density : 0.5139
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=3392.9M) ***
** GigaOpt Optimizer WNS Slack -2.131 TNS Slack -64.368 Density 51.39
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.000|  0.000|
|reg2cgate | 0.022|  0.000|
|reg2reg   |-2.131|-64.368|
|HEPG      |-2.131|-64.368|
|All Paths |-2.131|-64.368|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.131|   -2.131| -64.368|  -64.368|    51.39%|   0:00:01.0| 3392.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.118|   -2.118| -63.998|  -63.998|    51.50%|   0:00:30.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.118|   -2.118| -63.981|  -63.981|    51.50%|   0:00:04.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.117|   -2.117| -63.961|  -63.961|    51.50%|   0:00:02.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.117|   -2.117| -63.961|  -63.961|    51.50%|   0:00:00.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.112|   -2.112| -63.794|  -63.794|    51.55%|   0:00:01.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.111|   -2.111| -63.743|  -63.743|    51.63%|   0:00:06.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.111|   -2.111| -63.741|  -63.741|    51.63%|   0:00:01.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.106|   -2.106| -63.718|  -63.718|    51.65%|   0:00:01.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.106|   -2.106| -63.717|  -63.717|    51.65%|   0:00:03.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.106|   -2.106| -63.717|  -63.717|    51.65%|   0:00:00.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.105|   -2.105| -63.604|  -63.604|    51.71%|   0:00:01.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.105|   -2.105| -63.567|  -63.567|    51.71%|   0:00:02.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.104|   -2.104| -63.505|  -63.505|    51.72%|   0:00:00.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.100|   -2.100| -63.495|  -63.495|    51.73%|   0:00:00.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.099|   -2.099| -63.510|  -63.510|    51.78%|   0:00:02.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.099|   -2.099| -63.501|  -63.501|    51.78%|   0:00:00.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.097|   -2.097| -63.484|  -63.484|    51.82%|   0:00:01.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.096|   -2.096| -63.411|  -63.411|    51.84%|   0:00:01.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.092|   -2.092| -63.413|  -63.413|    51.86%|   0:00:00.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.092|   -2.092| -63.409|  -63.409|    51.86%|   0:00:01.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.090|   -2.090| -63.350|  -63.350|    51.92%|   0:00:00.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.090|   -2.090| -63.348|  -63.348|    51.96%|   0:00:02.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.088|   -2.088| -63.282|  -63.282|    52.01%|   0:00:02.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.087|   -2.087| -63.361|  -63.361|    52.03%|   0:00:01.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.086|   -2.086| -63.390|  -63.390|    52.05%|   0:00:01.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.084|   -2.084| -63.347|  -63.347|    52.06%|   0:00:00.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.081|   -2.081| -63.313|  -63.313|    52.08%|   0:00:01.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.081|   -2.081| -63.263|  -63.263|    52.08%|   0:00:00.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.080|   -2.080| -63.219|  -63.219|    52.11%|   0:00:01.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.078|   -2.078| -63.158|  -63.158|    52.15%|   0:00:01.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.076|   -2.076| -63.158|  -63.158|    52.18%|   0:00:01.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.076|   -2.076| -63.147|  -63.147|    52.18%|   0:00:00.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.076|   -2.076| -63.084|  -63.084|    52.22%|   0:00:02.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.074|   -2.074| -63.055|  -63.055|    52.22%|   0:00:01.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.073|   -2.073| -62.994|  -62.994|    52.24%|   0:00:00.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.072|   -2.072| -63.014|  -63.014|    52.27%|   0:00:02.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.069|   -2.069| -62.954|  -62.954|    52.29%|   0:00:01.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.068|   -2.068| -62.976|  -62.976|    52.34%|   0:00:02.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.068|   -2.068| -62.945|  -62.945|    52.34%|   0:00:00.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.068|   -2.068| -62.938|  -62.938|    52.39%|   0:00:04.0| 3488.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.070|   -2.070| -63.039|  -63.039|    52.72%|   0:00:24.0| 3482.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.070|   -2.070| -63.038|  -63.038|    52.74%|   0:00:00.0| 3482.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.067|   -2.067| -63.020|  -63.020|    52.74%|   0:00:01.0| 3482.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.066|   -2.066| -63.008|  -63.008|    52.74%|   0:00:02.0| 3482.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.066|   -2.066| -63.007|  -63.007|    52.74%|   0:00:02.0| 3482.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.065|   -2.065| -62.977|  -62.977|    52.76%|   0:00:01.0| 3482.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.064|   -2.064| -62.954|  -62.954|    52.76%|   0:00:03.0| 3482.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.064|   -2.064| -62.937|  -62.937|    52.76%|   0:00:05.0| 3482.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.062|   -2.062| -62.900|  -62.900|    52.78%|   0:00:01.0| 3482.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.062|   -2.062| -62.864|  -62.864|    52.77%|   0:00:06.0| 3477.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.061|   -2.061| -62.860|  -62.860|    52.80%|   0:00:02.0| 3477.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.061|   -2.061| -62.862|  -62.862|    52.79%|   0:00:07.0| 3477.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.057|   -2.057| -63.036|  -63.036|    52.89%|   0:00:02.0| 3477.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.056|   -2.056| -63.072|  -63.072|    52.93%|   0:00:03.0| 3463.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.056|   -2.056| -63.067|  -63.067|    52.93%|   0:00:03.0| 3482.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.055|   -2.055| -63.063|  -63.063|    52.95%|   0:00:00.0| 3482.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.055|   -2.055| -63.059|  -63.059|    52.95%|   0:00:01.0| 3482.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.053|   -2.053| -63.112|  -63.112|    52.97%|   0:00:01.0| 3482.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.051|   -2.051| -63.239|  -63.239|    53.00%|   0:00:02.0| 3482.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.051|   -2.051| -63.238|  -63.238|    53.00%|   0:00:01.0| 3482.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.050|   -2.050| -63.220|  -63.220|    53.04%|   0:00:01.0| 3482.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.049|   -2.049| -63.058|  -63.058|    53.06%|   0:00:00.0| 3482.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.048|   -2.048| -63.040|  -63.040|    53.09%|   0:00:03.0| 3482.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.048|   -2.048| -63.037|  -63.037|    53.09%|   0:00:01.0| 3482.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.047|   -2.047| -63.061|  -63.061|    53.11%|   0:00:00.0| 3482.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.047|   -2.047| -63.121|  -63.121|    53.13%|   0:00:02.0| 3482.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.047|   -2.047| -63.119|  -63.119|    53.13%|   0:00:02.0| 3482.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.045|   -2.045| -63.120|  -63.120|    53.15%|   0:00:00.0| 3482.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.045|   -2.045| -63.115|  -63.115|    53.15%|   0:00:03.0| 3501.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.044|   -2.044| -63.074|  -63.074|    53.18%|   0:00:01.0| 3501.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.044|   -2.044| -63.063|  -63.063|    53.18%|   0:00:01.0| 3501.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.043|   -2.043| -63.083|  -63.083|    53.20%|   0:00:00.0| 3501.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.042|   -2.042| -63.072|  -63.072|    53.21%|   0:00:01.0| 3501.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.041|   -2.041| -63.053|  -63.053|    53.22%|   0:00:02.0| 3495.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.041|   -2.041| -63.045|  -63.045|    53.24%|   0:00:01.0| 3514.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.043|   -2.043| -63.435|  -63.435|    53.67%|   0:00:09.0| 3512.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.043|   -2.043| -63.464|  -63.464|    53.82%|   0:00:04.0| 3512.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:15:01 real=0:02:57 mem=3512.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   -2.043|   0.000|  -63.464|    53.82%|   0:00:00.0| 3512.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_60_/D           |
|   0.001|   -2.043|   0.000|  -63.464|    53.82%|   0:00:00.0| 3531.6M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_51_/D           |
|   0.005|   -2.043|   0.000|  -63.464|    53.83%|   0:00:00.0| 3531.6M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_14_/D               |
|   0.013|   -2.043|   0.000|  -63.464|    53.83%|   0:00:00.0| 3531.6M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_47_/D           |
|   0.014|   -2.043|   0.000|  -63.464|    53.84%|   0:00:01.0| 3550.7M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_11_/D               |
|   0.016|   -2.043|   0.000|  -63.464|    53.84%|   0:00:00.0| 3550.7M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_5_/D                |
|   0.016|   -2.043|   0.000|  -63.464|    53.84%|   0:00:00.0| 3550.7M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_5_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:01.0 mem=3550.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:15:04 real=0:02:58 mem=3550.7M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.016|  0.000|
|reg2cgate | 0.022|  0.000|
|reg2reg   |-2.043|-63.464|
|HEPG      |-2.043|-63.464|
|All Paths |-2.043|-63.464|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -2.043 TNS Slack -63.464 Density 53.84
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:59:46.6/0:17:07.7 (3.5), mem = 3550.7M
(I,S,L,T): WC_VIEW: 48.0699, 29.3976, 1.34533, 78.8128
Reclaim Optimization WNS Slack -2.043  TNS Slack -63.464 Density 53.84
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.84%|        -|  -2.043| -63.464|   0:00:00.0| 3550.7M|
|    53.78%|       97|  -2.053| -63.283|   0:00:01.0| 3550.7M|
|    53.40%|     1481|  -2.037| -62.854|   0:00:11.0| 3550.7M|
|    53.40%|       13|  -2.037| -62.854|   0:00:01.0| 3550.7M|
|    53.40%|        0|  -2.037| -62.854|   0:00:00.0| 3550.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.037  TNS Slack -62.854 Density 53.40
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 424 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:39.2) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 47.56, 28.9963, 1.32719, 77.8835
*** AreaOpt [finish] : cpu/real = 0:00:39.5/0:00:15.5 (2.5), totSession cpu/real = 1:00:26.1/0:17:23.2 (3.5), mem = 3550.7M
End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:15, mem=3446.70M, totSessionCpu=1:00:26).
*** Starting refinePlace (1:00:27 mem=3446.7M) ***
Total net bbox length = 4.962e+05 (2.239e+05 2.722e+05) (ext = 2.445e+04)
Move report: Timing Driven Placement moves 17265 insts, mean move: 11.54 um, max move: 106.20 um
	Max move on inst (normalizer_inst/FE_OCPC3518_n7827): (467.40, 226.00) --> (393.60, 258.40)
	Runtime: CPU: 0:00:16.1 REAL: 0:00:06.0 MEM: 3484.3MB
Move report: Detail placement moves 9766 insts, mean move: 0.43 um, max move: 3.20 um
	Max move on inst (normalizer_inst/U273): (514.80, 364.60) --> (513.40, 366.40)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3528.3MB
Summary Report:
Instances move: 17411 (out of 41147 movable)
Instances flipped: 26
Mean displacement: 11.47 um
Max displacement: 106.20 um (Instance: normalizer_inst/FE_OCPC3518_n7827) (467.4, 226) -> (393.6, 258.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: BUFFD3
Total net bbox length = 5.100e+05 (2.305e+05 2.794e+05) (ext = 2.460e+04)
Runtime: CPU: 0:00:17.4 REAL: 0:00:07.0 MEM: 3528.3MB
*** Finished refinePlace (1:00:44 mem=3528.3M) ***
Finished re-routing un-routed nets (0:00:00.3 3528.3M)


Density : 0.5340
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:21.9 real=0:00:10.0 mem=3528.3M) ***
** GigaOpt Optimizer WNS Slack -2.134 TNS Slack -64.841 Density 53.40
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.003|  0.000|
|reg2cgate | 0.022|  0.000|
|reg2reg   |-2.134|-64.841|
|HEPG      |-2.134|-64.841|
|All Paths |-2.134|-64.841|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.134|   -2.134| -64.841|  -64.841|    53.40%|   0:00:00.0| 3528.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.085|   -2.085| -64.362|  -64.362|    53.41%|   0:00:15.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.080|   -2.080| -64.240|  -64.240|    53.42%|   0:00:01.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.072|   -2.072| -64.172|  -64.172|    53.44%|   0:00:00.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.071|   -2.071| -64.172|  -64.172|    53.44%|   0:00:02.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.064|   -2.064| -63.892|  -63.892|    53.50%|   0:00:01.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.064|   -2.064| -63.883|  -63.883|    53.50%|   0:00:00.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.057|   -2.057| -63.802|  -63.802|    53.55%|   0:00:02.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.057|   -2.057| -63.790|  -63.790|    53.55%|   0:00:00.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.057|   -2.057| -63.701|  -63.701|    53.61%|   0:00:02.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.053|   -2.053| -63.636|  -63.636|    53.62%|   0:00:00.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.053|   -2.053| -63.619|  -63.619|    53.62%|   0:00:01.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.047|   -2.047| -63.473|  -63.473|    53.67%|   0:00:00.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.045|   -2.045| -63.379|  -63.379|    53.75%|   0:00:03.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.047|   -2.047| -63.340|  -63.340|    53.78%|   0:00:02.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.043|   -2.043| -63.415|  -63.415|    53.79%|   0:00:00.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.043|   -2.043| -63.414|  -63.414|    53.79%|   0:00:00.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.043|   -2.043| -63.417|  -63.417|    53.82%|   0:00:02.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.042|   -2.042| -63.409|  -63.409|    53.85%|   0:00:01.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.040|   -2.040| -63.332|  -63.332|    53.85%|   0:00:01.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.037|   -2.037| -63.279|  -63.279|    53.88%|   0:00:01.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.037|   -2.037| -63.301|  -63.301|    53.89%|   0:00:01.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.035|   -2.035| -63.297|  -63.297|    53.89%|   0:00:00.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.033|   -2.033| -63.240|  -63.240|    53.94%|   0:00:01.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.031|   -2.031| -63.177|  -63.177|    54.00%|   0:00:04.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.031|   -2.031| -63.172|  -63.172|    54.00%|   0:00:00.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.030|   -2.030| -63.153|  -63.153|    54.06%|   0:00:03.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.028|   -2.028| -63.136|  -63.136|    54.07%|   0:00:01.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.027|   -2.027| -63.120|  -63.120|    54.11%|   0:00:01.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.026|   -2.026| -63.076|  -63.076|    54.14%|   0:00:02.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.026|   -2.026| -63.067|  -63.067|    54.14%|   0:00:00.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.026|   -2.026| -63.052|  -63.052|    54.17%|   0:00:01.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.026|   -2.026| -63.032|  -63.032|    54.18%|   0:00:01.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.024|   -2.024| -62.992|  -62.992|    54.19%|   0:00:00.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.024|   -2.024| -62.990|  -62.990|    54.19%|   0:00:00.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.022|   -2.022| -62.990|  -62.990|    54.20%|   0:00:00.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.022|   -2.022| -62.986|  -62.986|    54.20%|   0:00:01.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.021|   -2.021| -62.920|  -62.920|    54.23%|   0:00:01.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.020|   -2.020| -62.866|  -62.866|    54.25%|   0:00:01.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.018|   -2.018| -62.856|  -62.856|    54.26%|   0:00:01.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.018|   -2.018| -62.853|  -62.853|    54.26%|   0:00:00.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.017|   -2.017| -62.833|  -62.833|    54.29%|   0:00:01.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.016|   -2.016| -62.812|  -62.812|    54.33%|   0:00:02.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.015|   -2.015| -62.810|  -62.810|    54.33%|   0:00:00.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.016|   -2.016| -62.806|  -62.806|    54.36%|   0:00:02.0| 3585.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.018|   -2.018| -62.923|  -62.923|    54.74%|   0:00:24.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.017|   -2.017| -62.882|  -62.882|    54.75%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.017|   -2.017| -62.871|  -62.871|    54.75%|   0:00:05.0| 3602.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.016|   -2.016| -62.809|  -62.809|    54.75%|   0:00:00.0| 3602.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.016|   -2.016| -62.807|  -62.807|    54.75%|   0:00:02.0| 3602.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.016|   -2.016| -62.801|  -62.801|    54.75%|   0:00:05.0| 3602.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.016|   -2.016| -62.789|  -62.789|    54.77%|   0:00:00.0| 3602.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.012|   -2.012| -62.751|  -62.751|    54.78%|   0:00:01.0| 3602.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.011|   -2.011| -62.724|  -62.724|    54.77%|   0:00:02.0| 3602.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.011|   -2.011| -62.717|  -62.717|    54.77%|   0:00:06.0| 3600.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.010|   -2.010| -62.689|  -62.689|    54.80%|   0:00:00.0| 3600.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.010|   -2.010| -62.684|  -62.684|    54.80%|   0:00:04.0| 3592.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.010|   -2.010| -62.655|  -62.655|    54.82%|   0:00:00.0| 3592.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.009|   -2.009| -62.640|  -62.640|    54.83%|   0:00:01.0| 3592.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.007|   -2.007| -62.633|  -62.633|    54.84%|   0:00:03.0| 3592.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.007|   -2.007| -62.631|  -62.631|    54.84%|   0:00:05.0| 3592.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.006|   -2.006| -62.562|  -62.562|    54.88%|   0:00:00.0| 3592.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.004|   -2.004| -62.520|  -62.520|    54.90%|   0:00:02.0| 3592.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.004|   -2.004| -62.497|  -62.497|    54.91%|   0:00:02.0| 3592.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.004|   -2.004| -62.496|  -62.496|    54.92%|   0:00:00.0| 3592.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.004|   -2.004| -62.467|  -62.467|    55.15%|   0:00:10.0| 3611.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.004|   -2.004| -62.455|  -62.455|    55.15%|   0:00:01.0| 3611.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.003|   -2.003| -62.444|  -62.444|    55.16%|   0:00:01.0| 3611.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.002|   -2.002| -62.453|  -62.453|    55.17%|   0:00:03.0| 3611.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.002|   -2.002| -62.437|  -62.437|    55.24%|   0:00:02.0| 3611.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.001|   -2.001| -62.429|  -62.429|    55.32%|   0:00:02.0| 3592.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.001|   -2.001| -62.426|  -62.426|    55.33%|   0:00:02.0| 3592.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.000|   -2.000| -62.415|  -62.415|    55.33%|   0:00:00.0| 3592.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.000|   -2.000| -62.409|  -62.409|    55.34%|   0:00:01.0| 3592.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.000|   -2.000| -62.404|  -62.404|    55.34%|   0:00:01.0| 3592.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.000|   -2.000| -62.430|  -62.430|    55.41%|   0:00:03.0| 3592.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.001|   -2.001| -62.430|  -62.430|    55.42%|   0:00:00.0| 3592.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:11:18 real=0:02:27 mem=3592.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.003|   -2.001|   0.000|  -62.430|    55.42%|   0:00:00.0| 3592.7M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_28_/D               |
|   0.010|   -2.000|   0.000|  -62.430|    55.42%|   0:00:00.0| 3592.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_25_/D           |
|   0.018|   -2.000|   0.000|  -62.430|    55.43%|   0:00:01.0| 3649.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_69_/D           |
|   0.018|   -2.001|   0.000|  -62.430|    55.43%|   0:00:00.0| 3649.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_69_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:01.0 mem=3649.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:11:20 real=0:02:28 mem=3649.9M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate | 0.022|  0.000|
|reg2reg   |-2.001|-62.430|
|HEPG      |-2.001|-62.430|
|All Paths |-2.001|-62.430|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -2.001 TNS Slack -62.430 Density 55.43
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:12:08.6/0:20:00.9 (3.6), mem = 3649.9M
(I,S,L,T): WC_VIEW: 50.5156, 31.7332, 1.40686, 83.6557
Reclaim Optimization WNS Slack -2.001  TNS Slack -62.430 Density 55.43
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.43%|        -|  -2.001| -62.430|   0:00:00.0| 3649.9M|
|    55.34%|      129|  -2.006| -62.278|   0:00:02.0| 3649.9M|
|    54.88%|     1719|  -1.990| -61.870|   0:00:11.0| 3649.9M|
|    54.88%|       16|  -1.990| -61.870|   0:00:00.0| 3649.9M|
|    54.88%|        0|  -1.990| -61.870|   0:00:01.0| 3649.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.990  TNS Slack -61.870 Density 54.88
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 512 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:39.3) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 49.7562, 31.1882, 1.38371, 82.3281
*** AreaOpt [finish] : cpu/real = 0:00:39.6/0:00:16.0 (2.5), totSession cpu/real = 1:12:48.1/0:20:16.9 (3.6), mem = 3649.9M
End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:16, mem=3552.89M, totSessionCpu=1:12:48).
*** Starting refinePlace (1:12:49 mem=3552.9M) ***
Total net bbox length = 5.137e+05 (2.322e+05 2.814e+05) (ext = 2.460e+04)
Move report: Timing Driven Placement moves 16227 insts, mean move: 11.98 um, max move: 86.20 um
	Max move on inst (normalizer_inst/FE_RC_719_0): (422.20, 337.60) --> (409.80, 411.40)
	Runtime: CPU: 0:00:15.5 REAL: 0:00:07.0 MEM: 3590.9MB
Move report: Detail placement moves 9730 insts, mean move: 0.45 um, max move: 6.40 um
	Max move on inst (normalizer_inst/FE_DBTC69_n5425): (472.00, 164.80) --> (474.80, 161.20)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3624.9MB
Summary Report:
Instances move: 17214 (out of 41238 movable)
Instances flipped: 4
Mean displacement: 11.36 um
Max displacement: 86.00 um (Instance: normalizer_inst/FE_RC_719_0) (422.2, 337.6) -> (410, 411.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 5.229e+05 (2.342e+05 2.888e+05) (ext = 2.478e+04)
Runtime: CPU: 0:00:16.8 REAL: 0:00:07.0 MEM: 3624.9MB
*** Finished refinePlace (1:13:05 mem=3624.9M) ***
Finished re-routing un-routed nets (0:00:00.4 3624.9M)


Density : 0.5488
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:21.7 real=0:00:10.0 mem=3624.9M) ***
** GigaOpt Optimizer WNS Slack -2.083 TNS Slack -63.650 Density 54.88
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.026|  0.000|
|reg2reg   |-2.083|-63.650|
|HEPG      |-2.083|-63.650|
|All Paths |-2.083|-63.650|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.083|   -2.083| -63.650|  -63.650|    54.88%|   0:00:00.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.035|   -2.035| -63.199|  -63.199|    54.87%|   0:00:11.0| 3663.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.035|   -2.035| -63.190|  -63.190|    54.87%|   0:00:04.0| 3663.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.029|   -2.029| -63.075|  -63.075|    54.89%|   0:00:00.0| 3663.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.032|   -2.032| -63.025|  -63.025|    54.92%|   0:00:04.0| 3663.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.027|   -2.027| -63.002|  -63.002|    54.92%|   0:00:00.0| 3663.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.026|   -2.026| -63.003|  -63.003|    54.93%|   0:00:01.0| 3663.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.022|   -2.022| -63.056|  -63.056|    54.94%|   0:00:00.0| 3663.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.022|   -2.022| -63.043|  -63.043|    54.93%|   0:00:01.0| 3663.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.017|   -2.017| -62.948|  -62.948|    54.95%|   0:00:00.0| 3663.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.011|   -2.011| -62.814|  -62.814|    54.97%|   0:00:01.0| 3663.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.009|   -2.009| -62.715|  -62.715|    55.03%|   0:00:01.0| 3663.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.009|   -2.009| -62.685|  -62.685|    55.03%|   0:00:00.0| 3663.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.007|   -2.007| -62.712|  -62.712|    55.05%|   0:00:02.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.004|   -2.004| -62.689|  -62.689|    55.05%|   0:00:00.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.001|   -2.001| -62.691|  -62.691|    55.11%|   0:00:02.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.001|   -2.001| -62.685|  -62.685|    55.11%|   0:00:00.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.000|   -2.000| -62.703|  -62.703|    55.15%|   0:00:02.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.000|   -2.000| -62.689|  -62.689|    55.15%|   0:00:00.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.001|   -2.001| -62.653|  -62.653|    55.17%|   0:00:01.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.997|   -1.997| -62.624|  -62.624|    55.18%|   0:00:00.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.997|   -1.997| -62.607|  -62.607|    55.18%|   0:00:01.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.000|   -2.000| -62.591|  -62.591|    55.24%|   0:00:03.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.997|   -1.997| -62.574|  -62.574|    55.24%|   0:00:00.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.996|   -1.996| -62.553|  -62.553|    55.26%|   0:00:02.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.995|   -1.995| -62.530|  -62.530|    55.27%|   0:00:01.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.995|   -1.995| -62.524|  -62.524|    55.27%|   0:00:00.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.994|   -1.994| -62.523|  -62.523|    55.29%|   0:00:03.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.992|   -1.992| -62.458|  -62.458|    55.31%|   0:00:01.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.993|   -1.993| -62.437|  -62.437|    55.34%|   0:00:03.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.990|   -1.990| -62.384|  -62.384|    55.35%|   0:00:01.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.989|   -1.989| -62.428|  -62.428|    55.37%|   0:00:01.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.988|   -1.988| -62.449|  -62.449|    55.40%|   0:00:03.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.987|   -1.987| -62.413|  -62.413|    55.42%|   0:00:02.0| 3701.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.987|   -1.987| -62.478|  -62.478|    55.47%|   0:00:04.0| 3802.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.986|   -1.986| -62.459|  -62.459|    55.47%|   0:00:00.0| 3802.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.986|   -1.986| -62.452|  -62.452|    55.47%|   0:00:01.0| 3802.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.986|   -1.986| -62.417|  -62.417|    55.51%|   0:00:02.0| 3802.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.987|   -1.987| -62.403|  -62.403|    55.52%|   0:00:00.0| 3802.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.986|   -1.986| -62.418|  -62.418|    55.52%|   0:00:01.0| 3802.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.993|   -1.993| -62.736|  -62.736|    55.91%|   0:00:10.0| 3802.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.997|   -1.997| -62.800|  -62.800|    56.05%|   0:00:02.0| 3802.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:18 real=0:01:11 mem=3802.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.997|   0.000|  -62.800|    56.05%|   0:00:00.0| 3802.6M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_81_/D           |
|   0.005|   -1.997|   0.000|  -62.799|    56.05%|   0:00:00.0| 3802.6M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_57_/D           |
|   0.011|   -1.997|   0.000|  -62.799|    56.05%|   0:00:00.0| 3802.6M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_25_/D           |
|   0.015|   -1.997|   0.000|  -62.799|    56.06%|   0:00:00.0| 3802.6M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_59_/D           |
|   0.015|   -1.997|   0.000|  -62.800|    56.06%|   0:00:00.0| 3802.6M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_59_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:00.0 mem=3802.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:20 real=0:01:12 mem=3802.6M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.026|  0.000|
|reg2reg   |-1.997|-62.800|
|HEPG      |-1.997|-62.800|
|All Paths |-1.997|-62.800|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.997 TNS Slack -62.800 Density 56.06
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:18:30.4/0:21:38.5 (3.6), mem = 3802.6M
(I,S,L,T): WC_VIEW: 51.3765, 32.7636, 1.42949, 85.5696
Reclaim Optimization WNS Slack -1.997  TNS Slack -62.800 Density 56.06
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.06%|        -|  -1.997| -62.800|   0:00:00.0| 3802.6M|
|    56.01%|       72|  -2.001| -62.752|   0:00:02.0| 3802.6M|
|    55.52%|     1760|  -1.984| -62.161|   0:00:13.0| 3802.6M|
|    55.51%|       11|  -1.984| -62.158|   0:00:00.0| 3802.6M|
|    55.51%|        0|  -1.984| -62.158|   0:00:01.0| 3802.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.984  TNS Slack -62.158 Density 55.51
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 534 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:44.4) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 50.6426, 32.1902, 1.4067, 84.2395
*** AreaOpt [finish] : cpu/real = 0:00:44.6/0:00:17.4 (2.6), totSession cpu/real = 1:19:15.1/0:21:55.9 (3.6), mem = 3802.6M
End: Area Reclaim Optimization (cpu=0:00:45, real=0:00:17, mem=3650.57M, totSessionCpu=1:19:15).
*** Starting refinePlace (1:19:16 mem=3650.6M) ***
Total net bbox length = 5.244e+05 (2.350e+05 2.894e+05) (ext = 2.478e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3650.6MB
Move report: Detail placement moves 7200 insts, mean move: 0.58 um, max move: 5.00 um
	Max move on inst (normalizer_inst/U8005): (527.80, 188.20) --> (529.20, 184.60)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3673.8MB
Summary Report:
Instances move: 7200 (out of 41240 movable)
Instances flipped: 0
Mean displacement: 0.58 um
Max displacement: 5.00 um (Instance: normalizer_inst/U8005) (527.8, 188.2) -> (529.2, 184.6)
	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
Total net bbox length = 5.262e+05 (2.361e+05 2.900e+05) (ext = 2.478e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3673.8MB
*** Finished refinePlace (1:19:17 mem=3673.8M) ***
Finished re-routing un-routed nets (0:00:00.0 3673.8M)


Density : 0.5551
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:02.0 mem=3673.8M) ***
** GigaOpt Optimizer WNS Slack -1.989 TNS Slack -62.176 Density 55.51
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.006|  0.000|
|reg2cgate | 0.026|  0.000|
|reg2reg   |-1.989|-62.176|
|HEPG      |-1.989|-62.176|
|All Paths |-1.989|-62.176|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.989|   -1.989| -62.176|  -62.176|    55.51%|   0:00:00.0| 3673.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.981|   -1.981| -62.211|  -62.211|    55.57%|   0:00:26.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.981|   -1.981| -62.184|  -62.184|    55.57%|   0:00:04.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.980|   -1.980| -62.130|  -62.130|    55.60%|   0:00:01.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.978|   -1.978| -62.113|  -62.113|    55.60%|   0:00:04.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.978|   -1.978| -62.110|  -62.110|    55.60%|   0:00:02.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.977|   -1.977| -62.057|  -62.057|    55.66%|   0:00:01.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.977|   -1.977| -62.032|  -62.032|    55.66%|   0:00:05.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.978|   -1.978| -62.050|  -62.050|    56.22%|   0:00:28.0| 3959.9M|   WC_VIEW|  default| normalizer_inst/sum_reg_0_/Q                       |
|  -1.978|   -1.978| -62.092|  -62.092|    56.23%|   0:00:01.0| 3959.9M|   WC_VIEW|  default| normalizer_inst/sum_reg_3_/Q                       |
|  -1.979|   -1.979| -62.091|  -62.091|    56.23%|   0:00:00.0| 3959.9M|   WC_VIEW|  default| normalizer_inst/sum_reg_3_/Q                       |
|  -1.977|   -1.977| -62.087|  -62.087|    56.23%|   0:00:01.0| 3959.9M|   WC_VIEW|  default| normalizer_inst/sum_reg_0_/Q                       |
|  -1.977|   -1.977| -62.061|  -62.061|    56.24%|   0:00:00.0| 3959.9M|   WC_VIEW|  default| normalizer_inst/sum_reg_0_/Q                       |
|  -1.977|   -1.977| -62.060|  -62.060|    56.24%|   0:00:00.0| 3959.9M|   WC_VIEW|  default| normalizer_inst/sum_reg_0_/Q                       |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.51498)
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.944|   -1.944| -64.677|  -64.677|    56.24%|   0:00:02.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.943|   -1.943| -64.620|  -64.620|    56.24%|   0:00:01.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.940|   -1.940| -64.492|  -64.492|    56.24%|   0:00:02.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.932|   -1.932| -64.298|  -64.298|    56.24%|   0:00:04.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.929|   -1.929| -64.173|  -64.173|    56.24%|   0:00:00.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.929|   -1.929| -64.063|  -64.063|    56.24%|   0:00:01.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.921|   -1.921| -63.893|  -63.893|    56.24%|   0:00:00.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.921|   -1.921| -63.828|  -63.828|    56.24%|   0:00:01.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.914|   -1.914| -63.557|  -63.557|    56.25%|   0:00:00.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.914|   -1.914| -63.537|  -63.537|    56.25%|   0:00:00.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.911|   -1.911| -63.265|  -63.265|    56.26%|   0:00:01.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.905|   -1.905| -63.159|  -63.159|    56.26%|   0:00:00.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.903|   -1.903| -63.047|  -63.047|    56.27%|   0:00:01.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.900|   -1.900| -63.007|  -63.007|    56.27%|   0:00:01.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.900|   -1.900| -63.006|  -63.006|    56.27%|   0:00:01.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.896|   -1.896| -62.786|  -62.786|    56.28%|   0:00:01.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.895|   -1.895| -62.786|  -62.786|    56.29%|   0:00:02.0| 3959.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.894|   -1.894| -62.766|  -62.766|    56.31%|   0:00:04.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.900|   -1.900| -62.706|  -62.706|    56.31%|   0:00:00.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.896|   -1.896| -62.678|  -62.678|    56.32%|   0:00:00.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.896|   -1.896| -62.667|  -62.667|    56.35%|   0:00:02.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.895|   -1.895| -62.673|  -62.673|    56.37%|   0:00:00.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.892|   -1.892| -62.659|  -62.659|    56.38%|   0:00:02.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.893|   -1.893| -62.629|  -62.629|    56.40%|   0:00:01.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.893|   -1.893| -62.629|  -62.629|    56.40%|   0:00:00.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.895|   -1.895| -62.629|  -62.629|    56.41%|   0:00:01.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.862|   -1.862| -61.003|  -61.003|    56.41%|   0:00:01.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.857|   -1.857| -60.910|  -60.910|    56.41%|   0:00:01.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.856|   -1.856| -60.889|  -60.889|    56.41%|   0:00:03.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.854|   -1.854| -60.777|  -60.777|    56.41%|   0:00:01.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.848|   -1.848| -60.728|  -60.728|    56.40%|   0:00:00.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.845|   -1.845| -60.346|  -60.346|    56.40%|   0:00:00.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.844|   -1.844| -60.280|  -60.280|    56.40%|   0:00:00.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.841|   -1.841| -60.088|  -60.088|    56.40%|   0:00:02.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.840|   -1.840| -60.066|  -60.066|    56.40%|   0:00:00.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.838|   -1.838| -60.030|  -60.030|    56.41%|   0:00:02.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.837|   -1.837| -60.024|  -60.024|    56.41%|   0:00:01.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.837|   -1.837| -60.001|  -60.001|    56.41%|   0:00:00.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.835|   -1.835| -59.988|  -59.988|    56.42%|   0:00:01.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.834|   -1.834| -59.964|  -59.964|    56.41%|   0:00:00.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.832|   -1.832| -59.867|  -59.867|    56.42%|   0:00:01.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.833|   -1.833| -59.830|  -59.830|    56.44%|   0:00:01.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.829|   -1.829| -59.788|  -59.788|    56.44%|   0:00:00.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.829|   -1.829| -59.717|  -59.717|    56.45%|   0:00:01.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.826|   -1.826| -59.628|  -59.628|    56.46%|   0:00:00.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.823|   -1.823| -59.558|  -59.558|    56.45%|   0:00:01.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.821|   -1.821| -59.439|  -59.439|    56.45%|   0:00:01.0| 3947.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.819|   -1.819| -59.387|  -59.387|    56.45%|   0:00:01.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.816|   -1.816| -59.274|  -59.274|    56.46%|   0:00:01.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.815|   -1.815| -59.265|  -59.265|    56.46%|   0:00:01.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.813|   -1.813| -59.151|  -59.151|    56.47%|   0:00:00.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.813|   -1.813| -59.115|  -59.115|    56.47%|   0:00:01.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.810|   -1.810| -59.023|  -59.023|    56.49%|   0:00:00.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.810|   -1.810| -58.965|  -58.965|    56.48%|   0:00:01.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.807|   -1.807| -58.951|  -58.951|    56.50%|   0:00:01.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.807|   -1.807| -58.900|  -58.900|    56.50%|   0:00:01.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.803|   -1.803| -58.775|  -58.775|    56.52%|   0:00:02.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.802|   -1.802| -58.733|  -58.733|    56.52%|   0:00:00.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.802|   -1.802| -58.660|  -58.660|    56.51%|   0:00:03.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.800|   -1.800| -58.562|  -58.562|    56.53%|   0:00:00.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.796|   -1.796| -58.485|  -58.485|    56.54%|   0:00:01.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.796|   -1.796| -58.396|  -58.396|    56.56%|   0:00:01.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.795|   -1.795| -58.364|  -58.364|    56.57%|   0:00:01.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.795|   -1.795| -58.363|  -58.363|    56.57%|   0:00:02.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.792|   -1.792| -58.279|  -58.279|    56.58%|   0:00:00.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.791|   -1.791| -58.222|  -58.222|    56.60%|   0:00:01.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.791|   -1.791| -58.172|  -58.172|    56.61%|   0:00:01.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.789|   -1.789| -58.142|  -58.142|    56.61%|   0:00:00.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.788|   -1.788| -58.085|  -58.085|    56.61%|   0:00:00.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.785|   -1.785| -58.042|  -58.042|    56.61%|   0:00:01.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.785|   -1.785| -58.016|  -58.016|    56.60%|   0:00:00.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.784|   -1.784| -57.966|  -57.966|    56.62%|   0:00:01.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.784|   -1.784| -57.939|  -57.939|    56.63%|   0:00:01.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.784|   -1.784| -57.911|  -57.911|    56.63%|   0:00:00.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.781|   -1.781| -57.913|  -57.913|    56.75%|   0:00:05.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.778|   -1.778| -57.850|  -57.850|    56.75%|   0:00:00.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.778|   -1.778| -57.755|  -57.755|    56.75%|   0:00:02.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.778|   -1.778| -57.754|  -57.754|    56.77%|   0:00:01.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.778|   -1.778| -57.667|  -57.667|    56.77%|   0:00:02.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.778|   -1.778| -57.835|  -57.835|    57.02%|   0:00:05.0| 3937.9M|   WC_VIEW|  default| normalizer_inst/sum_reg_1_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.778|   -1.778| -57.829|  -57.829|    57.02%|   0:00:00.0| 3937.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.779|   -1.779| -58.014|  -58.014|    57.16%|   0:00:04.0| 3919.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:13:03 real=0:02:39 mem=3919.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.006|   -1.779|   0.000|  -58.014|    57.16%|   0:00:00.0| 3919.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_5_/D            |
|   0.015|   -1.779|   0.000|  -58.014|    57.17%|   0:00:00.0| 3919.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_84_/D           |
|   0.015|   -1.779|   0.000|  -58.014|    57.17%|   0:00:00.0| 3919.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_84_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:00.0 mem=3919.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:13:04 real=0:02:39 mem=3919.9M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.026|  0.000|
|reg2reg   |-1.779|-58.014|
|HEPG      |-1.779|-58.014|
|All Paths |-1.779|-58.014|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.779 TNS Slack -58.014 Density 57.17
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:32:22.3/0:24:37.0 (3.8), mem = 3919.9M
(I,S,L,T): WC_VIEW: 52.6307, 33.9948, 1.46782, 88.0934
Reclaim Optimization WNS Slack -1.779  TNS Slack -58.014 Density 57.17
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.17%|        -|  -1.779| -58.014|   0:00:00.0| 3919.9M|
|    57.10%|      120|  -1.779| -57.757|   0:00:02.0| 3919.9M|
|    56.56%|     1901|  -1.759| -57.270|   0:00:12.0| 3919.9M|
|    56.56%|       15|  -1.759| -57.258|   0:00:00.0| 3919.9M|
|    56.56%|        0|  -1.759| -57.258|   0:00:01.0| 3919.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.759  TNS Slack -57.258 Density 56.56
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 584 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:42.5) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 51.8088, 33.3701, 1.44236, 86.6213
*** AreaOpt [finish] : cpu/real = 0:00:42.7/0:00:16.8 (2.5), totSession cpu/real = 1:33:05.0/0:24:53.8 (3.7), mem = 3919.9M
End: Area Reclaim Optimization (cpu=0:00:43, real=0:00:17, mem=3729.93M, totSessionCpu=1:33:05).
*** Starting refinePlace (1:33:06 mem=3729.9M) ***
Total net bbox length = 5.309e+05 (2.385e+05 2.924e+05) (ext = 2.478e+04)
Move report: Timing Driven Placement moves 8716 insts, mean move: 6.80 um, max move: 124.40 um
	Max move on inst (normalizer_inst/FE_RC_935_0): (429.60, 335.80) --> (370.00, 400.60)
	Runtime: CPU: 0:00:13.9 REAL: 0:00:07.0 MEM: 3753.3MB
Move report: Detail placement moves 10535 insts, mean move: 0.62 um, max move: 5.60 um
	Max move on inst (normalizer_inst/FE_OFC1664_n2442): (428.00, 265.60) --> (426.00, 262.00)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3807.3MB
Summary Report:
Instances move: 13938 (out of 41930 movable)
Instances flipped: 15
Mean displacement: 4.56 um
Max displacement: 125.20 um (Instance: normalizer_inst/FE_RC_935_0) (429.6, 335.8) -> (369.2, 400.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
Total net bbox length = 5.358e+05 (2.410e+05 2.948e+05) (ext = 2.478e+04)
Runtime: CPU: 0:00:15.1 REAL: 0:00:07.0 MEM: 3807.3MB
*** Finished refinePlace (1:33:21 mem=3807.3M) ***
Finished re-routing un-routed nets (0:00:00.1 3807.3M)


Density : 0.5656
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:17.6 real=0:00:08.0 mem=3807.3M) ***
** GigaOpt Optimizer WNS Slack -1.813 TNS Slack -58.280 Density 56.56
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.005|  0.000|
|reg2cgate | 0.026|  0.000|
|reg2reg   |-1.813|-58.280|
|HEPG      |-1.813|-58.280|
|All Paths |-1.813|-58.280|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.813|   -1.813| -58.280|  -58.280|    56.56%|   0:00:00.0| 3807.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.784|   -1.784| -57.997|  -57.997|    56.56%|   0:00:00.0| 3807.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.779|   -1.779| -57.908|  -57.908|    56.56%|   0:00:04.0| 3902.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.776|   -1.776| -57.827|  -57.827|    56.56%|   0:00:04.0| 3902.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.772|   -1.772| -57.764|  -57.764|    56.57%|   0:00:04.0| 3902.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.772|   -1.772| -57.751|  -57.751|    56.56%|   0:00:07.0| 3902.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.772|   -1.772| -57.736|  -57.736|    56.56%|   0:00:01.0| 3902.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.776|   -1.776| -57.692|  -57.692|    56.60%|   0:00:00.0| 3902.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.770|   -1.770| -57.656|  -57.656|    56.61%|   0:00:01.0| 3902.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.765|   -1.765| -57.580|  -57.580|    56.61%|   0:00:01.0| 3902.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.765|   -1.765| -57.550|  -57.550|    56.59%|   0:00:10.0| 3902.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.765|   -1.765| -57.491|  -57.491|    56.65%|   0:00:02.0| 3902.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.762|   -1.762| -57.406|  -57.406|    56.68%|   0:00:00.0| 3902.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.762|   -1.762| -57.405|  -57.405|    56.68%|   0:00:02.0| 3902.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.762|   -1.762| -57.366|  -57.366|    56.71%|   0:00:01.0| 3902.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.762|   -1.762| -57.335|  -57.335|    56.72%|   0:00:01.0| 3902.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.761|   -1.761| -57.336|  -57.336|    56.73%|   0:00:00.0| 3902.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.760|   -1.760| -57.277|  -57.277|    56.74%|   0:00:02.0| 3902.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.758|   -1.758| -57.269|  -57.269|    56.74%|   0:00:02.0| 3902.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.757|   -1.757| -57.246|  -57.246|    56.75%|   0:00:03.0| 3921.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.760|   -1.760| -57.216|  -57.216|    56.76%|   0:00:02.0| 3955.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.758|   -1.758| -57.218|  -57.218|    56.77%|   0:00:01.0| 3955.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.755|   -1.755| -57.200|  -57.200|    56.77%|   0:00:00.0| 3955.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.753|   -1.753| -57.138|  -57.138|    56.81%|   0:00:02.0| 3955.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.753|   -1.753| -57.138|  -57.138|    56.81%|   0:00:01.0| 3955.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.758|   -1.758| -57.112|  -57.112|    56.83%|   0:00:02.0| 3955.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.749|   -1.749| -57.076|  -57.076|    56.84%|   0:00:00.0| 3955.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.749|   -1.749| -57.063|  -57.063|    56.84%|   0:00:00.0| 3955.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.749|   -1.749| -57.008|  -57.008|    56.88%|   0:00:02.0| 3955.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.748|   -1.748| -56.967|  -56.967|    56.90%|   0:00:02.0| 3955.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.748|   -1.748| -56.966|  -56.966|    56.91%|   0:00:02.0| 3955.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.749|   -1.749| -56.961|  -56.961|    56.92%|   0:00:01.0| 3955.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.748|   -1.748| -56.959|  -56.959|    56.92%|   0:00:00.0| 3955.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.761|   -1.761| -57.251|  -57.251|    57.34%|   0:00:10.0| 3955.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.761|   -1.761| -57.253|  -57.253|    57.37%|   0:00:02.0| 3955.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:14 real=0:01:12 mem=3955.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.005|   -1.761|   0.000|  -57.253|    57.37%|   0:00:00.0| 3955.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_5_/D            |
|   0.015|   -1.761|   0.000|  -57.253|    57.37%|   0:00:00.0| 3955.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_84_/D           |
|   0.015|   -1.761|   0.000|  -57.253|    57.37%|   0:00:00.0| 3955.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_84_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:00.0 mem=3955.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:15 real=0:01:12 mem=3955.8M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.026|  0.000|
|reg2reg   |-1.761|-57.253|
|HEPG      |-1.761|-57.253|
|All Paths |-1.761|-57.253|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.761 TNS Slack -57.253 Density 57.37
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:39:38.7/0:26:15.3 (3.8), mem = 3955.8M
(I,S,L,T): WC_VIEW: 52.9354, 34.4455, 1.47514, 88.856
Reclaim Optimization WNS Slack -1.761  TNS Slack -57.253 Density 57.37
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.37%|        -|  -1.761| -57.253|   0:00:00.0| 3955.8M|
|    57.32%|       76|  -1.763| -57.196|   0:00:02.0| 3955.8M|
|    56.87%|     1694|  -1.740| -56.710|   0:00:12.0| 3955.8M|
|    56.87%|       11|  -1.740| -56.706|   0:00:00.0| 3955.8M|
|    56.87%|        0|  -1.740| -56.706|   0:00:00.0| 3955.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.740  TNS Slack -56.706 Density 56.87
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 591 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:41.3) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 52.2304, 33.8859, 1.45408, 87.5704
*** AreaOpt [finish] : cpu/real = 0:00:41.6/0:00:16.2 (2.6), totSession cpu/real = 1:40:20.4/0:26:31.5 (3.8), mem = 3955.8M
End: Area Reclaim Optimization (cpu=0:00:42, real=0:00:17, mem=3816.85M, totSessionCpu=1:40:20).
*** Starting refinePlace (1:40:21 mem=3816.9M) ***
Total net bbox length = 5.380e+05 (2.419e+05 2.960e+05) (ext = 2.478e+04)
Move report: Timing Driven Placement moves 10261 insts, mean move: 19.85 um, max move: 144.60 um
	Max move on inst (normalizer_inst/FE_RC_1532_0): (527.40, 263.80) --> (523.20, 404.20)
	Runtime: CPU: 0:00:17.0 REAL: 0:00:07.0 MEM: 3836.8MB
Move report: Detail placement moves 8390 insts, mean move: 0.47 um, max move: 5.80 um
	Max move on inst (normalizer_inst/U486): (368.60, 442.00) --> (368.20, 436.60)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3863.8MB
Summary Report:
Instances move: 13019 (out of 41902 movable)
Instances flipped: 8
Mean displacement: 15.77 um
Max displacement: 144.60 um (Instance: normalizer_inst/FE_RC_1532_0) (527.4, 263.8) -> (523.2, 404.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
Total net bbox length = 5.450e+05 (2.417e+05 3.032e+05) (ext = 2.500e+04)
Runtime: CPU: 0:00:18.2 REAL: 0:00:08.0 MEM: 3863.8MB
*** Finished refinePlace (1:40:39 mem=3863.8M) ***
Finished re-routing un-routed nets (0:00:00.3 3863.8M)


Density : 0.5687
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:22.0 real=0:00:10.0 mem=3863.8M) ***
** GigaOpt Optimizer WNS Slack -1.821 TNS Slack -58.092 Density 56.87
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 6
OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.005|  0.000|
|reg2cgate | 0.026|  0.000|
|reg2reg   |-1.821|-58.092|
|HEPG      |-1.821|-58.092|
|All Paths |-1.821|-58.092|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.821|   -1.821| -58.092|  -58.092|    56.87%|   0:00:00.0| 3863.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.810|   -1.810| -57.990|  -57.990|    56.87%|   0:00:01.0| 3921.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.807|   -1.807| -57.924|  -57.924|    56.86%|   0:00:01.0| 3921.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.803|   -1.803| -57.920|  -57.920|    56.86%|   0:00:02.0| 3921.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.800|   -1.800| -57.944|  -57.944|    56.86%|   0:00:01.0| 3921.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.789|   -1.789| -57.808|  -57.808|    56.87%|   0:00:02.0| 3921.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.788|   -1.788| -57.782|  -57.782|    56.86%|   0:00:03.0| 3921.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.786|   -1.786| -57.770|  -57.770|    56.86%|   0:00:02.0| 3921.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.786|   -1.786| -57.712|  -57.712|    56.86%|   0:00:00.0| 3921.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.779|   -1.779| -57.766|  -57.766|    56.89%|   0:00:01.0| 3921.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.778|   -1.778| -57.723|  -57.723|    56.91%|   0:00:03.0| 3921.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.778|   -1.778| -57.685|  -57.685|    56.91%|   0:00:01.0| 3921.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.773|   -1.773| -57.618|  -57.618|    56.92%|   0:00:00.0| 3921.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.770|   -1.770| -57.557|  -57.557|    56.95%|   0:00:01.0| 3921.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.770|   -1.770| -57.552|  -57.552|    56.95%|   0:00:01.0| 3921.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.764|   -1.764| -57.525|  -57.525|    56.97%|   0:00:00.0| 3921.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.764|   -1.764| -57.401|  -57.401|    57.03%|   0:00:02.0| 3921.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.762|   -1.762| -57.394|  -57.394|    57.06%|   0:00:02.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.759|   -1.759| -57.342|  -57.342|    57.07%|   0:00:01.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.759|   -1.759| -57.340|  -57.340|    57.07%|   0:00:00.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.760|   -1.760| -57.293|  -57.293|    57.10%|   0:00:01.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.759|   -1.759| -57.269|  -57.269|    57.12%|   0:00:00.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.756|   -1.756| -57.284|  -57.284|    57.12%|   0:00:01.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.754|   -1.754| -57.254|  -57.254|    57.17%|   0:00:02.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.754|   -1.754| -57.250|  -57.250|    57.17%|   0:00:00.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.752|   -1.752| -57.188|  -57.188|    57.21%|   0:00:03.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.751|   -1.751| -57.153|  -57.153|    57.23%|   0:00:01.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.751|   -1.751| -57.114|  -57.114|    57.26%|   0:00:02.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.750|   -1.750| -57.072|  -57.072|    57.27%|   0:00:00.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.750|   -1.750| -57.065|  -57.065|    57.27%|   0:00:01.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.748|   -1.748| -56.976|  -56.976|    57.29%|   0:00:01.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.747|   -1.747| -56.961|  -56.961|    57.32%|   0:00:02.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.756|   -1.756| -57.103|  -57.103|    57.61%|   0:00:08.0| 3959.2M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.756|   -1.756| -57.101|  -57.101|    57.61%|   0:00:01.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.754|   -1.754| -57.094|  -57.094|    57.61%|   0:00:00.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.752|   -1.752| -57.073|  -57.073|    57.61%|   0:00:01.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.752|   -1.752| -57.070|  -57.070|    57.61%|   0:00:03.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.750|   -1.750| -57.070|  -57.070|    57.61%|   0:00:01.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.749|   -1.749| -57.006|  -57.006|    57.62%|   0:00:02.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.749|   -1.749| -57.004|  -57.004|    57.62%|   0:00:03.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.747|   -1.747| -56.968|  -56.968|    57.62%|   0:00:01.0| 3959.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.746|   -1.746| -56.972|  -56.972|    57.63%|   0:00:04.0| 4062.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.750|   -1.750| -57.119|  -57.119|    57.86%|   0:00:07.0| 4062.5M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.752|   -1.752| -57.159|  -57.159|    57.96%|   0:00:05.0| 4062.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:47 real=0:01:14 mem=4062.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.005|   -1.752|   0.000|  -57.159|    57.96%|   0:00:00.0| 4062.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_5_/D            |
|   0.015|   -1.752|   0.000|  -57.159|    57.96%|   0:00:00.0| 4062.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_84_/D           |
|   0.015|   -1.752|   0.000|  -57.159|    57.96%|   0:00:00.0| 4062.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_84_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:00.0 mem=4062.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:48 real=0:01:14 mem=4062.5M) ***
OptDebug: End of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.026|  0.000|
|reg2reg   |-1.752|-57.159|
|HEPG      |-1.752|-57.159|
|All Paths |-1.752|-57.159|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.752 TNS Slack -57.159 Density 57.96
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:46:31.7/0:27:56.2 (3.8), mem = 4062.5M
(I,S,L,T): WC_VIEW: 53.7898, 35.3466, 1.49816, 90.6346
Reclaim Optimization WNS Slack -1.752  TNS Slack -57.159 Density 57.96
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.96%|        -|  -1.752| -57.159|   0:00:00.0| 4062.5M|
|    57.92%|       59|  -1.752| -57.103|   0:00:01.0| 4062.5M|
|    57.44%|     1767|  -1.740| -56.757|   0:00:13.0| 4062.5M|
|    57.44%|       10|  -1.740| -56.757|   0:00:00.0| 4062.5M|
|    57.44%|        0|  -1.740| -56.757|   0:00:00.0| 4062.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.740  TNS Slack -56.757 Density 57.44
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 622 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:42.8) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 53.0431, 34.7613, 1.47626, 89.2806
*** AreaOpt [finish] : cpu/real = 0:00:43.0/0:00:16.4 (2.6), totSession cpu/real = 1:47:14.6/0:28:12.6 (3.8), mem = 4062.5M
End: Area Reclaim Optimization (cpu=0:00:43, real=0:00:17, mem=3891.47M, totSessionCpu=1:47:15).
*** Starting refinePlace (1:47:15 mem=3891.5M) ***
Total net bbox length = 5.472e+05 (2.426e+05 3.045e+05) (ext = 2.500e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3891.5MB
Move report: Detail placement moves 7394 insts, mean move: 0.60 um, max move: 6.20 um
	Max move on inst (normalizer_inst/FE_OCPC3684_sum_1): (444.60, 173.80) --> (442.00, 177.40)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 3914.7MB
Summary Report:
Instances move: 7394 (out of 41919 movable)
Instances flipped: 4855
Mean displacement: 0.60 um
Max displacement: 6.20 um (Instance: normalizer_inst/FE_OCPC3684_sum_1) (444.6, 173.8) -> (442, 177.4)
	Length: 17 sites, height: 1 rows, site name: core, cell type: CKND12
Total net bbox length = 5.489e+05 (2.439e+05 3.051e+05) (ext = 2.501e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 3914.7MB
*** Finished refinePlace (1:47:18 mem=3914.7M) ***
Finished re-routing un-routed nets (0:00:00.0 3914.7M)


Density : 0.5744
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:03.0 mem=3914.7M) ***
** GigaOpt Optimizer WNS Slack -1.742 TNS Slack -56.836 Density 57.44
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.005|  0.000|
|reg2cgate | 0.026|  0.000|
|reg2reg   |-1.742|-56.836|
|HEPG      |-1.742|-56.836|
|All Paths |-1.742|-56.836|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 622 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=1:19:29 real=0:17:49 mem=3914.7M) ***

(I,S,L,T): WC_VIEW: 53.0432, 34.7659, 1.47626, 89.2854
*** SetupOpt [finish] : cpu/real = 1:19:40.7/0:18:00.2 (4.4), totSession cpu/real = 1:47:20.6/0:28:16.4 (3.8), mem = 3706.7M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -1.742
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:47:21.2/0:28:17.1 (3.8), mem = 3388.7M
(I,S,L,T): WC_VIEW: 53.0432, 34.7659, 1.47626, 89.2854
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.742 TNS Slack -56.836 Density 57.44
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.005|  0.000|
|reg2cgate | 0.026|  0.000|
|reg2reg   |-1.742|-56.836|
|HEPG      |-1.742|-56.836|
|All Paths |-1.742|-56.836|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.742|   -1.742| -56.836|  -56.836|    57.44%|   0:00:00.0| 3602.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.740|   -1.740| -56.696|  -56.696|    57.55%|   0:00:28.0| 4060.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.740|   -1.740| -56.688|  -56.688|    57.57%|   0:00:01.0| 4060.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.740|   -1.740| -56.673|  -56.673|    57.57%|   0:00:02.0| 4060.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.740|   -1.740| -56.636|  -56.636|    57.58%|   0:00:01.0| 4060.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.741|   -1.741| -56.595|  -56.595|    57.60%|   0:00:02.0| 4060.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.741|   -1.741| -56.586|  -56.586|    57.61%|   0:00:03.0| 3965.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.741|   -1.741| -56.581|  -56.581|    57.62%|   0:00:03.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.741|   -1.741| -56.565|  -56.565|    57.62%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.741|   -1.741| -56.533|  -56.533|    57.62%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.741|   -1.741| -56.525|  -56.525|    57.62%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.741|   -1.741| -56.489|  -56.489|    57.62%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.741|   -1.741| -56.457|  -56.457|    57.62%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.741|   -1.741| -56.442|  -56.442|    57.62%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.741|   -1.741| -56.426|  -56.426|    57.62%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.741|   -1.741| -56.400|  -56.400|    57.62%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.741|   -1.741| -56.389|  -56.389|    57.62%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.741|   -1.741| -56.358|  -56.358|    57.62%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.741|   -1.741| -56.342|  -56.342|    57.62%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.741|   -1.741| -56.334|  -56.334|    57.62%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.741|   -1.741| -56.309|  -56.309|    57.62%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.741|   -1.741| -56.306|  -56.306|    57.63%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.741|   -1.741| -56.299|  -56.299|    57.63%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.741|   -1.741| -56.299|  -56.299|    57.64%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.742|   -1.742| -56.292|  -56.292|    57.64%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.742|   -1.742| -56.270|  -56.270|    57.64%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.742|   -1.742| -56.257|  -56.257|    57.64%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.742|   -1.742| -56.194|  -56.194|    57.64%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.742|   -1.742| -56.102|  -56.102|    57.64%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.742|   -1.742| -56.101|  -56.101|    57.65%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.742|   -1.742| -56.078|  -56.078|    57.66%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.742|   -1.742| -56.061|  -56.061|    57.66%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.742|   -1.742| -56.037|  -56.037|    57.66%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.742|   -1.742| -56.035|  -56.035|    57.66%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.742|   -1.742| -56.029|  -56.029|    57.67%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.742|   -1.742| -55.973|  -55.973|    57.67%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.742|   -1.742| -55.973|  -55.973|    57.67%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.742|   -1.742| -55.937|  -55.937|    57.67%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.742|   -1.742| -55.929|  -55.929|    57.67%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.742|   -1.742| -55.923|  -55.923|    57.67%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.742|   -1.742| -55.911|  -55.911|    57.67%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.742|   -1.742| -55.907|  -55.907|    57.67%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.742|   -1.742| -55.784|  -55.784|    57.67%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.742|   -1.742| -55.677|  -55.677|    57.67%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.742|   -1.742| -55.519|  -55.519|    57.67%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.742|   -1.742| -55.241|  -55.241|    57.67%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.742|   -1.742| -55.200|  -55.200|    57.67%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.742|   -1.742| -55.176|  -55.176|    57.67%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.742|   -1.742| -55.175|  -55.175|    57.67%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.742|   -1.742| -55.036|  -55.036|    57.67%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.742|   -1.742| -54.958|  -54.958|    57.67%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.742|   -1.742| -54.876|  -54.876|    57.68%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.742|   -1.742| -54.702|  -54.702|    57.68%|   0:00:02.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.742|   -1.742| -54.652|  -54.652|    57.68%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.742|   -1.742| -54.622|  -54.622|    57.68%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.742|   -1.742| -54.492|  -54.492|    57.68%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.742|   -1.742| -54.443|  -54.443|    57.68%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.742|   -1.742| -54.399|  -54.399|    57.69%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.742|   -1.742| -54.397|  -54.397|    57.69%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.742|   -1.742| -54.354|  -54.354|    57.69%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.742|   -1.742| -54.351|  -54.351|    57.69%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.742|   -1.742| -54.313|  -54.313|    57.69%|   0:00:02.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.742|   -1.742| -54.262|  -54.262|    57.69%|   0:00:02.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.742|   -1.742| -54.235|  -54.235|    57.69%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.742|   -1.742| -54.193|  -54.193|    57.69%|   0:00:02.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.742|   -1.742| -54.162|  -54.162|    57.69%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.742|   -1.742| -54.123|  -54.123|    57.69%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.742|   -1.742| -54.121|  -54.121|    57.69%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.742|   -1.742| -54.075|  -54.075|    57.69%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.742|   -1.742| -54.021|  -54.021|    57.69%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.742|   -1.742| -53.985|  -53.985|    57.70%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.742|   -1.742| -53.953|  -53.953|    57.70%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.742|   -1.742| -53.929|  -53.929|    57.70%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.742|   -1.742| -53.889|  -53.889|    57.70%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.742|   -1.742| -53.847|  -53.847|    57.70%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.742|   -1.742| -53.745|  -53.745|    57.70%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.742|   -1.742| -53.741|  -53.741|    57.70%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.742|   -1.742| -53.690|  -53.690|    57.70%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.742|   -1.742| -53.661|  -53.661|    57.71%|   0:00:01.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.742|   -1.742| -53.631|  -53.631|    57.71%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.742|   -1.742| -53.626|  -53.626|    57.71%|   0:00:00.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.742|   -1.742| -53.604|  -53.604|    57.71%|   0:00:02.0| 4060.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.742|   -1.742| -53.571|  -53.571|    57.71%|   0:00:01.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -1.742|   -1.742| -53.558|  -53.558|    57.71%|   0:00:02.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.742|   -1.742| -53.536|  -53.536|    57.71%|   0:00:01.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.742|   -1.742| -53.532|  -53.532|    57.71%|   0:00:02.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.742|   -1.742| -53.526|  -53.526|    57.71%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.742|   -1.742| -53.498|  -53.498|    57.71%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.742|   -1.742| -53.450|  -53.450|    57.71%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.742|   -1.742| -53.448|  -53.448|    57.71%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.742|   -1.742| -53.440|  -53.440|    57.71%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.742|   -1.742| -53.425|  -53.425|    57.71%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
|  -1.742|   -1.742| -53.394|  -53.394|    57.71%|   0:00:01.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -1.742|   -1.742| -53.384|  -53.384|    57.71%|   0:00:01.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -1.742|   -1.742| -53.369|  -53.369|    57.71%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -1.742|   -1.742| -53.320|  -53.320|    57.71%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -1.742|   -1.742| -53.287|  -53.287|    57.71%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -1.742|   -1.742| -53.262|  -53.262|    57.71%|   0:00:01.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -1.742|   -1.742| -53.177|  -53.177|    57.71%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -1.742|   -1.742| -53.114|  -53.114|    57.71%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -1.742|   -1.742| -53.106|  -53.106|    57.71%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -1.742|   -1.742| -53.105|  -53.105|    57.71%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -1.742|   -1.742| -53.099|  -53.099|    57.71%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -1.742|   -1.742| -53.090|  -53.090|    57.71%|   0:00:01.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -1.742|   -1.742| -53.086|  -53.086|    57.72%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -1.742|   -1.742| -53.076|  -53.076|    57.72%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__9_/D              |
|  -1.742|   -1.742| -53.060|  -53.060|    57.72%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -1.742|   -1.742| -53.051|  -53.051|    57.72%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -1.742|   -1.742| -53.039|  -53.039|    57.72%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -1.742|   -1.742| -53.036|  -53.036|    57.72%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -1.742|   -1.742| -52.980|  -52.980|    57.72%|   0:00:01.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -1.742|   -1.742| -52.970|  -52.970|    57.72%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -1.743|   -1.743| -52.962|  -52.962|    57.72%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -1.743|   -1.743| -52.948|  -52.948|    57.72%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -1.743|   -1.743| -52.940|  -52.940|    57.72%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__10_/D             |
|  -1.743|   -1.743| -52.917|  -52.917|    57.72%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__10_/D             |
|  -1.743|   -1.743| -52.897|  -52.897|    57.72%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__10_/D             |
|  -1.743|   -1.743| -52.884|  -52.884|    57.72%|   0:00:01.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__9_/D              |
|  -1.743|   -1.743| -52.877|  -52.877|    57.72%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__9_/D              |
|  -1.743|   -1.743| -52.866|  -52.866|    57.72%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__10_/D             |
|  -1.743|   -1.743| -52.849|  -52.849|    57.72%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/CN                      |
|  -1.743|   -1.743| -51.812|  -51.812|    57.72%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__10_/D             |
|  -1.743|   -1.743| -50.690|  -50.690|    57.72%|   0:00:01.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/CN                      |
|  -1.743|   -1.743| -50.294|  -50.294|    57.72%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/CN                      |
|  -1.743|   -1.743| -49.560|  -49.560|    57.73%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.743|   -1.743| -49.512|  -49.512|    57.75%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.743|   -1.743| -49.509|  -49.509|    57.76%|   0:00:01.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.743|   -1.743| -49.509|  -49.509|    57.77%|   0:00:00.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.743|   -1.743| -49.509|  -49.509|    57.77%|   0:00:01.0| 3945.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:19 real=0:01:28 mem=3945.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.005|   -1.743|   0.000|  -49.509|    57.77%|   0:00:00.0| 3945.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_5_/D            |
|   0.011|   -1.743|   0.000|  -49.509|    57.78%|   0:00:00.0| 4079.4M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_5_/D            |
|   0.022|   -1.743|   0.000|  -49.509|    57.78%|   0:00:00.0| 4079.4M|        NA|       NA| NA                                                 |
|   0.022|   -1.743|   0.000|  -49.509|    57.78%|   0:00:00.0| 4079.4M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:00.0 mem=4079.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:20 real=0:01:28 mem=4079.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.022|  0.000|
|reg2cgate | 0.013|  0.000|
|reg2reg   |-1.743|-49.509|
|HEPG      |-1.743|-49.509|
|All Paths |-1.743|-49.509|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.743 TNS Slack -49.509 Density 57.78
*** Starting refinePlace (1:53:52 mem=4079.4M) ***
Total net bbox length = 5.508e+05 (2.446e+05 3.062e+05) (ext = 2.501e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4079.4MB
Move report: Detail placement moves 4766 insts, mean move: 0.63 um, max move: 5.60 um
	Max move on inst (normalizer_inst/FE_RC_1866_0): (466.80, 143.20) --> (468.80, 139.60)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 4079.4MB
Summary Report:
Instances move: 4766 (out of 42013 movable)
Instances flipped: 0
Mean displacement: 0.63 um
Max displacement: 5.60 um (Instance: normalizer_inst/FE_RC_1866_0) (466.8, 143.2) -> (468.8, 139.6)
	Length: 8 sites, height: 1 rows, site name: core, cell type: INR2D2
Total net bbox length = 5.521e+05 (2.454e+05 3.067e+05) (ext = 2.502e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4079.4MB
*** Finished refinePlace (1:53:55 mem=4079.4M) ***
Finished re-routing un-routed nets (0:00:00.0 4079.4M)


Density : 0.5778
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.4 real=0:00:03.0 mem=4079.4M) ***
** GigaOpt Optimizer WNS Slack -1.743 TNS Slack -49.507 Density 57.78
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.022|  0.000|
|reg2cgate | 0.013|  0.000|
|reg2reg   |-1.743|-49.507|
|HEPG      |-1.743|-49.507|
|All Paths |-1.743|-49.507|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 667 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:06:26 real=0:01:32 mem=4079.4M) ***

(I,S,L,T): WC_VIEW: 53.4757, 35.1287, 1.49242, 90.0969
*** SetupOpt [finish] : cpu/real = 0:06:35.4/0:01:41.2 (3.9), totSession cpu/real = 1:53:56.6/0:29:58.2 (3.8), mem = 3869.9M
End: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:53:57.5/0:29:59.1 (3.8), mem = 3593.9M
(I,S,L,T): WC_VIEW: 53.4757, 35.1287, 1.49242, 90.0969
Reclaim Optimization WNS Slack -1.743  TNS Slack -49.507 Density 57.78
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.78%|        -|  -1.743| -49.507|   0:00:00.0| 3593.9M|
|    57.78%|       54|  -1.742| -49.505|   0:00:01.0| 3899.2M|
|    57.75%|       54|  -1.744| -49.490|   0:00:02.0| 3899.2M|
|    57.33%|     1582|  -1.733| -49.516|   0:00:12.0| 3899.2M|
|    57.32%|       30|  -1.733| -49.509|   0:00:00.0| 3899.2M|
|    57.32%|        2|  -1.733| -49.509|   0:00:01.0| 3899.2M|
|    57.32%|        0|  -1.733| -49.509|   0:00:00.0| 3899.2M|
|    57.32%|        4|  -1.733| -49.509|   0:00:00.0| 3899.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.733  TNS Slack -49.509 Density 57.32
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 607 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:50.8) (real = 0:00:18.0) **
*** Starting refinePlace (1:54:49 mem=3899.2M) ***
Total net bbox length = 5.520e+05 (2.454e+05 3.066e+05) (ext = 2.502e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3899.1MB
Summary Report:
Instances move: 0 (out of 41959 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.520e+05 (2.454e+05 3.066e+05) (ext = 2.502e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3899.1MB
*** Finished refinePlace (1:54:50 mem=3899.1M) ***
Finished re-routing un-routed nets (0:00:00.0 3899.2M)


Density : 0.5732
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:02.0 mem=3899.2M) ***
(I,S,L,T): WC_VIEW: 52.845, 34.6605, 1.47078, 88.9763
*** AreaOpt [finish] : cpu/real = 0:00:54.1/0:00:20.5 (2.6), totSession cpu/real = 1:54:51.6/0:30:19.5 (3.8), mem = 3899.2M
End: Area Reclaim Optimization (cpu=0:00:54, real=0:00:21, mem=3387.18M, totSessionCpu=1:54:52).
Begin: GigaOpt postEco DRV Optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:54:52.6/0:30:20.4 (3.8), mem = 3387.2M
(I,S,L,T): WC_VIEW: 52.845, 34.6605, 1.47078, 88.9763
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    17|   168|    -0.19|    11|    11|    -0.03|     0|     0|     0|     0|    -1.73|   -49.51|       0|       0|       0|  57.32|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.73|   -49.47|       7|       0|      10|  57.33| 0:00:00.0|  3938.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.73|   -49.47|       0|       0|       0|  57.33| 0:00:00.0|  3938.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 607 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:00.0 mem=3938.6M) ***

*** Starting refinePlace (1:55:00 mem=3938.6M) ***
Total net bbox length = 5.520e+05 (2.454e+05 3.066e+05) (ext = 2.362e+04)
Move report: Detail placement moves 43 insts, mean move: 2.26 um, max move: 7.80 um
	Max move on inst (normalizer_inst/U7387): (449.80, 224.20) --> (447.40, 218.80)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3941.6MB
Summary Report:
Instances move: 43 (out of 41966 movable)
Instances flipped: 0
Mean displacement: 2.26 um
Max displacement: 7.80 um (Instance: normalizer_inst/U7387) (449.8, 224.2) -> (447.4, 218.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.521e+05 (2.454e+05 3.067e+05) (ext = 2.361e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3941.6MB
*** Finished refinePlace (1:55:02 mem=3941.6M) ***
Finished re-routing un-routed nets (0:00:00.0 3941.6M)


Density : 0.5733
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:02.0 mem=3941.6M) ***
(I,S,L,T): WC_VIEW: 52.7883, 34.6421, 1.47124, 88.9016
*** DrvOpt [finish] : cpu/real = 0:00:10.3/0:00:06.2 (1.7), totSession cpu/real = 1:55:02.9/0:30:26.6 (3.8), mem = 3733.6M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 1:46:57, real = 0:27:14, mem = 2687.8M, totSessionCpu=1:55:05 **
**optDesign ... cpu = 1:46:57, real = 0:27:14, mem = 2685.8M, totSessionCpu=1:55:05 **
** Profile ** Start :  cpu=0:00:00.0, mem=3386.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=3386.2M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3467.6M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3467.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.733  | -1.733  |  0.013  |  0.002  |
|           TNS (ns):| -49.473 | -49.473 |  0.000  |  0.000  |
|    Violating Paths:|   54    |   54    |    0    |    0    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     52 (52)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.330%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3467.6M
Info: 338 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2722.84MB/4715.88MB/3127.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2723.09MB/4715.88MB/3127.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2723.09MB/4715.88MB/3127.59MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 08:14:27 (2023-Mar-23 15:14:27 GMT)
2023-Mar-23 08:14:27 (2023-Mar-23 15:14:27 GMT): 10%
2023-Mar-23 08:14:27 (2023-Mar-23 15:14:27 GMT): 20%
2023-Mar-23 08:14:27 (2023-Mar-23 15:14:27 GMT): 30%
2023-Mar-23 08:14:27 (2023-Mar-23 15:14:27 GMT): 40%
2023-Mar-23 08:14:27 (2023-Mar-23 15:14:27 GMT): 50%
2023-Mar-23 08:14:27 (2023-Mar-23 15:14:27 GMT): 60%
2023-Mar-23 08:14:27 (2023-Mar-23 15:14:27 GMT): 70%
2023-Mar-23 08:14:27 (2023-Mar-23 15:14:27 GMT): 80%
2023-Mar-23 08:14:27 (2023-Mar-23 15:14:27 GMT): 90%

Finished Levelizing
2023-Mar-23 08:14:28 (2023-Mar-23 15:14:28 GMT)

Starting Activity Propagation
2023-Mar-23 08:14:28 (2023-Mar-23 15:14:28 GMT)
2023-Mar-23 08:14:28 (2023-Mar-23 15:14:28 GMT): 10%
2023-Mar-23 08:14:28 (2023-Mar-23 15:14:28 GMT): 20%

Finished Activity Propagation
2023-Mar-23 08:14:29 (2023-Mar-23 15:14:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2724.45MB/4715.88MB/3127.59MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 08:14:29 (2023-Mar-23 15:14:29 GMT)
2023-Mar-23 08:14:30 (2023-Mar-23 15:14:30 GMT): 10%
2023-Mar-23 08:14:30 (2023-Mar-23 15:14:30 GMT): 20%
2023-Mar-23 08:14:30 (2023-Mar-23 15:14:30 GMT): 30%
2023-Mar-23 08:14:30 (2023-Mar-23 15:14:30 GMT): 40%
2023-Mar-23 08:14:30 (2023-Mar-23 15:14:30 GMT): 50%
2023-Mar-23 08:14:30 (2023-Mar-23 15:14:30 GMT): 60%
2023-Mar-23 08:14:30 (2023-Mar-23 15:14:30 GMT): 70%
2023-Mar-23 08:14:30 (2023-Mar-23 15:14:30 GMT): 80%
2023-Mar-23 08:14:30 (2023-Mar-23 15:14:30 GMT): 90%

Finished Calculating power
2023-Mar-23 08:14:30 (2023-Mar-23 15:14:30 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2728.43MB/4716.64MB/3127.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2728.43MB/4716.64MB/3127.59MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=2728.43MB/4716.64MB/3127.59MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2728.43MB/4716.64MB/3127.59MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 08:14:30 (2023-Mar-23 15:14:30 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.96059222 	   59.1781%
Total Switching Power:      34.28393542 	   39.0461%
Total Leakage Power:         1.55919076 	    1.7758%
Total Power:                87.80371819
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          23.5       2.642      0.5807       26.72       30.43
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.462e-05
Combinational                      27.38       31.64      0.9649       59.99       68.32
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.002991
Clock (Sequential)                 1.079           0     0.01351       1.093       1.245
-----------------------------------------------------------------------------------------
Total                              51.96       34.28       1.559        87.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.96       34.28       1.559        87.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642       0.527      0.6002
clk1                              0.5615           0    0.006885      0.5684      0.6474
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.248
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OCPC3380_n8318 (BUFFD16):          0.06459
*              Highest Leakage Power: normalizer_inst/FE_RC_585_0 (ND3D8):        0.0003028
*                Total Cap:      2.3305e-10 F
*                Total instances in design: 41966
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2734.70MB/4716.64MB/3127.59MB)


Phase 1 finished in (cpu = 0:00:06.6) (real = 0:00:01.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 607 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:09.8) (real = 0:00:04.0) **
(I,S,L,T): WC_VIEW: 52.3877, 34.2458, 1.46518, 88.0987
*** PowerOpt [finish] : cpu/real = 0:00:09.8/0:00:04.1 (2.4), totSession cpu/real = 1:55:23.7/0:30:38.3 (3.8), mem = 3963.2M
Finished Timing Update in (cpu = 0:00:10.1) (real = 0:00:04.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
*** Starting refinePlace (1:55:26 mem=3963.2M) ***
Total net bbox length = 5.521e+05 (2.455e+05 3.067e+05) (ext = 2.361e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3963.2MB
Summary Report:
Instances move: 0 (out of 41966 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.521e+05 (2.455e+05 3.067e+05) (ext = 2.361e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3963.2MB
*** Finished refinePlace (1:55:28 mem=3963.2M) ***
Finished re-routing un-routed nets (0:00:00.0 3963.2M)


Density : 0.5727
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:55:28.9/0:30:41.9 (3.8), mem = 3963.2M
(I,S,L,T): WC_VIEW: 52.3877, 34.2458, 1.46518, 88.0987
Reclaim Optimization WNS Slack -1.733  TNS Slack -53.549 Density 57.27
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.27%|        -|  -1.733| -53.549|   0:00:00.0| 3963.2M|
|    57.27%|        0|  -1.733| -53.549|   0:00:00.0| 3963.2M|
|    57.27%|      492|  -1.736| -53.625|   0:00:05.0| 4001.4M|
|    57.27%|       18|  -1.736| -53.625|   0:00:01.0| 3999.4M|
|    57.27%|        0|  -1.736| -53.625|   0:00:02.0| 3999.4M|
|    57.27%|        0|  -1.736| -53.625|   0:00:01.0| 3999.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.736  TNS Slack -53.624 Density 57.27
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 607 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:40.9) (real = 0:00:11.0) **
(I,S,L,T): WC_VIEW: 52.3857, 34.2275, 1.46512, 88.0784
*** PowerOpt [finish] : cpu/real = 0:00:41.1/0:00:11.7 (3.5), totSession cpu/real = 1:56:10.0/0:30:53.5 (3.8), mem = 3999.4M
*** Starting refinePlace (1:56:11 mem=3999.4M) ***
Total net bbox length = 5.519e+05 (2.454e+05 3.065e+05) (ext = 2.444e+04)
Move report: Detail placement moves 33 insts, mean move: 1.95 um, max move: 4.80 um
	Max move on inst (normalizer_inst/U10503): (451.60, 170.20) --> (448.60, 168.40)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3999.4MB
Summary Report:
Instances move: 33 (out of 41948 movable)
Instances flipped: 0
Mean displacement: 1.95 um
Max displacement: 4.80 um (Instance: normalizer_inst/U10503) (451.6, 170.2) -> (448.6, 168.4)
	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
Total net bbox length = 5.520e+05 (2.454e+05 3.066e+05) (ext = 2.444e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3999.4MB
*** Finished refinePlace (1:56:12 mem=3999.4M) ***
Finished re-routing un-routed nets (0:00:00.0 3999.4M)


Density : 0.5727
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:02.0 mem=3999.4M) ***
Checking setup slack degradation ...
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:56:14.9/0:30:56.8 (3.8), mem = 3999.4M
(I,S,L,T): WC_VIEW: 52.3857, 34.2274, 1.46512, 88.0783
Info: 338 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.736|   -1.736| -53.624|  -53.624|    57.27%|   0:00:00.0| 4197.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=4350.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=4350.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 607 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 52.3857, 34.2274, 1.46512, 88.0783
*** SetupOpt [finish] : cpu/real = 0:00:08.9/0:00:08.6 (1.0), totSession cpu/real = 1:56:23.7/0:31:05.4 (3.7), mem = 4150.5M
Executing incremental physical updates
*** Starting refinePlace (1:56:24 mem=4152.0M) ***
Total net bbox length = 5.520e+05 (2.454e+05 3.066e+05) (ext = 2.444e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 4152.0MB
Summary Report:
Instances move: 0 (out of 41948 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.520e+05 (2.454e+05 3.066e+05) (ext = 2.444e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4152.0MB
*** Finished refinePlace (1:56:26 mem=4152.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4152.0M)


Density : 0.5727
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=4152.0M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2789.62MB/5400.41MB/3127.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2789.62MB/5400.41MB/3127.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2789.62MB/5400.41MB/3127.59MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 08:15:07 (2023-Mar-23 15:15:07 GMT)
2023-Mar-23 08:15:07 (2023-Mar-23 15:15:07 GMT): 10%
2023-Mar-23 08:15:07 (2023-Mar-23 15:15:07 GMT): 20%
2023-Mar-23 08:15:07 (2023-Mar-23 15:15:07 GMT): 30%
2023-Mar-23 08:15:07 (2023-Mar-23 15:15:07 GMT): 40%
2023-Mar-23 08:15:07 (2023-Mar-23 15:15:07 GMT): 50%
2023-Mar-23 08:15:07 (2023-Mar-23 15:15:07 GMT): 60%
2023-Mar-23 08:15:07 (2023-Mar-23 15:15:07 GMT): 70%
2023-Mar-23 08:15:07 (2023-Mar-23 15:15:07 GMT): 80%
2023-Mar-23 08:15:07 (2023-Mar-23 15:15:07 GMT): 90%

Finished Levelizing
2023-Mar-23 08:15:07 (2023-Mar-23 15:15:07 GMT)

Starting Activity Propagation
2023-Mar-23 08:15:07 (2023-Mar-23 15:15:07 GMT)
2023-Mar-23 08:15:08 (2023-Mar-23 15:15:08 GMT): 10%
2023-Mar-23 08:15:08 (2023-Mar-23 15:15:08 GMT): 20%

Finished Activity Propagation
2023-Mar-23 08:15:09 (2023-Mar-23 15:15:09 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2790.29MB/5400.41MB/3127.59MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 08:15:09 (2023-Mar-23 15:15:09 GMT)
2023-Mar-23 08:15:11 (2023-Mar-23 15:15:11 GMT): 10%
2023-Mar-23 08:15:11 (2023-Mar-23 15:15:11 GMT): 20%
2023-Mar-23 08:15:11 (2023-Mar-23 15:15:11 GMT): 30%
2023-Mar-23 08:15:11 (2023-Mar-23 15:15:11 GMT): 40%
2023-Mar-23 08:15:11 (2023-Mar-23 15:15:11 GMT): 50%
2023-Mar-23 08:15:11 (2023-Mar-23 15:15:11 GMT): 60%
2023-Mar-23 08:15:11 (2023-Mar-23 15:15:11 GMT): 70%
2023-Mar-23 08:15:11 (2023-Mar-23 15:15:11 GMT): 80%
2023-Mar-23 08:15:11 (2023-Mar-23 15:15:11 GMT): 90%

Finished Calculating power
2023-Mar-23 08:15:11 (2023-Mar-23 15:15:11 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:02, mem(process/total/peak)=2792.07MB/5470.43MB/3127.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2792.07MB/5470.43MB/3127.59MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:05, mem(process/total/peak)=2792.07MB/5470.43MB/3127.59MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2792.07MB/5470.43MB/3127.59MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 08:15:11 (2023-Mar-23 15:15:11 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.86903845 	   59.1792%
Total Switching Power:      34.22554524 	   39.0491%
Total Leakage Power:         1.55286793 	    1.7717%
Total Power:                87.64745143
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          23.5       2.626      0.5807        26.7       30.47
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.468e-05
Combinational                      27.29        31.6      0.9586       59.85       68.28
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.002996
Clock (Sequential)                 1.079           0     0.01351       1.093       1.247
-----------------------------------------------------------------------------------------
Total                              51.87       34.23       1.553       87.65         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.87       34.23       1.553       87.65         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642       0.527      0.6013
clk1                              0.5615           0    0.006885      0.5684      0.6485
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095        1.25
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OCPC3380_n8318 (BUFFD16):          0.06459
*              Highest Leakage Power: normalizer_inst/FE_RC_585_0 (ND3D8):        0.0003028
*                Total Cap:      2.32499e-10 F
*                Total instances in design: 41948
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2794.39MB/5470.43MB/3127.59MB)

** Power Reclaim End WNS Slack -1.736  TNS Slack -53.624 
End: Power Optimization (cpu=0:01:23, real=0:00:41, mem=3464.02M, totSessionCpu=1:56:36).
**optDesign ... cpu = 1:48:29, real = 0:28:01, mem = 2688.9M, totSessionCpu=1:56:36 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=41948 and nets=43980 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3387.020M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:42   (Analysis view: WC_VIEW)
 Advancing count:42, Max:-200.0(ps) Min:-200.0(ps) Total:-8400.0(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3478.65 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3478.65 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43862  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43862 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 607 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.12% V. EstWL: 3.293640e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 43255 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.338538e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       149( 0.15%)        29( 0.03%)         2( 0.00%)   ( 0.19%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        26( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        50( 0.05%)         2( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M8  (8)       119( 0.12%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              351( 0.05%)        31( 0.00%)         2( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.73 sec, Real: 1.17 sec, Curr Mem: 3489.85 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3359.84)
Total number of fetched objects 44237
End delay calculation. (MEM=3724.3 CPU=0:00:05.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3724.3 CPU=0:00:08.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.2 real=0:00:02.0 totSessionCpu=1:56:53 mem=3692.3M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2741.79MB/4940.71MB/3127.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2741.79MB/4940.71MB/3127.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2741.79MB/4940.71MB/3127.59MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 08:15:20 (2023-Mar-23 15:15:20 GMT)
2023-Mar-23 08:15:20 (2023-Mar-23 15:15:20 GMT): 10%
2023-Mar-23 08:15:20 (2023-Mar-23 15:15:20 GMT): 20%
2023-Mar-23 08:15:20 (2023-Mar-23 15:15:20 GMT): 30%
2023-Mar-23 08:15:20 (2023-Mar-23 15:15:20 GMT): 40%
2023-Mar-23 08:15:21 (2023-Mar-23 15:15:21 GMT): 50%
2023-Mar-23 08:15:21 (2023-Mar-23 15:15:21 GMT): 60%
2023-Mar-23 08:15:21 (2023-Mar-23 15:15:21 GMT): 70%
2023-Mar-23 08:15:21 (2023-Mar-23 15:15:21 GMT): 80%
2023-Mar-23 08:15:21 (2023-Mar-23 15:15:21 GMT): 90%

Finished Levelizing
2023-Mar-23 08:15:21 (2023-Mar-23 15:15:21 GMT)

Starting Activity Propagation
2023-Mar-23 08:15:21 (2023-Mar-23 15:15:21 GMT)
2023-Mar-23 08:15:21 (2023-Mar-23 15:15:21 GMT): 10%
2023-Mar-23 08:15:21 (2023-Mar-23 15:15:21 GMT): 20%

Finished Activity Propagation
2023-Mar-23 08:15:22 (2023-Mar-23 15:15:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2743.16MB/4940.71MB/3127.59MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 08:15:22 (2023-Mar-23 15:15:22 GMT)
2023-Mar-23 08:15:24 (2023-Mar-23 15:15:24 GMT): 10%
2023-Mar-23 08:15:24 (2023-Mar-23 15:15:24 GMT): 20%
2023-Mar-23 08:15:24 (2023-Mar-23 15:15:24 GMT): 30%
2023-Mar-23 08:15:24 (2023-Mar-23 15:15:24 GMT): 40%
2023-Mar-23 08:15:24 (2023-Mar-23 15:15:24 GMT): 50%
2023-Mar-23 08:15:24 (2023-Mar-23 15:15:24 GMT): 60%
2023-Mar-23 08:15:24 (2023-Mar-23 15:15:24 GMT): 70%
2023-Mar-23 08:15:24 (2023-Mar-23 15:15:24 GMT): 80%
2023-Mar-23 08:15:24 (2023-Mar-23 15:15:24 GMT): 90%

Finished Calculating power
2023-Mar-23 08:15:24 (2023-Mar-23 15:15:24 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=2747.73MB/5020.74MB/3127.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2747.73MB/5020.74MB/3127.59MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2747.73MB/5020.74MB/3127.59MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2747.73MB/5020.74MB/3127.59MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 08:15:24 (2023-Mar-23 15:15:24 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.86907501 	   59.1792%
Total Switching Power:      34.22554524 	   39.0491%
Total Leakage Power:         1.55286793 	    1.7717%
Total Power:                87.64748797
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          23.5       2.626      0.5807        26.7       30.47
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.468e-05
Combinational                      27.29        31.6      0.9586       59.85       68.28
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.002996
Clock (Sequential)                 1.079           0     0.01351       1.093       1.247
-----------------------------------------------------------------------------------------
Total                              51.87       34.23       1.553       87.65         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.87       34.23       1.553       87.65         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642       0.527      0.6013
clk1                              0.5615           0    0.006885      0.5684      0.6485
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095        1.25
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2761.52MB/5020.74MB/3127.59MB)


Output file is ./timingReports/dualcore_preCTS.power.
**optDesign ... cpu = 1:48:53, real = 0:28:13, mem = 2686.8M, totSessionCpu=1:57:00 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:48:53, real = 0:28:13, mem = 2673.1M, totSessionCpu=1:57:00 **
** Profile ** Start :  cpu=0:00:00.0, mem=3384.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=3384.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3494.3M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3394.3M
** Profile ** DRVs :  cpu=0:00:02.1, mem=3398.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.738  | -1.738  |  0.009  | -0.007  |
|           TNS (ns):| -53.560 | -53.544 |  0.000  | -0.015  |
|    Violating Paths:|   282   |   278   |    0    |    4    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     52 (52)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.267%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3398.8M
**optDesign ... cpu = 1:48:56, real = 0:28:16, mem = 2661.7M, totSessionCpu=1:57:03 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.26046' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 1:56:22, real = 0:30:48, mem = 3330.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 6914 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 1307 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 2882 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 5930 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 17043 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 34076 filler insts added - prefix FILLER (CPU: 0:00:03.0).
For 34076 new insts, 34076 new pwr-pin connections were made to global net 'VDD'.
34076 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/23 08:15:30, mem=2584.7M)
% Begin Save ccopt configuration ... (date=03/23 08:15:30, mem=2584.7M)
% End Save ccopt configuration ... (date=03/23 08:15:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2585.0M, current mem=2585.0M)
% Begin Save netlist data ... (date=03/23 08:15:30, mem=2585.0M)
Writing Binary DB to placement.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 08:15:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=2585.0M, current mem=2585.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file placement.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 08:15:30, mem=2585.9M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 08:15:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2585.9M, current mem=2585.9M)
Saving scheduling_file.cts.26046 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 08:15:31, mem=2586.2M)
% End Save clock tree data ... (date=03/23 08:15:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2586.2M, current mem=2586.2M)
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving property file placement.enc.dat.tmp/dualcore.prop
Saving PG file placement.enc.dat.tmp/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3402.1M) ***
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=3394.1M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=3378.1M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map placement.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 08:15:32, mem=2587.5M)
% End Save power constraints data ... (date=03/23 08:15:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=2587.5M, current mem=2587.5M)
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp
#% End save design ... (date=03/23 08:15:34, total cpu=0:00:03.4, real=0:00:04.0, peak res=2588.2M, current mem=2588.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/dualcore.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./constraints/dualcore.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/23 08:15:37, mem=2480.1M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk2...
  clock_tree clk2 contains 5020 sinks and 165 clock gates.
  Extraction for clk2 complete.
Extracting original clock gating for clk2 done.
Extracting original clock gating for clk1...
  clock_tree clk1 contains 5275 sinks and 171 clock gates.
  Extraction for clk1 complete.
Extracting original clock gating for clk1 done.
The skew group clk1/CON was created. It contains 5275 sinks and 1 sources.
The skew group clk2/CON was created. It contains 5020 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3294.8M, init mem=3298.0M)
*info: Placed = 76024         
*info: Unplaced = 0           
Placement Density:98.23%(293583/298879)
Placement Density (including fixed std cells):98.23%(293583/298879)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=3294.8M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 298879.200um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5275
  Delay constrained sinks:     5274
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5020
  Delay constrained sinks:     5019
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5275 clock sinks

Distribution of half-perimeter wire length by ICG depth:

------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
------------------------------------------------------------------------------
   0          0        334     [min=7, max=242, avg=77, sd=58, total=25845]
   0          1          2     [min=595, max=697, avg=646, sd=72, total=1292]
   0          2          2     [min=722, max=982, avg=852, sd=184, total=1704]
------------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:02.1)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:02.9 real=0:00:02.7)
CCOpt::Phase::Initialization done. (took cpu=0:00:02.9 real=0:00:02.7)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 08:15:43 (2023-Mar-23 15:15:43 GMT)
2023-Mar-23 08:15:44 (2023-Mar-23 15:15:44 GMT): 10%
2023-Mar-23 08:15:44 (2023-Mar-23 15:15:44 GMT): 20%

Finished Activity Propagation
2023-Mar-23 08:15:45 (2023-Mar-23 15:15:45 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 42 advancing pin insertion delay (0.408% of 10295 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 10295 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3534.84 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3534.84 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43862  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43862 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 607 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.12% V. EstWL: 3.293640e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 43255 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.338538e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       149( 0.15%)        29( 0.03%)         2( 0.00%)   ( 0.19%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        26( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        50( 0.05%)         2( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M8  (8)       119( 0.12%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              351( 0.05%)        31( 0.00%)         2( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 136372
[NR-eGR]     M2  (2V) length: 2.484604e+05um, number of vias: 196244
[NR-eGR]     M3  (3H) length: 2.643684e+05um, number of vias: 10263
[NR-eGR]     M4  (4V) length: 7.824322e+04um, number of vias: 4849
[NR-eGR]     M5  (5H) length: 2.072660e+04um, number of vias: 3963
[NR-eGR]     M6  (6V) length: 1.328710e+04um, number of vias: 3333
[NR-eGR]     M7  (7H) length: 1.295780e+04um, number of vias: 4176
[NR-eGR]     M8  (8V) length: 2.181024e+04um, number of vias: 0
[NR-eGR] Total length: 6.598538e+05um, number of vias: 359200
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.218960e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.78 sec, Real: 1.47 sec, Curr Mem: 3528.56 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.9 real=0:00:01.6)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 298879.200um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5275
  Delay constrained sinks:     5274
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5020
  Delay constrained sinks:     5019
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5275 clock sinks

Distribution of half-perimeter wire length by ICG depth:

------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
------------------------------------------------------------------------------
   0          0        334     [min=7, max=242, avg=77, sd=58, total=25845]
   0          1          2     [min=595, max=697, avg=646, sd=72, total=1292]
   0          2          2     [min=722, max=982, avg=852, sd=184, total=1704]
------------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.6 real=0:00:04.6)
Synthesizing clock trees...
  Preparing To Balance...
  Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=334, nicg=2, l=0, total=336
      cell areas       : b=0.000um^2, i=0.000um^2, icg=2164.320um^2, nicg=4.320um^2, l=0.000um^2, total=2168.640um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=27136.700um, total=27136.700um
    Clock DAG library cell distribution before merging {count}:
       ICGs: CKLNQD1: 334 
      NICGs: CKAN2D0: 2 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             336
    Globally unique enables                       336
    Potentially mergeable clock gates               0
    Actually merged clock gates                     0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  336
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:01.2 real=0:00:01.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=334, nicg=2, l=0, total=336
      cell areas       : b=0.000um^2, i=0.000um^2, icg=5050.080um^2, nicg=13.680um^2, l=0.000um^2, total=5063.760um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=27136.700um, total=27136.700um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: CKLNQD16: 334 
      NICGs: AN2D8: 2 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk2...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
    Clustering clock_tree clk2 done.
    Clustering clock_tree clk1...
    Clustering clock_tree clk1 done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=103, i=0, icg=334, nicg=2, l=0, total=439
      cell areas       : b=1021.680um^2, i=0.000um^2, icg=3090.960um^2, nicg=13.680um^2, l=0.000um^2, total=4126.320um^2
      hp wire lengths  : top=0.000um, trunk=7241.300um, leaf=30070.900um, total=37312.200um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 100 CKBD12: 1 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 41 CKLNQD12: 16 CKLNQD8: 69 CKLNQD6: 31 CKLNQD3: 84 CKLNQD2: 44 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Bottom-up phase done. (took cpu=0:00:05.8 real=0:00:05.6)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (1:57:40 mem=3982.2M) ***
Total net bbox length = 5.636e+05 (2.511e+05 3.124e+05) (ext = 2.458e+04)
Move report: Detail placement moves 34672 insts, mean move: 1.75 um, max move: 41.40 um
	Max move on inst (FILLER__1_5572): (556.80, 85.60) --> (555.00, 125.20)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:02.0 MEM: 3982.2MB
Summary Report:
Instances move: 18766 (out of 42051 movable)
Instances flipped: 0
Mean displacement: 1.68 um
Max displacement: 28.60 um (Instance: core1_inst/psum_mem_instance/memory3_reg_41_) (383.2, 101.8) -> (370.8, 118)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 5.802e+05 (2.635e+05 3.167e+05) (ext = 2.455e+04)
Runtime: CPU: 0:00:05.1 REAL: 0:00:02.0 MEM: 3982.2MB
*** Finished refinePlace (1:57:45 mem=3982.2M) ***
    Moved 7142, flipped 848 and cell swapped 0 of 10734 clock instance(s) during refinement.
    The largest move was 28.6 microns for core1_inst/psum_mem_instance/memory3_reg_41_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.9 real=0:00:03.6)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,1.8)              13
    [1.8,3.4)              45
    [3.4,5)                69
    [5,6.6)                18
    [6.6,8.2)              25
    [8.2,9.8)               6
    [9.8,11.4)              6
    [11.4,13)               1
    [13,14.6)               6
    [14.6,16.2)             8
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
        16.2         (227.600,80.200)     (227.600,96.400)     CTS_ccl_a_buf_00088 (a lib_cell CKBD16) at (227.600,96.400), in power domain auto-default
        16           (389.200,110.800)    (392.600,123.400)    CTS_ccl_a_buf_00185 (a lib_cell CKBD16) at (392.600,123.400), in power domain auto-default
        15.4         (233.000,80.200)     (237.600,69.400)     CTS_ccl_a_buf_00091 (a lib_cell CKBD16) at (237.600,69.400), in power domain auto-default
        15.2         (386.600,101.800)    (396.400,96.400)     CTS_ccl_a_buf_00172 (a lib_cell CKBD16) at (396.400,96.400), in power domain auto-default
        15           (232.800,83.800)     (240.600,91.000)     CTS_ccl_a_buf_00010 (a lib_cell CKBD16) at (240.600,91.000), in power domain auto-default
        14.8         (232.200,83.800)     (243.400,87.400)     CTS_ccl_a_buf_00027 (a lib_cell CKBD16) at (243.400,87.400), in power domain auto-default
        14.6         (386.800,105.400)    (374.000,107.200)    CTS_ccl_a_buf_00231 (a lib_cell CKBD16) at (374.000,107.200), in power domain auto-default
        14.6         (232.600,80.200)     (247.200,80.200)     CTS_ccl_a_buf_00020 (a lib_cell CKBD16) at (247.200,80.200), in power domain auto-default
        14.4         (386.400,103.600)    (386.400,89.200)     CTS_ccl_a_buf_00182 (a lib_cell CKBD16) at (386.400,89.200), in power domain auto-default
        14.4         (222.800,73.000)     (222.800,58.600)     CTS_ccl_a_buf_00017 (a lib_cell CKBD16) at (222.800,58.600), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:07.2 real=0:00:04.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=103, i=0, icg=334, nicg=2, l=0, total=439
      cell areas       : b=1021.680um^2, i=0.000um^2, icg=3090.960um^2, nicg=13.680um^2, l=0.000um^2, total=4126.320um^2
      cell capacitance : b=0.558pF, i=0.000pF, icg=0.700pF, nicg=0.007pF, l=0.000pF, total=1.265pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.467pF, leaf=10.470pF, total=11.937pF
      wire lengths     : top=0.000um, trunk=9459.695um, leaf=63405.200um, total=72864.895um
      hp wire lengths  : top=0.000um, trunk=7700.100um, leaf=30845.000um, total=38545.100um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=17, worst=[0.012ns, 0.011ns, 0.007ns, 0.007ns, 0.005ns, 0.005ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.004ns sd=0.004ns sum=0.065ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=74 avg=0.050ns sd=0.016ns min=0.006ns max=0.092ns {63 <= 0.063ns, 10 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=367 avg=0.086ns sd=0.014ns min=0.017ns max=0.117ns {22 <= 0.063ns, 131 <= 0.084ns, 91 <= 0.094ns, 50 <= 0.100ns, 56 <= 0.105ns} {12 <= 0.110ns, 3 <= 0.115ns, 2 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 100 CKBD12: 1 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 41 CKLNQD12: 16 CKLNQD8: 69 CKLNQD6: 31 CKLNQD3: 84 CKLNQD2: 44 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.356, max=0.543, avg=0.457, sd=0.021], skew [0.186 vs 0.057*], 83.1% {0.429, 0.486} (wid=0.072 ws=0.057) (gid=0.506 gs=0.186)
    Skew group summary after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.356, max=0.543, avg=0.457, sd=0.021], skew [0.186 vs 0.057*], 83.1% {0.429, 0.486} (wid=0.072 ws=0.057) (gid=0.506 gs=0.186)
      skew_group clk2/CON: insertion delay [min=0.209, max=0.423, avg=0.375, sd=0.025], skew [0.214 vs 0.057*], 78.5% {0.356, 0.413} (wid=0.048 ws=0.040) (gid=0.389 gs=0.213)
    Legalizer API calls during this step: 6146 succeeded with high effort: 6146 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:13.4 real=0:00:10.3)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       441 (unrouted=441, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52581 (unrouted=9437, trialRouted=43144, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9057, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 441 nets for routing of which 441 have one or more fixed wires.
(ccopt eGR): Start to route 441 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3978.98 MB )
[NR-eGR] Read 56684 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3978.98 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 56684
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43965  numIgnoredNets=43524
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 441 clock nets ( 441 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 441 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 441 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 7.305300e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 257 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 257 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.292112e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 189 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 189 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.762542e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 29 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 29 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.927512e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        38( 0.04%)   ( 0.04%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               38( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 135304
[NR-eGR]     M2  (2V) length: 2.243122e+05um, number of vias: 187619
[NR-eGR]     M3  (3H) length: 2.584458e+05um, number of vias: 16763
[NR-eGR]     M4  (4V) length: 1.004446e+05um, number of vias: 6895
[NR-eGR]     M5  (5H) length: 2.965540e+04um, number of vias: 4623
[NR-eGR]     M6  (6V) length: 1.560050e+04um, number of vias: 3335
[NR-eGR]     M7  (7H) length: 1.295820e+04um, number of vias: 4176
[NR-eGR]     M8  (8V) length: 2.181024e+04um, number of vias: 0
[NR-eGR] Total length: 6.632269e+05um, number of vias: 358715
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.275620e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11173
[NR-eGR]     M2  (2V) length: 6.995600e+03um, number of vias: 12749
[NR-eGR]     M3  (3H) length: 2.908880e+04um, number of vias: 6981
[NR-eGR]     M4  (4V) length: 2.464560e+04um, number of vias: 2108
[NR-eGR]     M5  (5H) length: 9.500400e+03um, number of vias: 690
[NR-eGR]     M6  (6V) length: 2.525400e+03um, number of vias: 2
[NR-eGR]     M7  (7H) length: 4.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.275620e+04um, number of vias: 33703
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7.275620e+04um, number of vias: 33703
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.68 sec, Real: 1.09 sec, Curr Mem: 3613.98 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/.rgfJF1N2b
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.9 real=0:00:01.3)
    Routing using eGR only done.
Net route status summary:
  Clock:       441 (unrouted=0, trialRouted=0, noStatus=0, routed=441, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52581 (unrouted=9437, trialRouted=43144, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9057, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3658.86 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3658.86 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 441  Num Prerouted Wires = 34559
[NR-eGR] Read numTotalNets=43965  numIgnoredNets=441
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 43524 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 607 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.11% V. EstWL: 3.299040e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 42917 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.944356e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       182( 0.19%)        30( 0.03%)         3( 0.00%)   ( 0.22%) 
[NR-eGR]      M3  (3)        12( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)       153( 0.17%)         7( 0.01%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         7( 0.01%)         1( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        50( 0.05%)         2( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M8  (8)       109( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              513( 0.08%)        40( 0.01%)         3( 0.00%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.08 seconds, mem = 3668.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 136578
[NR-eGR]     M2  (2V) length: 2.232627e+05um, number of vias: 189146
[NR-eGR]     M3  (3H) length: 2.551741e+05um, number of vias: 19427
[NR-eGR]     M4  (4V) length: 9.664221e+04um, number of vias: 9122
[NR-eGR]     M5  (5H) length: 5.037220e+04um, number of vias: 5223
[NR-eGR]     M6  (6V) length: 3.021075e+04um, number of vias: 3338
[NR-eGR]     M7  (7H) length: 1.311030e+04um, number of vias: 4195
[NR-eGR]     M8  (8V) length: 2.194464e+04um, number of vias: 0
[NR-eGR] Total length: 6.907169e+05um, number of vias: 367029
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.47 seconds, mem = 3623.5M
End of congRepair (cpu=0:00:02.8, real=0:00:01.0)
    Congestion Repair done. (took cpu=0:00:02.9 real=0:00:01.7)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.8 real=0:00:03.7)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=76127 and nets=53022 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3626.738M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=103, i=0, icg=334, nicg=2, l=0, total=439
    cell areas       : b=1021.680um^2, i=0.000um^2, icg=3090.960um^2, nicg=13.680um^2, l=0.000um^2, total=4126.320um^2
    cell capacitance : b=0.558pF, i=0.000pF, icg=0.700pF, nicg=0.007pF, l=0.000pF, total=1.265pF
    sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.520pF, leaf=10.759pF, total=12.279pF
    wire lengths     : top=0.000um, trunk=9459.695um, leaf=63405.200um, total=72864.895um
    hp wire lengths  : top=0.000um, trunk=7700.100um, leaf=30845.000um, total=38545.100um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=24, worst=[0.014ns, 0.013ns, 0.009ns, 0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, ...]} avg=0.004ns sd=0.004ns sum=0.106ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=74 avg=0.050ns sd=0.017ns min=0.007ns max=0.094ns {62 <= 0.063ns, 11 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=367 avg=0.088ns sd=0.015ns min=0.017ns max=0.119ns {18 <= 0.063ns, 125 <= 0.084ns, 89 <= 0.094ns, 50 <= 0.100ns, 61 <= 0.105ns} {16 <= 0.110ns, 6 <= 0.115ns, 2 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 100 CKBD12: 1 CKBD4: 1 CKBD3: 1 
     ICGs: CKLNQD16: 41 CKLNQD12: 16 CKLNQD8: 69 CKLNQD6: 31 CKLNQD3: 84 CKLNQD2: 44 CKLNQD1: 49 
    NICGs: AN2D8: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.355, max=0.541, avg=0.460, sd=0.021], skew [0.186 vs 0.057*], 84% {0.428, 0.485} (wid=0.073 ws=0.057) (gid=0.505 gs=0.185)
  Skew group summary after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.355, max=0.541, avg=0.460, sd=0.021], skew [0.186 vs 0.057*], 84% {0.428, 0.485} (wid=0.073 ws=0.057) (gid=0.505 gs=0.185)
    skew_group clk2/CON: insertion delay [min=0.212, max=0.427, avg=0.378, sd=0.026], skew [0.216 vs 0.057*], 77.9% {0.359, 0.417} (wid=0.049 ws=0.041) (gid=0.393 gs=0.216)
  CongRepair After Initial Clustering done. (took cpu=0:00:07.6 real=0:00:05.0)
  Stage::Clustering done. (took cpu=0:00:21.1 real=0:00:15.3)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...    40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=1146.960um^2, i=0.000um^2, icg=3168.360um^2, nicg=13.680um^2, l=0.000um^2, total=4329.000um^2
      cell capacitance : b=0.627pF, i=0.000pF, icg=0.714pF, nicg=0.007pF, l=0.000pF, total=1.348pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.697pF, leaf=10.728pF, total=12.424pF
      wire lengths     : top=0.000um, trunk=10551.992um, leaf=63212.903um, total=73764.896um
      hp wire lengths  : top=0.000um, trunk=8773.900um, leaf=32230.900um, total=41004.800um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=83 avg=0.048ns sd=0.018ns min=0.007ns max=0.094ns {70 <= 0.063ns, 12 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.086ns sd=0.014ns min=0.017ns max=0.105ns {25 <= 0.063ns, 137 <= 0.084ns, 92 <= 0.094ns, 52 <= 0.100ns, 70 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 100 CKBD12: 11 CKBD8: 8 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 53 CKLNQD12: 13 CKLNQD8: 69 CKLNQD6: 29 CKLNQD3: 84 CKLNQD2: 37 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.355, max=0.541], skew [0.186 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.355, max=0.541], skew [0.186 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.212, max=0.436], skew [0.224 vs 0.057*]
    Legalizer API calls during this step: 1819 succeeded with high effort: 1818 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:05.6 real=0:00:05.6)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=1146.960um^2, i=0.000um^2, icg=3168.360um^2, nicg=13.680um^2, l=0.000um^2, total=4329.000um^2
      cell capacitance : b=0.627pF, i=0.000pF, icg=0.714pF, nicg=0.007pF, l=0.000pF, total=1.348pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.697pF, leaf=10.728pF, total=12.424pF
      wire lengths     : top=0.000um, trunk=10551.992um, leaf=63212.903um, total=73764.896um
      hp wire lengths  : top=0.000um, trunk=8773.900um, leaf=32230.900um, total=41004.800um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=83 avg=0.048ns sd=0.018ns min=0.007ns max=0.094ns {70 <= 0.063ns, 12 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.086ns sd=0.014ns min=0.017ns max=0.105ns {25 <= 0.063ns, 137 <= 0.084ns, 92 <= 0.094ns, 52 <= 0.100ns, 70 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 100 CKBD12: 11 CKBD8: 8 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 53 CKLNQD12: 13 CKLNQD8: 69 CKLNQD6: 29 CKLNQD3: 84 CKLNQD2: 37 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.355, max=0.541, avg=0.463, sd=0.025], skew [0.186 vs 0.057*], 75.5% {0.442, 0.499} (wid=0.070 ws=0.055) (gid=0.505 gs=0.185)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.355, max=0.541, avg=0.463, sd=0.025], skew [0.186 vs 0.057*], 75.5% {0.442, 0.499} (wid=0.070 ws=0.055) (gid=0.505 gs=0.185)
      skew_group clk2/CON: insertion delay [min=0.212, max=0.436, avg=0.380, sd=0.028], skew [0.224 vs 0.057*], 74.2% {0.360, 0.417} (wid=0.049 ws=0.041) (gid=0.393 gs=0.216)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::DRV Fixing done. (took cpu=0:00:05.9 real=0:00:05.9)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=120, i=0, icg=334, nicg=2, l=0, total=456
      cell areas       : b=1136.880um^2, i=0.000um^2, icg=3168.360um^2, nicg=13.680um^2, l=0.000um^2, total=4318.920um^2
      cell capacitance : b=0.622pF, i=0.000pF, icg=0.714pF, nicg=0.007pF, l=0.000pF, total=1.342pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.698pF, leaf=10.728pF, total=12.425pF
      wire lengths     : top=0.000um, trunk=10569.792um, leaf=63212.903um, total=73782.696um
      hp wire lengths  : top=0.000um, trunk=8502.200um, leaf=32230.900um, total=40733.100um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=82 avg=0.048ns sd=0.016ns min=0.007ns max=0.094ns {70 <= 0.063ns, 11 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.086ns sd=0.014ns min=0.017ns max=0.105ns {25 <= 0.063ns, 137 <= 0.084ns, 92 <= 0.094ns, 52 <= 0.100ns, 70 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 99 CKBD12: 11 CKBD8: 8 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 53 CKLNQD12: 13 CKLNQD8: 69 CKLNQD6: 29 CKLNQD3: 84 CKLNQD2: 37 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.301, max=0.524], skew [0.223 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.301, max=0.524], skew [0.223 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.212, max=0.436], skew [0.224 vs 0.057*]
    Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=120, i=0, icg=334, nicg=2, l=0, total=456
      cell areas       : b=1136.880um^2, i=0.000um^2, icg=3168.360um^2, nicg=13.680um^2, l=0.000um^2, total=4318.920um^2
      cell capacitance : b=0.622pF, i=0.000pF, icg=0.714pF, nicg=0.007pF, l=0.000pF, total=1.342pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.698pF, leaf=10.728pF, total=12.425pF
      wire lengths     : top=0.000um, trunk=10569.792um, leaf=63212.903um, total=73782.696um
      hp wire lengths  : top=0.000um, trunk=8502.200um, leaf=32230.900um, total=40733.100um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=82 avg=0.048ns sd=0.016ns min=0.007ns max=0.094ns {70 <= 0.063ns, 11 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.086ns sd=0.014ns min=0.017ns max=0.105ns {25 <= 0.063ns, 137 <= 0.084ns, 92 <= 0.094ns, 52 <= 0.100ns, 70 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 99 CKBD12: 11 CKBD8: 8 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 53 CKLNQD12: 13 CKLNQD8: 69 CKLNQD6: 29 CKLNQD3: 84 CKLNQD2: 37 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.301, max=0.524], skew [0.223 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.301, max=0.524], skew [0.223 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.212, max=0.436], skew [0.224 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=120, i=0, icg=334, nicg=2, l=0, total=456
      cell areas       : b=1136.880um^2, i=0.000um^2, icg=3168.360um^2, nicg=13.680um^2, l=0.000um^2, total=4318.920um^2
      cell capacitance : b=0.622pF, i=0.000pF, icg=0.714pF, nicg=0.007pF, l=0.000pF, total=1.342pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.698pF, leaf=10.728pF, total=12.425pF
      wire lengths     : top=0.000um, trunk=10569.792um, leaf=63212.903um, total=73782.696um
      hp wire lengths  : top=0.000um, trunk=8502.200um, leaf=32230.900um, total=40733.100um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=82 avg=0.048ns sd=0.016ns min=0.007ns max=0.094ns {70 <= 0.063ns, 11 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.086ns sd=0.014ns min=0.017ns max=0.105ns {25 <= 0.063ns, 137 <= 0.084ns, 92 <= 0.094ns, 52 <= 0.100ns, 70 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 99 CKBD12: 11 CKBD8: 8 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 53 CKLNQD12: 13 CKLNQD8: 69 CKLNQD6: 29 CKLNQD3: 84 CKLNQD2: 37 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.301, max=0.524], skew [0.223 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.301, max=0.524], skew [0.223 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.212, max=0.436], skew [0.224 vs 0.057*]
    Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=109, i=0, icg=334, nicg=2, l=0, total=445
      cell areas       : b=1082.160um^2, i=0.000um^2, icg=3173.760um^2, nicg=13.680um^2, l=0.000um^2, total=4269.600um^2
      cell capacitance : b=0.591pF, i=0.000pF, icg=0.714pF, nicg=0.007pF, l=0.000pF, total=1.312pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.731pF, leaf=10.732pF, total=12.463pF
      wire lengths     : top=0.000um, trunk=10804.593um, leaf=63242.104um, total=74046.697um
      hp wire lengths  : top=0.000um, trunk=8754.000um, leaf=32230.900um, total=40984.900um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=71 avg=0.054ns sd=0.018ns min=0.007ns max=0.105ns {57 <= 0.063ns, 10 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.084ns sd=0.015ns min=0.017ns max=0.105ns {43 <= 0.063ns, 127 <= 0.084ns, 92 <= 0.094ns, 50 <= 0.100ns, 64 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 106 CKBD12: 1 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 54 CKLNQD12: 13 CKLNQD8: 69 CKLNQD6: 28 CKLNQD3: 84 CKLNQD2: 37 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.306, max=0.479], skew [0.173 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.306, max=0.479], skew [0.173 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.212, max=0.428], skew [0.216 vs 0.057*]
    Legalizer API calls during this step: 223 succeeded with high effort: 223 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:01.3 real=0:00:01.3)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=109, i=0, icg=334, nicg=2, l=0, total=445
      cell areas       : b=1082.160um^2, i=0.000um^2, icg=3133.440um^2, nicg=13.680um^2, l=0.000um^2, total=4229.280um^2
      cell capacitance : b=0.591pF, i=0.000pF, icg=0.709pF, nicg=0.007pF, l=0.000pF, total=1.306pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.680pF, leaf=10.750pF, total=12.430pF
      wire lengths     : top=0.000um, trunk=10492.992um, leaf=63353.105um, total=73846.097um
      hp wire lengths  : top=0.000um, trunk=8454.800um, leaf=32260.200um, total=40715.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=71 avg=0.054ns sd=0.018ns min=0.007ns max=0.103ns {57 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.084ns sd=0.015ns min=0.017ns max=0.105ns {42 <= 0.063ns, 129 <= 0.084ns, 92 <= 0.094ns, 49 <= 0.100ns, 64 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 106 CKBD12: 1 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 46 CKLNQD12: 13 CKLNQD8: 76 CKLNQD6: 28 CKLNQD3: 85 CKLNQD2: 37 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.306, max=0.464, avg=0.434, sd=0.028], skew [0.158 vs 0.057*], 86.1% {0.408, 0.464} (wid=0.065 ws=0.044) (gid=0.423 gs=0.150)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.306, max=0.464, avg=0.434, sd=0.028], skew [0.158 vs 0.057*], 86.1% {0.408, 0.464} (wid=0.065 ws=0.044) (gid=0.423 gs=0.150)
      skew_group clk2/CON: insertion delay [min=0.212, max=0.399, avg=0.372, sd=0.019], skew [0.188 vs 0.057*], 91.1% {0.343, 0.399} (wid=0.050 ws=0.041) (gid=0.369 gs=0.193)
    Legalizer API calls during this step: 1038 succeeded with high effort: 1038 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:05.1 real=0:00:05.1)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:06.8 real=0:00:06.8)
  CCOpt::Phase::Construction done. (took cpu=0:00:33.8 real=0:00:28.0)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=109, i=0, icg=334, nicg=2, l=0, total=445
      cell areas       : b=1082.160um^2, i=0.000um^2, icg=3133.440um^2, nicg=13.680um^2, l=0.000um^2, total=4229.280um^2
      cell capacitance : b=0.591pF, i=0.000pF, icg=0.709pF, nicg=0.007pF, l=0.000pF, total=1.306pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.660pF, leaf=10.750pF, total=12.411pF
      wire lengths     : top=0.000um, trunk=10376.392um, leaf=63353.105um, total=73729.497um
      hp wire lengths  : top=0.000um, trunk=8345.600um, leaf=32260.200um, total=40605.800um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=71 avg=0.054ns sd=0.018ns min=0.009ns max=0.103ns {57 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.084ns sd=0.015ns min=0.017ns max=0.105ns {42 <= 0.063ns, 129 <= 0.084ns, 92 <= 0.094ns, 49 <= 0.100ns, 64 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 106 CKBD12: 1 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 46 CKLNQD12: 13 CKLNQD8: 76 CKLNQD6: 28 CKLNQD3: 85 CKLNQD2: 37 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.306, max=0.464], skew [0.158 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.306, max=0.464], skew [0.158 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.213, max=0.385], skew [0.172 vs 0.057*]
    Legalizer API calls during this step: 190 succeeded with high effort: 190 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=109, i=0, icg=334, nicg=2, l=0, total=445
      cell areas       : b=851.400um^2, i=0.000um^2, icg=2831.040um^2, nicg=13.680um^2, l=0.000um^2, total=3696.120um^2
      cell capacitance : b=0.471pF, i=0.000pF, icg=0.660pF, nicg=0.007pF, l=0.000pF, total=1.138pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.663pF, leaf=10.755pF, total=12.418pF
      wire lengths     : top=0.000um, trunk=10401.492um, leaf=63386.403um, total=73787.895um
      hp wire lengths  : top=0.000um, trunk=8346.500um, leaf=32260.200um, total=40606.700um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=71 avg=0.068ns sd=0.020ns min=0.009ns max=0.103ns {26 <= 0.063ns, 28 <= 0.084ns, 10 <= 0.094ns, 4 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.041ns max=0.105ns {6 <= 0.063ns, 126 <= 0.084ns, 102 <= 0.094ns, 53 <= 0.100ns, 89 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 34 CKBD12: 52 CKBD8: 13 CKBD4: 2 CKBD3: 3 CKBD2: 1 CKBD1: 3 CKBD0: 1 
       ICGs: CKLNQD16: 5 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 86 CKLNQD2: 59 CKLNQD1: 53 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.364, max=0.475], skew [0.111 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.364, max=0.475], skew [0.111 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.304, max=0.384], skew [0.079 vs 0.057*]
    Legalizer API calls during this step: 1129 succeeded with high effort: 1129 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:03.9 real=0:00:01.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=109, i=0, icg=334, nicg=2, l=0, total=445
      cell areas       : b=851.400um^2, i=0.000um^2, icg=2831.040um^2, nicg=13.680um^2, l=0.000um^2, total=3696.120um^2
      cell capacitance : b=0.471pF, i=0.000pF, icg=0.660pF, nicg=0.007pF, l=0.000pF, total=1.137pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.689pF, leaf=10.761pF, total=12.451pF
      wire lengths     : top=0.000um, trunk=10555.592um, leaf=63431.802um, total=73987.394um
      hp wire lengths  : top=0.000um, trunk=8630.300um, leaf=32259.400um, total=40889.700um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=71 avg=0.069ns sd=0.022ns min=0.008ns max=0.104ns {24 <= 0.063ns, 28 <= 0.084ns, 9 <= 0.094ns, 6 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.041ns max=0.105ns {6 <= 0.063ns, 126 <= 0.084ns, 102 <= 0.094ns, 53 <= 0.100ns, 89 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 34 CKBD12: 52 CKBD8: 13 CKBD4: 2 CKBD3: 3 CKBD2: 1 CKBD1: 2 CKBD0: 2 
       ICGs: CKLNQD16: 5 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 86 CKLNQD2: 59 CKLNQD1: 53 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.385, max=0.475, avg=0.449, sd=0.019], skew [0.090 vs 0.057*], 86.5% {0.418, 0.475} (wid=0.063 ws=0.044) (gid=0.445 gs=0.099)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.385, max=0.475, avg=0.449, sd=0.019], skew [0.090 vs 0.057*], 86.5% {0.418, 0.475} (wid=0.063 ws=0.044) (gid=0.445 gs=0.099)
      skew_group clk2/CON: insertion delay [min=0.327, max=0.384, avg=0.364, sd=0.014], skew [0.057 vs 0.057*], 100% {0.327, 0.384} (wid=0.048 ws=0.041) (gid=0.366 gs=0.076)
    Legalizer API calls during this step: 471 succeeded with high effort: 471 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:02.4 real=0:00:02.4)
  Stage::Reducing Power done. (took cpu=0:00:06.7 real=0:00:03.7)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 6 fragments, 8 fraglets and 10 vertices; 61 variables and 172 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.8 real=0:00:01.8)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.145ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 448 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=109, i=0, icg=334, nicg=2, l=0, total=445
          cell areas       : b=851.400um^2, i=0.000um^2, icg=2831.040um^2, nicg=13.680um^2, l=0.000um^2, total=3696.120um^2
          cell capacitance : b=0.471pF, i=0.000pF, icg=0.660pF, nicg=0.007pF, l=0.000pF, total=1.137pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.689pF, leaf=10.761pF, total=12.451pF
          wire lengths     : top=0.000um, trunk=10555.592um, leaf=63431.802um, total=73987.394um
          hp wire lengths  : top=0.000um, trunk=8630.300um, leaf=32259.400um, total=40889.700um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=71 avg=0.069ns sd=0.022ns min=0.008ns max=0.104ns {24 <= 0.063ns, 28 <= 0.084ns, 9 <= 0.094ns, 6 <= 0.100ns, 4 <= 0.105ns}
          Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.041ns max=0.105ns {6 <= 0.063ns, 126 <= 0.084ns, 102 <= 0.094ns, 53 <= 0.100ns, 89 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 34 CKBD12: 52 CKBD8: 13 CKBD4: 2 CKBD3: 3 CKBD2: 1 CKBD1: 2 CKBD0: 2 
           ICGs: CKLNQD16: 5 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 86 CKLNQD2: 59 CKLNQD1: 53 
          NICGs: AN2D8: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=111, i=0, icg=334, nicg=2, l=0, total=447
          cell areas       : b=865.080um^2, i=0.000um^2, icg=2821.680um^2, nicg=13.680um^2, l=0.000um^2, total=3700.440um^2
          cell capacitance : b=0.478pF, i=0.000pF, icg=0.658pF, nicg=0.007pF, l=0.000pF, total=1.143pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.741pF, leaf=10.761pF, total=12.503pF
          wire lengths     : top=0.000um, trunk=10885.492um, leaf=63431.802um, total=74317.294um
          hp wire lengths  : top=0.000um, trunk=9027.700um, leaf=32259.400um, total=41287.100um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=73 avg=0.069ns sd=0.021ns min=0.008ns max=0.104ns {26 <= 0.063ns, 29 <= 0.084ns, 8 <= 0.094ns, 6 <= 0.100ns, 4 <= 0.105ns}
          Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.041ns max=0.105ns {6 <= 0.063ns, 126 <= 0.084ns, 102 <= 0.094ns, 53 <= 0.100ns, 89 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 34 CKBD12: 53 CKBD8: 14 CKBD4: 2 CKBD3: 3 CKBD2: 1 CKBD1: 2 CKBD0: 2 
           ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 85 CKLNQD2: 60 CKLNQD1: 54 
          NICGs: AN2D8: 2 
        Legalizer API calls during this step: 75 succeeded with high effort: 75 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:02.0 real=0:00:02.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
          cell areas       : b=893.160um^2, i=0.000um^2, icg=2821.680um^2, nicg=13.680um^2, l=0.000um^2, total=3728.520um^2
          cell capacitance : b=0.494pF, i=0.000pF, icg=0.658pF, nicg=0.007pF, l=0.000pF, total=1.159pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.812pF, leaf=10.762pF, total=12.573pF
          wire lengths     : top=0.000um, trunk=11340.693um, leaf=63433.602um, total=74774.295um
          hp wire lengths  : top=0.000um, trunk=9452.700um, leaf=32261.900um, total=41714.600um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=80 avg=0.066ns sd=0.022ns min=0.008ns max=0.103ns {35 <= 0.063ns, 28 <= 0.084ns, 7 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.041ns max=0.105ns {6 <= 0.063ns, 126 <= 0.084ns, 102 <= 0.094ns, 53 <= 0.100ns, 89 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 35 CKBD12: 53 CKBD8: 16 CKBD4: 2 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
           ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 85 CKLNQD2: 60 CKLNQD1: 54 
          NICGs: AN2D8: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
          cell areas       : b=893.160um^2, i=0.000um^2, icg=2821.680um^2, nicg=13.680um^2, l=0.000um^2, total=3728.520um^2
          cell capacitance : b=0.494pF, i=0.000pF, icg=0.658pF, nicg=0.007pF, l=0.000pF, total=1.159pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.812pF, leaf=10.762pF, total=12.573pF
          wire lengths     : top=0.000um, trunk=11340.693um, leaf=63433.602um, total=74774.295um
          hp wire lengths  : top=0.000um, trunk=9452.700um, leaf=32261.900um, total=41714.600um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.105ns count=80 avg=0.066ns sd=0.022ns min=0.008ns max=0.103ns {35 <= 0.063ns, 28 <= 0.084ns, 7 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.041ns max=0.105ns {6 <= 0.063ns, 126 <= 0.084ns, 102 <= 0.094ns, 53 <= 0.100ns, 89 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD16: 35 CKBD12: 53 CKBD8: 16 CKBD4: 2 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
           ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 85 CKLNQD2: 60 CKLNQD1: 54 
          NICGs: AN2D8: 2 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.9 real=0:00:00.9)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
      cell areas       : b=893.160um^2, i=0.000um^2, icg=2821.680um^2, nicg=13.680um^2, l=0.000um^2, total=3728.520um^2
      cell capacitance : b=0.494pF, i=0.000pF, icg=0.658pF, nicg=0.007pF, l=0.000pF, total=1.159pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.812pF, leaf=10.762pF, total=12.573pF
      wire lengths     : top=0.000um, trunk=11340.693um, leaf=63433.602um, total=74774.295um
      hp wire lengths  : top=0.000um, trunk=9452.700um, leaf=32261.900um, total=41714.600um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=80 avg=0.066ns sd=0.022ns min=0.008ns max=0.103ns {35 <= 0.063ns, 28 <= 0.084ns, 7 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.041ns max=0.105ns {6 <= 0.063ns, 126 <= 0.084ns, 102 <= 0.094ns, 53 <= 0.100ns, 89 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 35 CKBD12: 53 CKBD8: 16 CKBD4: 2 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 85 CKLNQD2: 60 CKLNQD1: 54 
      NICGs: AN2D8: 2 
    Legalizer API calls during this step: 164 succeeded with high effort: 164 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:05.5 real=0:00:05.5)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
    cell areas       : b=893.160um^2, i=0.000um^2, icg=2821.680um^2, nicg=13.680um^2, l=0.000um^2, total=3728.520um^2
    cell capacitance : b=0.494pF, i=0.000pF, icg=0.658pF, nicg=0.007pF, l=0.000pF, total=1.159pF
    sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.812pF, leaf=10.762pF, total=12.573pF
    wire lengths     : top=0.000um, trunk=11340.693um, leaf=63433.602um, total=74774.295um
    hp wire lengths  : top=0.000um, trunk=9452.700um, leaf=32261.900um, total=41714.600um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=80 avg=0.066ns sd=0.022ns min=0.008ns max=0.103ns {35 <= 0.063ns, 28 <= 0.084ns, 7 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns}
    Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.041ns max=0.105ns {6 <= 0.063ns, 126 <= 0.084ns, 102 <= 0.094ns, 53 <= 0.100ns, 89 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 35 CKBD12: 53 CKBD8: 16 CKBD4: 2 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
     ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 85 CKLNQD2: 60 CKLNQD1: 54 
    NICGs: AN2D8: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.418, max=0.475], skew [0.057 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.418, max=0.475], skew [0.057 vs 0.057]
    skew_group clk2/CON: insertion delay [min=0.327, max=0.384], skew [0.057 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
      cell areas       : b=893.160um^2, i=0.000um^2, icg=2821.680um^2, nicg=13.680um^2, l=0.000um^2, total=3728.520um^2
      cell capacitance : b=0.494pF, i=0.000pF, icg=0.658pF, nicg=0.007pF, l=0.000pF, total=1.159pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.812pF, leaf=10.762pF, total=12.573pF
      wire lengths     : top=0.000um, trunk=11340.693um, leaf=63433.602um, total=74774.295um
      hp wire lengths  : top=0.000um, trunk=9452.700um, leaf=32261.900um, total=41714.600um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=80 avg=0.066ns sd=0.022ns min=0.008ns max=0.103ns {35 <= 0.063ns, 28 <= 0.084ns, 7 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.041ns max=0.105ns {6 <= 0.063ns, 126 <= 0.084ns, 102 <= 0.094ns, 53 <= 0.100ns, 89 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 35 CKBD12: 53 CKBD8: 16 CKBD4: 2 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 85 CKLNQD2: 60 CKLNQD1: 54 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.418, max=0.475], skew [0.057 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.418, max=0.475], skew [0.057 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.327, max=0.384], skew [0.057 vs 0.057]
    BalancingStep Improving fragments clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk2/CON,WC: 0.384 -> 0.384}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 6 fragments, 8 fraglets and 10 vertices; 60 variables and 168 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
          cell areas       : b=893.160um^2, i=0.000um^2, icg=2821.680um^2, nicg=13.680um^2, l=0.000um^2, total=3728.520um^2
          cell capacitance : b=0.494pF, i=0.000pF, icg=0.658pF, nicg=0.007pF, l=0.000pF, total=1.159pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.812pF, leaf=10.762pF, total=12.573pF
          wire lengths     : top=0.000um, trunk=11340.693um, leaf=63433.602um, total=74774.295um
          hp wire lengths  : top=0.000um, trunk=9452.700um, leaf=32261.900um, total=41714.600um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=80 avg=0.066ns sd=0.022ns min=0.008ns max=0.103ns {35 <= 0.063ns, 28 <= 0.084ns, 7 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.041ns max=0.105ns {6 <= 0.063ns, 126 <= 0.084ns, 102 <= 0.094ns, 53 <= 0.100ns, 89 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 35 CKBD12: 53 CKBD8: 16 CKBD4: 2 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
           ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 85 CKLNQD2: 60 CKLNQD1: 54 
          NICGs: AN2D8: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
      cell areas       : b=893.160um^2, i=0.000um^2, icg=2821.680um^2, nicg=13.680um^2, l=0.000um^2, total=3728.520um^2
      cell capacitance : b=0.494pF, i=0.000pF, icg=0.658pF, nicg=0.007pF, l=0.000pF, total=1.159pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.812pF, leaf=10.762pF, total=12.573pF
      wire lengths     : top=0.000um, trunk=11340.693um, leaf=63433.602um, total=74774.295um
      hp wire lengths  : top=0.000um, trunk=9452.700um, leaf=32261.900um, total=41714.600um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=80 avg=0.066ns sd=0.022ns min=0.008ns max=0.103ns {35 <= 0.063ns, 28 <= 0.084ns, 7 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.041ns max=0.105ns {6 <= 0.063ns, 126 <= 0.084ns, 102 <= 0.094ns, 53 <= 0.100ns, 89 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 35 CKBD12: 53 CKBD8: 16 CKBD4: 2 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 85 CKLNQD2: 60 CKLNQD1: 54 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.418, max=0.475], skew [0.057 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.418, max=0.475], skew [0.057 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.327, max=0.384], skew [0.057 vs 0.057]
    BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
    {clk1/CON,WC: 0.475 -> 0.475, clk2/CON,WC: 0.384 -> 0.384}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.8 real=0:00:00.8)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
      cell areas       : b=893.160um^2, i=0.000um^2, icg=2821.680um^2, nicg=13.680um^2, l=0.000um^2, total=3728.520um^2
      cell capacitance : b=0.494pF, i=0.000pF, icg=0.658pF, nicg=0.007pF, l=0.000pF, total=1.159pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.812pF, leaf=10.762pF, total=12.573pF
      wire lengths     : top=0.000um, trunk=11340.693um, leaf=63433.602um, total=74774.295um
      hp wire lengths  : top=0.000um, trunk=9452.700um, leaf=32261.900um, total=41714.600um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=80 avg=0.066ns sd=0.022ns min=0.008ns max=0.103ns {35 <= 0.063ns, 28 <= 0.084ns, 7 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.041ns max=0.105ns {6 <= 0.063ns, 126 <= 0.084ns, 102 <= 0.094ns, 53 <= 0.100ns, 89 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 35 CKBD12: 53 CKBD8: 16 CKBD4: 2 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 85 CKLNQD2: 60 CKLNQD1: 54 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.418, max=0.475], skew [0.057 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.418, max=0.475], skew [0.057 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.327, max=0.384], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
      cell areas       : b=893.160um^2, i=0.000um^2, icg=2821.680um^2, nicg=13.680um^2, l=0.000um^2, total=3728.520um^2
      cell capacitance : b=0.494pF, i=0.000pF, icg=0.658pF, nicg=0.007pF, l=0.000pF, total=1.159pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.812pF, leaf=10.762pF, total=12.573pF
      wire lengths     : top=0.000um, trunk=11340.693um, leaf=63433.602um, total=74774.295um
      hp wire lengths  : top=0.000um, trunk=9452.700um, leaf=32261.900um, total=41714.600um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=80 avg=0.066ns sd=0.022ns min=0.008ns max=0.103ns {35 <= 0.063ns, 28 <= 0.084ns, 7 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.041ns max=0.105ns {6 <= 0.063ns, 126 <= 0.084ns, 102 <= 0.094ns, 53 <= 0.100ns, 89 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 35 CKBD12: 53 CKBD8: 16 CKBD4: 2 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 85 CKLNQD2: 60 CKLNQD1: 54 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.418, max=0.475, avg=0.454, sd=0.013], skew [0.057 vs 0.057], 100% {0.418, 0.475} (wid=0.063 ws=0.044) (gid=0.450 gs=0.075)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.418, max=0.475, avg=0.454, sd=0.013], skew [0.057 vs 0.057], 100% {0.418, 0.475} (wid=0.063 ws=0.044) (gid=0.450 gs=0.075)
      skew_group clk2/CON: insertion delay [min=0.327, max=0.384, avg=0.365, sd=0.013], skew [0.057 vs 0.057], 100% {0.327, 0.384} (wid=0.048 ws=0.041) (gid=0.366 gs=0.076)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.3 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:07.2 real=0:00:07.2)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
    Tried: 456 Succeeded: 1
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=117, i=0, icg=334, nicg=2, l=0, total=453
      cell areas       : b=889.560um^2, i=0.000um^2, icg=2821.680um^2, nicg=13.680um^2, l=0.000um^2, total=3724.920um^2
      cell capacitance : b=0.492pF, i=0.000pF, icg=0.658pF, nicg=0.007pF, l=0.000pF, total=1.157pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.802pF, leaf=10.762pF, total=12.564pF
      wire lengths     : top=0.000um, trunk=11282.893um, leaf=63433.602um, total=74716.495um
      hp wire lengths  : top=0.000um, trunk=9345.900um, leaf=32261.900um, total=41607.800um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=79 avg=0.067ns sd=0.021ns min=0.008ns max=0.103ns {34 <= 0.063ns, 28 <= 0.084ns, 7 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.041ns max=0.105ns {6 <= 0.063ns, 126 <= 0.084ns, 102 <= 0.094ns, 53 <= 0.100ns, 89 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 36 CKBD12: 52 CKBD8: 15 CKBD4: 2 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 85 CKLNQD2: 60 CKLNQD1: 54 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.326, max=0.384], skew [0.058 vs 0.057*]
    Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:01.0 real=0:00:00.5)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
      cell areas       : b=892.800um^2, i=0.000um^2, icg=2821.680um^2, nicg=13.680um^2, l=0.000um^2, total=3728.160um^2
      cell capacitance : b=0.494pF, i=0.000pF, icg=0.658pF, nicg=0.007pF, l=0.000pF, total=1.159pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.809pF, leaf=10.769pF, total=12.578pF
      wire lengths     : top=0.000um, trunk=11326.493um, leaf=63478.801um, total=74805.295um
      hp wire lengths  : top=0.000um, trunk=9382.500um, leaf=32294.800um, total=41677.300um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=79 avg=0.067ns sd=0.021ns min=0.008ns max=0.103ns {34 <= 0.063ns, 28 <= 0.084ns, 7 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.089ns sd=0.012ns min=0.024ns max=0.105ns {7 <= 0.063ns, 126 <= 0.084ns, 101 <= 0.094ns, 54 <= 0.100ns, 89 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 36 CKBD12: 52 CKBD8: 15 CKBD4: 3 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 85 CKLNQD2: 60 CKLNQD1: 54 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.419, max=0.476, avg=0.455, sd=0.013], skew [0.057 vs 0.057], 100% {0.419, 0.476} (wid=0.063 ws=0.044) (gid=0.452 gs=0.076)
    Skew group summary after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.419, max=0.476, avg=0.455, sd=0.013], skew [0.057 vs 0.057], 100% {0.419, 0.476} (wid=0.063 ws=0.044) (gid=0.452 gs=0.076)
      skew_group clk2/CON: insertion delay [min=0.326, max=0.383, avg=0.364, sd=0.013], skew [0.057 vs 0.057], 100% {0.326, 0.383} (wid=0.050 ws=0.043) (gid=0.366 gs=0.076)
    Legalizer API calls during this step: 166 succeeded with high effort: 166 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:02.0 real=0:00:02.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=9.414pF fall=9.393pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=9.410pF fall=9.389pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
      cell areas       : b=887.040um^2, i=0.000um^2, icg=2820.960um^2, nicg=11.160um^2, l=0.000um^2, total=3719.160um^2
      cell capacitance : b=0.491pF, i=0.000pF, icg=0.658pF, nicg=0.006pF, l=0.000pF, total=1.155pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.809pF, leaf=10.770pF, total=12.579pF
      wire lengths     : top=0.000um, trunk=11328.694um, leaf=63485.901um, total=74814.595um
      hp wire lengths  : top=0.000um, trunk=9387.500um, leaf=32294.800um, total=41682.300um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=79 avg=0.067ns sd=0.022ns min=0.007ns max=0.103ns {33 <= 0.063ns, 28 <= 0.084ns, 7 <= 0.094ns, 8 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.089ns sd=0.012ns min=0.024ns max=0.105ns {7 <= 0.063ns, 125 <= 0.084ns, 101 <= 0.094ns, 55 <= 0.100ns, 89 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 34 CKBD12: 54 CKBD8: 14 CKBD6: 1 CKBD4: 3 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 84 CKLNQD2: 61 CKLNQD1: 54 
      NICGs: AN2D8: 1 AN2D4: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.419, max=0.476, avg=0.456, sd=0.013], skew [0.057 vs 0.057], 100% {0.419, 0.476} (wid=0.063 ws=0.044) (gid=0.452 gs=0.076)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.419, max=0.476, avg=0.456, sd=0.013], skew [0.057 vs 0.057], 100% {0.419, 0.476} (wid=0.063 ws=0.044) (gid=0.452 gs=0.076)
      skew_group clk2/CON: insertion delay [min=0.331, max=0.388, avg=0.369, sd=0.013], skew [0.057 vs 0.057], 100% {0.331, 0.388} (wid=0.050 ws=0.043) (gid=0.371 gs=0.076)
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk1/CON,WC: 0.475 -> 0.476, clk2/CON,WC: 0.384 -> 0.388}Legalizer API calls during this step: 1025 succeeded with high effort: 1025 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:03.7 real=0:00:01.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
      cell areas       : b=887.040um^2, i=0.000um^2, icg=2820.960um^2, nicg=11.160um^2, l=0.000um^2, total=3719.160um^2
      cell capacitance : b=0.491pF, i=0.000pF, icg=0.658pF, nicg=0.006pF, l=0.000pF, total=1.155pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.809pF, leaf=10.770pF, total=12.579pF
      wire lengths     : top=0.000um, trunk=11328.694um, leaf=63485.901um, total=74814.595um
      hp wire lengths  : top=0.000um, trunk=9387.500um, leaf=32294.800um, total=41682.300um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=79 avg=0.067ns sd=0.022ns min=0.007ns max=0.103ns {33 <= 0.063ns, 28 <= 0.084ns, 7 <= 0.094ns, 8 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.089ns sd=0.012ns min=0.024ns max=0.105ns {7 <= 0.063ns, 125 <= 0.084ns, 101 <= 0.094ns, 55 <= 0.100ns, 89 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 34 CKBD12: 54 CKBD8: 14 CKBD6: 1 CKBD4: 3 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 84 CKLNQD2: 61 CKLNQD1: 54 
      NICGs: AN2D8: 1 AN2D4: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.419, max=0.476, avg=0.456, sd=0.013], skew [0.057 vs 0.057], 100% {0.419, 0.476} (wid=0.063 ws=0.044) (gid=0.452 gs=0.076)
    Skew group summary after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.419, max=0.476, avg=0.456, sd=0.013], skew [0.057 vs 0.057], 100% {0.419, 0.476} (wid=0.063 ws=0.044) (gid=0.452 gs=0.076)
      skew_group clk2/CON: insertion delay [min=0.331, max=0.388, avg=0.369, sd=0.013], skew [0.057 vs 0.057], 100% {0.331, 0.388} (wid=0.050 ws=0.043) (gid=0.371 gs=0.076)
    BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk1/CON,WC: 0.475 -> 0.476, clk2/CON,WC: 0.384 -> 0.388}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        BalancingStep Artificially removing short and long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk1/CON,WC: 0.475 -> 0.476, clk2/CON,WC: 0.384 -> 0.388}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        BalancingStep Global shorten wires A0 has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk1/CON,WC: 0.475 -> 0.476, clk2/CON,WC: 0.384 -> 0.387}Legalizer API calls during this step: 283 succeeded with high effort: 283 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.3 real=0:00:00.3)
      Move For Wirelength - core...
        Move for wirelength. considered=456, filtered=456, permitted=454, cannotCompute=0, computed=454, moveTooSmall=59, resolved=367, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=76, ignoredLeafDriver=0, worse=224, accepted=67
        Max accepted move=46.800um, total accepted move=867.200um, average move=12.943um
        Move for wirelength. considered=456, filtered=456, permitted=454, cannotCompute=0, computed=454, moveTooSmall=90, resolved=324, predictFail=59, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=111, ignoredLeafDriver=0, worse=111, accepted=41
        Max accepted move=26.000um, total accepted move=331.000um, average move=8.073um
        Move for wirelength. considered=456, filtered=456, permitted=454, cannotCompute=0, computed=454, moveTooSmall=139, resolved=250, predictFail=30, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=123, ignoredLeafDriver=0, worse=79, accepted=18
        Max accepted move=23.000um, total accepted move=100.000um, average move=5.556um
        BalancingStep Move For Wirelength - core has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk1/CON,WC: 0.475 -> 0.476, clk2/CON,WC: 0.384 -> 0.385}Legalizer API calls during this step: 854 succeeded with high effort: 854 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.5 real=0:00:04.5)
      Global shorten wires A1...
        BalancingStep Global shorten wires A1 has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk1/CON,WC: 0.475 -> 0.476, clk2/CON,WC: 0.384 -> 0.385}Legalizer API calls during this step: 284 succeeded with high effort: 284 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.3 real=0:00:00.3)
      Move For Wirelength - core...
        Move for wirelength. considered=456, filtered=456, permitted=454, cannotCompute=0, computed=454, moveTooSmall=70, resolved=89, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=53, ignoredLeafDriver=0, worse=27, accepted=8
        Max accepted move=21.400um, total accepted move=66.800um, average move=8.350um
        Move for wirelength. considered=456, filtered=456, permitted=454, cannotCompute=0, computed=454, moveTooSmall=58, resolved=63, predictFail=15, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=46, ignoredLeafDriver=0, worse=1, accepted=1
        Max accepted move=1.800um, total accepted move=1.800um, average move=1.800um
        Move for wirelength. considered=456, filtered=456, permitted=454, cannotCompute=0, computed=454, moveTooSmall=53, resolved=51, predictFail=9, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=39, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        BalancingStep Move For Wirelength - core has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk1/CON,WC: 0.475 -> 0.476, clk2/CON,WC: 0.384 -> 0.385}Legalizer API calls during this step: 181 succeeded with high effort: 181 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.6 real=0:00:01.6)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 2094 succeeded with high effort: 2094 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:02.5 real=0:00:02.5)
      Move For Wirelength - branch...
        Move for wirelength. considered=456, filtered=456, permitted=454, cannotCompute=0, computed=454, moveTooSmall=0, resolved=132, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=100, accepted=31
        Max accepted move=22.600um, total accepted move=69.000um, average move=2.225um
        Move for wirelength. considered=456, filtered=456, permitted=454, cannotCompute=0, computed=454, moveTooSmall=0, resolved=117, predictFail=98, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=17, accepted=1
        Max accepted move=0.200um, total accepted move=0.200um, average move=0.200um
        Move for wirelength. considered=456, filtered=456, permitted=454, cannotCompute=0, computed=454, moveTooSmall=0, resolved=116, predictFail=113, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 156 succeeded with high effort: 156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.4 real=0:00:00.4)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
        cell areas       : b=887.040um^2, i=0.000um^2, icg=2820.960um^2, nicg=11.160um^2, l=0.000um^2, total=3719.160um^2
        cell capacitance : b=0.491pF, i=0.000pF, icg=0.658pF, nicg=0.006pF, l=0.000pF, total=1.155pF
        sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=1.548pF, leaf=10.676pF, total=12.224pF
        wire lengths     : top=0.000um, trunk=9669.396um, leaf=62891.814um, total=72561.210um
        hp wire lengths  : top=0.000um, trunk=8060.300um, leaf=32354.000um, total=40414.300um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=79 avg=0.061ns sd=0.020ns min=0.007ns max=0.102ns {41 <= 0.063ns, 28 <= 0.084ns, 7 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
        Leaf  : target=0.105ns count=377 avg=0.089ns sd=0.012ns min=0.015ns max=0.105ns {10 <= 0.063ns, 126 <= 0.084ns, 102 <= 0.094ns, 54 <= 0.100ns, 85 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 34 CKBD12: 54 CKBD8: 14 CKBD6: 1 CKBD4: 3 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
         ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 84 CKLNQD2: 61 CKLNQD1: 54 
        NICGs: AN2D8: 1 AN2D4: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.419, max=0.472, avg=0.449, sd=0.013], skew [0.053 vs 0.057], 100% {0.419, 0.472} (wid=0.063 ws=0.044) (gid=0.448 gs=0.074)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.419, max=0.472, avg=0.449, sd=0.013], skew [0.053 vs 0.057], 100% {0.419, 0.472} (wid=0.063 ws=0.044) (gid=0.448 gs=0.074)
        skew_group clk2/CON: insertion delay [min=0.327, max=0.382, avg=0.364, sd=0.013], skew [0.055 vs 0.057], 100% {0.327, 0.382} (wid=0.047 ws=0.040) (gid=0.362 gs=0.070)
      Legalizer API calls during this step: 3852 succeeded with high effort: 3852 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:09.9 real=0:00:09.9)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 457 , Succeeded = 94 , Wirelength increased = 360 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.7 real=0:00:00.7)
    Optimizing orientation done. (took cpu=0:00:00.7 real=0:00:00.7)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
      cell areas       : b=887.040um^2, i=0.000um^2, icg=2820.960um^2, nicg=11.160um^2, l=0.000um^2, total=3719.160um^2
      cell capacitance : b=0.491pF, i=0.000pF, icg=0.658pF, nicg=0.006pF, l=0.000pF, total=1.155pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.530pF, leaf=10.657pF, total=12.187pF
      wire lengths     : top=0.000um, trunk=9554.694um, leaf=62772.416um, total=72327.110um
      hp wire lengths  : top=0.000um, trunk=8060.300um, leaf=32354.000um, total=40414.300um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=79 avg=0.060ns sd=0.019ns min=0.007ns max=0.102ns {42 <= 0.063ns, 28 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.088ns sd=0.012ns min=0.015ns max=0.105ns {12 <= 0.063ns, 126 <= 0.084ns, 105 <= 0.094ns, 50 <= 0.100ns, 84 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 34 CKBD12: 54 CKBD8: 14 CKBD6: 1 CKBD4: 3 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 84 CKLNQD2: 61 CKLNQD1: 54 
      NICGs: AN2D8: 1 AN2D4: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.418, max=0.471, avg=0.448, sd=0.013], skew [0.054 vs 0.057], 100% {0.418, 0.471} (wid=0.063 ws=0.044) (gid=0.447 gs=0.073)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.418, max=0.471, avg=0.448, sd=0.013], skew [0.054 vs 0.057], 100% {0.418, 0.471} (wid=0.063 ws=0.044) (gid=0.447 gs=0.073)
      skew_group clk2/CON: insertion delay [min=0.325, max=0.381, avg=0.362, sd=0.013], skew [0.056 vs 0.057], 100% {0.325, 0.381} (wid=0.047 ws=0.040) (gid=0.361 gs=0.070)
    Legalizer API calls during this step: 3852 succeeded with high effort: 3852 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:11.4 real=0:00:11.4)
  Total capacitance is (rise=21.597pF fall=21.576pF), of which (rise=12.187pF fall=12.187pF) is wire, and (rise=9.410pF fall=9.389pF) is gate.
  Stage::Polishing done. (took cpu=0:00:18.4 real=0:00:15.3)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (1:58:40 mem=3932.0M) ***
Total net bbox length = 5.827e+05 (2.646e+05 3.181e+05) (ext = 2.466e+04)
Move report: Detail placement moves 1 insts, mean move: 6.80 um, max move: 6.80 um
	Max move on inst (gclk_inst2/gate_en_reg): (38.80, 299.80) --> (35.60, 303.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3932.0MB
Summary Report:
Instances move: 1 (out of 42066 movable)
Instances flipped: 0
Mean displacement: 6.80 um
Max displacement: 6.80 um (Instance: gclk_inst2/gate_en_reg) (38.8, 299.8) -> (35.6, 303.4)
	Length: 14 sites, height: 1 rows, site name: core, cell type: LNQD1
Total net bbox length = 5.826e+05 (2.646e+05 3.181e+05) (ext = 2.465e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3932.0MB
*** Finished refinePlace (1:58:40 mem=3932.0M) ***
  Moved 1, flipped 0 and cell swapped 0 of 10749 clock instance(s) during refinement.
  The largest move was 6.8 microns for gclk_inst2/gate_en_reg.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.5)
  Stage::Updating netlist done. (took cpu=0:00:01.0 real=0:00:00.7)
  CCOpt::Phase::Implementation done. (took cpu=0:00:33.2 real=0:00:26.9)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       456 (unrouted=456, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52564 (unrouted=9420, trialRouted=43144, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9040, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 456 nets for routing of which 456 have one or more fixed wires.
(ccopt eGR): Start to route 456 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3932.00 MB )
[NR-eGR] Read 56684 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3932.00 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 56684
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43980  numIgnoredNets=43524
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 456 clock nets ( 456 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 456 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 456 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 7.298640e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 252 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 252 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.267308e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 194 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 194 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.733436e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 33 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 33 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.904058e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        48( 0.05%)   ( 0.05%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               48( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 135334
[NR-eGR]     M2  (2V) length: 2.193475e+05um, number of vias: 187161
[NR-eGR]     M3  (3H) length: 2.515100e+05um, number of vias: 19254
[NR-eGR]     M4  (4V) length: 9.598181e+04um, number of vias: 8919
[NR-eGR]     M5  (5H) length: 4.873140e+04um, number of vias: 5198
[NR-eGR]     M6  (6V) length: 2.951255e+04um, number of vias: 3336
[NR-eGR]     M7  (7H) length: 1.306850e+04um, number of vias: 4193
[NR-eGR]     M8  (8V) length: 2.193744e+04um, number of vias: 0
[NR-eGR] Total length: 6.800892e+05um, number of vias: 363395
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.248670e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11203
[NR-eGR]     M2  (2V) length: 6.811600e+03um, number of vias: 12704
[NR-eGR]     M3  (3H) length: 2.899120e+04um, number of vias: 7044
[NR-eGR]     M4  (4V) length: 2.536040e+04um, number of vias: 2047
[NR-eGR]     M5  (5H) length: 8.963100e+03um, number of vias: 703
[NR-eGR]     M6  (6V) length: 2.360200e+03um, number of vias: 2
[NR-eGR]     M7  (7H) length: 2.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.248670e+04um, number of vias: 33703
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7.248670e+04um, number of vias: 33703
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.71 sec, Real: 1.12 sec, Curr Mem: 3619.00 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/.rgffo9UzP
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.9 real=0:00:01.3)
Set FIXED routing status on 456 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       456 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=456, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52564 (unrouted=9420, trialRouted=43144, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9040, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.2 real=0:00:01.6)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=76142 and nets=53020 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3618.996M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.5 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
          cell areas       : b=887.040um^2, i=0.000um^2, icg=2820.960um^2, nicg=11.160um^2, l=0.000um^2, total=3719.160um^2
          cell capacitance : b=0.491pF, i=0.000pF, icg=0.658pF, nicg=0.006pF, l=0.000pF, total=1.155pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.514pF, leaf=10.601pF, total=12.115pF
          wire lengths     : top=0.000um, trunk=9590.600um, leaf=62896.100um, total=72486.700um
          hp wire lengths  : top=0.000um, trunk=8060.300um, leaf=32354.000um, total=40414.300um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=10, worst=[0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.001ns sum=0.005ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=79 avg=0.060ns sd=0.019ns min=0.007ns max=0.103ns {42 <= 0.063ns, 28 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=377 avg=0.088ns sd=0.012ns min=0.015ns max=0.106ns {12 <= 0.063ns, 125 <= 0.084ns, 111 <= 0.094ns, 50 <= 0.100ns, 69 <= 0.105ns} {10 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 34 CKBD12: 54 CKBD8: 14 CKBD6: 1 CKBD4: 3 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
           ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 84 CKLNQD2: 61 CKLNQD1: 54 
          NICGs: AN2D8: 1 AN2D4: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.416, max=0.471, avg=0.447, sd=0.013], skew [0.056 vs 0.057], 100% {0.416, 0.471} (wid=0.063 ws=0.044) (gid=0.446 gs=0.073)
        Skew group summary eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.416, max=0.471, avg=0.447, sd=0.013], skew [0.056 vs 0.057], 100% {0.416, 0.471} (wid=0.063 ws=0.044) (gid=0.446 gs=0.073)
          skew_group clk2/CON: insertion delay [min=0.322, max=0.380, avg=0.362, sd=0.014], skew [0.058 vs 0.057*], 99.7% {0.323, 0.380} (wid=0.047 ws=0.040) (gid=0.362 gs=0.070)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
          cell areas       : b=887.040um^2, i=0.000um^2, icg=2820.960um^2, nicg=11.160um^2, l=0.000um^2, total=3719.160um^2
          cell capacitance : b=0.491pF, i=0.000pF, icg=0.658pF, nicg=0.006pF, l=0.000pF, total=1.155pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.514pF, leaf=10.601pF, total=12.115pF
          wire lengths     : top=0.000um, trunk=9590.600um, leaf=62896.100um, total=72486.700um
          hp wire lengths  : top=0.000um, trunk=8060.300um, leaf=32354.000um, total=40414.300um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=10, worst=[0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.001ns sum=0.005ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=79 avg=0.060ns sd=0.019ns min=0.007ns max=0.103ns {42 <= 0.063ns, 28 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=377 avg=0.088ns sd=0.012ns min=0.015ns max=0.106ns {12 <= 0.063ns, 125 <= 0.084ns, 111 <= 0.094ns, 50 <= 0.100ns, 69 <= 0.105ns} {10 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 34 CKBD12: 54 CKBD8: 14 CKBD6: 1 CKBD4: 3 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
           ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 48 CKLNQD3: 84 CKLNQD2: 61 CKLNQD1: 54 
          NICGs: AN2D8: 1 AN2D4: 1 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.416, max=0.471, avg=0.447, sd=0.013], skew [0.056 vs 0.057], 100% {0.416, 0.471} (wid=0.063 ws=0.044) (gid=0.446 gs=0.073)
        Skew group summary eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.416, max=0.471, avg=0.447, sd=0.013], skew [0.056 vs 0.057], 100% {0.416, 0.471} (wid=0.063 ws=0.044) (gid=0.446 gs=0.073)
          skew_group clk2/CON: insertion delay [min=0.322, max=0.380, avg=0.362, sd=0.014], skew [0.058 vs 0.057*], 99.7% {0.323, 0.380} (wid=0.047 ws=0.040) (gid=0.362 gs=0.070)
        Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 9, numUnchanged = 173, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 239, numSkippedDueToCloseToSkewTarget = 35
        CCOpt-eGRPC Downsizing: considered: 182, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 182, unsuccessful: 0, sized: 9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 2, numUnchanged = 4, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 3, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 6, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 2
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 2, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 2
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
          cell areas       : b=885.960um^2, i=0.000um^2, icg=2811.240um^2, nicg=11.160um^2, l=0.000um^2, total=3708.360um^2
          cell capacitance : b=0.491pF, i=0.000pF, icg=0.656pF, nicg=0.006pF, l=0.000pF, total=1.153pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.514pF, leaf=10.601pF, total=12.115pF
          wire lengths     : top=0.000um, trunk=9590.600um, leaf=62896.100um, total=72486.700um
          hp wire lengths  : top=0.000um, trunk=8060.300um, leaf=32354.000um, total=40414.300um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=10, worst=[0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.001ns sum=0.005ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=79 avg=0.063ns sd=0.021ns min=0.007ns max=0.103ns {38 <= 0.063ns, 27 <= 0.084ns, 11 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=377 avg=0.088ns sd=0.012ns min=0.015ns max=0.106ns {12 <= 0.063ns, 125 <= 0.084ns, 111 <= 0.094ns, 50 <= 0.100ns, 69 <= 0.105ns} {10 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 34 CKBD12: 54 CKBD8: 14 CKBD4: 4 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
           ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 46 CKLNQD3: 79 CKLNQD2: 67 CKLNQD1: 55 
          NICGs: AN2D8: 1 AN2D4: 1 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.415, max=0.471, avg=0.449, sd=0.013], skew [0.056 vs 0.057], 100% {0.415, 0.471} (wid=0.063 ws=0.044) (gid=0.446 gs=0.073)
        Skew group summary eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.415, max=0.471, avg=0.449, sd=0.013], skew [0.056 vs 0.057], 100% {0.415, 0.471} (wid=0.063 ws=0.044) (gid=0.446 gs=0.073)
          skew_group clk2/CON: insertion delay [min=0.322, max=0.380, avg=0.362, sd=0.014], skew [0.058 vs 0.057*], 99.7% {0.323, 0.380} (wid=0.047 ws=0.040) (gid=0.362 gs=0.070)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.5 real=0:00:01.5)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 456, tested: 456, violation detected: 10, violation ignored (due to small violation): 10, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
          cell areas       : b=885.960um^2, i=0.000um^2, icg=2811.240um^2, nicg=11.160um^2, l=0.000um^2, total=3708.360um^2
          cell capacitance : b=0.491pF, i=0.000pF, icg=0.656pF, nicg=0.006pF, l=0.000pF, total=1.153pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.514pF, leaf=10.601pF, total=12.115pF
          wire lengths     : top=0.000um, trunk=9590.600um, leaf=62896.100um, total=72486.700um
          hp wire lengths  : top=0.000um, trunk=8060.300um, leaf=32354.000um, total=40414.300um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=10, worst=[0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.001ns sum=0.005ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=79 avg=0.063ns sd=0.021ns min=0.007ns max=0.103ns {38 <= 0.063ns, 27 <= 0.084ns, 11 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=377 avg=0.088ns sd=0.012ns min=0.015ns max=0.106ns {12 <= 0.063ns, 125 <= 0.084ns, 111 <= 0.094ns, 50 <= 0.100ns, 69 <= 0.105ns} {10 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 34 CKBD12: 54 CKBD8: 14 CKBD4: 4 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
           ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 46 CKLNQD3: 79 CKLNQD2: 67 CKLNQD1: 55 
          NICGs: AN2D8: 1 AN2D4: 1 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.415, max=0.471, avg=0.449, sd=0.013], skew [0.056 vs 0.057], 100% {0.415, 0.471} (wid=0.063 ws=0.044) (gid=0.446 gs=0.073)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.415, max=0.471, avg=0.449, sd=0.013], skew [0.056 vs 0.057], 100% {0.415, 0.471} (wid=0.063 ws=0.044) (gid=0.446 gs=0.073)
          skew_group clk2/CON: insertion delay [min=0.322, max=0.380, avg=0.362, sd=0.014], skew [0.058 vs 0.057*], 99.7% {0.323, 0.380} (wid=0.047 ws=0.040) (gid=0.362 gs=0.070)
        Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving clock insts towards fanout...
        Move to sink centre: considered=10, unsuccessful=0, alreadyClose=0, noImprovementFound=10, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.5 real=0:00:00.5)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 205 insts, 410 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
          cell areas       : b=885.960um^2, i=0.000um^2, icg=2811.240um^2, nicg=11.160um^2, l=0.000um^2, total=3708.360um^2
          cell capacitance : b=0.491pF, i=0.000pF, icg=0.656pF, nicg=0.006pF, l=0.000pF, total=1.153pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.514pF, leaf=10.601pF, total=12.115pF
          wire lengths     : top=0.000um, trunk=9590.600um, leaf=62896.100um, total=72486.700um
          hp wire lengths  : top=0.000um, trunk=8060.300um, leaf=32354.000um, total=40414.300um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=10, worst=[0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.001ns sum=0.005ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=79 avg=0.063ns sd=0.021ns min=0.007ns max=0.103ns {38 <= 0.063ns, 27 <= 0.084ns, 11 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=377 avg=0.088ns sd=0.012ns min=0.015ns max=0.106ns {12 <= 0.063ns, 125 <= 0.084ns, 111 <= 0.094ns, 50 <= 0.100ns, 69 <= 0.105ns} {10 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 34 CKBD12: 54 CKBD8: 14 CKBD4: 4 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
           ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 46 CKLNQD3: 79 CKLNQD2: 67 CKLNQD1: 55 
          NICGs: AN2D8: 1 AN2D4: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.415, max=0.471, avg=0.449, sd=0.013], skew [0.056 vs 0.057], 100% {0.415, 0.471} (wid=0.063 ws=0.044) (gid=0.446 gs=0.073)
        Skew group summary before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.415, max=0.471, avg=0.449, sd=0.013], skew [0.056 vs 0.057], 100% {0.415, 0.471} (wid=0.063 ws=0.044) (gid=0.446 gs=0.073)
          skew_group clk2/CON: insertion delay [min=0.322, max=0.380, avg=0.362, sd=0.014], skew [0.058 vs 0.057*], 99.7% {0.323, 0.380} (wid=0.047 ws=0.040) (gid=0.362 gs=0.070)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (1:58:48 mem=3881.8M) ***
Total net bbox length = 5.826e+05 (2.646e+05 3.181e+05) (ext = 2.465e+04)
Move report: Detail placement moves 27303 insts, mean move: 0.94 um, max move: 81.40 um
	Max move on inst (FILLER__1_4133): (378.60, 65.80) --> (458.20, 64.00)
	Runtime: CPU: 0:00:04.6 REAL: 0:00:02.0 MEM: 3881.8MB
Summary Report:
Instances move: 14596 (out of 42066 movable)
Instances flipped: 0
Mean displacement: 0.90 um
Max displacement: 12.20 um (Instance: core2_inst/kmem_instance/U156) (51.4, 319.6) -> (44.6, 325)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
Total net bbox length = 5.870e+05 (2.676e+05 3.195e+05) (ext = 2.467e+04)
Runtime: CPU: 0:00:04.8 REAL: 0:00:02.0 MEM: 3881.8MB
*** Finished refinePlace (1:58:53 mem=3881.8M) ***
  Moved 5527, flipped 268 and cell swapped 0 of 10749 clock instance(s) during refinement.
  The largest move was 9.8 microns for core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_reg_2_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.2 real=0:00:02.9)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:12.5 real=0:00:09.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       456 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=456, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52564 (unrouted=9420, trialRouted=43144, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9040, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 456 nets for routing of which 456 have one or more fixed wires.
(ccopt eGR): Start to route 456 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3872.22 MB )
[NR-eGR] Read 56684 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3872.22 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 56684
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43980  numIgnoredNets=43524
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 456 clock nets ( 456 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 456 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 456 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 7.373340e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 250 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 250 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.280484e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 192 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 192 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.741284e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 36 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 36 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.915110e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        43( 0.05%)   ( 0.05%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               43( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 135334
[NR-eGR]     M2  (2V) length: 2.192735e+05um, number of vias: 187192
[NR-eGR]     M3  (3H) length: 2.519042e+05um, number of vias: 19281
[NR-eGR]     M4  (4V) length: 9.615321e+04um, number of vias: 8979
[NR-eGR]     M5  (5H) length: 4.894200e+04um, number of vias: 5186
[NR-eGR]     M6  (6V) length: 2.944815e+04um, number of vias: 3340
[NR-eGR]     M7  (7H) length: 1.306930e+04um, number of vias: 4193
[NR-eGR]     M8  (8V) length: 2.193744e+04um, number of vias: 0
[NR-eGR] Total length: 6.807278e+05um, number of vias: 363505
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.312530e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11203
[NR-eGR]     M2  (2V) length: 6.737600e+03um, number of vias: 12735
[NR-eGR]     M3  (3H) length: 2.938540e+04um, number of vias: 7071
[NR-eGR]     M4  (4V) length: 2.553180e+04um, number of vias: 2107
[NR-eGR]     M5  (5H) length: 9.173700e+03um, number of vias: 691
[NR-eGR]     M6  (6V) length: 2.295800e+03um, number of vias: 6
[NR-eGR]     M7  (7H) length: 1.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.312530e+04um, number of vias: 33813
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7.312530e+04um, number of vias: 33813
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.66 sec, Real: 1.09 sec, Curr Mem: 3567.22 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/.rgfsSEA8M
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.8 real=0:00:01.3)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 456 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 456 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/23 08:16:57, mem=2878.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar 23 08:16:57 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=53020)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 08:16:59 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 53014 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:20, elapsed time = 00:00:04, memory = 2950.80 (MB), peak = 3218.61 (MB)
#Merging special wires: starts on Thu Mar 23 08:17:03 2023 with memory = 2951.40 (MB), peak = 3218.61 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.19 [8]--
#reading routing guides ......
#
#Finished routing data preparation on Thu Mar 23 08:17:03 2023
#
#Cpu time = 00:00:20
#Elapsed time = 00:00:05
#Increased memory = 29.80 (MB)
#Total memory = 2952.64 (MB)
#Peak memory = 3218.61 (MB)
#
#
#Start global routing on Thu Mar 23 08:17:03 2023
#
#
#Start global routing initialization on Thu Mar 23 08:17:03 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Mar 23 08:17:03 2023
#
#Start routing resource analysis on Thu Mar 23 08:17:03 2023
#
#Routing resource analysis is done on Thu Mar 23 08:17:04 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    93.56%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.84%
#
#  456 nets (0.86%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 08:17:04 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2959.36 (MB), peak = 3218.61 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Thu Mar 23 08:17:04 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2959.69 (MB), peak = 3218.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2971.56 (MB), peak = 3218.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2973.43 (MB), peak = 3218.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 9040 (skipped).
#Total number of selected nets for routing = 456.
#Total number of unselected nets (but routable) for routing = 43524 (skipped).
#Total number of nets in the design = 53020.
#
#43524 skipped nets do not have any wires.
#456 routable nets have only global wires.
#456 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                456               0  
#------------------------------------------------
#        Total                456               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                456          607           42917  
#-------------------------------------------------------------
#        Total                456          607           42917  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            3(0.01%)      0(0.00%)   (0.01%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4           56(0.16%)      5(0.01%)   (0.17%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     59(0.02%)      5(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 456
#Total wire length = 71424 um.
#Total half perimeter of net bounding box = 41366 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5796 um.
#Total wire length on LAYER M3 = 28953 um.
#Total wire length on LAYER M4 = 25347 um.
#Total wire length on LAYER M5 = 9033 um.
#Total wire length on LAYER M6 = 2295 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29500
#Up-Via Summary (total 29500):
#           
#-----------------------
# M1              11201
# M2               9589
# M3               6234
# M4               1885
# M5                591
#-----------------------
#                 29500 
#
#Total number of involved priority nets 456
#Maximum src to sink distance for priority net 610.6
#Average of max src_to_sink distance for priority net 75.2
#Average of ave src_to_sink distance for priority net 45.0
#Max overcon = 2 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.17%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:06
#Increased memory = 27.76 (MB)
#Total memory = 2980.41 (MB)
#Peak memory = 3218.61 (MB)
#
#Finished global routing on Thu Mar 23 08:17:09 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2959.30 (MB), peak = 3218.61 (MB)
#Start Track Assignment.
#Done with 7341 horizontal wires in 2 hboxes and 6485 vertical wires in 2 hboxes.
#Done with 7246 horizontal wires in 2 hboxes and 6376 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 456
#Total wire length = 76035 um.
#Total half perimeter of net bounding box = 41366 um.
#Total wire length on LAYER M1 = 4674 um.
#Total wire length on LAYER M2 = 5438 um.
#Total wire length on LAYER M3 = 28806 um.
#Total wire length on LAYER M4 = 25637 um.
#Total wire length on LAYER M5 = 9145 um.
#Total wire length on LAYER M6 = 2334 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29500
#Up-Via Summary (total 29500):
#           
#-----------------------
# M1              11201
# M2               9589
# M3               6234
# M4               1885
# M5                591
#-----------------------
#                 29500 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2983.17 (MB), peak = 3218.61 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:13
#Increased memory = 60.67 (MB)
#Total memory = 2983.36 (MB)
#Peak memory = 3218.61 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.9% of the total area was rechecked for DRC, and 61.5% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            1        1
#	Totals        1        1
#cpu time = 00:00:53, elapsed time = 00:00:07, memory = 3241.16 (MB), peak = 3245.37 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3242.32 (MB), peak = 3245.37 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 456
#Total wire length = 74154 um.
#Total half perimeter of net bounding box = 41366 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 626 um.
#Total wire length on LAYER M3 = 31275 um.
#Total wire length on LAYER M4 = 31706 um.
#Total wire length on LAYER M5 = 8671 um.
#Total wire length on LAYER M6 = 1874 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 35938
#Total number of multi-cut vias = 240 (  0.7%)
#Total number of single cut vias = 35698 ( 99.3%)
#Up-Via Summary (total 35938):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10959 ( 97.9%)       240 (  2.1%)      11199
# M2             11217 (100.0%)         0 (  0.0%)      11217
# M3             11393 (100.0%)         0 (  0.0%)      11393
# M4              1784 (100.0%)         0 (  0.0%)       1784
# M5               345 (100.0%)         0 (  0.0%)        345
#-----------------------------------------------------------
#                35698 ( 99.3%)       240 (  0.7%)      35938 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:54
#Elapsed time = 00:00:08
#Increased memory = 7.37 (MB)
#Total memory = 2990.75 (MB)
#Peak memory = 3245.37 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:54
#Elapsed time = 00:00:08
#Increased memory = 7.37 (MB)
#Total memory = 2990.75 (MB)
#Peak memory = 3245.37 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:27
#Elapsed time = 00:00:22
#Increased memory = 90.31 (MB)
#Total memory = 2968.62 (MB)
#Peak memory = 3245.37 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 08:17:20 2023
#
% End globalDetailRoute (date=03/23 08:17:20, total cpu=0:01:27, real=0:00:23.0, peak res=3245.4M, current mem=2951.6M)
        NanoRoute done. (took cpu=0:01:27 real=0:00:22.5)
      Clock detailed routing done.
Checking guided vs. routed lengths for 456 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000     100.000          326
       100.000     200.000          115
       200.000     300.000            6
       300.000     400.000            5
       400.000     500.000            3
       500.000     600.000            0
       600.000     700.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          352
        0.000     10.000           90
       10.000     20.000            9
       20.000     30.000            3
       30.000     40.000            0
       40.000     50.000            1
       50.000     60.000            1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net normalizer_inst/net4032 (15 terminals)
    Guided length:  max path =    50.800um, total =   108.201um
    Routed length:  max path =    63.400um, total =   118.680um
    Deviation:      max path =    24.803%,  total =     9.685%

    Net core1_inst/ofifo_inst/col_idx_3__fifo_instance/net4289 (12 terminals)
    Guided length:  max path =    47.200um, total =    68.600um
    Routed length:  max path =    47.200um, total =    85.200um
    Deviation:      max path =     0.000%,  total =    24.198%

    Net core2_inst/mac_array_instance/col_idx_1__mac_col_inst/net4596 (33 terminals)
    Guided length:  max path =   101.000um, total =   199.200um
    Routed length:  max path =    91.800um, total =   246.600um
    Deviation:      max path =    -9.109%,  total =    23.795%

    Net core2_inst/psum_mem_instance/CTS_44 (46 terminals)
    Guided length:  max path =   121.800um, total =   399.999um
    Routed length:  max path =   150.600um, total =   429.555um
    Deviation:      max path =    23.645%,  total =     7.389%

    Net core2_inst/mac_array_instance/col_idx_8__mac_col_inst/net4347 (57 terminals)
    Guided length:  max path =   112.600um, total =   227.600um
    Routed length:  max path =    98.000um, total =   280.200um
    Deviation:      max path =   -12.966%,  total =    23.111%

    Net core1_inst/ofifo_inst/col_idx_7__fifo_instance/net4289 (12 terminals)
    Guided length:  max path =    42.399um, total =    70.999um
    Routed length:  max path =    41.600um, total =    86.240um
    Deviation:      max path =    -1.884%,  total =    21.466%

    Net core1_inst/mac_array_instance/col_idx_6__mac_col_inst/net4415 (57 terminals)
    Guided length:  max path =   103.200um, total =   206.400um
    Routed length:  max path =    87.400um, total =   249.675um
    Deviation:      max path =   -15.310%,  total =    20.967%

    Net core1_inst/ofifo_inst/col_idx_5__fifo_instance/net4304 (12 terminals)
    Guided length:  max path =    43.000um, total =    65.800um
    Routed length:  max path =    43.800um, total =    79.370um
    Deviation:      max path =     1.860%,  total =    20.623%

    Net core1_inst/ofifo_inst/col_idx_4__fifo_instance/net4314 (12 terminals)
    Guided length:  max path =    42.000um, total =    58.000um
    Routed length:  max path =    35.000um, total =    69.920um
    Deviation:      max path =   -16.667%,  total =    20.552%

    Net core1_inst/qmem_instance/net4261 (33 terminals)
    Guided length:  max path =    71.400um, total =   197.400um
    Routed length:  max path =    69.600um, total =   237.800um
    Deviation:      max path =    -2.521%,  total =    20.466%

Set FIXED routing status on 456 net(s)
Set FIXED placed status on 454 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3610.49 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3655.37 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3655.37 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 456  Num Prerouted Wires = 37596
[NR-eGR] Read numTotalNets=43980  numIgnoredNets=456
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 43524 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 607 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.11% V. EstWL: 3.295440e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 42917 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.000948e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       208( 0.21%)        23( 0.02%)         3( 0.00%)   ( 0.24%) 
[NR-eGR]      M3  (3)        23( 0.02%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M4  (4)       319( 0.35%)         7( 0.01%)         0( 0.00%)   ( 0.36%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        10( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        49( 0.05%)         1( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M8  (8)       103( 0.10%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              712( 0.10%)        32( 0.00%)         3( 0.00%)   ( 0.11%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 1.670000e+00um, number of vias: 136604
[NR-eGR]     M2  (2V) length: 2.208748e+05um, number of vias: 188283
[NR-eGR]     M3  (3H) length: 2.560081e+05um, number of vias: 24143
[NR-eGR]     M4  (4V) length: 9.722549e+04um, number of vias: 9502
[NR-eGR]     M5  (5H) length: 5.389660e+04um, number of vias: 5128
[NR-eGR]     M6  (6V) length: 3.424456e+04um, number of vias: 3344
[NR-eGR]     M7  (7H) length: 1.384070e+04um, number of vias: 4205
[NR-eGR]     M8  (8V) length: 2.175664e+04um, number of vias: 0
[NR-eGR] Total length: 6.978485e+05um, number of vias: 371209
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.59 sec, Real: 1.37 sec, Curr Mem: 3620.00 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:03.0 real=0:00:01.7)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       456 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=456, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52564 (unrouted=9040, trialRouted=43524, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9040, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:32 real=0:00:26.0)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=76142 and nets=53020 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3610.000M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
    cell areas       : b=885.960um^2, i=0.000um^2, icg=2811.240um^2, nicg=11.160um^2, l=0.000um^2, total=3708.360um^2
    cell capacitance : b=0.491pF, i=0.000pF, icg=0.656pF, nicg=0.006pF, l=0.000pF, total=1.153pF
    sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.529pF, leaf=10.925pF, total=12.454pF
    wire lengths     : top=0.000um, trunk=9629.270um, leaf=64523.400um, total=74152.670um
    hp wire lengths  : top=0.000um, trunk=8060.300um, leaf=32532.500um, total=40592.800um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=23, worst=[0.008ns, 0.005ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.002ns sd=0.002ns sum=0.047ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=79 avg=0.063ns sd=0.021ns min=0.007ns max=0.103ns {38 <= 0.063ns, 27 <= 0.084ns, 11 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=377 avg=0.090ns sd=0.013ns min=0.016ns max=0.113ns {12 <= 0.063ns, 111 <= 0.084ns, 101 <= 0.094ns, 64 <= 0.100ns, 66 <= 0.105ns} {22 <= 0.110ns, 1 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 34 CKBD12: 54 CKBD8: 14 CKBD4: 4 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
     ICGs: CKLNQD16: 4 CKLNQD12: 14 CKLNQD8: 69 CKLNQD6: 46 CKLNQD3: 79 CKLNQD2: 67 CKLNQD1: 55 
    NICGs: AN2D8: 1 AN2D4: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.418, max=0.474, avg=0.452, sd=0.013], skew [0.056 vs 0.057], 100% {0.418, 0.474} (wid=0.062 ws=0.043) (gid=0.451 gs=0.075)
  Skew group summary after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.418, max=0.474, avg=0.452, sd=0.013], skew [0.056 vs 0.057], 100% {0.418, 0.474} (wid=0.062 ws=0.043) (gid=0.451 gs=0.075)
    skew_group clk2/CON: insertion delay [min=0.324, max=0.381, avg=0.364, sd=0.014], skew [0.057 vs 0.057*], 99.9% {0.324, 0.381} (wid=0.047 ws=0.040) (gid=0.363 gs=0.069)
  CCOpt::Phase::Routing done. (took cpu=0:01:34 real=0:00:27.3)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 456, tested: 456, violation detected: 23, violation ignored (due to small violation): 0, cannot run: 0, attempted: 23, unsuccessful: 0, sized: 20
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              0                    0                   0            0                    0                   0
    leaf              23 [100.0%]          20 (87.0%)           0            0                   20 (87.0%)           3 (13.0%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total             23 [100.0%]          20 (87.0%)           0            0                   20 (87.0%)           3 (13.0%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 20, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 22.680um^2 (0.612%)
    Max. move: 7.616um(core1_inst/kmem_instance/clk_gate_memory0_reg/latch {Ccopt::ClockTree::ClockGate at 0x7fb69fe71280, uid:A2af8d, a CKLNQD6 at (114.000,404.200) in powerdomain auto-default in usermodule module core1_inst/kmem_instance/clk_gate_memory0_reg in clock tree clk1} and 12 others), Min. move: 0.000um, Avg. move: 0.453um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
      cell areas       : b=888.120um^2, i=0.000um^2, icg=2831.760um^2, nicg=11.160um^2, l=0.000um^2, total=3731.040um^2
      cell capacitance : b=0.492pF, i=0.000pF, icg=0.658pF, nicg=0.006pF, l=0.000pF, total=1.156pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.529pF, leaf=10.925pF, total=12.454pF
      wire lengths     : top=0.000um, trunk=9629.270um, leaf=64523.400um, total=74152.670um
      hp wire lengths  : top=0.000um, trunk=8060.300um, leaf=32532.500um, total=40592.800um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=3, worst=[0.002ns, 0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns sum=0.006ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=79 avg=0.063ns sd=0.021ns min=0.007ns max=0.103ns {37 <= 0.063ns, 28 <= 0.084ns, 11 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.088ns sd=0.012ns min=0.016ns max=0.107ns {12 <= 0.063ns, 123 <= 0.084ns, 109 <= 0.094ns, 64 <= 0.100ns, 66 <= 0.105ns} {3 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 34 CKBD12: 55 CKBD8: 13 CKBD4: 4 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 6 CKLNQD12: 13 CKLNQD8: 76 CKLNQD6: 38 CKLNQD3: 89 CKLNQD2: 57 CKLNQD1: 55 
      NICGs: AN2D8: 1 AN2D4: 1 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.418, max=0.474, avg=0.452, sd=0.013], skew [0.056 vs 0.057], 100% {0.418, 0.474} (wid=0.062 ws=0.043) (gid=0.451 gs=0.075)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.418, max=0.474, avg=0.452, sd=0.013], skew [0.056 vs 0.057], 100% {0.418, 0.474} (wid=0.062 ws=0.043) (gid=0.451 gs=0.075)
      skew_group clk2/CON: insertion delay [min=0.324, max=0.381, avg=0.363, sd=0.014], skew [0.057 vs 0.057*], 99.9% {0.324, 0.381} (wid=0.047 ws=0.040) (gid=0.363 gs=0.069)
    Upsizing to fix DRVs done. (took cpu=0:00:01.3 real=0:00:01.3)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 6 fragments, 8 fraglets and 10 vertices; 60 variables and 168 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 456, tested: 456, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
      cell areas       : b=888.120um^2, i=0.000um^2, icg=2831.760um^2, nicg=11.160um^2, l=0.000um^2, total=3731.040um^2
      cell capacitance : b=0.492pF, i=0.000pF, icg=0.658pF, nicg=0.006pF, l=0.000pF, total=1.156pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.529pF, leaf=10.925pF, total=12.454pF
      wire lengths     : top=0.000um, trunk=9629.270um, leaf=64523.400um, total=74152.670um
      hp wire lengths  : top=0.000um, trunk=8060.300um, leaf=32532.500um, total=40592.800um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=3, worst=[0.002ns, 0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns sum=0.006ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=79 avg=0.063ns sd=0.021ns min=0.007ns max=0.103ns {37 <= 0.063ns, 28 <= 0.084ns, 11 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.088ns sd=0.012ns min=0.016ns max=0.107ns {12 <= 0.063ns, 123 <= 0.084ns, 109 <= 0.094ns, 64 <= 0.100ns, 66 <= 0.105ns} {3 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 34 CKBD12: 55 CKBD8: 13 CKBD4: 4 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 6 CKLNQD12: 13 CKLNQD8: 76 CKLNQD6: 38 CKLNQD3: 89 CKLNQD2: 57 CKLNQD1: 55 
      NICGs: AN2D8: 1 AN2D4: 1 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.418, max=0.474, avg=0.452, sd=0.013], skew [0.056 vs 0.057], 100% {0.418, 0.474} (wid=0.062 ws=0.043) (gid=0.451 gs=0.075)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.418, max=0.474, avg=0.452, sd=0.013], skew [0.056 vs 0.057], 100% {0.418, 0.474} (wid=0.062 ws=0.043) (gid=0.451 gs=0.075)
      skew_group clk2/CON: insertion delay [min=0.324, max=0.381, avg=0.363, sd=0.014], skew [0.057 vs 0.057*], 99.9% {0.324, 0.381} (wid=0.047 ws=0.040) (gid=0.363 gs=0.069)
    Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 456, nets tested: 456, nets violation detected: 3, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 3, nets unsuccessful: 3, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
      cell areas       : b=888.120um^2, i=0.000um^2, icg=2831.760um^2, nicg=11.160um^2, l=0.000um^2, total=3731.040um^2
      cell capacitance : b=0.492pF, i=0.000pF, icg=0.658pF, nicg=0.006pF, l=0.000pF, total=1.156pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.529pF, leaf=10.925pF, total=12.454pF
      wire lengths     : top=0.000um, trunk=9629.270um, leaf=64523.400um, total=74152.670um
      hp wire lengths  : top=0.000um, trunk=8060.300um, leaf=32532.500um, total=40592.800um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=3, worst=[0.002ns, 0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns sum=0.006ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=79 avg=0.063ns sd=0.021ns min=0.007ns max=0.103ns {37 <= 0.063ns, 28 <= 0.084ns, 11 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.088ns sd=0.012ns min=0.016ns max=0.107ns {12 <= 0.063ns, 123 <= 0.084ns, 109 <= 0.094ns, 64 <= 0.100ns, 66 <= 0.105ns} {3 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 34 CKBD12: 55 CKBD8: 13 CKBD4: 4 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 6 CKLNQD12: 13 CKLNQD8: 76 CKLNQD6: 38 CKLNQD3: 89 CKLNQD2: 57 CKLNQD1: 55 
      NICGs: AN2D8: 1 AN2D4: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.418, max=0.474, avg=0.452, sd=0.013], skew [0.056 vs 0.057], 100% {0.418, 0.474} (wid=0.062 ws=0.043) (gid=0.451 gs=0.075)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.418, max=0.474, avg=0.452, sd=0.013], skew [0.056 vs 0.057], 100% {0.418, 0.474} (wid=0.062 ws=0.043) (gid=0.451 gs=0.075)
      skew_group clk2/CON: insertion delay [min=0.324, max=0.381, avg=0.363, sd=0.014], skew [0.057 vs 0.057*], 99.9% {0.324, 0.381} (wid=0.047 ws=0.040) (gid=0.363 gs=0.069)
    Buffering to fix DRVs done. (took cpu=0:00:00.6 real=0:00:00.6)
    Fixing Skew by cell sizing...
    Resized 1 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ----------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ----------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              3 [50.0%]            0                   0            0                    0 (0.0%)            3 (100.0%)
    leaf               3 [50.0%]            1 (33.3%)           0            0                    1 (33.3%)           2 (66.7%)
    ----------------------------------------------------------------------------------------------------------------------------
    Total              6 [100.0%]           1 (16.7%)           0            0                    1 (16.7%)           5 (83.3%)
    ----------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 2.880um^2 (0.077%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
      cell areas       : b=888.120um^2, i=0.000um^2, icg=2834.640um^2, nicg=11.160um^2, l=0.000um^2, total=3733.920um^2
      cell capacitance : b=0.492pF, i=0.000pF, icg=0.658pF, nicg=0.006pF, l=0.000pF, total=1.156pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.529pF, leaf=10.925pF, total=12.454pF
      wire lengths     : top=0.000um, trunk=9629.270um, leaf=64523.400um, total=74152.670um
      hp wire lengths  : top=0.000um, trunk=8060.300um, leaf=32532.500um, total=40592.800um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Remaining Transition : {count=3, worst=[0.002ns, 0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns sum=0.006ns
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=79 avg=0.063ns sd=0.021ns min=0.007ns max=0.103ns {37 <= 0.063ns, 28 <= 0.084ns, 11 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.088ns sd=0.012ns min=0.016ns max=0.107ns {12 <= 0.063ns, 123 <= 0.084ns, 110 <= 0.094ns, 64 <= 0.100ns, 65 <= 0.105ns} {3 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 34 CKBD12: 55 CKBD8: 13 CKBD4: 4 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 7 CKLNQD12: 12 CKLNQD8: 76 CKLNQD6: 38 CKLNQD3: 89 CKLNQD2: 57 CKLNQD1: 55 
      NICGs: AN2D8: 1 AN2D4: 1 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.418, max=0.474, avg=0.452, sd=0.013], skew [0.056 vs 0.057], 100% {0.418, 0.474} (wid=0.062 ws=0.043) (gid=0.451 gs=0.075)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.418, max=0.474, avg=0.452, sd=0.013], skew [0.056 vs 0.057], 100% {0.418, 0.474} (wid=0.062 ws=0.043) (gid=0.451 gs=0.075)
      skew_group clk2/CON: insertion delay [min=0.324, max=0.381, avg=0.363, sd=0.014], skew [0.057 vs 0.057*], 99.9% {0.324, 0.381} (wid=0.047 ws=0.040) (gid=0.363 gs=0.069)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.5 real=0:00:00.5)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (2:00:32 mem=3921.6M) ***
Total net bbox length = 5.870e+05 (2.676e+05 3.195e+05) (ext = 2.467e+04)
Move report: Detail placement moves 373 insts, mean move: 5.25 um, max move: 37.80 um
	Max move on inst (FILLER__3_4314): (153.40, 440.20) --> (117.40, 438.40)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 3921.6MB
Summary Report:
Instances move: 15 (out of 42066 movable)
Instances flipped: 0
Mean displacement: 2.56 um
Max displacement: 7.80 um (Instance: core2_inst/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U5) (150.6, 26.2) -> (144.6, 28)
	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
Total net bbox length = 5.871e+05 (2.676e+05 3.195e+05) (ext = 2.467e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 3921.6MB
*** Finished refinePlace (2:00:35 mem=3921.6M) ***
    Moved 0, flipped 0 and cell swapped 0 of 10749 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.6 real=0:00:02.2)
    Set dirty flag on 195 insts, 88 nets
  PostConditioning done.
Net route status summary:
  Clock:       456 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=456, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52564 (unrouted=9040, trialRouted=43524, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9040, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
    cell areas       : b=888.120um^2, i=0.000um^2, icg=2834.640um^2, nicg=11.160um^2, l=0.000um^2, total=3733.920um^2
    cell capacitance : b=0.492pF, i=0.000pF, icg=0.658pF, nicg=0.006pF, l=0.000pF, total=1.156pF
    sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.529pF, leaf=10.925pF, total=12.454pF
    wire lengths     : top=0.000um, trunk=9629.270um, leaf=64523.400um, total=74152.670um
    hp wire lengths  : top=0.000um, trunk=8060.300um, leaf=32532.500um, total=40592.800um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=3, worst=[0.002ns, 0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns sum=0.006ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=79 avg=0.063ns sd=0.021ns min=0.007ns max=0.103ns {37 <= 0.063ns, 28 <= 0.084ns, 11 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=377 avg=0.088ns sd=0.012ns min=0.016ns max=0.107ns {12 <= 0.063ns, 123 <= 0.084ns, 110 <= 0.094ns, 64 <= 0.100ns, 65 <= 0.105ns} {3 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 34 CKBD12: 55 CKBD8: 13 CKBD4: 4 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
     ICGs: CKLNQD16: 7 CKLNQD12: 12 CKLNQD8: 76 CKLNQD6: 38 CKLNQD3: 89 CKLNQD2: 57 CKLNQD1: 55 
    NICGs: AN2D8: 1 AN2D4: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.418, max=0.474, avg=0.452, sd=0.013], skew [0.056 vs 0.057], 100% {0.418, 0.474} (wid=0.062 ws=0.043) (gid=0.451 gs=0.075)
  Skew group summary after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.418, max=0.474, avg=0.452, sd=0.013], skew [0.056 vs 0.057], 100% {0.418, 0.474} (wid=0.062 ws=0.043) (gid=0.451 gs=0.075)
    skew_group clk2/CON: insertion delay [min=0.324, max=0.381, avg=0.363, sd=0.014], skew [0.057 vs 0.057*], 99.9% {0.324, 0.381} (wid=0.047 ws=0.040) (gid=0.363 gs=0.069)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:08.9 real=0:00:06.6)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        118      888.120       0.492
  Inverters                        0        0.000       0.000
  Integrated Clock Gates         334     2834.640       0.658
  Non-Integrated Clock Gates       2       11.160       0.006
  Clock Logic                      0        0.000       0.000
  All                            454     3733.920       1.156
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      9629.270
  Leaf      64523.400
  Total     74152.670
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       8060.300
  Leaf       32532.500
  Total      40592.800
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate     Wire      Total
  ----------------------------------
  Top      0.000     0.000     0.000
  Trunk    1.156     1.529     2.685
  Leaf     8.255    10.925    19.180
  Total    9.411    12.454    21.865
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  10295    8.255     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------
  Remaining Transition    ns         3       0.002       0.000      0.006    [0.002, 0.002, 0.002]
  ------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                     Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       79      0.063       0.021      0.007    0.103    {37 <= 0.063ns, 28 <= 0.084ns, 11 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}                                          -
  Leaf        0.105      377      0.088       0.012      0.016    0.107    {12 <= 0.063ns, 123 <= 0.084ns, 110 <= 0.094ns, 64 <= 0.100ns, 65 <= 0.105ns}    {3 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CKBD16      buffer     34       342.720
  CKBD12      buffer     55       435.600
  CKBD8       buffer     13        74.880
  CKBD4       buffer      4        12.960
  CKBD3       buffer      3         7.560
  CKBD2       buffer      2         4.320
  CKBD1       buffer      3         4.320
  CKBD0       buffer      4         5.760
  CKLNQD16    icg         7       105.840
  CKLNQD12    icg        12       146.880
  CKLNQD8     icg        76       793.440
  CKLNQD6     icg        38       369.360
  CKLNQD3     icg        89       672.840
  CKLNQD2     icg        57       389.880
  CKLNQD1     icg        55       356.400
  AN2D8       nicg        1         6.840
  AN2D4       nicg        1         4.320
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.418     0.474     0.056       0.057         0.043           0.029           0.452        0.013     100% {0.418, 0.474}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.418     0.474     0.056       0.057         0.043           0.029           0.452        0.013     100% {0.418, 0.474}
  WC:setup.late    clk2/CON      0.324     0.381     0.057    0.057*           0.040           0.013           0.363        0.014     99.9% {0.324, 0.381}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  -------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk2/CON      Min        0.324    core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product4_reg_reg_3_/CP
  WC:setup.late    clk2/CON      Max        0.381    core2_inst/qmem_instance/memory2_reg_0_/CP
  -------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 267 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ------------------------------------------------------------------------------------------------------------------------
  Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
                 amount     target  achieved  touch  net?   source         
                                              net?                         
  ------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/psum_mem_instance/memory8_reg_13_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/psum_mem_instance/memory8_reg_12_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/psum_mem_instance/memory8_reg_10_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/psum_mem_instance/memory8_reg_9_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/psum_mem_instance/memory8_reg_8_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/psum_mem_instance/memory8_reg_6_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/psum_mem_instance/memory8_reg_5_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/psum_mem_instance/memory8_reg_3_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/psum_mem_instance/memory8_reg_1_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/psum_mem_instance/memory8_reg_0_/CP
  ------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.3 real=0:00:00.3)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:01.7 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=118, i=0, icg=334, nicg=2, l=0, total=454
  cell areas       : b=888.120um^2, i=0.000um^2, icg=2834.640um^2, nicg=11.160um^2, l=0.000um^2, total=3733.920um^2
  cell capacitance : b=0.492pF, i=0.000pF, icg=0.658pF, nicg=0.006pF, l=0.000pF, total=1.156pF
  sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=1.529pF, leaf=10.925pF, total=12.454pF
  wire lengths     : top=0.000um, trunk=9629.270um, leaf=64523.400um, total=74152.670um
  hp wire lengths  : top=0.000um, trunk=8060.300um, leaf=32532.500um, total=40592.800um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=3, worst=[0.002ns, 0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns sum=0.006ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=79 avg=0.063ns sd=0.021ns min=0.007ns max=0.103ns {37 <= 0.063ns, 28 <= 0.084ns, 11 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
  Leaf  : target=0.105ns count=377 avg=0.088ns sd=0.012ns min=0.016ns max=0.107ns {12 <= 0.063ns, 123 <= 0.084ns, 110 <= 0.094ns, 64 <= 0.100ns, 65 <= 0.105ns} {3 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 34 CKBD12: 55 CKBD8: 13 CKBD4: 4 CKBD3: 3 CKBD2: 2 CKBD1: 3 CKBD0: 4 
   ICGs: CKLNQD16: 7 CKLNQD12: 12 CKLNQD8: 76 CKLNQD6: 38 CKLNQD3: 89 CKLNQD2: 57 CKLNQD1: 55 
  NICGs: AN2D8: 1 AN2D4: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.418, max=0.474, avg=0.452, sd=0.013], skew [0.056 vs 0.057], 100% {0.418, 0.474} (wid=0.062 ws=0.043) (gid=0.451 gs=0.075)
Skew group summary after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.418, max=0.474, avg=0.452, sd=0.013], skew [0.056 vs 0.057], 100% {0.418, 0.474} (wid=0.062 ws=0.043) (gid=0.451 gs=0.075)
  skew_group clk2/CON: insertion delay [min=0.324, max=0.381, avg=0.363, sd=0.014], skew [0.057 vs 0.057*], 99.9% {0.324, 0.381} (wid=0.047 ws=0.040) (gid=0.363 gs=0.069)
Logging CTS constraint violations...
  Clock tree clk1 has 2 slew violations.
  Clock tree clk2 has 1 slew violation.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 89 slew violations below cell core2_inst/psum_mem_instance/CTS_ccl_a_buf_00010 (a lib_cell CKBD16) at (240.400,91.000), in power domain auto-default with half corner WC:setup.late. The worst violation was at the pin core2_inst/psum_mem_instance/memory8_reg_0_/CP with a slew time target of 0.105ns. Achieved a slew time of 0.107ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 89 slew violations below cell core1_inst/psum_mem_instance/CTS_ccl_a_buf_00182 (a lib_cell CKBD16) at (380.000,141.400), in power domain auto-default with half corner WC:setup.late. The worst violation was at the pin core1_inst/psum_mem_instance/memory5_reg_18_/CP with a slew time target of 0.105ns. Achieved a slew time of 0.107ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 89 slew violations below cell core1_inst/psum_mem_instance/CTS_ccl_a_buf_00234 (a lib_cell CKBD16) at (421.600,100.000), in power domain auto-default with half corner WC:setup.late. The worst violation was at the pin core1_inst/psum_mem_instance/memory12_reg_0_/CP with a slew time target of 0.105ns. Achieved a slew time of 0.107ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.057ns for skew group clk2/CON in half corner WC:setup.late. Achieved skew of 0.057ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.3 real=0:00:00.9)
Runtime done. (took cpu=0:03:26 real=0:01:54)
Runtime Summary
===============
Clock Runtime:  (58%) Core CTS          63.48 (Init 6.28, Construction 20.10, Implementation 26.44, eGRPC 4.26, PostConditioning 4.40, Other 1.99)
Clock Runtime:  (35%) CTS services      38.25 (RefinePlace 9.18, EarlyGlobalClock 4.62, NanoRoute 22.45, ExtractRC 2.00, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          5.93 (Init 2.09, CongRepair/EGR-DP 3.44, TimingUpdate 0.40, Other 0.00)
Clock Runtime: (100%) Total            107.65

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3009.4M, totSessionCpu=2:00:39 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:10, real = 0:00:04, mem = 3009.3M, totSessionCpu=2:00:49 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3660.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=3660.1M
** Profile ** Other data :  cpu=0:00:00.4, mem=3663.4M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3669.81)
Total number of fetched objects 44355
End delay calculation. (MEM=4024.73 CPU=0:00:05.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4024.73 CPU=0:00:07.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:03.0 totSessionCpu=2:01:00 mem=3992.7M)
** Profile ** Overall slacks :  cpu=0:00:10.7, mem=4000.7M
** Profile ** DRVs :  cpu=0:00:01.3, mem=4023.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.037  | -2.037  | -0.400  | -0.339  |
|           TNS (ns):| -75.378 | -71.944 | -1.210  | -2.224  |
|    Violating Paths:|   546   |   518   |    9    |   19    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.011   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.791%
       (98.752% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4023.3M
**optDesign ... cpu = 0:00:23, real = 0:00:07, mem = 3029.7M, totSessionCpu=2:01:01 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 42066

Instance distribution across the VT partitions:

 LVT : inst = 13998 (33.3%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 13998 (33.3%)

 HVT : inst = 28068 (66.7%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28068 (66.7%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 3681.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3681.7M) ***
*** Starting optimizing excluded clock nets MEM= 3681.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3681.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 456 nets with fixed/cover wires excluded.
Info: 456 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:01:03.4/0:33:41.4 (3.6), mem = 3681.7M
(I,S,L,T): WC_VIEW: 52.2455, 36.6208, 2.1484, 91.0147
(I,S,L,T): WC_VIEW: 52.2455, 36.6208, 2.1484, 91.0147
*** DrvOpt [finish] : cpu/real = 0:00:06.3/0:00:04.8 (1.3), totSession cpu/real = 2:01:09.7/0:33:46.2 (3.6), mem = 3811.6M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt DRV Optimization
Info: 456 nets with fixed/cover wires excluded.
Info: 456 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:01:11.1/0:33:47.0 (3.6), mem = 3811.6M
(I,S,L,T): WC_VIEW: 52.2455, 36.6208, 2.1484, 91.0147
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|    50|    -0.03|     4|     4|    -0.02|     0|     0|     0|     0|    -2.04|   -75.38|       0|       0|       0|  98.75|          |         |
|     3|    50|    -0.00|     4|     4|    -0.02|     0|     0|     0|     0|    -2.04|   -75.37|       0|       0|       3|  98.75| 0:00:00.0|  4286.7M|
|     3|    50|    -0.00|     4|     4|    -0.02|     0|     0|     0|     0|    -2.04|   -75.37|       0|       0|       0|  98.75| 0:00:01.0|  4286.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 456 constrained nets 
Layer 7 has 607 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:01.0 mem=4286.7M) ***

*** Starting refinePlace (2:01:19 mem=4286.7M) ***
Total net bbox length = 5.871e+05 (2.676e+05 3.195e+05) (ext = 2.467e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4296.5MB
Summary Report:
Instances move: 0 (out of 41612 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.871e+05 (2.676e+05 3.195e+05) (ext = 2.467e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4296.5MB
*** Finished refinePlace (2:01:22 mem=4296.5M) ***
Finished re-routing un-routed nets (0:00:00.0 4296.5M)


Density : 0.9875
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4296.5M) ***
(I,S,L,T): WC_VIEW: 52.2445, 36.6208, 2.1484, 91.0138
*** DrvOpt [finish] : cpu/real = 0:00:12.7/0:00:09.0 (1.4), totSession cpu/real = 2:01:23.8/0:33:56.0 (3.6), mem = 4088.5M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=3743.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=3743.5M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3823.0M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3821.5M

------------------------------------------------------------
     Summary (cpu=0.21min real=0.15min mem=3743.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.037  | -2.037  | -0.400  | -0.339  |
|           TNS (ns):| -75.369 | -71.936 | -1.210  | -2.224  |
|    Violating Paths:|   545   |   517   |    9    |   19    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.011   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.791%
       (98.752% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3821.5M
**optDesign ... cpu = 0:00:47, real = 0:00:24, mem = 3101.8M, totSessionCpu=2:01:26 **
*** Timing NOT met, worst failing slack is -2.037
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 456 nets with fixed/cover wires excluded.
Info: 456 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:01:26.0/0:33:57.0 (3.6), mem = 3741.5M
(I,S,L,T): WC_VIEW: 52.2445, 36.6208, 2.1484, 91.0138
*info: 456 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
*info: 456 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.037 TNS Slack -75.369 Density 98.75
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.339| -2.224|
|reg2cgate |-0.400| -1.210|
|reg2reg   |-2.037|-71.935|
|HEPG      |-2.037|-73.145|
|All Paths |-2.037|-75.369|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.400ns TNS -1.210ns; reg2reg* WNS -2.037ns TNS -71.936ns; HEPG WNS -2.037ns TNS -71.936ns; all paths WNS -2.037ns TNS -75.369ns; Real time 0:02:28
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.037|   -2.037| -73.145|  -75.369|    98.75%|   0:00:00.0| 3952.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.029|   -2.029| -73.066|  -75.290|    98.75%|   0:00:02.0| 4276.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -2.029|   -2.029| -73.066|  -75.290|    98.75%|   0:00:00.0| 4276.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -2.029|   -2.029| -73.048|  -75.272|    98.75%|   0:00:01.0| 4276.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -2.029|   -2.029| -72.990|  -75.214|    98.75%|   0:00:00.0| 4276.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -2.029|   -2.029| -72.982|  -75.206|    98.75%|   0:00:01.0| 4276.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -2.029|   -2.029| -72.974|  -75.198|    98.75%|   0:00:00.0| 4276.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -2.029|   -2.029| -72.974|  -75.198|    98.75%|   0:00:00.0| 4276.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -2.029|   -2.029| -72.940|  -75.164|    98.75%|   0:00:00.0| 4276.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -2.029|   -2.029| -72.819|  -75.043|    98.75%|   0:00:01.0| 4276.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -2.029|   -2.029| -72.815|  -75.039|    98.75%|   0:00:00.0| 4276.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -2.029|   -2.029| -72.766|  -74.990|    98.75%|   0:00:00.0| 4276.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/CN                      |
|  -2.029|   -2.029| -72.517|  -74.741|    98.75%|   0:00:00.0| 4276.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -2.029|   -2.029| -72.314|  -74.538|    98.75%|   0:00:01.0| 4276.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -2.029|   -2.029| -72.287|  -74.511|    98.75%|   0:00:00.0| 4276.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -2.029|   -2.029| -71.971|  -74.196|    98.75%|   0:00:00.0| 4276.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -2.029|   -2.029| -71.960|  -74.184|    98.75%|   0:00:00.0| 4276.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -2.029|   -2.029| -71.568|  -73.792|    98.75%|   0:00:00.0| 4282.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q7_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -2.029|   -2.029| -71.199|  -73.423|    98.75%|   0:00:00.0| 4286.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -2.029|   -2.029| -71.187|  -73.411|    98.75%|   0:00:00.0| 4286.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -2.029|   -2.029| -70.903|  -73.127|    98.75%|   0:00:01.0| 4286.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -2.029|   -2.029| -70.794|  -73.018|    98.75%|   0:00:00.0| 4286.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -2.029|   -2.029| -70.789|  -73.013|    98.75%|   0:00:00.0| 4286.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -2.029|   -2.029| -70.784|  -73.008|    98.75%|   0:00:00.0| 4306.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -2.029|   -2.029| -70.784|  -73.008|    98.75%|   0:00:00.0| 4325.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.6 real=0:00:07.0 mem=4325.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.7 real=0:00:07.0 mem=4325.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.339| -2.224|
|reg2cgate |-0.312| -0.737|
|reg2reg   |-2.029|-70.047|
|HEPG      |-2.029|-70.784|
|All Paths |-2.029|-73.008|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.312ns TNS -0.737ns; reg2reg* WNS -2.029ns TNS -70.047ns; HEPG WNS -2.029ns TNS -70.047ns; all paths WNS -2.029ns TNS -73.009ns; Real time 0:02:35
** GigaOpt Optimizer WNS Slack -2.029 TNS Slack -73.008 Density 98.75
*** Starting refinePlace (2:01:58 mem=4325.1M) ***
Total net bbox length = 5.871e+05 (2.676e+05 3.195e+05) (ext = 2.467e+04)
Density distribution unevenness ratio = 0.588%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4325.1MB
Summary Report:
Instances move: 0 (out of 41611 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.871e+05 (2.676e+05 3.195e+05) (ext = 2.467e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4325.1MB
*** Finished refinePlace (2:02:01 mem=4325.1M) ***
Finished re-routing un-routed nets (0:00:00.0 4325.1M)


Density : 0.9875
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:04.0 mem=4325.1M) ***
** GigaOpt Optimizer WNS Slack -2.029 TNS Slack -73.008 Density 98.75
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.339| -2.224|
|reg2cgate |-0.312| -0.737|
|reg2reg   |-2.029|-70.047|
|HEPG      |-2.029|-70.784|
|All Paths |-2.029|-73.008|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 456 constrained nets 
Layer 7 has 605 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:26.7 real=0:00:12.0 mem=4325.1M) ***

(I,S,L,T): WC_VIEW: 52.2741, 36.6329, 2.15035, 91.0573
*** SetupOpt [finish] : cpu/real = 0:00:36.7/0:00:21.3 (1.7), totSession cpu/real = 2:02:02.7/0:34:18.3 (3.6), mem = 4115.6M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 456 nets with fixed/cover wires excluded.
Info: 456 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:02:03.0/0:34:18.6 (3.6), mem = 3742.6M
(I,S,L,T): WC_VIEW: 52.2741, 36.6329, 2.15035, 91.0573
*info: 456 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
*info: 456 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.029 TNS Slack -73.008 Density 98.75
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.339| -2.224|
|reg2cgate |-0.312| -0.737|
|reg2reg   |-2.029|-70.047|
|HEPG      |-2.029|-70.784|
|All Paths |-2.029|-73.008|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.312ns TNS -0.737ns; reg2reg* WNS -2.029ns TNS -70.047ns; HEPG WNS -2.029ns TNS -70.047ns; all paths WNS -2.029ns TNS -73.009ns; Real time 0:02:50
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.029|   -2.029| -70.784|  -73.008|    98.75%|   0:00:00.0| 3956.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.999|   -1.999| -70.445|  -72.669|    98.74%|   0:00:03.0| 4302.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.995|   -1.995| -70.390|  -72.614|    98.74%|   0:00:01.0| 4302.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.988|   -1.988| -70.130|  -72.354|    98.74%|   0:00:01.0| 4302.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.982|   -1.982| -70.088|  -72.312|    98.74%|   0:00:00.0| 4302.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.982|   -1.982| -70.090|  -72.314|    98.74%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.977|   -1.977| -69.932|  -72.156|    98.74%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.973|   -1.973| -69.872|  -72.096|    98.74%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.971|   -1.971| -69.767|  -71.991|    98.73%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.963|   -1.963| -69.722|  -71.946|    98.73%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.961|   -1.961| -69.711|  -71.935|    98.73%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.959|   -1.959| -69.665|  -71.889|    98.73%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.959|   -1.959| -69.657|  -71.881|    98.73%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.954|   -1.954| -69.567|  -71.791|    98.73%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.953|   -1.953| -69.449|  -71.673|    98.73%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.951|   -1.951| -69.387|  -71.611|    98.73%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.942|   -1.942| -69.348|  -71.572|    98.73%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.942|   -1.942| -69.345|  -71.569|    98.73%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.941|   -1.941| -69.227|  -71.451|    98.73%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.935|   -1.935| -69.080|  -71.304|    98.73%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.935|   -1.935| -69.067|  -71.291|    98.73%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.932|   -1.932| -68.985|  -71.209|    98.73%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.929|   -1.929| -68.927|  -71.151|    98.73%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.924|   -1.924| -68.763|  -70.987|    98.73%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.919|   -1.919| -68.660|  -70.884|    98.72%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.918|   -1.918| -68.586|  -70.810|    98.72%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.916|   -1.916| -68.542|  -70.766|    98.72%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.916|   -1.916| -68.533|  -70.757|    98.72%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.913|   -1.913| -68.426|  -70.650|    98.72%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.912|   -1.912| -68.357|  -70.581|    98.72%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.905|   -1.905| -68.291|  -70.515|    98.72%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.905|   -1.905| -68.285|  -70.509|    98.72%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.903|   -1.903| -68.226|  -70.450|    98.72%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.898|   -1.898| -68.156|  -70.380|    98.72%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.896|   -1.896| -68.074|  -70.298|    98.72%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.895|   -1.895| -68.024|  -70.248|    98.72%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.890|   -1.890| -67.987|  -70.211|    98.72%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.888|   -1.888| -67.902|  -70.126|    98.72%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.888|   -1.888| -67.901|  -70.125|    98.72%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.887|   -1.887| -67.897|  -70.121|    98.72%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.885|   -1.885| -67.886|  -70.110|    98.71%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.885|   -1.885| -67.881|  -70.105|    98.72%|   0:00:03.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.884|   -1.884| -67.819|  -70.043|    98.71%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.882|   -1.882| -67.749|  -69.973|    98.71%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.881|   -1.881| -67.709|  -69.933|    98.71%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.880|   -1.880| -67.699|  -69.923|    98.71%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.879|   -1.879| -67.693|  -69.917|    98.71%|   0:00:00.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.878|   -1.878| -67.665|  -69.889|    98.71%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.877|   -1.877| -67.625|  -69.849|    98.71%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.877|   -1.877| -67.555|  -69.779|    98.71%|   0:00:01.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.877|   -1.877| -67.552|  -69.776|    98.70%|   0:00:02.0| 4321.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 44346
End delay calculation. (MEM=0 CPU=0:00:06.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:08.5 REAL=0:00:02.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:13.9/0:00:03.9 (3.6), mem = 0.0M

_______________________________________________________________________
skewClock sized 0 and inserted 9 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.569|   -1.569| -63.090|  -71.670|    98.70%|   0:00:09.0| 4359.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.569|   -1.569| -63.086|  -71.667|    98.70%|   0:00:00.0| 4359.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 20 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.035|   -1.230| -73.500|  -93.775|    98.70%|   0:00:06.0| 4377.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.029|   -1.230| -73.476|  -93.751|    98.70%|   0:00:00.0| 4377.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.028|   -1.230| -73.461|  -93.736|    98.70%|   0:00:02.0| 4416.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.023|   -1.230| -73.421|  -93.696|    98.70%|   0:00:00.0| 4416.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.021|   -1.230| -73.595|  -93.870|    98.70%|   0:00:01.0| 4416.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.021|   -1.230| -73.515|  -93.790|    98.70%|   0:00:00.0| 4416.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.020|   -1.230| -73.513|  -93.788|    98.70%|   0:00:00.0| 4416.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.019|   -1.230| -73.510|  -93.785|    98.70%|   0:00:01.0| 4416.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.019|   -1.230| -73.428|  -93.703|    98.70%|   0:00:01.0| 4416.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.019|   -1.230| -73.412|  -93.687|    98.70%|   0:00:00.0| 4416.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.019|   -1.230| -73.348|  -93.623|    98.70%|   0:00:00.0| 4416.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.019|   -1.230| -73.348|  -93.623|    98.70%|   0:00:00.0| 4416.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:03 real=0:00:48.0 mem=4416.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.230|   -1.230| -20.275|  -93.623|    98.70%|   0:00:00.0| 4416.0M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.194|   -1.194| -19.881|  -93.229|    98.70%|   0:00:00.0| 4424.0M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -1.097|   -1.097| -19.766|  -93.114|    98.70%|   0:00:00.0| 4424.0M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.093|   -1.093| -19.734|  -93.081|    98.70%|   0:00:00.0| 4424.0M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -1.090|   -1.090| -19.702|  -93.049|    98.70%|   0:00:00.0| 4424.0M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.079|   -1.079| -19.670|  -93.018|    98.70%|   0:00:01.0| 4424.0M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -1.065|   -1.065| -19.645|  -92.992|    98.70%|   0:00:00.0| 4424.0M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.065|   -1.065| -19.645|  -92.992|    98.70%|   0:00:00.0| 4424.0M|   WC_VIEW|  default| psum_norm_2[0]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=4424.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:04 real=0:00:49.0 mem=4424.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.065|-19.645|
|reg2cgate |-0.895| -2.666|
|reg2reg   |-1.019|-70.682|
|HEPG      |-1.019|-73.348|
|All Paths |-1.065|-92.992|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.895ns TNS -2.666ns; reg2reg* WNS -1.019ns TNS -70.683ns; HEPG WNS -1.019ns TNS -70.683ns; all paths WNS -1.065ns TNS -92.993ns; Real time 0:03:39
** GigaOpt Optimizer WNS Slack -1.065 TNS Slack -92.992 Density 98.70
*** Starting refinePlace (2:05:18 mem=4424.0M) ***
Total net bbox length = 5.877e+05 (2.677e+05 3.199e+05) (ext = 2.467e+04)
Density distribution unevenness ratio = 0.606%
Density distribution unevenness ratio = 4.344%
Move report: Timing Driven Placement moves 75545 insts, mean move: 12.38 um, max move: 103.40 um
	Max move on inst (normalizer_inst/FE_OCPC3680_sum_12): (471.00, 154.00) --> (466.60, 253.00)
	Runtime: CPU: 0:00:42.3 REAL: 0:00:12.0 MEM: 4470.2MB
Move report: Detail placement moves 72746 insts, mean move: 16.66 um, max move: 257.20 um
	Max move on inst (FILLER__2_4483): (287.00, 267.40) --> (315.60, 38.80)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4489.2MB
Summary Report:
Instances move: 41567 (out of 41628 movable)
Instances flipped: 35
Mean displacement: 16.44 um
Max displacement: 237.80 um (Instance: normalizer_inst/FE_OCPC3245_sum_1) (483.6, 272.8) -> (498.2, 49.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 9.886e+05 (4.577e+05 5.309e+05) (ext = 2.549e+04)
Runtime: CPU: 0:00:45.4 REAL: 0:00:15.0 MEM: 4489.2MB
*** Finished refinePlace (2:06:03 mem=4489.2M) ***
Finished re-routing un-routed nets (0:00:01.0 4489.2M)


Density : 0.9874
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:58.2 real=0:00:19.0 mem=4489.2M) ***
** GigaOpt Optimizer WNS Slack -4.007 TNS Slack -270.466 Density 98.74
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.065| -19.690|
|reg2cgate |-1.083|  -8.202|
|reg2reg   |-4.007|-242.575|
|HEPG      |-4.007|-250.776|
|All Paths |-4.007|-270.466|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -1.083ns TNS -8.202ns; reg2reg* WNS -4.007ns TNS -242.574ns; HEPG WNS -4.007ns TNS -242.574ns; all paths WNS -4.007ns TNS -270.466ns; Real time 0:03:59
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.007|   -4.007|-250.776| -270.466|    98.74%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.987|   -3.987|-246.649| -266.340|    98.74%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.803|   -3.803|-243.648| -263.339|    98.74%|   0:00:01.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.754|   -3.754|-243.284| -262.975|    98.74%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.608|   -3.608|-239.684| -259.374|    98.74%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.595|   -3.595|-239.643| -259.333|    98.74%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.457|   -3.457|-238.799| -258.490|    98.74%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.387|   -3.387|-234.649| -254.339|    98.74%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.330|   -3.330|-234.175| -253.865|    98.74%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.288|   -3.288|-234.020| -253.710|    98.74%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.274|   -3.274|-233.427| -253.117|    98.74%|   0:00:01.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.246|   -3.246|-233.348| -253.038|    98.74%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.234|   -3.234|-233.081| -252.771|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.229|   -3.229|-232.765| -252.455|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.219|   -3.219|-232.730| -252.420|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.219|   -3.219|-232.710| -252.400|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.210|   -3.210|-232.671| -252.361|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.210|   -3.210|-232.422| -252.112|    98.73%|   0:00:01.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.193|   -3.193|-232.342| -252.033|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -3.184|   -3.184|-230.582| -250.272|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.169|   -3.169|-230.484| -250.174|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.148|   -3.148|-230.277| -249.967|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.148|   -3.148|-230.274| -249.964|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.130|   -3.130|-230.181| -249.871|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.115|   -3.115|-229.909| -249.599|    98.73%|   0:00:01.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.105|   -3.105|-229.831| -249.521|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.094|   -3.094|-229.645| -249.335|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.078|   -3.078|-229.369| -249.059|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.078|   -3.078|-228.008| -247.698|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.066|   -3.066|-227.937| -247.628|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.066|   -3.066|-227.933| -247.624|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.058|   -3.058|-227.884| -247.574|    98.73%|   0:00:01.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.058|   -3.058|-227.110| -246.800|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.047|   -3.047|-227.055| -246.745|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.047|   -3.047|-227.028| -246.718|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.036|   -3.036|-226.980| -246.670|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.033|   -3.033|-226.951| -246.642|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.029|   -3.029|-226.949| -246.639|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.016|   -3.016|-226.919| -246.610|    98.73%|   0:00:01.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.016|   -3.016|-226.893| -246.583|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.005|   -3.005|-226.866| -246.556|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.005|   -3.005|-226.853| -246.543|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.993|   -2.993|-226.849| -246.539|    98.73%|   0:00:01.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.993|   -2.993|-226.849| -246.539|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.991|   -2.991|-226.825| -246.516|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.991|   -2.991|-226.825| -246.515|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.991|   -2.991|-226.461| -246.151|    98.73%|   0:00:01.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.990|   -2.990|-226.458| -246.148|    98.73%|   0:00:00.0| 4489.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 56 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.723|   -2.521|-212.414| -259.404|    98.73%|   0:00:08.0| 4478.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.709|   -2.521|-212.550| -259.540|    98.73%|   0:00:00.0| 4478.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.700|   -2.521|-212.397| -259.388|    98.73%|   0:00:00.0| 4478.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.672|   -2.521|-212.133| -259.123|    98.73%|   0:00:00.0| 4478.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.662|   -2.521|-212.301| -259.292|    98.73%|   0:00:00.0| 4478.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.654|   -2.521|-212.243| -259.234|    98.73%|   0:00:00.0| 4478.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.651|   -2.521|-212.041| -259.031|    98.73%|   0:00:00.0| 4478.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.639|   -2.521|-211.342| -258.332|    98.73%|   0:00:00.0| 4478.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.605|   -2.521|-210.769| -257.759|    98.73%|   0:00:00.0| 4478.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.584|   -2.521|-211.058| -258.048|    98.73%|   0:00:00.0| 4478.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.577|   -2.521|-211.543| -258.534|    98.73%|   0:00:01.0| 4478.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.574|   -2.521|-211.540| -258.530|    98.73%|   0:00:00.0| 4478.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.570|   -2.521|-211.532| -258.522|    98.73%|   0:00:00.0| 4478.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.570|   -2.521|-211.498| -258.488|    98.73%|   0:00:00.0| 4478.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 51 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.483|   -4.135|-175.391| -248.199|    98.73%|   0:00:06.0| 4478.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.483|   -4.135|-175.391| -248.200|    98.73%|   0:00:01.0| 4478.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:46.5 real=0:00:24.0 mem=4478.2M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.467|   -4.135|-165.313| -248.200|    98.73%|   0:00:00.0| 4478.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.444|   -4.135|-165.043| -247.929|    98.74%|   0:00:01.0| 4478.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.444|   -4.135|-164.959| -247.845|    98.74%|   0:00:01.0| 4478.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.444|   -4.135|-164.959| -247.845|    98.74%|   0:00:00.0| 4478.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.0 real=0:00:02.0 mem=4478.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.135|   -4.135| -72.809| -247.845|    98.74%|   0:00:00.0| 4478.2M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -4.135|   -4.135| -72.809| -247.845|    98.74%|   0:00:00.0| 4478.2M|   WC_VIEW|  default| psum_norm_2[0]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4478.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:52.9 real=0:00:26.0 mem=4478.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.135| -72.809|
|reg2cgate |-1.483| -10.077|
|reg2reg   |-1.444|-164.959|
|HEPG      |-1.483|-175.036|
|All Paths |-4.135|-247.845|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -1.483ns TNS -10.077ns; reg2reg* WNS -1.444ns TNS -164.959ns; HEPG WNS -1.483ns TNS -164.959ns; all paths WNS -4.135ns TNS -247.845ns; Real time 0:04:25
** GigaOpt Optimizer WNS Slack -4.135 TNS Slack -247.845 Density 98.74
*** Starting refinePlace (2:07:10 mem=4478.2M) ***
Total net bbox length = 9.908e+05 (4.585e+05 5.323e+05) (ext = 2.549e+04)
Density distribution unevenness ratio = 1.038%
Density distribution unevenness ratio = 3.403%
Move report: Timing Driven Placement moves 75507 insts, mean move: 10.70 um, max move: 244.60 um
	Max move on inst (normalizer_inst/FE_OCPC3245_sum_1): (498.20, 49.60) --> (475.00, 271.00)
	Runtime: CPU: 0:00:45.5 REAL: 0:00:12.0 MEM: 4554.6MB
Move report: Detail placement moves 73174 insts, mean move: 10.95 um, max move: 250.40 um
	Max move on inst (FILLER__2_5174): (336.00, 254.80) --> (317.80, 487.00)
	Runtime: CPU: 0:00:09.4 REAL: 0:00:06.0 MEM: 4551.6MB
Summary Report:
Instances move: 41571 (out of 41731 movable)
Instances flipped: 109
Mean displacement: 12.94 um
Max displacement: 275.60 um (Instance: normalizer_inst/U15186) (356, 244) -> (383.2, 492.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 8.852e+05 (3.430e+05 5.421e+05) (ext = 2.593e+04)
Runtime: CPU: 0:00:55.0 REAL: 0:00:19.0 MEM: 4551.6MB
*** Finished refinePlace (2:08:05 mem=4551.6M) ***
Finished re-routing un-routed nets (0:00:00.9 4551.6M)


Density : 0.9886
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:01:07 real=0:00:23.0 mem=4551.6M) ***
** GigaOpt Optimizer WNS Slack -4.136 TNS Slack -223.835 Density 98.86
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.572|   -4.136|-150.988| -223.835|    98.86%|   0:00:00.0| 4551.6M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.565|   -4.136|-150.860| -223.707|    98.86%|   0:00:00.0| 4551.6M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:00.0 mem=4551.6M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.427|   -4.136|-141.464| -223.707|    98.86%|   0:00:00.0| 4551.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.412|   -4.136|-141.345| -223.589|    98.85%|   0:00:00.0| 4551.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=4551.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.136|   -4.136| -72.847| -223.589|    98.85%|   0:00:00.0| 4551.6M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -4.136|   -4.136| -72.847| -223.589|    98.85%|   0:00:00.0| 4551.6M|   WC_VIEW|  default| psum_norm_2[0]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4551.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:01.0 mem=4551.6M) ***
*** Starting refinePlace (2:08:20 mem=4551.6M) ***
Total net bbox length = 8.852e+05 (3.430e+05 5.421e+05) (ext = 2.593e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4551.6MB
Summary Report:
Instances move: 0 (out of 41731 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.852e+05 (3.430e+05 5.421e+05) (ext = 2.593e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4551.6MB
*** Finished refinePlace (2:08:23 mem=4551.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4551.6M)


Density : 0.9885
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=4551.6M) ***
** GigaOpt Optimizer WNS Slack -4.136 TNS Slack -223.589 Density 98.85
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.136| -72.847|
|reg2cgate |-1.565|  -9.396|
|reg2reg   |-1.412|-141.345|
|HEPG      |-1.565|-150.741|
|All Paths |-4.136|-223.589|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 592 constrained nets 
Layer 7 has 469 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:06:12 real=0:02:04 mem=4551.6M) ***

(I,S,L,T): WC_VIEW: 52.3872, 43.8365, 2.1503, 98.374
*** SetupOpt [finish] : cpu/real = 0:06:22.5/0:02:14.1 (2.9), totSession cpu/real = 2:08:25.4/0:36:32.7 (3.5), mem = 4342.1M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 456 nets with fixed/cover wires excluded.
Info: 592 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:08:25.8/0:36:33.0 (3.5), mem = 3922.1M
(I,S,L,T): WC_VIEW: 52.3872, 43.8365, 2.1503, 98.374
*info: 592 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
*info: 456 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -4.136 TNS Slack -223.589 Density 98.85
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.136| -72.847|
|reg2cgate |-1.565|  -9.396|
|reg2reg   |-1.412|-141.345|
|HEPG      |-1.565|-150.741|
|All Paths |-4.136|-223.589|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -1.565ns TNS -9.396ns; reg2reg* WNS -1.412ns TNS -141.345ns; HEPG WNS -1.565ns TNS -141.345ns; all paths WNS -4.136ns TNS -223.589ns; Real time 0:05:03
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.565|   -4.136|-150.741| -223.589|    98.85%|   0:00:00.0| 4133.6M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.552|   -4.136|-149.772| -222.620|    98.85%|   0:00:01.0| 4463.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/CN                      |
|  -1.552|   -4.136|-149.754| -222.601|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.552|   -4.136|-149.578| -222.425|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.552|   -4.136|-149.487| -222.334|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/CN                      |
|  -1.552|   -4.136|-149.355| -222.202|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.552|   -4.136|-149.318| -222.165|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -1.552|   -4.136|-149.232| -222.079|    98.85%|   0:00:01.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.552|   -4.136|-149.121| -221.969|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.552|   -4.136|-149.106| -221.953|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.552|   -4.136|-149.034| -221.881|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.552|   -4.136|-148.954| -221.801|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -1.552|   -4.136|-148.828| -221.675|    98.85%|   0:00:01.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -1.552|   -4.136|-148.688| -221.535|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/CN                      |
|  -1.552|   -4.136|-148.529| -221.377|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/CN                      |
|  -1.552|   -4.136|-148.520| -221.367|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/CN                      |
|  -1.552|   -4.136|-148.411| -221.258|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.552|   -4.136|-148.268| -221.115|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.552|   -4.136|-148.087| -220.935|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.552|   -4.136|-148.066| -220.913|    98.85%|   0:00:01.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.552|   -4.136|-146.728| -219.575|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_1_/CN                      |
|  -1.552|   -4.136|-146.721| -219.569|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_1_/CN                      |
|  -1.552|   -4.136|-146.718| -219.565|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_1_/CN                      |
|  -1.552|   -4.136|-146.629| -219.476|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -1.552|   -4.136|-146.542| -219.389|    98.85%|   0:00:01.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.552|   -4.136|-146.504| -219.352|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.552|   -4.136|-146.479| -219.327|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz |
|        |         |        |         |          |            |        |          |         | er/q_sync_regs_reg_0_/D                            |
|  -1.552|   -4.136|-146.415| -219.262|    98.85%|   0:00:00.0| 4464.8M|   WC_VIEW|  reg2reg| normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz |
|        |         |        |         |          |            |        |          |         | er/q_sync_regs_reg_0_/D                            |
|  -1.552|   -4.136|-146.391| -219.238|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz |
|        |         |        |         |          |            |        |          |         | er/q_sync_regs_reg_0_/D                            |
|  -1.552|   -4.136|-146.365| -219.213|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz |
|        |         |        |         |          |            |        |          |         | er/q_sync_regs_reg_0_/D                            |
|  -1.552|   -4.136|-146.340| -219.187|    98.85%|   0:00:01.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz |
|        |         |        |         |          |            |        |          |         | er/q_sync_regs_reg_0_/D                            |
|  -1.552|   -4.136|-146.254| -219.102|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -1.552|   -4.136|-146.223| -219.070|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -1.552|   -4.136|-146.165| -219.012|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.552|   -4.136|-146.132| -218.979|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -1.552|   -4.136|-146.126| -218.973|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -1.552|   -4.136|-146.118| -218.965|    98.85%|   0:00:01.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.552|   -4.136|-146.070| -218.917|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.552|   -4.136|-146.042| -218.889|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.552|   -4.136|-146.029| -218.877|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.552|   -4.136|-146.018| -218.865|    98.85%|   0:00:01.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.552|   -4.136|-144.106| -216.953|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__7_/D               |
|  -1.552|   -4.136|-144.105| -216.953|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__7_/D               |
|  -1.552|   -4.136|-144.075| -216.922|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__7_/D               |
|  -1.552|   -4.136|-142.051| -214.898|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__7_/D               |
|  -1.552|   -4.136|-141.894| -214.741|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__10_/D              |
|  -1.552|   -4.136|-141.691| -214.538|    98.85%|   0:00:01.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__10_/D              |
|  -1.552|   -4.136|-141.674| -214.521|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__10_/D              |
|  -1.552|   -4.136|-141.327| -214.174|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__10_/D              |
|  -1.552|   -4.136|-141.279| -214.126|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__10_/D              |
|  -1.552|   -4.136|-141.256| -214.103|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__10_/D              |
|  -1.552|   -4.136|-141.065| -213.913|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__9_/D               |
|  -1.552|   -4.136|-141.037| -213.884|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/CN                      |
|  -1.552|   -4.136|-140.822| -213.670|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__6_/D               |
|  -1.552|   -4.136|-140.373| -213.221|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__2_/D               |
|  -1.552|   -4.136|-140.012| -212.859|    98.85%|   0:00:01.0| 4502.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.552|   -4.136|-139.906| -212.753|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__1_/D               |
|  -1.552|   -4.136|-139.781| -212.628|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__1_/D               |
|  -1.552|   -4.136|-138.754| -211.602|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__3_/D               |
|  -1.552|   -4.136|-138.638| -211.485|    98.85%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__3_/D               |
|  -1.552|   -4.136|-136.477| -209.325|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__2_/D               |
|  -1.552|   -4.136|-136.400| -209.247|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__2_/D               |
|  -1.552|   -4.136|-135.268| -208.115|    98.85%|   0:00:01.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__6_/D               |
|  -1.552|   -4.136|-135.059| -207.906|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__0_/D               |
|  -1.552|   -4.136|-134.743| -207.591|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__5_/D               |
|  -1.552|   -4.136|-134.091| -206.938|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__5__9_/D               |
|  -1.552|   -4.136|-132.718| -205.566|    98.85%|   0:00:01.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__4__7_/D               |
|  -1.552|   -4.136|-131.369| -204.216|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.552|   -4.136|-131.367| -204.214|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.552|   -4.136|-131.308| -204.155|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__2_/D               |
|  -1.552|   -4.136|-131.232| -204.079|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__4_/D               |
|  -1.552|   -4.136|-130.160| -203.007|    98.85%|   0:00:01.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__2_/D               |
|  -1.552|   -4.136|-129.873| -202.721|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__5__4_/D               |
|  -1.552|   -4.136|-129.410| -202.258|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.552|   -4.136|-129.221| -202.068|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.552|   -4.136|-129.141| -201.988|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.552|   -4.136|-128.313| -201.160|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__1_/D               |
|  -1.552|   -4.136|-127.617| -200.464|    98.85%|   0:00:01.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__1_/D               |
|  -1.552|   -4.136|-126.946| -199.793|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.552|   -4.136|-126.810| -199.657|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.552|   -4.136|-126.720| -199.568|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.552|   -4.136|-126.575| -199.422|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.552|   -4.136|-126.354| -199.201|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.552|   -4.136|-126.329| -199.176|    98.85%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.552|   -4.136|-126.269| -199.116|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.552|   -4.136|-126.250| -199.098|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.552|   -4.136|-125.971| -198.818|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__1_/D               |
|  -1.552|   -4.136|-125.845| -198.692|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__1_/D               |
|  -1.552|   -4.136|-125.739| -198.586|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__1_/D               |
|  -1.552|   -4.136|-125.321| -198.168|    98.86%|   0:00:01.0| 4549.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.552|   -4.136|-125.246| -198.094|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.552|   -4.136|-125.142| -197.989|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.552|   -4.136|-124.880| -197.727|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__2_/D               |
|  -1.552|   -4.136|-124.804| -197.652|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__2_/D               |
|  -1.552|   -4.136|-123.662| -196.509|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.552|   -4.136|-123.244| -196.091|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__3_/D               |
|  -1.552|   -4.136|-123.061| -195.908|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_7_/D                           |
|  -1.552|   -4.136|-122.536| -195.383|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.552|   -4.136|-122.507| -195.355|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -1.552|   -4.136|-122.381| -195.228|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.552|   -4.136|-122.329| -195.176|    98.86%|   0:00:01.0| 4549.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.552|   -4.136|-122.289| -195.136|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.552|   -4.136|-122.037| -194.884|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.552|   -4.136|-122.016| -194.863|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.552|   -4.136|-122.006| -194.854|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.552|   -4.136|-122.002| -194.849|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.552|   -4.136|-121.904| -194.751|    98.86%|   0:00:00.0| 4549.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__3_/D               |
|  -1.552|   -4.136|-121.007| -193.854|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.552|   -4.136|-119.666| -192.513|    98.86%|   0:00:01.0| 4557.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__3__5_/D               |
|  -1.552|   -4.136|-119.650| -192.498|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__3__5_/D               |
|  -1.552|   -4.136|-118.070| -190.917|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__3_/D               |
|  -1.552|   -4.136|-118.041| -190.889|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__3_/D               |
|  -1.552|   -4.136|-117.474| -190.321|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -1.552|   -4.136|-117.296| -190.143|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -1.552|   -4.136|-117.274| -190.122|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -1.552|   -4.136|-116.491| -189.338|    98.86%|   0:00:01.0| 4557.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__10_/D              |
|  -1.552|   -4.136|-116.478| -189.325|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__10_/D              |
|  -1.552|   -4.136|-116.438| -189.285|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__10_/D              |
|  -1.552|   -4.136|-115.290| -188.137|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.552|   -4.136|-115.283| -188.130|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.552|   -4.136|-115.249| -188.096|    98.86%|   0:00:01.0| 4557.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.552|   -4.136|-114.883| -187.731|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__1_/D               |
|  -1.552|   -4.136|-114.874| -187.722|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__1_/D               |
|  -1.552|   -4.136|-114.545| -187.392|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.552|   -4.136|-114.179| -187.026|    98.86%|   0:00:01.0| 4557.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.552|   -4.136|-114.171| -187.018|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.552|   -4.136|-113.709| -186.556|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.552|   -4.136|-113.698| -186.546|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.552|   -4.136|-113.698| -186.546|    98.86%|   0:00:00.0| 4557.1M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:11 real=0:00:20.0 mem=4557.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:11 real=0:00:20.0 mem=4557.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.136| -72.847|
|reg2cgate |-1.552|  -5.060|
|reg2reg   |-1.412|-108.639|
|HEPG      |-1.552|-113.698|
|All Paths |-4.136|-186.546|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -1.552ns TNS -5.060ns; reg2reg* WNS -1.412ns TNS -108.638ns; HEPG WNS -1.552ns TNS -108.638ns; all paths WNS -4.136ns TNS -186.545ns; Real time 0:05:24
** GigaOpt Optimizer WNS Slack -4.136 TNS Slack -186.546 Density 98.86
*** Starting refinePlace (2:09:48 mem=4557.1M) ***
Total net bbox length = 8.851e+05 (3.430e+05 5.420e+05) (ext = 2.593e+04)
Density distribution unevenness ratio = 0.915%
Density distribution unevenness ratio = 3.662%
Move report: Timing Driven Placement moves 75451 insts, mean move: 9.85 um, max move: 236.00 um
	Max move on inst (normalizer_inst/U13325): (472.20, 33.40) --> (455.80, 253.00)
	Runtime: CPU: 0:00:42.9 REAL: 0:00:12.0 MEM: 4607.2MB
Move report: Detail placement moves 73721 insts, mean move: 11.82 um, max move: 248.20 um
	Max move on inst (normalizer_inst/FE_RC_456_0): (454.00, 253.00) --> (466.40, 17.20)
	Runtime: CPU: 0:00:09.4 REAL: 0:00:06.0 MEM: 4607.2MB
Summary Report:
Instances move: 41486 (out of 41711 movable)
Instances flipped: 73
Mean displacement: 11.66 um
Max displacement: 339.20 um (Instance: normalizer_inst/U13522) (391, 483.4) -> (418.8, 172)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.097e+06 (3.558e+05 7.407e+05) (ext = 2.765e+04)
Runtime: CPU: 0:00:52.4 REAL: 0:00:18.0 MEM: 4607.2MB
*** Finished refinePlace (2:10:40 mem=4607.2M) ***
Finished re-routing un-routed nets (0:00:00.9 4607.2M)


Density : 0.9886
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:01:04 real=0:00:23.0 mem=4607.2M) ***
** GigaOpt Optimizer WNS Slack -4.139 TNS Slack -270.113 Density 98.86
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.939|   -4.139|-197.302| -270.113|    98.86%|   0:00:00.0| 4607.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.742|   -4.139|-196.950| -269.761|    98.86%|   0:00:01.0| 4607.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.713|   -4.139|-196.921| -269.732|    98.86%|   0:00:00.0| 4607.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.696|   -4.139|-196.904| -269.715|    98.86%|   0:00:00.0| 4607.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.687|   -4.139|-196.895| -269.706|    98.86%|   0:00:01.0| 4607.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.677|   -4.139|-196.886| -269.697|    98.86%|   0:00:00.0| 4607.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.670|   -4.139|-196.878| -269.689|    98.86%|   0:00:00.0| 4607.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.661|   -4.139|-196.826| -269.637|    98.86%|   0:00:00.0| 4607.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.661|   -4.139|-196.826| -269.637|    98.86%|   0:00:00.0| 4607.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.9 real=0:00:02.0 mem=4607.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.9 real=0:00:02.0 mem=4607.2M) ***
** GigaOpt Optimizer WNS Slack -4.139 TNS Slack -269.637 Density 98.86
*** Starting refinePlace (2:11:00 mem=4607.2M) ***
Total net bbox length = 1.096e+06 (3.558e+05 7.404e+05) (ext = 2.765e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4607.2MB
Summary Report:
Instances move: 0 (out of 41707 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.096e+06 (3.558e+05 7.404e+05) (ext = 2.765e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4607.2MB
*** Finished refinePlace (2:11:03 mem=4607.2M) ***
Finished re-routing un-routed nets (0:00:00.0 4607.2M)


Density : 0.9886
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:04.0 mem=4607.2M) ***
** GigaOpt Optimizer WNS Slack -4.139 TNS Slack -269.674 Density 98.86
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.139| -72.811|
|reg2cgate |-1.385|  -9.837|
|reg2reg   |-1.668|-187.026|
|HEPG      |-1.668|-196.863|
|All Paths |-4.139|-269.674|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 592 constrained nets 
Layer 7 has 578 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:30 real=0:00:51.0 mem=4607.2M) ***

(I,S,L,T): WC_VIEW: 52.6315, 48.7484, 2.15332, 103.533
*** SetupOpt [finish] : cpu/real = 0:02:39.2/0:01:00.3 (2.6), totSession cpu/real = 2:11:05.0/0:37:33.3 (3.5), mem = 4397.7M
End: GigaOpt Optimization in TNS mode
Info: 456 nets with fixed/cover wires excluded.
Info: 592 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:11:06.2/0:37:34.5 (3.5), mem = 4172.7M
(I,S,L,T): WC_VIEW: 52.6315, 48.7484, 2.15332, 103.533
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -4.139  TNS Slack -269.674 Density 98.86
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.86%|        -|  -4.139|-269.674|   0:00:00.0| 4172.7M|
|    98.77%|      135|  -4.139|-269.380|   0:00:02.0| 4478.0M|
|    98.77%|        1|  -4.139|-269.380|   0:00:01.0| 4478.0M|
|    98.77%|      407|  -4.139|-268.738|   0:00:04.0| 4478.0M|
|    98.39%|      490|  -4.139|-267.588|   0:00:04.0| 4478.0M|
|    96.09%|     5212|  -4.139|-266.926|   0:00:16.0| 4478.0M|
|    95.94%|      382|  -4.139|-266.908|   0:00:04.0| 4478.0M|
|    95.92%|       39|  -4.139|-266.901|   0:00:01.0| 4478.0M|
|    95.92%|        4|  -4.139|-266.901|   0:00:00.0| 4478.0M|
|    95.92%|        0|  -4.139|-266.901|   0:00:01.0| 4478.0M|
|    95.92%|        5|  -4.139|-266.887|   0:00:00.0| 4478.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -4.139  TNS Slack -266.887 Density 95.92
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 592 constrained nets 
Layer 7 has 159 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:41) (real = 0:00:35.0) **
*** Starting refinePlace (2:12:48 mem=4478.0M) ***
Total net bbox length = 1.088e+06 (3.565e+05 7.314e+05) (ext = 2.764e+04)
Move report: Detail placement moves 734 insts, mean move: 7.05 um, max move: 138.00 um
	Max move on inst (FILLER__5_4650): (80.20, 161.20) --> (216.40, 159.40)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 4505.5MB
Summary Report:
Instances move: 136 (out of 41045 movable)
Instances flipped: 15
Mean displacement: 1.82 um
Max displacement: 7.60 um (Instance: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U205) (92.8, 29.8) -> (95, 24.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D0
Total net bbox length = 1.088e+06 (3.566e+05 7.315e+05) (ext = 2.764e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4505.5MB
*** Finished refinePlace (2:12:51 mem=4505.5M) ***
Finished re-routing un-routed nets (0:00:00.0 4505.5M)


Density : 0.9592
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.2 real=0:00:03.0 mem=4505.5M) ***
(I,S,L,T): WC_VIEW: 49.2232, 45.1865, 2.04755, 96.4573
*** AreaOpt [finish] : cpu/real = 0:01:46.3/0:00:39.1 (2.7), totSession cpu/real = 2:12:52.5/0:38:13.6 (3.5), mem = 4505.5M
End: Area Reclaim Optimization (cpu=0:01:47, real=0:00:39, mem=3963.48M, totSessionCpu=2:12:53).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4000.10 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4000.10 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 456  Num Prerouted Wires = 37972
[NR-eGR] Read numTotalNets=43412  numIgnoredNets=456
[NR-eGR] There are 136 clock nets ( 136 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42820 
[NR-eGR] Rule id: 1  Nets: 136 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 159 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.419660e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 136 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.33% V. EstWL: 1.527300e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 42661 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.17% V. EstWL: 1.107153e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-14)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)      1524( 1.57%)       311( 0.32%)        32( 0.03%)         3( 0.00%)   ( 1.93%) 
[NR-eGR]      M3  (3)       152( 0.15%)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]      M4  (4)       670( 0.74%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.74%) 
[NR-eGR]      M5  (5)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)       154( 0.16%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]      M7  (7)         9( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2511( 0.37%)       316( 0.05%)        32( 0.00%)         3( 0.00%)   ( 0.42%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.04% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.05% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 1.670000e+00um, number of vias: 135381
[NR-eGR]     M2  (2V) length: 2.888149e+05um, number of vias: 186372
[NR-eGR]     M3  (3H) length: 2.998437e+05um, number of vias: 36851
[NR-eGR]     M4  (4V) length: 2.301256e+05um, number of vias: 17569
[NR-eGR]     M5  (5H) length: 1.073297e+05um, number of vias: 8905
[NR-eGR]     M6  (6V) length: 2.335399e+05um, number of vias: 1664
[NR-eGR]     M7  (7H) length: 7.706700e+03um, number of vias: 1841
[NR-eGR]     M8  (8V) length: 4.093503e+04um, number of vias: 0
[NR-eGR] Total length: 1.208297e+06um, number of vias: 388583
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.108800e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.33 sec, Real: 1.90 sec, Curr Mem: 3890.09 MB )
Extraction called for design 'dualcore' of instances=75574 and nets=43530 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3879.094M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3895.32)
Total number of fetched objects 43787
End delay calculation. (MEM=4246.24 CPU=0:00:06.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4246.24 CPU=0:00:08.5 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 456 nets with fixed/cover wires excluded.
Info: 592 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:13:11.5/0:38:21.3 (3.5), mem = 4214.2M
(I,S,L,T): WC_VIEW: 49.3875, 48.0111, 2.04755, 99.4461
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   139|   601|    -0.93|   127|   127|    -0.05|     0|     0|     0|     0|    -3.67|  -346.20|       0|       0|       0|  95.92|          |         |
|    36|   243|    -0.29|    34|    34|    -0.03|     0|     0|     0|     0|    -3.67|  -336.26|       0|       0|     105|  95.92| 0:00:00.0|  4476.6M|
|    35|   241|    -0.29|    34|    34|    -0.03|     0|     0|     0|     0|    -3.67|  -336.26|       0|       0|       1|  95.92| 0:00:01.0|  4476.6M|
|    35|   241|    -0.29|    34|    34|    -0.03|     0|     0|     0|     0|    -3.67|  -336.26|       0|       0|       0|  95.92| 0:00:00.0|  4476.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 592 constrained nets 
Layer 7 has 90 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 47 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:07.4 real=0:00:02.0 mem=4476.6M) ***

*** Starting refinePlace (2:13:26 mem=4476.6M) ***
Total net bbox length = 1.088e+06 (3.566e+05 7.315e+05) (ext = 2.764e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4476.6MB
Summary Report:
Instances move: 0 (out of 41045 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.088e+06 (3.566e+05 7.315e+05) (ext = 2.764e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4476.6MB
*** Finished refinePlace (2:13:30 mem=4476.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4476.6M)


Density : 0.9592
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=4476.6M) ***
(I,S,L,T): WC_VIEW: 49.3608, 48.0148, 2.04813, 99.4237
*** DrvOpt [finish] : cpu/real = 0:00:19.7/0:00:09.9 (2.0), totSession cpu/real = 2:13:31.2/0:38:31.2 (3.5), mem = 4268.6M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -1.699 -> -2.017 (bump = 0.318)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 456 nets with fixed/cover wires excluded.
Info: 592 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:13:31.6/0:38:31.6 (3.5), mem = 4268.6M
(I,S,L,T): WC_VIEW: 49.3608, 48.0148, 2.04813, 99.4237
*info: 592 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
*info: 456 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.668 TNS Slack -336.264 Density 95.92
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.668| -63.482|
|reg2cgate |-1.302| -11.313|
|reg2reg   |-1.925|-261.469|
|HEPG      |-1.925|-272.782|
|All Paths |-3.668|-336.264|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -1.302ns TNS -11.314ns; reg2reg* WNS -1.925ns TNS -261.471ns; HEPG WNS -1.925ns TNS -261.471ns; all paths WNS -3.668ns TNS -336.266ns; Real time 0:07:01
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.925|   -3.668|-272.782| -336.264|    95.92%|   0:00:00.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.653|   -3.668|-266.773| -330.256|    95.92%|   0:00:01.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.571|   -3.668|-265.013| -328.495|    95.92%|   0:00:00.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.556|   -3.668|-264.985| -328.467|    95.92%|   0:00:00.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.503|   -3.668|-263.700| -327.182|    95.92%|   0:00:00.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.478|   -3.668|-263.637| -327.119|    95.92%|   0:00:00.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.448|   -3.668|-263.350| -326.833|    95.92%|   0:00:00.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.444|   -3.668|-263.347| -326.829|    95.92%|   0:00:00.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.444|   -3.668|-263.331| -326.813|    95.92%|   0:00:00.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.433|   -3.668|-263.312| -326.794|    95.93%|   0:00:01.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.433|   -3.668|-263.285| -326.767|    95.93%|   0:00:00.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.426|   -3.668|-263.271| -326.753|    95.93%|   0:00:00.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.420|   -3.668|-261.443| -324.925|    95.93%|   0:00:00.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.420|   -3.668|-261.443| -324.925|    95.93%|   0:00:00.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.2 real=0:00:02.0 mem=4476.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.668|   -3.668| -63.482| -324.925|    95.93%|   0:00:00.0| 4476.6M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -3.579|   -3.579| -62.810| -324.253|    95.93%|   0:00:00.0| 4476.6M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -3.568|   -3.568| -62.765| -324.208|    95.93%|   0:00:00.0| 4476.6M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -3.568|   -3.568| -62.765| -324.208|    95.93%|   0:00:00.0| 4476.6M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4476.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.6 real=0:00:02.0 mem=4476.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.568| -62.765|
|reg2cgate |-1.302| -11.313|
|reg2reg   |-1.420|-250.129|
|HEPG      |-1.420|-261.443|
|All Paths |-3.568|-324.208|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -1.302ns TNS -11.314ns; reg2reg* WNS -1.420ns TNS -250.131ns; HEPG WNS -1.420ns TNS -250.131ns; all paths WNS -3.568ns TNS -324.210ns; Real time 0:07:03
** GigaOpt Optimizer WNS Slack -3.568 TNS Slack -324.208 Density 95.93
*** Starting refinePlace (2:13:46 mem=4476.6M) ***
Total net bbox length = 1.086e+06 (3.565e+05 7.296e+05) (ext = 2.816e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 4476.6MB
Summary Report:
Instances move: 0 (out of 41042 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.086e+06 (3.565e+05 7.296e+05) (ext = 2.816e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 4476.6MB
*** Finished refinePlace (2:13:49 mem=4476.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4476.6M)


Density : 0.9593
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:03.0 mem=4476.6M) ***
** GigaOpt Optimizer WNS Slack -3.568 TNS Slack -324.272 Density 95.93
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.568| -62.765|
|reg2cgate |-1.302| -11.313|
|reg2reg   |-1.440|-250.194|
|HEPG      |-1.440|-261.507|
|All Paths |-3.568|-324.272|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 592 constrained nets 
Layer 7 has 88 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:10.4 real=0:00:06.0 mem=4476.6M) ***

(I,S,L,T): WC_VIEW: 49.3631, 47.9678, 2.04828, 99.3792
*** SetupOpt [finish] : cpu/real = 0:00:19.0/0:00:14.3 (1.3), totSession cpu/real = 2:13:50.6/0:38:46.0 (3.5), mem = 4268.6M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.699 -> -1.552 (bump = -0.147)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -266.939 -> -324.272
Begin: GigaOpt TNS recovery
Info: 456 nets with fixed/cover wires excluded.
Info: 592 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:13:51.4/0:38:46.7 (3.5), mem = 4268.6M
(I,S,L,T): WC_VIEW: 49.3631, 47.9678, 2.04828, 99.3792
*info: 592 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
*info: 456 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.568 TNS Slack -324.272 Density 95.93
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.568| -62.765|
|reg2cgate |-1.302| -11.313|
|reg2reg   |-1.440|-250.194|
|HEPG      |-1.440|-261.507|
|All Paths |-3.568|-324.272|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -1.302ns TNS -11.314ns; reg2reg* WNS -1.440ns TNS -250.196ns; HEPG WNS -1.440ns TNS -250.196ns; all paths WNS -3.568ns TNS -324.274ns; Real time 0:07:16
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.440|   -3.568|-261.507| -324.272|    95.93%|   0:00:01.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.434|   -3.568|-259.717| -322.482|    95.93%|   0:00:00.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.434|   -3.568|-259.682| -322.447|    95.93%|   0:00:00.0| 4476.6M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.434|   -3.568|-258.886| -321.651|    95.93%|   0:00:01.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
|  -1.434|   -3.568|-258.484| -321.249|    95.93%|   0:00:00.0| 4476.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
|  -1.434|   -3.568|-257.909| -320.674|    95.93%|   0:00:00.0| 4495.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.434|   -3.568|-257.889| -320.654|    95.93%|   0:00:00.0| 4495.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.434|   -3.568|-256.839| -319.604|    95.93%|   0:00:00.0| 4495.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -1.434|   -3.568|-256.828| -319.593|    95.93%|   0:00:00.0| 4495.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -1.434|   -3.568|-256.766| -319.531|    95.93%|   0:00:00.0| 4495.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -1.434|   -3.568|-256.673| -319.438|    95.93%|   0:00:00.0| 4495.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.434|   -3.568|-256.661| -319.426|    95.93%|   0:00:01.0| 4495.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.434|   -3.568|-256.646| -319.410|    95.93%|   0:00:00.0| 4495.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.434|   -3.568|-256.471| -319.236|    95.93%|   0:00:00.0| 4495.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -1.434|   -3.568|-256.421| -319.185|    95.93%|   0:00:00.0| 4498.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -1.434|   -3.568|-256.198| -318.963|    95.93%|   0:00:00.0| 4498.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -1.434|   -3.568|-256.017| -318.782|    95.93%|   0:00:00.0| 4498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.434|   -3.568|-254.995| -317.760|    95.93%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.434|   -3.568|-254.589| -317.354|    95.93%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.434|   -3.568|-254.585| -317.350|    95.93%|   0:00:01.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.434|   -3.568|-254.526| -317.291|    95.93%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/CN                      |
|  -1.434|   -3.568|-254.478| -317.243|    95.93%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/CN                      |
|  -1.434|   -3.568|-254.416| -317.181|    95.93%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/CN                      |
|  -1.434|   -3.568|-254.314| -317.079|    95.93%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.434|   -3.568|-253.620| -316.384|    95.93%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.434|   -3.568|-253.229| -315.993|    95.93%|   0:00:01.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/D                       |
|  -1.434|   -3.568|-253.219| -315.984|    95.93%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/D                       |
|  -1.434|   -3.568|-253.126| -315.891|    95.93%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/D                       |
|  -1.434|   -3.568|-252.681| -315.446|    95.93%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/CN                      |
|  -1.434|   -3.568|-252.364| -315.129|    95.93%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.434|   -3.568|-252.250| -315.015|    95.93%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.434|   -3.568|-251.578| -314.343|    95.93%|   0:00:01.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/CN                      |
|  -1.434|   -3.568|-250.238| -313.003|    95.93%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.434|   -3.568|-249.406| -312.171|    95.93%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.434|   -3.568|-248.493| -311.258|    95.93%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.434|   -3.568|-248.074| -310.839|    95.93%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.434|   -3.568|-247.642| -310.407|    95.94%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.434|   -3.568|-247.549| -310.314|    95.94%|   0:00:01.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.434|   -3.568|-247.258| -310.023|    95.94%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.434|   -3.568|-247.239| -310.004|    95.94%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.434|   -3.568|-247.114| -309.879|    95.94%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/CN                      |
|  -1.434|   -3.568|-246.981| -309.746|    95.94%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/CN                      |
|  -1.434|   -3.568|-246.252| -309.017|    95.94%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.434|   -3.568|-246.245| -309.009|    95.94%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.434|   -3.568|-245.890| -308.655|    95.94%|   0:00:01.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.434|   -3.568|-245.849| -308.614|    95.94%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.434|   -3.568|-245.471| -308.236|    95.94%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.434|   -3.568|-245.142| -307.907|    95.94%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.434|   -3.568|-245.061| -307.826|    95.94%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.434|   -3.568|-243.704| -306.469|    95.94%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_1_/CN                      |
|  -1.434|   -3.568|-243.487| -306.252|    95.94%|   0:00:01.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.434|   -3.568|-243.425| -306.190|    95.94%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.434|   -3.568|-243.339| -306.103|    95.94%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.434|   -3.568|-243.206| -305.971|    95.94%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.434|   -3.568|-243.058| -305.823|    95.94%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.434|   -3.568|-242.724| -305.489|    95.94%|   0:00:00.0| 4501.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.434|   -3.568|-242.226| -304.991|    95.94%|   0:00:01.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.434|   -3.568|-242.213| -304.978|    95.94%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.434|   -3.568|-242.003| -304.768|    95.94%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.434|   -3.568|-241.456| -304.221|    95.95%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.434|   -3.568|-241.441| -304.206|    95.95%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.434|   -3.568|-241.387| -304.152|    95.95%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.434|   -3.568|-241.367| -304.132|    95.95%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.434|   -3.568|-238.586| -301.351|    95.95%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.434|   -3.568|-238.516| -301.281|    95.95%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.434|   -3.568|-238.481| -301.246|    95.95%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.434|   -3.568|-238.334| -301.099|    95.95%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.434|   -3.568|-238.267| -301.032|    95.95%|   0:00:01.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.434|   -3.568|-238.261| -301.026|    95.95%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.434|   -3.568|-237.800| -300.565|    95.95%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.434|   -3.568|-237.767| -300.532|    95.95%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.434|   -3.568|-237.743| -300.508|    95.95%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.434|   -3.568|-237.076| -299.841|    95.95%|   0:00:01.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.434|   -3.568|-237.064| -299.829|    95.95%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.434|   -3.568|-237.022| -299.787|    95.96%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.434|   -3.568|-236.745| -299.510|    95.96%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.434|   -3.568|-236.712| -299.477|    95.96%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.434|   -3.568|-236.678| -299.443|    95.96%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.434|   -3.568|-236.427| -299.192|    95.96%|   0:00:01.0| 4504.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.434|   -3.568|-236.419| -299.184|    95.96%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.434|   -3.568|-236.357| -299.122|    95.96%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.434|   -3.568|-235.721| -298.485|    95.96%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.434|   -3.568|-235.694| -298.459|    95.97%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.434|   -3.568|-235.693| -298.458|    95.97%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.434|   -3.568|-235.185| -297.950|    95.97%|   0:00:01.0| 4504.8M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_2__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -1.434|   -3.568|-235.150| -297.915|    95.97%|   0:00:00.0| 4504.8M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_2__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -1.434|   -3.568|-234.790| -297.555|    95.97%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.434|   -3.568|-234.700| -297.465|    95.97%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.434|   -3.568|-233.540| -296.305|    95.97%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.434|   -3.568|-233.509| -296.274|    95.97%|   0:00:01.0| 4504.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.434|   -3.568|-233.479| -296.244|    95.97%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.434|   -3.568|-233.474| -296.239|    95.97%|   0:00:00.0| 4504.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.434|   -3.568|-233.104| -295.869|    95.97%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.434|   -3.568|-233.073| -295.838|    95.97%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.434|   -3.568|-233.005| -295.770|    95.98%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.434|   -3.568|-232.894| -295.659|    95.98%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.434|   -3.568|-232.859| -295.624|    95.98%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.434|   -3.568|-232.585| -295.350|    95.98%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__2_/D               |
|  -1.434|   -3.568|-232.541| -295.306|    95.98%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.434|   -3.568|-232.500| -295.265|    95.98%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.434|   -3.568|-232.496| -295.261|    95.98%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.434|   -3.568|-232.493| -295.258|    95.98%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.434|   -3.568|-231.270| -294.035|    95.99%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.434|   -3.568|-231.221| -293.986|    95.99%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.434|   -3.568|-231.189| -293.954|    95.99%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.434|   -3.568|-231.186| -293.951|    95.99%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.434|   -3.568|-231.040| -293.805|    95.99%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.434|   -3.568|-230.933| -293.698|    96.00%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.434|   -3.568|-230.932| -293.697|    96.00%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.434|   -3.568|-230.918| -293.683|    96.00%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.434|   -3.568|-230.135| -292.900|    96.00%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -1.434|   -3.568|-230.081| -292.846|    96.00%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -1.434|   -3.568|-229.066| -291.831|    96.00%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.434|   -3.568|-228.753| -291.518|    96.00%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__7_/D               |
|  -1.434|   -3.568|-228.651| -291.416|    96.00%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__7_/D               |
|  -1.434|   -3.568|-228.514| -291.279|    96.00%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__7_/D               |
|  -1.434|   -3.568|-228.208| -290.972|    96.00%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.434|   -3.568|-228.206| -290.971|    96.00%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.434|   -3.568|-228.042| -290.807|    96.00%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.434|   -3.568|-228.010| -290.775|    96.00%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.434|   -3.568|-228.000| -290.765|    96.00%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.434|   -3.568|-227.406| -290.171|    96.01%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.434|   -3.568|-227.393| -290.158|    96.01%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.434|   -3.568|-226.630| -289.395|    96.01%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__3_/D               |
|  -1.434|   -3.568|-226.629| -289.394|    96.01%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__3_/D               |
|  -1.434|   -3.568|-226.622| -289.387|    96.01%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__3_/D               |
|  -1.434|   -3.568|-203.994| -266.759|    96.01%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.434|   -3.568|-203.991| -266.756|    96.01%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.434|   -3.568|-203.986| -266.750|    96.01%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.434|   -3.568|-203.684| -266.449|    96.01%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__2_/D               |
|  -1.434|   -3.568|-203.635| -266.400|    96.01%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__2_/D               |
|  -1.434|   -3.568|-203.631| -266.396|    96.01%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__2_/D               |
|  -1.434|   -3.568|-203.628| -266.393|    96.02%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__2_/D               |
|  -1.434|   -3.568|-203.004| -265.769|    96.02%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__8_/D               |
|  -1.434|   -3.568|-202.987| -265.752|    96.02%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__8_/D               |
|  -1.434|   -3.568|-202.982| -265.746|    96.02%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__8_/D               |
|  -1.434|   -3.568|-202.322| -265.087|    96.02%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__4__0_/D               |
|  -1.434|   -3.568|-202.321| -265.086|    96.02%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__4__0_/D               |
|  -1.434|   -3.568|-202.279| -265.044|    96.02%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__5__5_/D               |
|  -1.434|   -3.568|-202.212| -264.977|    96.02%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__5__5_/D               |
|  -1.434|   -3.568|-202.179| -264.944|    96.02%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__5__5_/D               |
|  -1.434|   -3.568|-201.962| -264.726|    96.02%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__3_/D               |
|  -1.434|   -3.568|-201.946| -264.711|    96.02%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__3_/D               |
|  -1.434|   -3.568|-201.942| -264.707|    96.02%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__3_/D               |
|  -1.434|   -3.568|-201.786| -264.551|    96.02%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__1__7_/D               |
|  -1.434|   -3.568|-201.779| -264.544|    96.02%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__1__7_/D               |
|  -1.434|   -3.568|-199.102| -261.867|    96.03%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__3_/D               |
|  -1.434|   -3.568|-199.001| -261.766|    96.03%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__3_/D               |
|  -1.434|   -3.568|-198.996| -261.761|    96.03%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__3_/D               |
|  -1.434|   -3.568|-198.904| -261.669|    96.03%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_7_/D                           |
|  -1.434|   -3.568|-198.889| -261.654|    96.03%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_7_/D                           |
|  -1.434|   -3.568|-198.888| -261.653|    96.03%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_7_/D                           |
|  -1.434|   -3.568|-198.529| -261.294|    96.03%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.434|   -3.568|-198.527| -261.292|    96.03%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.434|   -3.568|-198.523| -261.288|    96.03%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.434|   -3.568|-196.667| -259.431|    96.03%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.434|   -3.568|-196.607| -259.372|    96.03%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.434|   -3.568|-196.572| -259.337|    96.03%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.434|   -3.568|-196.561| -259.326|    96.04%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.434|   -3.568|-195.074| -257.839|    96.04%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__7_/D               |
|  -1.434|   -3.568|-195.054| -257.819|    96.04%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__7_/D               |
|  -1.434|   -3.568|-194.784| -257.549|    96.04%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.434|   -3.568|-194.742| -257.506|    96.04%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.434|   -3.568|-193.405| -256.170|    96.04%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -1.434|   -3.568|-193.404| -256.169|    96.04%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -1.434|   -3.568|-193.404| -256.168|    96.04%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -1.434|   -3.568|-192.749| -255.514|    96.04%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.434|   -3.568|-192.674| -255.439|    96.05%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.434|   -3.568|-192.673| -255.438|    96.05%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.434|   -3.568|-192.664| -255.429|    96.05%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.434|   -3.568|-192.297| -255.062|    96.05%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -1.434|   -3.568|-192.273| -255.038|    96.05%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -1.434|   -3.568|-192.268| -255.033|    96.05%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -1.434|   -3.568|-192.260| -255.025|    96.05%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -1.434|   -3.568|-191.771| -254.536|    96.05%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory5_reg_16_/D     |
|  -1.434|   -3.568|-191.765| -254.530|    96.05%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory5_reg_16_/D     |
|  -1.434|   -3.568|-191.057| -253.821|    96.05%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.434|   -3.568|-191.020| -253.785|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.434|   -3.568|-191.015| -253.780|    96.06%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.434|   -3.568|-191.015| -253.780|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.434|   -3.568|-191.012| -253.777|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.434|   -3.568|-190.201| -252.966|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__10_/D              |
|  -1.434|   -3.568|-189.838| -252.603|    96.06%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -1.434|   -3.568|-189.600| -252.365|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_2_/D                          |
|  -1.434|   -3.568|-189.585| -252.350|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.434|   -3.568|-189.585| -252.350|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:41 real=0:00:33.0 mem=4523.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.568|   -3.568| -62.765| -252.350|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -3.568|   -3.568| -62.316| -251.901|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  default| psum_norm_1[7]                                     |
|  -3.568|   -3.568| -62.230| -251.815|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  default| psum_norm_1[3]                                     |
|  -3.568|   -3.568| -62.021| -251.605|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -3.568|   -3.568| -61.858| -251.443|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -3.568|   -3.568| -61.744| -251.329|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  default| psum_norm_1[8]                                     |
|  -3.568|   -3.568| -61.552| -251.137|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  default| psum_norm_2[9]                                     |
|  -3.568|   -3.568| -61.416| -251.001|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  default| psum_norm_1[10]                                    |
|  -3.568|   -3.568| -61.355| -250.940|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  default| psum_norm_2[9]                                     |
|  -3.568|   -3.568| -61.355| -250.940|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:00.0 mem=4523.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:43 real=0:00:34.0 mem=4523.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.568| -61.355|
|reg2cgate |-1.302|  -7.786|
|reg2reg   |-1.434|-181.799|
|HEPG      |-1.434|-189.585|
|All Paths |-3.568|-250.940|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -1.302ns TNS -7.786ns; reg2reg* WNS -1.434ns TNS -181.801ns; HEPG WNS -1.434ns TNS -181.801ns; all paths WNS -3.568ns TNS -250.942ns; Real time 0:07:50
** GigaOpt Optimizer WNS Slack -3.568 TNS Slack -250.940 Density 96.06
*** Starting refinePlace (2:15:44 mem=4523.9M) ***
Total net bbox length = 1.087e+06 (3.569e+05 7.299e+05) (ext = 2.848e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 4523.9MB
Summary Report:
Instances move: 0 (out of 41036 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.087e+06 (3.569e+05 7.299e+05) (ext = 2.848e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 4523.9MB
*** Finished refinePlace (2:15:47 mem=4523.9M) ***
Finished re-routing un-routed nets (0:00:00.0 4523.9M)


Density : 0.9606
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=4523.9M) ***
** GigaOpt Optimizer WNS Slack -3.568 TNS Slack -250.993 Density 96.06
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.568| -61.355|
|reg2cgate |-1.302|  -7.786|
|reg2reg   |-1.434|-181.852|
|HEPG      |-1.434|-189.638|
|All Paths |-3.568|-250.993|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 592 constrained nets 
Layer 7 has 88 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:49 real=0:00:38.0 mem=4523.9M) ***

(I,S,L,T): WC_VIEW: 49.5392, 48.1521, 2.056, 99.7474
*** SetupOpt [finish] : cpu/real = 0:01:57.5/0:00:46.2 (2.5), totSession cpu/real = 2:15:48.8/0:39:32.9 (3.4), mem = 4315.9M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.306%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 456 nets with fixed/cover wires excluded.
Info: 592 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (3.7), totSession cpu/real = 2:15:49.1/0:39:33.2 (3.4), mem = 4315.9M
(I,S,L,T): WC_VIEW: 49.5392, 48.1521, 2.056, 99.7474
*info: 592 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
*info: 456 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.568 TNS Slack -250.993 Density 96.06
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.568| -61.355|
|reg2cgate |-1.302|  -7.786|
|reg2reg   |-1.434|-181.852|
|HEPG      |-1.434|-189.638|
|All Paths |-3.568|-250.993|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -1.302ns TNS -7.786ns; reg2reg* WNS -1.434ns TNS -181.854ns; HEPG WNS -1.434ns TNS -181.854ns; all paths WNS -3.568ns TNS -250.995ns; Real time 0:08:03
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.434|   -3.568|-189.638| -250.993|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.434|   -3.568|-189.638| -250.993|    96.06%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.434|   -3.568|-189.638| -250.993|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.434|   -3.568|-189.638| -250.994|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.434|   -3.568|-189.744| -251.100|    96.06%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.434|   -3.568|-189.638| -250.994|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.434|   -3.568|-189.744| -251.100|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.434|   -3.568|-189.638| -250.994|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.434|   -3.568|-189.626| -250.982|    96.06%|   0:00:01.0| 4523.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.434|   -3.568|-189.626| -250.981|    96.06%|   0:00:00.0| 4523.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__8_/D               |
|  -1.434|   -3.568|-189.576| -250.932|    96.06%|   0:00:00.0| 4520.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__5__7_/D               |
|  -1.434|   -3.568|-189.492| -250.848|    96.06%|   0:00:00.0| 4520.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__4__3_/D               |
|  -1.434|   -3.568|-189.477| -250.832|    96.06%|   0:00:01.0| 4520.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__4_/D               |
|  -1.434|   -3.568|-189.422| -250.777|    96.06%|   0:00:00.0| 4520.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -1.434|   -3.568|-189.400| -250.755|    96.06%|   0:00:00.0| 4520.9M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.434|   -3.568|-189.400| -250.755|    96.06%|   0:00:00.0| 4520.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.8 real=0:00:04.0 mem=4520.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.568|   -3.568| -61.355| -250.755|    96.06%|   0:00:00.0| 4520.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -3.568|   -3.568| -61.355| -250.755|    96.06%|   0:00:00.0| 4520.9M|   WC_VIEW|  default| psum_norm_2[8]                                     |
|  -3.568|   -3.568| -61.355| -250.755|    96.06%|   0:00:00.0| 4520.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4520.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.1 real=0:00:05.0 mem=4520.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.568| -61.355|
|reg2cgate |-1.302|  -7.653|
|reg2reg   |-1.434|-181.747|
|HEPG      |-1.434|-189.400|
|All Paths |-3.568|-250.755|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -1.302ns TNS -7.653ns; reg2reg* WNS -1.434ns TNS -181.749ns; HEPG WNS -1.434ns TNS -181.749ns; all paths WNS -3.568ns TNS -250.757ns; Real time 0:08:08
** GigaOpt Optimizer WNS Slack -3.568 TNS Slack -250.755 Density 96.06
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.568| -61.355|
|reg2cgate |-1.302|  -7.653|
|reg2reg   |-1.434|-181.747|
|HEPG      |-1.434|-189.400|
|All Paths |-3.568|-250.755|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 592 constrained nets 
Layer 7 has 88 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:10.0 real=0:00:06.0 mem=4520.9M) ***

(I,S,L,T): WC_VIEW: 49.5393, 48.1524, 2.05603, 99.7477
*** SetupOpt [finish] : cpu/real = 0:00:18.9/0:00:14.1 (1.3), totSession cpu/real = 2:16:08.0/0:39:47.2 (3.4), mem = 4312.9M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:15:31, real = 0:06:15, mem = 3224.0M, totSessionCpu=2:16:10 **
**optDesign ... cpu = 0:15:31, real = 0:06:15, mem = 3222.0M, totSessionCpu=2:16:10 **
** Profile ** Start :  cpu=0:00:00.0, mem=3917.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=3917.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3989.9M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3989.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -3.568  | -1.434  | -1.302  | -3.568  |
|           TNS (ns):|-250.757 |-181.749 | -7.653  | -61.355 |
|    Violating Paths:|  1290   |  1238   |   29    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.022   |      8 (8)       |
|   max_tran     |      3 (20)      |   -0.148   |      3 (20)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.102%
       (96.063% with Fillers)
Routing Overflow: 0.00% H and 0.05% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3989.9M
Info: 456 nets with fixed/cover wires excluded.
Info: 592 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3243.34MB/5246.23MB/3658.99MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3243.34MB/5246.23MB/3658.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3243.34MB/5246.23MB/3658.99MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 08:23:48 (2023-Mar-23 15:23:48 GMT)
2023-Mar-23 08:23:48 (2023-Mar-23 15:23:48 GMT): 10%
2023-Mar-23 08:23:48 (2023-Mar-23 15:23:48 GMT): 20%
2023-Mar-23 08:23:48 (2023-Mar-23 15:23:48 GMT): 30%
2023-Mar-23 08:23:48 (2023-Mar-23 15:23:48 GMT): 40%
2023-Mar-23 08:23:48 (2023-Mar-23 15:23:48 GMT): 50%
2023-Mar-23 08:23:48 (2023-Mar-23 15:23:48 GMT): 60%
2023-Mar-23 08:23:48 (2023-Mar-23 15:23:48 GMT): 70%
2023-Mar-23 08:23:49 (2023-Mar-23 15:23:49 GMT): 80%
2023-Mar-23 08:23:49 (2023-Mar-23 15:23:49 GMT): 90%

Finished Levelizing
2023-Mar-23 08:23:49 (2023-Mar-23 15:23:49 GMT)

Starting Activity Propagation
2023-Mar-23 08:23:49 (2023-Mar-23 15:23:49 GMT)
2023-Mar-23 08:23:49 (2023-Mar-23 15:23:49 GMT): 10%
2023-Mar-23 08:23:49 (2023-Mar-23 15:23:49 GMT): 20%

Finished Activity Propagation
2023-Mar-23 08:23:50 (2023-Mar-23 15:23:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3244.81MB/5246.23MB/3658.99MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 08:23:50 (2023-Mar-23 15:23:50 GMT)
2023-Mar-23 08:23:52 (2023-Mar-23 15:23:52 GMT): 10%
2023-Mar-23 08:23:52 (2023-Mar-23 15:23:52 GMT): 20%
2023-Mar-23 08:23:52 (2023-Mar-23 15:23:52 GMT): 30%
2023-Mar-23 08:23:52 (2023-Mar-23 15:23:52 GMT): 40%
2023-Mar-23 08:23:52 (2023-Mar-23 15:23:52 GMT): 50%
2023-Mar-23 08:23:52 (2023-Mar-23 15:23:52 GMT): 60%
2023-Mar-23 08:23:52 (2023-Mar-23 15:23:52 GMT): 70%
2023-Mar-23 08:23:52 (2023-Mar-23 15:23:52 GMT): 80%
2023-Mar-23 08:23:52 (2023-Mar-23 15:23:52 GMT): 90%

Finished Calculating power
2023-Mar-23 08:23:52 (2023-Mar-23 15:23:52 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3249.05MB/5310.99MB/3658.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3249.05MB/5310.99MB/3658.99MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3249.05MB/5310.99MB/3658.99MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3249.05MB/5310.99MB/3658.99MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 08:23:52 (2023-Mar-23 15:23:52 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.82276703 	   48.5309%
Total Switching Power:      51.71907929 	   49.3868%
Total Leakage Power:         2.18058271 	    2.0822%
Total Power:               104.72242888
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.31       3.383       0.581       27.28       26.05
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   2.903e-05
Physical-Only                          0           0      0.6833      0.6833      0.6525
Combinational                      24.57        44.8      0.8583       70.22       67.05
Clock (Combinational)               1.69       2.749     0.02941       4.469       4.267
Clock (Sequential)                 1.252      0.7914     0.02864       2.072       1.978
-----------------------------------------------------------------------------------------
Total                              50.82       51.72       2.181       104.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.82       51.72       2.181       104.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.001       1.355     0.02461       2.381       2.274
clk1                               1.941       2.185     0.03343       4.159       3.972
-----------------------------------------------------------------------------------------
Total                              2.942       3.541     0.05804       6.541       6.246
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC5271_CTS_20 (BUFFD16):           0.1679
*              Highest Leakage Power: normalizer_inst/FE_RC_585_0 (ND3D8):        0.0003028
*                Total Cap:      3.49879e-10 F
*                Total instances in design: 75565
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 34076
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3282.56MB/5310.99MB/3658.99MB)


Phase 1 finished in (cpu = 0:00:19.1) (real = 0:00:06.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 592 constrained nets 
Layer 7 has 88 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:23.1) (real = 0:00:09.0) **
(I,S,L,T): WC_VIEW: 48.7228, 47.4586, 2.04144, 98.2228
*** PowerOpt [finish] : cpu/real = 0:00:23.1/0:00:09.2 (2.5), totSession cpu/real = 2:16:43.6/0:40:05.3 (3.4), mem = 4549.5M
Finished Timing Update in (cpu = 0:00:23.4) (real = 0:00:09.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 48 and inserted 4 insts
OptDebug: End of preprocessForPowerRecovery:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.244| -72.162|
|reg2cgate |-1.297|  -8.231|
|reg2reg   |-1.363|-167.653|
|HEPG      |-1.363|-175.883|
|All Paths |-4.244|-248.045|
+----------+------+--------+

Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 456 nets with fixed/cover wires excluded.
Info: 596 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:16:56.5/0:40:15.7 (3.4), mem = 4525.7M
(I,S,L,T): WC_VIEW: 48.7228, 47.4586, 2.04144, 98.2229
Info: 456 nets with fixed/cover wires excluded.
Info: 596 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -4.244 TNS Slack -248.045 Density 95.78
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.244| -72.162|
|reg2cgate |-1.297|  -8.231|
|reg2reg   |-1.363|-167.653|
|HEPG      |-1.363|-175.883|
|All Paths |-4.244|-248.045|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -1.297ns TNS -8.231ns; reg2reg* WNS -1.363ns TNS -167.654ns; HEPG WNS -1.363ns TNS -167.654ns; all paths WNS -4.244ns TNS -248.047ns; Real time 0:08:44
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.363|   -4.244|-175.883| -248.045|    95.78%|   0:00:00.0| 4724.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (2:17:41 mem=4525.7M) ***
Total net bbox length = 1.087e+06 (3.571e+05 7.300e+05) (ext = 2.848e+04)
Move report: Detail placement moves 551 insts, mean move: 20.37 um, max move: 210.80 um
	Max move on inst (FILLER__6_1079): (223.20, 154.00) --> (381.80, 101.80)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4557.1MB
Summary Report:
Instances move: 68 (out of 41046 movable)
Instances flipped: 0
Mean displacement: 2.96 um
Max displacement: 9.00 um (Instance: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/intadd_61_U7) (138.4, 287.2) -> (138.4, 278.2)
	Length: 25 sites, height: 1 rows, site name: core, cell type: FA1D0
Total net bbox length = 1.087e+06 (3.572e+05 7.301e+05) (ext = 2.848e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4557.1MB
*** Finished refinePlace (2:17:44 mem=4557.1M) ***
Finished re-routing un-routed nets (0:00:00.0 4557.1M)


Density : 0.9577
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=4557.1M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 456 nets with fixed/cover wires excluded.
Info: 596 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:17:56.5/0:40:54.3 (3.4), mem = 4765.5M
(I,S,L,T): WC_VIEW: 48.7298, 47.4632, 2.04183, 98.2348
Info: 456 nets with fixed/cover wires excluded.
Info: 596 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -4.244 TNS Slack -246.144 Density 95.77
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.244| -72.166|
|reg2cgate |-1.297|  -7.488|
|reg2reg   |-1.363|-166.489|
|HEPG      |-1.363|-173.978|
|All Paths |-4.244|-246.144|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -1.297ns TNS -7.488ns; reg2reg* WNS -1.363ns TNS -166.491ns; HEPG WNS -1.363ns TNS -166.491ns; all paths WNS -4.244ns TNS -246.146ns; Real time 0:09:23
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.363|   -4.244|-173.978| -246.144|    95.77%|   0:00:00.0| 4965.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
Checking setup slack degradation ...
End: GigaOpt postEco optimization
*** Starting refinePlace (2:18:08 mem=4786.1M) ***
Total net bbox length = 1.087e+06 (3.572e+05 7.301e+05) (ext = 2.848e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4786.0MB
Summary Report:
Instances move: 0 (out of 41046 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.087e+06 (3.572e+05 7.301e+05) (ext = 2.848e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4786.0MB
*** Finished refinePlace (2:18:11 mem=4786.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4786.1M)


Density : 0.9577
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=4786.1M) ***
Executing incremental physical updates
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:18:11.9/0:41:06.6 (3.4), mem = 4786.1M
(I,S,L,T): WC_VIEW: 48.7298, 47.4632, 2.04183, 98.2348
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -4.244  TNS Slack -246.144 Density 95.77
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    95.77%|        -|  -4.244|-246.144|   0:00:00.0| 4786.0M|
|    95.77%|        0|  -4.244|-246.144|   0:00:01.0| 4786.0M|
|    95.74%|       56|  -4.244|-245.938|   0:00:02.0| 4786.0M|
|    95.74%|        3|  -4.244|-245.938|   0:00:00.0| 4786.0M|
|    93.63%|    12866|  -4.244|-245.849|   0:00:23.0| 4786.0M|
|    93.50%|     1235|  -4.244|-245.847|   0:00:06.0| 4786.0M|
|    93.48%|       94|  -4.244|-245.847|   0:00:02.0| 4786.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -4.244  TNS Slack -245.834 Density 93.48
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 596 constrained nets 
Layer 7 has 88 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:02:06) (real = 0:00:36.0) **
(I,S,L,T): WC_VIEW: 42.9226, 42.0618, 1.92526, 86.9096
*** PowerOpt [finish] : cpu/real = 0:02:06.1/0:00:36.6 (3.4), totSession cpu/real = 2:20:18.0/0:41:43.2 (3.4), mem = 4786.0M
*** Starting refinePlace (2:20:19 mem=4786.1M) ***
Total net bbox length = 1.084e+06 (3.584e+05 7.258e+05) (ext = 2.848e+04)
Move report: Detail placement moves 434 insts, mean move: 13.24 um, max move: 147.20 um
	Max move on inst (FILLER__2_2467): (224.80, 161.20) --> (352.20, 141.40)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 4786.0MB
Summary Report:
Instances move: 43 (out of 40977 movable)
Instances flipped: 5
Mean displacement: 3.73 um
Max displacement: 10.20 um (Instance: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/intadd_6_U6) (221.8, 402.4) -> (223, 393.4)
	Length: 25 sites, height: 1 rows, site name: core, cell type: FA1D0
Total net bbox length = 1.084e+06 (3.585e+05 7.259e+05) (ext = 2.848e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:01.0 MEM: 4786.0MB
*** Finished refinePlace (2:20:22 mem=4786.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4786.1M)


Density : 0.9348
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=4786.1M) ***
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 456 nets with fixed/cover wires excluded.
Info: 596 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:20:24.4/0:41:47.3 (3.4), mem = 4786.0M
(I,S,L,T): WC_VIEW: 42.9226, 42.0618, 1.92526, 86.9096
Info: 456 nets with fixed/cover wires excluded.
Info: 596 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -4.244 TNS Slack -245.834 Density 93.48
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.244| -72.166|
|reg2cgate |-1.297|  -7.488|
|reg2reg   |-1.364|-166.180|
|HEPG      |-1.364|-173.668|
|All Paths |-4.244|-245.834|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -1.297ns TNS -7.488ns; reg2reg* WNS -1.364ns TNS -166.182ns; HEPG WNS -1.364ns TNS -166.182ns; all paths WNS -4.244ns TNS -245.836ns; Real time 0:10:16
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.364|   -4.244|-173.668| -245.834|    93.48%|   0:00:00.0| 4984.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.364|   -4.244|-173.668| -245.834|    93.48%|   0:00:01.0| 4984.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=4984.5M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.244|   -4.244| -72.166| -245.834|    93.48%|   0:00:00.0| 4984.5M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -4.169|   -4.169| -71.936| -245.604|    93.48%|   0:00:00.0| 5099.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -4.162|   -4.162| -71.845| -245.513|    93.48%|   0:00:00.0| 5099.0M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -4.150|   -4.150| -71.550| -245.219|    93.48%|   0:00:00.0| 5099.0M|   WC_VIEW|  default| psum_norm_2[7]                                     |
|  -4.139|   -4.139| -71.419| -245.087|    93.48%|   0:00:00.0| 5099.0M|   WC_VIEW|  default| psum_norm_1[7]                                     |
|  -4.128|   -4.128| -71.261| -244.930|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -4.104|   -4.104| -71.185| -244.853|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -4.096|   -4.096| -71.129| -244.797|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -4.079|   -4.079| -71.053| -244.722|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -4.056|   -4.056| -70.990| -244.658|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -4.051|   -4.051| -70.805| -244.474|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -4.051|   -4.051| -70.790| -244.458|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -4.051|   -4.051| -70.790| -244.458|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=5099.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=5099.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.051| -70.790|
|reg2cgate |-1.297|  -7.488|
|reg2reg   |-1.364|-166.180|
|HEPG      |-1.364|-173.668|
|All Paths |-4.051|-244.458|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -1.297ns TNS -7.488ns; reg2reg* WNS -1.364ns TNS -166.182ns; HEPG WNS -1.364ns TNS -166.182ns; all paths WNS -4.051ns TNS -244.460ns; Real time 0:10:17
** GigaOpt Optimizer WNS Slack -4.051 TNS Slack -244.458 Density 93.49
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.051| -70.790|
|reg2cgate |-1.297|  -7.488|
|reg2reg   |-1.364|-166.180|
|HEPG      |-1.364|-173.668|
|All Paths |-4.051|-244.458|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 596 constrained nets 
Layer 7 has 88 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:01.0 mem=5099.0M) ***

(I,S,L,T): WC_VIEW: 42.9332, 42.0618, 1.92568, 86.9207
*** SetupOpt [finish] : cpu/real = 0:00:09.8/0:00:09.4 (1.0), totSession cpu/real = 2:20:34.2/0:41:56.7 (3.4), mem = 4899.0M
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 456 nets with fixed/cover wires excluded.
Info: 596 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:20:34.7/0:41:57.2 (3.4), mem = 4899.0M
(I,S,L,T): WC_VIEW: 42.9332, 42.0618, 1.92568, 86.9207
Info: 456 nets with fixed/cover wires excluded.
Info: 596 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -4.051 TNS Slack -244.458 Density 93.49
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.051| -70.790|
|reg2cgate |-1.297|  -7.488|
|reg2reg   |-1.364|-166.180|
|HEPG      |-1.364|-173.668|
|All Paths |-4.051|-244.458|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -1.297ns TNS -7.488ns; reg2reg* WNS -1.364ns TNS -166.182ns; HEPG WNS -1.364ns TNS -166.182ns; all paths WNS -4.051ns TNS -244.460ns; Real time 0:10:26
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.364|   -4.051|-173.668| -244.458|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.364|   -4.051|-173.551| -244.340|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -1.364|   -4.051|-173.462| -244.252|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.364|   -4.051|-173.452| -244.242|    93.49%|   0:00:01.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -1.364|   -4.051|-173.431| -244.221|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -1.364|   -4.051|-173.313| -244.103|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.364|   -4.051|-173.307| -244.097|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.364|   -4.051|-173.297| -244.087|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.364|   -4.051|-173.281| -244.071|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/CN                      |
|  -1.364|   -4.051|-173.276| -244.066|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/CN                      |
|  -1.364|   -4.051|-173.127| -243.917|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.364|   -4.051|-173.101| -243.891|    93.49%|   0:00:01.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/D                       |
|  -1.364|   -4.051|-173.049| -243.839|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/D                       |
|  -1.364|   -4.051|-173.006| -243.796|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/CN                      |
|  -1.364|   -4.051|-172.906| -243.696|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/CN                      |
|  -1.364|   -4.051|-172.863| -243.653|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.364|   -4.051|-172.803| -243.593|    93.49%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.364|   -4.051|-172.766| -243.556|    93.50%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.364|   -4.051|-172.764| -243.554|    93.50%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.364|   -4.051|-172.738| -243.528|    93.50%|   0:00:01.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.364|   -4.051|-172.698| -243.488|    93.50%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.364|   -4.051|-172.689| -243.479|    93.50%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/CN                      |
|  -1.364|   -4.051|-172.684| -243.474|    93.50%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/CN                      |
|  -1.364|   -4.051|-172.656| -243.447|    93.50%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/CN                      |
|  -1.364|   -4.051|-172.610| -243.400|    93.50%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/CN                      |
|  -1.364|   -4.051|-172.607| -243.397|    93.51%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/CN                      |
|  -1.364|   -4.051|-172.601| -243.391|    93.51%|   0:00:01.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/CN                      |
|  -1.364|   -4.051|-172.564| -243.354|    93.51%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.364|   -4.051|-172.541| -243.331|    93.51%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.364|   -4.051|-172.512| -243.303|    93.51%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.364|   -4.051|-172.509| -243.299|    93.51%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.364|   -4.051|-172.506| -243.296|    93.51%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.364|   -4.051|-172.499| -243.289|    93.51%|   0:00:00.0| 5099.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.364|   -4.051|-172.498| -243.288|    93.51%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.364|   -4.051|-172.498| -243.288|    93.51%|   0:00:01.0| 5107.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.364|   -4.051|-172.485| -243.275|    93.52%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.364|   -4.051|-172.482| -243.272|    93.52%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.364|   -4.051|-172.482| -243.272|    93.52%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.364|   -4.051|-172.480| -243.270|    93.52%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.364|   -4.051|-172.437| -243.227|    93.52%|   0:00:01.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.364|   -4.051|-172.431| -243.221|    93.52%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.364|   -4.051|-172.375| -243.165|    93.52%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.364|   -4.051|-172.357| -243.147|    93.52%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.364|   -4.051|-172.348| -243.138|    93.52%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.364|   -4.051|-172.345| -243.135|    93.52%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.364|   -4.051|-172.342| -243.132|    93.52%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.364|   -4.051|-172.290| -243.080|    93.52%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.364|   -4.051|-172.285| -243.074|    93.52%|   0:00:01.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.364|   -4.051|-172.278| -243.068|    93.52%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.364|   -4.051|-172.270| -243.060|    93.52%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.364|   -4.051|-172.270| -243.060|    93.52%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.364|   -4.051|-172.265| -243.055|    93.52%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.364|   -4.051|-172.247| -243.037|    93.53%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.364|   -4.051|-172.244| -243.034|    93.53%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_4_/D                          |
|  -1.364|   -4.051|-172.243| -243.033|    93.53%|   0:00:01.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_4_/D                          |
|  -1.364|   -4.051|-172.243| -243.033|    93.53%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.364|   -4.051|-172.225| -243.014|    93.53%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -1.364|   -4.051|-172.225| -243.014|    93.53%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.364|   -4.051|-172.155| -242.945|    93.53%|   0:00:01.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -1.364|   -4.051|-172.155| -242.945|    93.53%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__4__0_/D               |
|  -1.364|   -4.051|-172.155| -242.945|    93.53%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.364|   -4.051|-172.155| -242.945|    93.53%|   0:00:01.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.364|   -4.051|-172.150| -242.940|    93.53%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.364|   -4.051|-172.150| -242.940|    93.53%|   0:00:00.0| 5107.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_7_/D                           |
|  -1.364|   -4.051|-172.153| -242.943|    93.53%|   0:00:01.0| 5110.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -1.364|   -4.051|-172.149| -242.939|    93.53%|   0:00:00.0| 5110.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.364|   -4.051|-172.149| -242.939|    93.53%|   0:00:00.0| 5110.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:36.8 real=0:00:11.0 mem=5110.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:37.2 real=0:00:12.0 mem=5110.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.051| -70.790|
|reg2cgate |-1.297|  -7.488|
|reg2reg   |-1.364|-164.661|
|HEPG      |-1.364|-172.149|
|All Paths |-4.051|-242.939|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -1.297ns TNS -7.488ns; reg2reg* WNS -1.364ns TNS -164.663ns; HEPG WNS -1.364ns TNS -164.663ns; all paths WNS -4.051ns TNS -242.941ns; Real time 0:10:39
** GigaOpt Optimizer WNS Slack -4.051 TNS Slack -242.939 Density 93.53
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.051| -70.790|
|reg2cgate |-1.297|  -7.488|
|reg2reg   |-1.364|-164.661|
|HEPG      |-1.364|-172.149|
|All Paths |-4.051|-242.939|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 596 constrained nets 
Layer 7 has 88 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:37.9 real=0:00:13.0 mem=5110.0M) ***

(I,S,L,T): WC_VIEW: 42.9571, 42.0905, 1.92709, 86.9747
*** SetupOpt [finish] : cpu/real = 0:00:46.1/0:00:20.7 (2.2), totSession cpu/real = 2:21:20.8/0:42:17.9 (3.3), mem = 4910.1M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (2:21:23 mem=4911.6M) ***
Total net bbox length = 1.084e+06 (3.586e+05 7.259e+05) (ext = 2.847e+04)
Move report: Detail placement moves 525 insts, mean move: 2.71 um, max move: 23.80 um
	Max move on inst (FILLER__7_689): (405.80, 456.40) --> (400.00, 438.40)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4911.6MB
Summary Report:
Instances move: 249 (out of 40977 movable)
Instances flipped: 0
Mean displacement: 1.97 um
Max displacement: 8.20 um (Instance: normalizer_inst/U7219) (387, 258.4) -> (391.6, 254.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D1
Total net bbox length = 1.085e+06 (3.587e+05 7.261e+05) (ext = 2.847e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4911.6MB
*** Finished refinePlace (2:21:26 mem=4911.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4911.6M)


Density : 0.9353
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:05.1 real=0:00:03.0 mem=4911.6M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Info: 456 nets with fixed/cover wires excluded.
Info: 596 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:21:28.2/0:42:22.5 (3.3), mem = 4911.6M
(I,S,L,T): WC_VIEW: 42.9571, 42.0906, 1.92709, 86.9748
Info: 456 nets with fixed/cover wires excluded.
Info: 596 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -4.052 TNS Slack -242.973 Density 93.53
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.052| -70.804|
|reg2cgate |-1.297|  -7.488|
|reg2reg   |-1.365|-164.681|
|HEPG      |-1.365|-172.169|
|All Paths |-4.052|-242.973|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -1.297ns TNS -7.488ns; reg2reg* WNS -1.364ns TNS -164.682ns; HEPG WNS -1.364ns TNS -164.682ns; all paths WNS -4.052ns TNS -242.975ns; Real time 0:10:52
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.365|   -4.052|-172.169| -242.973|    93.53%|   0:00:00.0| 5110.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.365|   -4.052|-172.169| -242.973|    93.53%|   0:00:00.0| 5110.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5110.0M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.052|   -4.052| -70.804| -242.973|    93.53%|   0:00:00.0| 5110.0M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -4.052|   -4.052| -70.804| -242.973|    93.53%|   0:00:00.0| 5110.0M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=5110.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=5110.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.052| -70.804|
|reg2cgate |-1.297|  -7.488|
|reg2reg   |-1.365|-164.681|
|HEPG      |-1.365|-172.169|
|All Paths |-4.052|-242.973|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -1.297ns TNS -7.488ns; reg2reg* WNS -1.364ns TNS -164.682ns; HEPG WNS -1.364ns TNS -164.682ns; all paths WNS -4.052ns TNS -242.975ns; Real time 0:10:53
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.052| -70.804|
|reg2cgate |-1.297|  -7.488|
|reg2reg   |-1.365|-164.681|
|HEPG      |-1.365|-172.169|
|All Paths |-4.052|-242.973|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 596 constrained nets 
Layer 7 has 88 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=5110.0M) ***

(I,S,L,T): WC_VIEW: 42.9571, 42.0906, 1.92709, 86.9748
*** SetupOpt [finish] : cpu/real = 0:00:09.6/0:00:09.4 (1.0), totSession cpu/real = 2:21:37.8/0:42:31.8 (3.3), mem = 4910.1M
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 456 nets with fixed/cover wires excluded.
Info: 596 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:21:39.5/0:42:33.0 (3.3), mem = 4910.1M
(I,S,L,T): WC_VIEW: 42.9571, 42.0906, 1.92709, 86.9748
Info: 456 nets with fixed/cover wires excluded.
Info: 596 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -4.052 TNS Slack -242.973 Density 93.53
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.052| -70.804|
|reg2cgate |-1.297|  -7.488|
|reg2reg   |-1.365|-164.681|
|HEPG      |-1.365|-172.169|
|All Paths |-4.052|-242.973|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -1.297ns TNS -7.488ns; reg2reg* WNS -1.364ns TNS -164.682ns; HEPG WNS -1.364ns TNS -164.682ns; all paths WNS -4.052ns TNS -242.975ns; Real time 0:11:02
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.365|   -4.052|-172.169| -242.973|    93.53%|   0:00:00.0| 5110.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.365|   -4.052|-172.169| -242.973|    93.53%|   0:00:00.0| 5110.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=5110.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.0 real=0:00:01.0 mem=5110.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.052| -70.804|
|reg2cgate |-1.297|  -7.488|
|reg2reg   |-1.365|-164.681|
|HEPG      |-1.365|-172.169|
|All Paths |-4.052|-242.973|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -1.297ns TNS -7.488ns; reg2reg* WNS -1.364ns TNS -164.682ns; HEPG WNS -1.364ns TNS -164.682ns; all paths WNS -4.052ns TNS -242.975ns; Real time 0:11:03
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.052| -70.804|
|reg2cgate |-1.297|  -7.488|
|reg2reg   |-1.365|-164.681|
|HEPG      |-1.365|-172.169|
|All Paths |-4.052|-242.973|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 596 constrained nets 
Layer 7 has 88 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=5110.0M) ***

(I,S,L,T): WC_VIEW: 42.9571, 42.0906, 1.92709, 86.9748
*** SetupOpt [finish] : cpu/real = 0:00:09.5/0:00:08.8 (1.1), totSession cpu/real = 2:21:49.0/0:42:41.8 (3.3), mem = 4910.1M
End: GigaOpt postEco optimization
*** Starting refinePlace (2:21:51 mem=4911.6M) ***
Total net bbox length = 1.085e+06 (3.587e+05 7.261e+05) (ext = 2.847e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 4911.6MB
Summary Report:
Instances move: 0 (out of 40977 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.085e+06 (3.587e+05 7.261e+05) (ext = 2.847e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:01.0 MEM: 4911.6MB
*** Finished refinePlace (2:21:54 mem=4911.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4911.6M)


Density : 0.9353
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4911.6M) ***
Info: 456 nets with fixed/cover wires excluded.
Info: 596 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:21:55.0/0:42:45.4 (3.3), mem = 4911.6M
(I,S,L,T): WC_VIEW: 42.9571, 42.0906, 1.92709, 86.9748
Info: 456 nets with fixed/cover wires excluded.
Info: 596 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.052|   -4.052|-242.973| -242.973|    93.53%|   0:00:00.0| 5110.0M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=5110.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=5110.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 596 constrained nets 
Layer 7 has 88 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 42.9571, 42.0906, 1.92709, 86.9748
*** SetupOpt [finish] : cpu/real = 0:00:08.8/0:00:08.7 (1.0), totSession cpu/real = 2:22:03.8/0:42:54.1 (3.3), mem = 4910.1M
Executing incremental physical updates
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3537.86MB/6166.53MB/3658.99MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3537.86MB/6166.53MB/3658.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3537.86MB/6166.53MB/3658.99MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 08:26:53 (2023-Mar-23 15:26:53 GMT)
2023-Mar-23 08:26:53 (2023-Mar-23 15:26:53 GMT): 10%
2023-Mar-23 08:26:53 (2023-Mar-23 15:26:53 GMT): 20%
2023-Mar-23 08:26:53 (2023-Mar-23 15:26:53 GMT): 30%
2023-Mar-23 08:26:53 (2023-Mar-23 15:26:53 GMT): 40%
2023-Mar-23 08:26:53 (2023-Mar-23 15:26:53 GMT): 50%
2023-Mar-23 08:26:53 (2023-Mar-23 15:26:53 GMT): 60%
2023-Mar-23 08:26:53 (2023-Mar-23 15:26:53 GMT): 70%
2023-Mar-23 08:26:53 (2023-Mar-23 15:26:53 GMT): 80%
2023-Mar-23 08:26:53 (2023-Mar-23 15:26:53 GMT): 90%

Finished Levelizing
2023-Mar-23 08:26:53 (2023-Mar-23 15:26:53 GMT)

Starting Activity Propagation
2023-Mar-23 08:26:54 (2023-Mar-23 15:26:54 GMT)
2023-Mar-23 08:26:54 (2023-Mar-23 15:26:54 GMT): 10%
2023-Mar-23 08:26:54 (2023-Mar-23 15:26:54 GMT): 20%

Finished Activity Propagation
2023-Mar-23 08:26:55 (2023-Mar-23 15:26:55 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3538.94MB/6166.53MB/3658.99MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 08:26:55 (2023-Mar-23 15:26:55 GMT)
2023-Mar-23 08:26:56 (2023-Mar-23 15:26:56 GMT): 10%
2023-Mar-23 08:26:56 (2023-Mar-23 15:26:56 GMT): 20%
2023-Mar-23 08:26:56 (2023-Mar-23 15:26:56 GMT): 30%
2023-Mar-23 08:26:56 (2023-Mar-23 15:26:56 GMT): 40%
2023-Mar-23 08:26:56 (2023-Mar-23 15:26:56 GMT): 50%
2023-Mar-23 08:26:56 (2023-Mar-23 15:26:56 GMT): 60%
2023-Mar-23 08:26:56 (2023-Mar-23 15:26:56 GMT): 70%
2023-Mar-23 08:26:56 (2023-Mar-23 15:26:56 GMT): 80%
2023-Mar-23 08:26:56 (2023-Mar-23 15:26:56 GMT): 90%

Finished Calculating power
2023-Mar-23 08:26:56 (2023-Mar-23 15:26:56 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3542.95MB/6223.29MB/3658.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3542.95MB/6223.29MB/3658.99MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3542.95MB/6223.29MB/3658.99MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3542.95MB/6223.29MB/3658.99MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 08:26:56 (2023-Mar-23 15:26:56 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       44.58998071 	   48.3437%
Total Switching Power:      45.61778664 	   49.4580%
Total Leakage Power:         2.02758801 	    2.1983%
Total Power:                92.23535518
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.32       3.374      0.5812       27.28       29.58
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.296e-05
Physical-Only                          0           0      0.6833      0.6833      0.7408
Combinational                      18.42        38.7      0.7061       57.83       62.69
Clock (Combinational)              1.599       2.749     0.02845       4.377       4.745
Clock (Sequential)                 1.249      0.7912     0.02855       2.069       2.243
-----------------------------------------------------------------------------------------
Total                              44.59       45.62       2.028       92.24         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      44.59       45.62       2.028       92.24         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.041       1.369     0.02512       2.435        2.64
clk1                               1.808       2.171     0.03188       4.011       4.348
-----------------------------------------------------------------------------------------
Total                              2.848        3.54       0.057       6.446       6.988
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC5271_CTS_20 (BUFFD16):           0.1692
*              Highest Leakage Power: normalizer_inst/FE_RC_585_0 (ND3D8):        0.0003028
*                Total Cap:      3.29014e-10 F
*                Total instances in design: 75500
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 34076
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=3555.79MB/6223.29MB/3658.99MB)

** Power Reclaim End WNS Slack -4.052  TNS Slack -242.973 
End: Power Optimization (cpu=0:05:51, real=0:03:04, mem=4113.60M, totSessionCpu=2:22:11).
**optDesign ... cpu = 0:21:32, real = 0:09:27, mem = 3272.9M, totSessionCpu=2:22:11 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=75500 and nets=43456 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 4051.602M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4096.48 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4096.48 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 456  Num Prerouted Wires = 37972
[NR-eGR] Read numTotalNets=43338  numIgnoredNets=456
[NR-eGR] There are 140 clock nets ( 140 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42742 
[NR-eGR] Rule id: 1  Nets: 140 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 88 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.166040e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 140 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.33% V. EstWL: 1.287540e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 42654 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.17% V. EstWL: 1.104070e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-13)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)      1618( 1.67%)       255( 0.26%)        20( 0.02%)         1( 0.00%)   ( 1.95%) 
[NR-eGR]      M3  (3)       155( 0.16%)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]      M4  (4)       695( 0.77%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.77%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)       110( 0.11%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2579( 0.38%)       259( 0.04%)        20( 0.00%)         1( 0.00%)   ( 0.42%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.04% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.05% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.63 sec, Real: 1.03 sec, Curr Mem: 4107.45 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3977.45)
Total number of fetched objects 43713
End delay calculation. (MEM=4341.9 CPU=0:00:06.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4341.9 CPU=0:00:08.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:03.0 totSessionCpu=2:22:26 mem=4309.9M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3295.96MB/5566.33MB/3658.99MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3295.96MB/5566.33MB/3658.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3295.96MB/5566.33MB/3658.99MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 08:27:04 (2023-Mar-23 15:27:04 GMT)
2023-Mar-23 08:27:04 (2023-Mar-23 15:27:04 GMT): 10%
2023-Mar-23 08:27:04 (2023-Mar-23 15:27:04 GMT): 20%
2023-Mar-23 08:27:04 (2023-Mar-23 15:27:04 GMT): 30%
2023-Mar-23 08:27:04 (2023-Mar-23 15:27:04 GMT): 40%
2023-Mar-23 08:27:04 (2023-Mar-23 15:27:04 GMT): 50%
2023-Mar-23 08:27:04 (2023-Mar-23 15:27:04 GMT): 60%
2023-Mar-23 08:27:04 (2023-Mar-23 15:27:04 GMT): 70%
2023-Mar-23 08:27:04 (2023-Mar-23 15:27:04 GMT): 80%
2023-Mar-23 08:27:04 (2023-Mar-23 15:27:04 GMT): 90%

Finished Levelizing
2023-Mar-23 08:27:05 (2023-Mar-23 15:27:05 GMT)

Starting Activity Propagation
2023-Mar-23 08:27:05 (2023-Mar-23 15:27:05 GMT)
2023-Mar-23 08:27:05 (2023-Mar-23 15:27:05 GMT): 10%
2023-Mar-23 08:27:05 (2023-Mar-23 15:27:05 GMT): 20%

Finished Activity Propagation
2023-Mar-23 08:27:06 (2023-Mar-23 15:27:06 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3297.43MB/5566.33MB/3658.99MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 08:27:06 (2023-Mar-23 15:27:06 GMT)
2023-Mar-23 08:27:08 (2023-Mar-23 15:27:08 GMT): 10%
2023-Mar-23 08:27:08 (2023-Mar-23 15:27:08 GMT): 20%
2023-Mar-23 08:27:08 (2023-Mar-23 15:27:08 GMT): 30%
2023-Mar-23 08:27:08 (2023-Mar-23 15:27:08 GMT): 40%
2023-Mar-23 08:27:08 (2023-Mar-23 15:27:08 GMT): 50%
2023-Mar-23 08:27:08 (2023-Mar-23 15:27:08 GMT): 60%
2023-Mar-23 08:27:08 (2023-Mar-23 15:27:08 GMT): 70%
2023-Mar-23 08:27:08 (2023-Mar-23 15:27:08 GMT): 80%
2023-Mar-23 08:27:08 (2023-Mar-23 15:27:08 GMT): 90%

Finished Calculating power
2023-Mar-23 08:27:08 (2023-Mar-23 15:27:08 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3302.04MB/5646.36MB/3658.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3302.04MB/5646.36MB/3658.99MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:04, mem(process/total/peak)=3302.04MB/5646.36MB/3658.99MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3302.04MB/5646.36MB/3658.99MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 08:27:08 (2023-Mar-23 15:27:08 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       44.58987789 	   48.3436%
Total Switching Power:      45.61778664 	   49.4581%
Total Leakage Power:         2.02758801 	    2.1983%
Total Power:                92.23525238
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.32       3.374      0.5812       27.28       29.58
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.296e-05
Physical-Only                          0           0      0.6833      0.6833      0.7408
Combinational                      18.42        38.7      0.7061       57.83       62.69
Clock (Combinational)              1.599       2.749     0.02845       4.377       4.745
Clock (Sequential)                 1.249      0.7912     0.02855       2.069       2.243
-----------------------------------------------------------------------------------------
Total                              44.59       45.62       2.028       92.24         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      44.59       45.62       2.028       92.24         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.041       1.369     0.02512       2.435        2.64
clk1                               1.808       2.171     0.03188       4.011       4.348
-----------------------------------------------------------------------------------------
Total                              2.848        3.54       0.057       6.445       6.988
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:01,
mem(process/total/peak)=3348.19MB/5646.36MB/3658.99MB)


Output file is ./timingReports/dualcore_postCTS.power.
**optDesign ... cpu = 0:21:55, real = 0:09:38, mem = 3261.7M, totSessionCpu=2:22:34 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:21:55, real = 0:09:38, mem = 3252.7M, totSessionCpu=2:22:34 **
** Profile ** Start :  cpu=0:00:00.0, mem=4026.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=4026.9M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4114.4M
** Profile ** Total reports :  cpu=0:00:00.5, mem=4037.4M
** Profile ** DRVs :  cpu=0:00:02.4, mem=4041.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.051  | -1.363  | -1.296  | -4.051  |
|           TNS (ns):|-241.435 |-163.152 | -7.492  | -70.791 |
|    Violating Paths:|  1212   |  1161   |   28    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.022   |      6 (6)       |
|   max_tran     |      2 (16)      |   -0.054   |      2 (16)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.567%
       (93.528% with Fillers)
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4041.9M
**optDesign ... cpu = 0:21:59, real = 0:09:42, mem = 3236.5M, totSessionCpu=2:22:38 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      906  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1007        3  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 936 warning(s), 0 error(s)

#% End ccopt_design (date=03/23 08:27:13, total cpu=0:25:25, real=0:11:36, peak res=3667.3M, current mem=3156.8M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3043.2M, totSessionCpu=2:22:38 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 08:27:17 (2023-Mar-23 15:27:17 GMT)
2023-Mar-23 08:27:18 (2023-Mar-23 15:27:18 GMT): 10%
2023-Mar-23 08:27:18 (2023-Mar-23 15:27:18 GMT): 20%

Finished Activity Propagation
2023-Mar-23 08:27:19 (2023-Mar-23 15:27:19 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 3359.8M, totSessionCpu=2:22:54 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4156.0M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 984
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 984
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:22:56 mem=4159.3M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 43713
End delay calculation. (MEM=180.961 CPU=0:00:06.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=180.961 CPU=0:00:08.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:03.0 totSessionCpu=0:00:25.7 mem=149.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:15.3 real=0:00:04.0 totSessionCpu=0:00:27.3 mem=179.5M ***
** Profile ** Start :  cpu=0:00:00.0, mem=179.5M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=179.5M
Done building hold timer [55233 node(s), 78223 edge(s), 1 view(s)] (fixHold) cpu=0:00:18.2 real=0:00:05.0 totSessionCpu=0:00:30.2 mem=179.5M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:18.3/0:00:05.9 (3.1), mem = 179.5M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4207)
Total number of fetched objects 43713
End delay calculation. (MEM=4559.92 CPU=0:00:06.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4559.92 CPU=0:00:08.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:02.0 totSessionCpu=2:23:25 mem=4527.9M)
Done building cte setup timing graph (fixHold) cpu=0:00:29.2 real=0:00:09.0 totSessionCpu=2:23:25 mem=4527.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=4527.9M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4535.9M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=4535.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=4535.9M
** Profile ** DRVs :  cpu=0:00:01.3, mem=4558.4M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.051  | -1.363  | -1.296  | -4.051  |
|           TNS (ns):|-241.435 |-163.152 | -7.492  | -70.791 |
|    Violating Paths:|  1212   |  1161   |   28    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.433  | -1.433  |  0.054  |  0.000  |
|           TNS (ns):|-112.700 |-112.700 |  0.000  |  0.000  |
|    Violating Paths:|   239   |   239   |    0    |    0    |
|          All Paths:|  8489   |  8271   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.022   |      6 (6)       |
|   max_tran     |      2 (16)      |   -0.054   |      2 (16)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.567%
       (93.528% with Fillers)
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:51, real = 0:00:21, mem = 3491.3M, totSessionCpu=2:23:30 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:23:29.6/0:43:36.2 (3.3), mem = 4205.4M
(I,S,L,T): WC_VIEW: 42.9592, 42.0775, 1.92709, 86.9637
*info: Run optDesign holdfix with 8 threads.
Info: 456 nets with fixed/cover wires excluded.
Info: 596 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:37.7 real=0:00:15.0 totSessionCpu=2:23:34 mem=4549.2M density=93.528% ***
** Profile ** Start :  cpu=0:00:00.0, mem=4549.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=4549.2M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4579.7M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.4326
      TNS :    -112.6996
      #VP :          239
  Density :      93.528%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:39.3 real=0:00:16.0 totSessionCpu=2:23:35 mem=4579.7M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.4326
      TNS :    -112.6996
      #VP :          239
  Density :      93.528%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.7 real=0:00:01.0
 accumulated cpu=0:00:41.1 real=0:00:17.0 totSessionCpu=2:23:37 mem=4675.1M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.4326
      TNS :    -112.6996
      #VP :          239
  Density :      93.528%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:41.4 real=0:00:17.0 totSessionCpu=2:23:38 mem=4675.1M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst normalizer_inst/FE_PHC5354_FE_OCPN16278_sum_11 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5355_psum_2_sync_9 (CKBD0)

    Added inst normalizer_inst/FE_PHC5356_psum_2_sync_21 (CKBD0)

    Added inst normalizer_inst/FE_PHC5357_psum_2_sync_42 (CKBD0)

    Added inst normalizer_inst/FE_PHC5358_psum_2_sync_32 (CKBD0)

    Added inst normalizer_inst/FE_PHC5359_psum_2_sync_39 (CKBD0)

    Added inst normalizer_inst/FE_PHC5360_psum_2_sync_50 (CKBD0)

    Added inst normalizer_inst/FE_PHC5361_psum_2_sync_6 (CKBD0)

    Added inst normalizer_inst/FE_PHC5362_psum_2_sync_43 (CKBD0)

    Added inst normalizer_inst/FE_PHC5363_psum_2_sync_51 (CKBD0)

    Added inst normalizer_inst/FE_PHC5364_psum_2_sync_61 (CKBD0)

    Added inst normalizer_inst/FE_PHC5365_psum_2_sync_10 (CKBD0)

    Added inst normalizer_inst/FE_PHC5366_psum_2_sync_8 (CKBD0)

    Added inst normalizer_inst/FE_PHC5367_psum_2_sync_72 (CKBD0)

    Added inst normalizer_inst/FE_PHC5368_psum_2_sync_52 (CKBD0)

    Added inst normalizer_inst/FE_PHC5369_psum_2_sync_62 (CKBD0)

    Added inst normalizer_inst/FE_PHC5370_psum_2_sync_74 (CKBD0)

    Added inst normalizer_inst/FE_PHC5371_FE_OCPN5105_FE_OFN15892_n (CKBD0)

    Added inst normalizer_inst/FE_PHC5372_FE_OFN67_div_sel_3 (CKBD2)

    Added inst normalizer_inst/FE_PHC5373_psum_2_sync_85 (CKBD0)

    Added inst normalizer_inst/FE_PHC5374_n2934 (CKBD1)

    Added inst normalizer_inst/FE_PHC5375_div_out_2_18 (CKBD0)

    Added inst normalizer_inst/FE_PHC5376_div_out_2_17 (CKBD0)

    Added inst normalizer_inst/FE_PHC5377_n5780 (CKBD1)

    Added inst normalizer_inst/FE_PHC5378_FE_OFN15975_FE_DBTN8_sum_11 (CKBD2)

    Added inst normalizer_inst/FE_PHC5379_out_core1_26 (CKBD0)

    Added inst normalizer_inst/FE_PHC5380_out_core1_80 (CKBD0)

    Added inst normalizer_inst/FE_PHC5381_out_core1_74 (CKBD0)

    Added inst normalizer_inst/FE_PHC5382_out_core1_73 (CKBD0)

    Added inst normalizer_inst/FE_PHC5383_out_core1_86 (CKBD0)

    Added inst normalizer_inst/FE_PHC5384_out_core1_83 (CKBD0)

    Added inst normalizer_inst/FE_PHC5385_FE_RN_329 (BUFFD1)

    Added inst normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synchronizer/FE_PHC5386_wr_ptr_gray_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC5387_div_in_1_1 (CKBD0)

    Added inst normalizer_inst/FE_PHC5388_FE_OCPN16115_sum_8 (CKBD2)

    Added inst normalizer_inst/FE_PHC5389_FE_OCPN4854_sum_6 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5390_FE_OCPN16373_FE_DBTN13_sum_7 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5391_FE_OFN16007_sum_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC5392_FE_OFN107_n6101 (CKBD4)

    Added inst normalizer_inst/FE_PHC5393_FE_OFN15909_sum_4 (CKBD2)

    Added inst normalizer_inst/FE_PHC5394_div_in_1_2 (BUFFD2)

    Added inst normalizer_inst/FE_PHC5395_n9331 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5396_FE_OCPN16287_sum_13 (BUFFD3)

    Added inst normalizer_inst/FE_PHC5397_FE_OFN15643_sum_6 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5398_FE_OCPN4750_n3721 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5399_FE_OFN16018_n (CKBD1)

    Added inst normalizer_inst/FE_PHC5400_FE_OCPN16182_sum_10 (CKBD0)

    Added inst normalizer_inst/FE_PHC5401_FE_OCPN16409_FE_OFN99_sum_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5402_div_in_1_4 (CKBD4)

    Added inst normalizer_inst/FE_PHC5403_n11497 (CKBD1)

    Added inst normalizer_inst/FE_PHC5404_FE_OFN15617_n13785 (BUFFD16)

    Added inst normalizer_inst/FE_PHC5405_FE_OFN16068_n (CKBD0)

    Added inst normalizer_inst/FE_PHC5406_FE_OFN15956_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC5407_FE_OFN586_n7897 (BUFFD16)

    Added inst normalizer_inst/FE_PHC5408_FE_DBTN68_sum_3 (CKBD4)

    Added inst normalizer_inst/FE_PHC5409_div_in_2_12 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5410_n10270 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5411_FE_OFN16013_div_in_1_15 (CKBD4)

    Added inst normalizer_inst/FE_PHC5412_FE_OCPN16401_FE_DBTN87_sum_1 (CKBD0)

    Added inst normalizer_inst/FE_PHC5413_FE_OCPN16143_sum_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC5414_FE_OFN147_n7827 (CKBD1)

    Added inst normalizer_inst/FE_PHC5415_FE_OFN585_n7897 (BUFFD8)

    Added inst normalizer_inst/FE_PHC5416_n10340 (BUFFD16)

    Added inst normalizer_inst/FE_PHC5417_div_in_2_11 (BUFFD4)

    Added inst normalizer_inst/FE_PHC5418_FE_OFN112_n6000 (BUFFD2)

    Added inst normalizer_inst/FE_PHC5419_n15356 (CKBD4)

    Added inst normalizer_inst/FE_PHC5420_FE_OFN16032_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC5421_FE_OCPN16237_sum_6 (CKBD1)

    Added inst normalizer_inst/FE_PHC5422_FE_OFN16062_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC5423_FE_OCPN4324_FE_OFN97_sum_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5424_FE_OCPN16351_sum_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC5425_n4444 (CKBD1)

    Added inst normalizer_inst/FE_PHC5426_div_in_2_2 (BUFFD8)

    Added inst normalizer_inst/FE_PHC5427_FE_OCPN16116_n8825 (CKBD0)

    Added inst normalizer_inst/FE_PHC5428_FE_OCPN5041_sum_8 (CKBD4)

    Added inst normalizer_inst/FE_PHC5429_div_in_2_4 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5430_FE_OCPN4809_FE_OFN15564_n (CKBD0)

    Added inst normalizer_inst/FE_PHC5431_div_in_2_14 (CKBD1)

    Added inst normalizer_inst/FE_PHC5432_div_in_1_13 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5433_FE_OCPN4795_n2830 (CKBD0)

    Added inst normalizer_inst/FE_PHC5434_FE_OCPN16388_n2830 (CKBD1)

    Added inst normalizer_inst/FE_PHC5435_FE_OFN15964_n (BUFFD12)

    Added inst normalizer_inst/FE_PHC5436_n11759 (BUFFD16)

    Added inst normalizer_inst/FE_PHC5437_FE_OFN15591_FE_DBTN10_n7827 (CKBD4)

    Added inst normalizer_inst/FE_PHC5438_FE_OFN15605_n (CKBD0)

    Added inst normalizer_inst/FE_PHC5439_FE_DBTN93_div_14_u_div_SumTmp_6__3__0 (BUFFD12)

    Added inst normalizer_inst/FE_PHC5440_div_in_1_12 (CKBD1)

    Added inst normalizer_inst/FE_PHC5441_div_in_1_5 (CKBD4)

    Added inst normalizer_inst/FE_PHC5442_n8027 (CKBD4)

    Added inst normalizer_inst/FE_PHC5443_FE_OFN15668_n3282 (BUFFD16)

    Added inst normalizer_inst/FE_PHC5444_div_in_2_1 (BUFFD4)

    Added inst normalizer_inst/FE_PHC5445_FE_OCPN16126_sum_7 (CKBD1)

    Added inst normalizer_inst/FE_PHC5446_FE_DBTN9_n6101 (BUFFD16)

    Added inst normalizer_inst/FE_PHC5447_div_in_1_11 (CKBD6)

    Added inst normalizer_inst/FE_PHC5448_div_in_1_3 (CKBD4)

    Added inst normalizer_inst/FE_PHC5449_div_in_2_13 (BUFFD8)

    Added inst normalizer_inst/FE_PHC5450_FE_OFN15595_n14351 (CKBD1)

    Added inst normalizer_inst/FE_PHC5451_FE_OFN71_n1089 (CKBD4)

    Added inst normalizer_inst/FE_PHC5452_div_in_2_3 (CKBD6)

    Added inst normalizer_inst/FE_PHC5453_FE_OFN15859_n (BUFFD4)

    Added inst normalizer_inst/FE_PHC5454_FE_OCPN3835_sum_6 (CKBD1)

    Added inst normalizer_inst/FE_PHC5455_FE_OCPN4736_FE_RN_41 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5456_FE_OCPN3540_n3882 (CKBD1)

    Added inst normalizer_inst/FE_PHC5457_FE_OCPN16159_n8825 (CKBD1)

    Added inst normalizer_inst/FE_PHC5458_FE_OFN90_sum_5 (BUFFD4)

    Added inst normalizer_inst/FE_PHC5459_FE_OFN95_sum_2 (CKBD1)

    Added inst normalizer_inst/FE_PHC5460_FE_OFN98_sum_0 (CKBD4)

    Added inst normalizer_inst/FE_PHC5461_n9569 (CKBD1)

    Added inst normalizer_inst/FE_PHC5462_FE_OFN15557_n (CKBD4)

    Added inst normalizer_inst/FE_PHC5463_FE_OCPN16286_sum_12 (BUFFD8)

    Added inst normalizer_inst/FE_PHC5464_FE_OCPN16202_sum_2 (CKBD2)

    Added inst normalizer_inst/FE_PHC5465_FE_OCPN16228_FE_OFN613_FE_DBTN87_sum_1 (BUFFD8)

    Added inst normalizer_inst/FE_PHC5466_FE_OCPN16264_sum_11 (CKBD1)

    Added inst normalizer_inst/FE_PHC5467_FE_OCPN16347_sum_0 (CKBD4)

    Added inst normalizer_inst/FE_PHC5468_FE_OCPN16272_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC5469_n13653 (CKBD1)

    Added inst normalizer_inst/FE_PHC5470_FE_OFN15673_n8908 (CKBD0)

    Added inst normalizer_inst/FE_PHC5471_n13966 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5472_n6099 (CKBD2)

    Added inst normalizer_inst/FE_PHC5473_n10897 (CKBD0)

    Added inst normalizer_inst/FE_PHC5474_FE_OCPN16297_FE_OFN15564_n (CKBD2)

    Added inst normalizer_inst/FE_PHC5475_n6409 (CKBD0)

    Added inst normalizer_inst/FE_PHC5476_FE_OFN75_n7827 (BUFFD2)

    Added inst normalizer_inst/FE_PHC5477_FE_OFN427_sum_7 (BUFFD3)

    Added inst normalizer_inst/FE_PHC5478_FE_OFN16098_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC5479_FE_OCPN16158_n8825 (CKBD1)

    Added inst normalizer_inst/FE_PHC5480_FE_OFN16045_sum_3 (CKBD2)

    Added inst normalizer_inst/FE_PHC5481_FE_OFN15875_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC5482_n2692 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5483_n13688 (CKBD1)

    Added inst normalizer_inst/FE_PHC5484_FE_OFN16002_sum_2 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5485_FE_OFN15613_n (CKBD2)

    Added inst normalizer_inst/FE_PHC5486_FE_OCPN16410_FE_DBTN2_n8902 (CKBD1)

    Added inst normalizer_inst/FE_PHC5487_n10872 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5488_n9671 (CKBD1)

    Added inst normalizer_inst/FE_PHC5489_FE_OCPN3957_FE_RN_57 (CKBD4)

    Added inst normalizer_inst/FE_PHC5490_n13048 (CKBD1)

    Added inst normalizer_inst/FE_PHC5491_n10211 (CKBD4)

    Added inst normalizer_inst/FE_PHC5492_FE_OFN85_sum_9 (BUFFD2)

    Added inst normalizer_inst/FE_PHC5493_n10212 (CKBD4)

    Added inst normalizer_inst/FE_PHC5494_n7015 (CKBD0)

    Added inst normalizer_inst/FE_PHC5495_n8214 (BUFFD3)

    Added inst normalizer_inst/FE_PHC5496_n6736 (CKBD4)

    Added inst normalizer_inst/FE_PHC5497_FE_OCPN4860_n4940 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5498_FE_OFN15960_n (CKBD1)

    Added inst normalizer_inst/FE_PHC5499_FE_RN_46 (BUFFD3)

    Added inst normalizer_inst/FE_PHC5500_FE_OCPN3566_n9321 (BUFFD8)

    Added inst normalizer_inst/FE_PHC5501_n15069 (CKBD0)

    Added inst normalizer_inst/FE_PHC5502_n11529 (CKBD4)

    Added inst normalizer_inst/FE_PHC5503_FE_OFN15635_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC5504_n13822 (CKBD4)

    Added inst normalizer_inst/FE_PHC5505_FE_OFN16067_n (CKBD4)

    Added inst normalizer_inst/FE_PHC5506_n6073 (BUFFD8)

    Added inst normalizer_inst/FE_PHC5507_FE_OFN108_n11482 (CKBD4)

    Added inst normalizer_inst/FE_PHC5508_n11542 (CKBD1)

    Added inst normalizer_inst/FE_PHC5509_n14000 (CKBD1)

    Added inst normalizer_inst/FE_PHC5510_FE_OFN15958_n (BUFFD12)

    Added inst normalizer_inst/FE_PHC5511_n15070 (BUFFD2)

    Added inst normalizer_inst/FE_PHC5512_n10896 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5513_FE_OFN16015_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC5514_FE_OFN15884_n (CKBD2)

    Added inst normalizer_inst/FE_PHC5515_FE_OFN546_n10225 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5516_FE_OFN72_n4633 (CKBD2)

    Added inst normalizer_inst/FE_PHC5517_FE_OFN569_n4659 (BUFFD8)

    Added inst normalizer_inst/FE_PHC5518_n646 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5519_FE_OFN15630_n14384 (CKBD4)

    Added inst normalizer_inst/FE_PHC5520_n15116 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5521_n15375 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5522_FE_OFN74_n6511 (CKBD0)

    Added inst normalizer_inst/FE_PHC5523_n15376 (CKBD0)

    Added inst normalizer_inst/FE_PHC5524_n10329 (CKBD0)

    Added inst normalizer_inst/FE_PHC5525_n10210 (BUFFD16)

    Added inst normalizer_inst/FE_PHC5526_n15071 (BUFFD2)

    Added inst normalizer_inst/FE_PHC5527_FE_OFN78_n15375 (BUFFD3)

    Added inst normalizer_inst/FE_PHC5528_n528 (CKBD2)

    Added inst normalizer_inst/FE_PHC5529_n624 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5530_FE_OFN15602_n520 (BUFFD4)

    Added inst normalizer_inst/FE_PHC5531_n520 (BUFFD12)

    Added inst normalizer_inst/FE_PHC5532_FE_OCPN16440_n790 (CKBD0)

    Added inst normalizer_inst/FE_PHC5533_n793 (CKBD0)

    Added inst normalizer_inst/FE_PHC5534_n4820 (CKBD0)

    Added inst normalizer_inst/FE_PHC5535_FE_OCPN3370_n3447 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5536_n15544 (CKBD0)

    Added inst normalizer_inst/FE_PHC5537_n15549 (CKBD2)

    Added inst normalizer_inst/FE_PHC5538_n2483 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5539_n4071 (CKBD0)

    Added inst normalizer_inst/FE_PHC5540_n4671 (CKBD0)

    Added inst normalizer_inst/FE_PHC5541_n2600 (BUFFD3)

    Added inst normalizer_inst/FE_PHC5542_n14136 (CKBD4)

    Added inst normalizer_inst/FE_PHC5543_n302 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5544_n6657 (CKBD1)

    Added inst normalizer_inst/FE_PHC5545_FE_RN_434 (BUFFD3)

    Added inst normalizer_inst/FE_PHC5546_FE_OFN144_n7196 (CKBD1)

    Added inst normalizer_inst/FE_PHC5547_n6570 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5548_n4629 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5549_n14217 (BUFFD3)

    Added inst normalizer_inst/FE_PHC5550_n6909 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5551_n1782 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5552_FE_RN_414 (CKBD4)

    Added inst normalizer_inst/FE_PHC5553_n3154 (BUFFD6)

    Added inst normalizer_inst/FE_PHC5554_n6950 (CKBD4)

    Added inst normalizer_inst/FE_PHC5555_n799 (CKBD1)

    Added inst normalizer_inst/FE_PHC5556_n452 (CKBD0)

    Added inst normalizer_inst/FE_PHC5557_n14016 (CKBD0)

    Added inst normalizer_inst/FE_PHC5558_n15543 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5559_n14008 (CKBD0)

    Added inst normalizer_inst/FE_PHC5560_n14017 (CKBD0)

    Added inst normalizer_inst/FE_PHC5561_FE_OCPN4333_n7334 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5562_N503 (CKBD0)

    Added inst normalizer_inst/FE_PHC5563_n7542 (CKBD0)

    Added inst normalizer_inst/FE_PHC5564_n14011 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5565_n14140 (CKBD0)

    Added inst normalizer_inst/FE_PHC5566_n7323 (CKBD0)

    Added inst normalizer_inst/FE_PHC5567_n14147 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5568_n14173 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5569_FE_DBTN16_n6581 (CKBD6)

    Added inst normalizer_inst/FE_PHC5570_n15554 (CKBD2)

    Added inst normalizer_inst/FE_PHC5571_n6517 (CKBD1)

    Added inst normalizer_inst/FE_PHC5572_N495 (CKBD2)

    Added inst normalizer_inst/FE_PHC5573_n1323 (CKBD4)

    Added inst normalizer_inst/FE_PHC5574_n1292 (CKBD2)

    Added inst normalizer_inst/FE_PHC5575_n1029 (CKBD4)

    Added inst normalizer_inst/FE_PHC5576_n2930 (CKBD0)

    Added inst normalizer_inst/FE_PHC5577_n12593 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5578_n12720 (CKBD0)

    Added inst normalizer_inst/FE_PHC5579_N492 (CKBD0)

    Added inst normalizer_inst/FE_PHC5580_n12701 (CKBD1)

    Added inst normalizer_inst/FE_PHC5581_n12696 (CKBD1)

    Added inst normalizer_inst/FE_PHC5582_n12707 (CKBD0)

    Added inst normalizer_inst/FE_PHC5583_N491 (CKBD0)

    Added inst normalizer_inst/FE_PHC5584_n14007 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5585_n12318 (CKBD1)

    Added inst normalizer_inst/FE_PHC5586_FE_RN_392 (CKBD4)

    Added inst normalizer_inst/FE_PHC5587_n15548 (BUFFD3)

    Added inst normalizer_inst/FE_PHC5588_n15546 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5589_n12968 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5590_n15558 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5591_n15483 (CKBD4)

    Added inst normalizer_inst/FE_PHC5592_n15484 (CKBD4)

    Added inst normalizer_inst/FE_PHC5593_FE_OFN282_n3771 (CKBD4)

    Added inst normalizer_inst/FE_PHC5594_n2306 (CKBD4)

    Added inst normalizer_inst/FE_PHC5595_n1160 (BUFFD6)

    Added inst normalizer_inst/FE_PHC5596_N489 (CKBD0)

    Added inst normalizer_inst/FE_PHC5597_n15553 (CKBD0)

    Added inst normalizer_inst/FE_PHC5598_FE_OCPN4878_n15558 (CKBD0)

    Added inst normalizer_inst/FE_PHC5599_n15522 (CKBD0)

    Added inst normalizer_inst/FE_PHC5600_n14392 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5601_FE_RN_398 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5602_n7140 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5603_n14544 (CKBD0)

    Added inst normalizer_inst/FE_PHC5604_n5836 (CKBD2)

    Added inst normalizer_inst/FE_PHC5605_n14353 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5606_FE_RN_131 (CKBD2)

    Added inst normalizer_inst/FE_PHC5607_n14387 (CKBD0)

    Added inst normalizer_inst/FE_PHC5608_FE_OCPN3626_n4206 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5609_n11277 (CKBD2)

    Added inst normalizer_inst/FE_PHC5610_n14524 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5611_n14548 (CKBD3)

    Added inst normalizer_inst/FE_PHC5612_FE_RN_328 (CKBD2)

    Added inst normalizer_inst/FE_PHC5613_n1784 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5614_FE_RN_319 (CKBD2)

    Added inst normalizer_inst/FE_PHC5615_FE_RN_259 (CKBD2)

    Added inst normalizer_inst/FE_PHC5616_FE_RN_242 (CKBD2)

    Added inst normalizer_inst/FE_PHC5617_n5685 (BUFFD2)

    Added inst normalizer_inst/FE_PHC5618_n3358 (CKBD2)

    Added inst normalizer_inst/FE_PHC5619_FE_RN_251 (CKBD2)

    Added inst normalizer_inst/FE_PHC5620_n12878 (CKBD1)

    Added inst normalizer_inst/FE_PHC5621_n3818 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5622_n7811 (CKBD0)

    Added inst normalizer_inst/FE_PHC5623_N522 (CKBD0)

    Added inst normalizer_inst/FE_PHC5624_FE_OCPN4561_n15560 (CKBD0)

    Added inst normalizer_inst/FE_PHC5625_N500 (CKBD0)

    Added inst normalizer_inst/FE_PHC5626_FE_RN_648_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5627_n11382 (CKBD1)

    Added inst normalizer_inst/FE_PHC5628_n8378 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5629_n14362 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5630_n14365 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5631_n13555 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5632_n1751 (CKBD1)

    Added inst normalizer_inst/FE_PHC5633_n4200 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5634_n14349 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5635_n14426 (CKBD1)

    Added inst normalizer_inst/FE_PHC5636_n14347 (CKBD1)

    Added inst normalizer_inst/FE_PHC5637_n6097 (CKBD1)

    Added inst normalizer_inst/FE_PHC5638_n14346 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5639_n5197 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5640_n13055 (CKBD1)

    Added inst normalizer_inst/FE_PHC5641_n1968 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5642_n13000 (CKBD1)

    Added inst normalizer_inst/FE_PHC5643_n4354 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5644_n14851 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5645_n13019 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5646_n4677 (BUFFD3)

    Added inst normalizer_inst/FE_PHC5647_n14663 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5648_n13052 (CKBD1)

    Added inst normalizer_inst/FE_PHC5649_n14664 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5650_n3644 (BUFFD2)

    Added inst normalizer_inst/FE_PHC5651_n12961 (CKBD1)

    Added inst normalizer_inst/FE_PHC5652_n14662 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5653_n13064 (CKBD4)

    Added inst normalizer_inst/FE_PHC5654_n5245 (CKBD4)

    Added inst normalizer_inst/FE_PHC5655_N511 (CKBD0)

    Added inst normalizer_inst/FE_PHC5656_n14764 (CKBD1)

    Added inst normalizer_inst/FE_PHC5657_n5196 (CKBD1)

    Added inst normalizer_inst/FE_PHC5658_n5200 (CKBD1)

    Added inst normalizer_inst/FE_PHC5659_FE_OFN15671_n8318 (CKBD1)

    Added inst normalizer_inst/FE_PHC5660_n8824 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5661_n13047 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5662_n12997 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5663_n12956 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5664_n910 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5665_n3791 (CKBD1)

    Added inst normalizer_inst/FE_PHC5666_n7175 (CKBD1)

    Added inst normalizer_inst/FE_PHC5667_n15557 (CKBD0)

    Added inst normalizer_inst/FE_PHC5668_n100 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5669_n6851 (CKBD4)

    Added inst normalizer_inst/FE_PHC5670_FE_OCPN4579_n15547 (CKBD1)

    Added inst normalizer_inst/FE_PHC5671_n12953 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5672_n5893 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5673_FE_RN_39 (CKBD1)

    Added inst normalizer_inst/FE_PHC5674_n15257 (CKBD1)

    Added inst normalizer_inst/FE_PHC5675_n15262 (CKBD1)

    Added inst normalizer_inst/FE_PHC5676_n6813 (CKBD1)

    Added inst normalizer_inst/FE_PHC5677_n15066 (CKBD1)

    Added inst normalizer_inst/FE_PHC5678_n1895 (CKBD1)

    Added inst normalizer_inst/FE_PHC5679_n7046 (CKBD1)

    Added inst normalizer_inst/FE_PHC5680_n15343 (CKBD4)

    Added inst normalizer_inst/FE_PHC5681_FE_RN_247 (CKBD4)

    Added inst normalizer_inst/FE_PHC5682_n1969 (CKBD2)

    Added inst normalizer_inst/FE_PHC5683_n15377 (CKBD4)

    Added inst normalizer_inst/FE_PHC5684_n15073 (CKBD2)

    Added inst normalizer_inst/FE_PHC5685_FE_OFN15846_n15389 (CKBD4)

    Added inst normalizer_inst/FE_PHC5686_n15278 (CKBD1)

    Added inst normalizer_inst/FE_PHC5687_n15247 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5688_n6041 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5689_n15265 (CKBD1)

    Added inst normalizer_inst/FE_PHC5690_n15239 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5691_n6815 (CKBD1)

    Added inst normalizer_inst/FE_PHC5692_n6229 (CKBD1)

    Added inst normalizer_inst/FE_PHC5693_n15301 (CKBD1)

    Added inst normalizer_inst/FE_PHC5694_n2277 (CKBD1)

    Added inst normalizer_inst/FE_PHC5695_n15399 (CKBD1)

    Added inst normalizer_inst/FE_PHC5696_n15261 (CKBD1)

    Added inst normalizer_inst/FE_PHC5697_n15334 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5698_n15290 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5699_n15249 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5700_n2502 (CKBD1)

    Added inst normalizer_inst/FE_PHC5701_n15317 (CKBD1)

    Added inst normalizer_inst/FE_PHC5702_n15393 (CKBD1)

    Added inst normalizer_inst/FE_PHC5703_n15056 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5704_n8905 (CKBD1)

    Added inst normalizer_inst/FE_PHC5705_n15260 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5706_n6148 (CKBD1)

    Added inst normalizer_inst/FE_PHC5707_n8666 (CKBD1)

    Added inst normalizer_inst/FE_PHC5708_n6601 (CKBD1)

    Added inst normalizer_inst/FE_PHC5709_n15395 (CKBD1)

    Added inst normalizer_inst/FE_PHC5710_n15237 (CKBD1)

    Added inst normalizer_inst/FE_PHC5711_n9006 (CKBD1)

    Added inst normalizer_inst/FE_PHC5712_FE_RN_60 (CKBD2)

    Added inst normalizer_inst/FE_PHC5713_n2038 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5714_n15384 (CKBD1)

    Added inst normalizer_inst/FE_PHC5715_n15269 (CKBD2)

    Added inst normalizer_inst/FE_PHC5716_n15067 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5717_n5747 (CKBD2)

    Added inst normalizer_inst/FE_PHC5718_FE_RN_266 (CKBD2)

    Added inst normalizer_inst/FE_PHC5719_n15346 (CKBD4)

    Added inst normalizer_inst/FE_PHC5720_FE_OCPN4687_n15399 (CKBD1)

    Added inst normalizer_inst/FE_PHC5721_n15281 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5722_n15291 (CKBD1)

    Added inst normalizer_inst/FE_PHC5723_n15354 (CKBD1)

    Added inst normalizer_inst/FE_PHC5724_n2268 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5725_n321 (CKBD1)

    Added inst normalizer_inst/FE_PHC5726_n15243 (CKBD1)

    Added inst normalizer_inst/FE_PHC5727_n15078 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5728_n6638 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5729_n3023 (CKBD1)

    Added inst normalizer_inst/FE_PHC5730_n15349 (CKBD1)

    Added inst normalizer_inst/FE_PHC5731_n5266 (CKBD0)

    Added inst normalizer_inst/FE_PHC5732_n15559 (CKBD0)

    Added inst normalizer_inst/FE_PHC5733_n15351 (CKBD1)

    Added inst normalizer_inst/FE_PHC5734_n4764 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5735_n15335 (CKBD1)

    Added inst normalizer_inst/FE_PHC5736_n15245 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5737_n15046 (CKBD1)

    Added inst normalizer_inst/FE_PHC5738_n2501 (CKBD4)

    Added inst normalizer_inst/FE_PHC5739_n15244 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5740_FE_OCPN3480_n15559 (CKBD1)

    Added inst normalizer_inst/FE_PHC5741_n15063 (CKBD1)

    Added inst normalizer_inst/FE_PHC5742_n15061 (CKBD2)

    Added inst normalizer_inst/FE_PHC5743_n15064 (CKBD2)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.4186
      TNS :    -108.9978
      #VP :          239
      TNS+:       3.7018/390 improved (0.0095 per commit, 3.285%)
  Density :      93.804%
------------------------------------------------------------------------------------------
 390 buffer added (phase total 390, total 390)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:18.7 real=0:00:05.0
 accumulated cpu=0:01:00 real=0:00:22.0 totSessionCpu=2:23:56 mem=4886.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 69.80 %
    there are 712 full evals passed out of 1020 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst normalizer_inst/FE_PHC5744_FE_OCPN16347_sum_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5745_n5780 (CKBD4)

    Added inst normalizer_inst/FE_PHC5746_div_in_2_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5747_psum_2_sync_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC5748_psum_2_sync_38 (CKBD0)

    Added inst normalizer_inst/AFIFO/FE_PHC5749_psum_2_sync_39 (CKBD0)

    Added inst normalizer_inst/FE_PHC5750_psum_2_sync_31 (CKBD0)

    Added inst normalizer_inst/FE_PHC5751_n12232 (CKBD0)

    Added inst normalizer_inst/FE_PHC5752_FE_OFN16038_n (CKBD0)

    Added inst normalizer_inst/FE_PHC5753_FE_OCPN16135_sum_8 (CKBD0)

    Added inst normalizer_inst/FE_PHC5754_div_in_1_4 (CKBD0)

    Added inst normalizer_inst/FE_PHC5755_FE_OFN15557_n (CKBD0)

    Added inst normalizer_inst/FE_PHC5756_FE_OCPN16388_n2830 (CKBD0)

    Added inst normalizer_inst/FE_PHC5757_div_in_1_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC5758_FE_OCPN16423_sum_8 (CKBD0)

    Added inst normalizer_inst/FE_PHC5759_FE_OCPN3822_n2830 (CKBD0)

    Added inst normalizer_inst/FE_PHC5760_FE_DBTN9_n6101 (CKBD2)

    Added inst normalizer_inst/FE_PHC5761_FE_OCPN16369_FE_DBTN13_sum_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC5762_FE_OFN15617_n13785 (CKBD0)

    Added inst normalizer_inst/FE_PHC5763_FE_OCPN5105_FE_OFN15892_n (CKBD0)

    Added inst normalizer_inst/FE_PHC5764_FE_OCPN4736_FE_RN_41 (CKBD0)

    Added inst normalizer_inst/FE_PHC5765_psum_2_sync_61 (CKBD0)

    Added inst normalizer_inst/FE_PHC5766_FE_OCPN16272_n (CKBD1)

    Added inst normalizer_inst/FE_PHC5767_psum_2_sync_8 (CKBD0)

    Added inst normalizer_inst/FE_PHC5768_FE_OFN67_div_sel_3 (CKBD2)

    Added inst normalizer_inst/FE_PHC5769_div_out_2_17 (CKBD0)

    Added inst normalizer_inst/FE_PHC5770_FE_OFN15668_n3282 (CKBD2)

    Added inst normalizer_inst/FE_PHC5771_FE_OCPN16278_sum_11 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5772_div_out_2_18 (CKBD0)

    Added inst normalizer_inst/FE_PHC5773_FE_RN_329 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5774_div_in_2_12 (CKBD1)

    Added inst normalizer_inst/FE_PHC5775_div_in_1_12 (CKBD0)

    Added inst normalizer_inst/FE_PHC5776_FE_OFN15975_FE_DBTN8_sum_11 (CKBD2)

    Added inst normalizer_inst/FE_PHC5777_FE_DBTN68_sum_3 (CKBD4)

    Added inst normalizer_inst/FE_PHC5778_FE_OCPN16422_sum_8 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5779_n9252 (CKBD1)

    Added inst normalizer_inst/FE_PHC5780_FE_OCPN16410_FE_DBTN2_n8902 (CKBD1)

    Added inst normalizer_inst/FE_PHC5781_div_in_2_14 (CKBD1)

    Added inst normalizer_inst/FE_PHC5782_FE_OCPN3540_n3882 (CKBD1)

    Added inst normalizer_inst/FE_PHC5783_div_in_2_2 (CKBD4)

    Added inst normalizer_inst/FE_PHC5784_FE_OCPN16115_sum_8 (BUFFD2)

    Added inst normalizer_inst/FE_PHC5785_FE_OCPN16143_sum_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC5786_FE_OFN15956_n (CKBD1)

    Added inst normalizer_inst/FE_PHC5787_FE_OCPN4854_sum_6 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5788_FE_OCPN16373_FE_DBTN13_sum_7 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5789_FE_OFN16068_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC5790_FE_OFN98_sum_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC5791_FE_OFN16032_n (CKBD2)

    Added inst normalizer_inst/FE_PHC5792_div_in_1_2 (BUFFD2)

    Added inst normalizer_inst/FE_PHC5793_FE_OFN15909_sum_4 (CKBD2)

    Added inst normalizer_inst/FE_PHC5794_div_in_2_11 (BUFFD2)

    Added inst normalizer_inst/FE_PHC5795_n9331 (CKBD2)

    Added inst normalizer_inst/FE_PHC5796_FE_OFN107_n6101 (CKBD4)

    Added inst normalizer_inst/FE_PHC5797_FE_OCPN16287_sum_13 (CKBD4)

    Added inst normalizer_inst/FE_PHC5798_FE_OFN15643_sum_6 (CKBD4)

    Added inst normalizer_inst/FE_PHC5799_div_in_1_1 (CKBD1)

    Added inst normalizer_inst/FE_PHC5800_div_in_1_11 (CKBD4)

    Added inst normalizer_inst/FE_PHC5801_FE_OFN16007_sum_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC5802_FE_OCPN16228_FE_OFN613_FE_DBTN87_sum_1 (BUFFD12)

    Added inst normalizer_inst/FE_PHC5803_FE_OCPN16182_sum_10 (CKBD1)

    Added inst normalizer_inst/FE_PHC5804_FE_OCPN16126_sum_7 (CKBD1)

    Added inst normalizer_inst/FE_PHC5805_n11497 (CKBD1)

    Added inst normalizer_inst/FE_PHC5806_FE_OCPN16159_n8825 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5807_FE_OCPN4324_FE_OFN97_sum_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5808_FE_OCPN16116_n8825 (CKBD0)

    Added inst normalizer_inst/FE_PHC5809_FE_OCPN16264_sum_11 (CKBD1)

    Added inst normalizer_inst/FE_PHC5810_div_in_1_3 (CKBD4)

    Added inst normalizer_inst/FE_PHC5811_FE_OFN16018_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC5812_FE_OCPN4809_FE_OFN15564_n (CKBD0)

    Added inst normalizer_inst/FE_PHC5813_FE_OFN585_n7897 (CKBD4)

    Added inst normalizer_inst/FE_PHC5814_div_in_2_1 (CKBD0)

    Added inst normalizer_inst/FE_PHC5815_FE_OCPN16397_n (CKBD4)

    Added inst normalizer_inst/FE_PHC5816_n10340 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5817_FE_OFN147_n7827 (CKBD4)

    Added inst normalizer_inst/FE_PHC5818_FE_OFN586_n7897 (CKBD4)

    Added inst normalizer_inst/FE_PHC5819_FE_OFN95_sum_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC5820_FE_OFN15560_n (CKBD2)

    Added inst normalizer_inst/FE_PHC5821_FE_OCPN16351_sum_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC5822_n4444 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5823_FE_OFN15605_n (CKBD0)

    Added inst normalizer_inst/FE_PHC5824_n8027 (CKBD0)

    Added inst normalizer_inst/FE_PHC5825_FE_OFN15964_n (CKBD0)

    Added inst normalizer_inst/FE_PHC5826_FE_OFN15591_FE_DBTN10_n7827 (CKBD0)

    Added inst normalizer_inst/FE_PHC5827_FE_DBTN93_div_14_u_div_SumTmp_6__3__0 (CKBD4)

    Added inst normalizer_inst/FE_PHC5828_div_in_2_4 (CKBD0)

    Added inst normalizer_inst/FE_PHC5829_n11759 (CKBD4)

    Added inst normalizer_inst/FE_PHC5830_FE_OCPN16401_FE_DBTN87_sum_1 (CKBD0)

    Added inst normalizer_inst/FE_PHC5831_FE_OFN524_n2830 (CKBD2)

    Added inst normalizer_inst/FE_PHC5832_div_in_2_13 (CKBD0)

    Added inst normalizer_inst/FE_PHC5833_FE_OCPN16150_FE_OFN15777_n (CKBD0)

    Added inst normalizer_inst/FE_PHC5834_FE_OFN15859_n (BUFFD2)

    Added inst normalizer_inst/FE_PHC5835_FE_OCPN5041_sum_8 (CKBD4)

    Added inst normalizer_inst/FE_PHC5836_FE_OFN15595_n14351 (CKBD1)

    Added inst normalizer_inst/FE_PHC5837_div_in_2_3 (CKBD2)

    Added inst normalizer_inst/FE_PHC5838_FE_OFN112_n6000 (BUFFD8)

    Added inst normalizer_inst/FE_PHC5839_FE_OCPN3835_sum_6 (CKBD1)

    Added inst normalizer_inst/FE_PHC5840_n9416 (CKBD0)

    Added inst normalizer_inst/FE_PHC5841_FE_OCPN16239_sum_6 (CKBD4)

    Added inst normalizer_inst/FE_PHC5842_FE_OFN16071_n (CKBD0)

    Added inst normalizer_inst/FE_PHC5843_n15356 (BUFFD8)

    Added inst normalizer_inst/FE_PHC5844_FE_OFN90_sum_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC5845_FE_OCPN16286_sum_12 (CKBD4)

    Added inst normalizer_inst/FE_PHC5846_FE_OFN71_n1089 (CKBD4)

    Added inst normalizer_inst/FE_PHC5847_n9569 (CKBD4)

    Added inst normalizer_inst/FE_PHC5848_FE_OCPN16202_sum_2 (CKBD1)

    Added inst normalizer_inst/FE_PHC5849_FE_OFN16062_n (BUFFD16)

    Added inst normalizer_inst/FE_PHC5850_n2934 (CKBD1)

    Added inst normalizer_inst/FE_PHC5851_n13653 (CKBD1)

    Added inst normalizer_inst/FE_PHC5852_FE_OCPN4860_n4940 (CKBD6)

    Added inst normalizer_inst/FE_PHC5853_n11759 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5854_FE_OCPN16336_FE_OFN15966_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC5855_FE_OCPN16134_sum_8 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5856_FE_OCPN16286_sum_12 (CKBD0)

    Added inst normalizer_inst/FE_PHC5857_FE_OFN15889_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC5858_FE_DBTN93_div_14_u_div_SumTmp_6__3__0 (CKBD2)

    Added inst normalizer_inst/FE_PHC5859_n15040 (CKBD2)

    Added inst normalizer_inst/FE_PHC5860_div_in_1_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC5861_FE_OFN108_n11482 (CKBD0)

    Added inst normalizer_inst/FE_PHC5862_n11529 (CKBD0)

    Added inst normalizer_inst/FE_PHC5863_FE_OCPN3835_sum_6 (CKBD0)

    Added inst normalizer_inst/FE_PHC5864_n6426 (CKBD0)

    Added inst normalizer_inst/FE_PHC5865_div_in_2_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5866_n10897 (CKBD0)

    Added inst normalizer_inst/FE_PHC5867_n14287 (CKBD0)

    Added inst normalizer_inst/FE_PHC5868_FE_OFN15962_n (CKBD0)

    Added inst normalizer_inst/FE_PHC5869_div_in_2_2 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5870_FE_OFN15610_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC5871_FE_OFN16066_n (CKBD2)

    Added inst normalizer_inst/FE_PHC5872_n8636 (CKBD0)

    Added inst normalizer_inst/FE_PHC5873_n10894 (CKBD4)

    Added inst normalizer_inst/FE_PHC5874_FE_OFN15964_n (BUFFD2)

    Added inst normalizer_inst/FE_PHC5875_FE_DBTN68_sum_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5876_FE_OFN16002_sum_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC5877_div_in_2_4 (CKBD1)

    Added inst normalizer_inst/FE_PHC5878_n15070 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5879_FE_OCPN16297_FE_OFN15564_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC5880_FE_OFN85_sum_9 (BUFFD2)

    Added inst normalizer_inst/FE_PHC5881_n6409 (CKBD1)

    Added inst normalizer_inst/FE_PHC5882_FE_OFN75_n7827 (BUFFD2)

    Added inst normalizer_inst/FE_PHC5883_n9456 (CKBD1)

    Added inst normalizer_inst/FE_PHC5884_FE_OFN427_sum_7 (CKBD4)

    Added inst normalizer_inst/FE_PHC5885_FE_OFN16045_sum_3 (CKBD2)

    Added inst normalizer_inst/FE_PHC5886_n7015 (CKBD1)

    Added inst normalizer_inst/FE_PHC5887_FE_OFN15996_n7827 (BUFFD4)

    Added inst normalizer_inst/FE_PHC5888_FE_OCPN4324_FE_OFN97_sum_1 (CKBD2)

    Added inst normalizer_inst/FE_PHC5889_n6736 (CKBD0)

    Added inst normalizer_inst/FE_PHC5890_FE_OCPN4444_n3464 (CKBD1)

    Added inst normalizer_inst/FE_PHC5891_n13688 (CKBD1)

    Added inst normalizer_inst/FE_PHC5892_n6073 (CKBD1)

    Added inst normalizer_inst/FE_PHC5893_FE_OFN15572_n (BUFFD3)

    Added inst normalizer_inst/FE_PHC5894_FE_OFN15613_n (CKBD4)

    Added inst normalizer_inst/FE_PHC5895_FE_OFN112_n6000 (BUFFD12)

    Added inst normalizer_inst/FE_PHC5896_FE_OCPN5058_n6736 (CKBD2)

    Added inst normalizer_inst/FE_PHC5897_n15356 (BUFFD6)

    Added inst normalizer_inst/FE_PHC5898_n15376 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5899_FE_OCPN4175_n8825 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5900_n10872 (CKBD1)

    Added inst normalizer_inst/FE_PHC5901_FE_OCPN16160_FE_OFN114_n13707 (CKBD4)

    Added inst normalizer_inst/FE_PHC5902_FE_OCPN3957_FE_RN_57 (CKBD4)

    Added inst normalizer_inst/FE_PHC5903_FE_RN_46 (CKBD4)

    Added inst normalizer_inst/FE_PHC5904_FE_OFN365_n8908 (CKBD0)

    Added inst normalizer_inst/FE_PHC5905_FE_OFN15960_n (CKBD1)

    Added inst normalizer_inst/FE_PHC5906_FE_OFN283_n5849 (BUFFD16)

    Added inst normalizer_inst/FE_PHC5907_FE_OFN74_n6511 (CKBD0)

    Added inst normalizer_inst/FE_PHC5908_n10212 (CKBD1)

    Added inst normalizer_inst/FE_PHC5909_FE_OFN15627_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC5910_n11542 (BUFFD3)

    Added inst normalizer_inst/FE_PHC5911_n9788 (CKBD0)

    Added inst normalizer_inst/FE_PHC5912_n15069 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5913_FE_OCPN3566_n9321 (CKBD0)

    Added inst normalizer_inst/FE_PHC5914_FE_OCPN16407_n13719 (CKBD1)

    Added inst normalizer_inst/FE_PHC5915_FE_OFN15674_n8908 (CKBD2)

    Added inst normalizer_inst/FE_PHC5916_n10329 (CKBD1)

    Added inst normalizer_inst/FE_PHC5917_FE_OFN16067_n (BUFFD2)

    Added inst normalizer_inst/FE_PHC5918_n13822 (CKBD1)

    Added inst normalizer_inst/FE_PHC5919_FE_RN_179_0 (BUFFD4)

    Added inst normalizer_inst/FE_PHC5920_n15117 (CKBD1)

    Added inst normalizer_inst/FE_PHC5921_n14000 (CKBD1)

    Added inst normalizer_inst/FE_PHC5922_FE_OFN15958_n (BUFFD12)

    Added inst normalizer_inst/FE_PHC5923_n8214 (BUFFD16)

    Added inst normalizer_inst/FE_PHC5924_FE_OFN16015_n (CKBD0)

    Added inst normalizer_inst/FE_PHC5925_FE_OFN202_sum_9 (CKBD0)

    Added inst normalizer_inst/FE_PHC5926_FE_OCPN16164_n14027 (CKBD0)

    Added inst normalizer_inst/FE_PHC5927_FE_OFN201_sum_9 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5928_n10873 (CKBD0)

    Added inst normalizer_inst/FE_PHC5929_FE_OFN15753_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC5930_FE_OFN544_n10225 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5931_FE_OFN15673_n8908 (CKBD0)

    Added inst normalizer_inst/FE_PHC5932_FE_OCPN3527_n14000 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5933_n10896 (CKBD0)

    Added inst normalizer_inst/FE_PHC5934_FE_OFN15538_n (CKBD2)

    Added inst normalizer_inst/FE_PHC5935_n10900 (CKBD0)

    Added inst normalizer_inst/FE_PHC5936_n9132 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5937_FE_OCPN3566_n9321 (CKBD4)

    Added inst normalizer_inst/FE_PHC5938_FE_OFN72_n4633 (BUFFD2)

    Added inst normalizer_inst/FE_PHC5939_FE_OFN212_n4633 (CKBD2)

    Added inst normalizer_inst/FE_PHC5940_n646 (CKBD1)

    Added inst normalizer_inst/FE_PHC5941_n10212 (CKBD0)

    Added inst normalizer_inst/FE_PHC5942_n15071 (CKBD2)

    Added inst normalizer_inst/FE_PHC5943_n8214 (CKBD0)

    Added inst normalizer_inst/FE_PHC5944_FE_OFN15630_n14384 (CKBD1)

    Added inst normalizer_inst/FE_PHC5945_n15375 (CKBD2)

    Added inst normalizer_inst/FE_PHC5946_FE_OFN546_n10225 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5947_n9671 (CKBD1)

    Added inst normalizer_inst/FE_PHC5948_FE_OFN15602_n520 (CKBD1)

    Added inst normalizer_inst/FE_PHC5949_FE_OFN142_n7291 (CKBD1)

    Added inst normalizer_inst/FE_PHC5950_n9797 (CKBD0)

    Added inst normalizer_inst/FE_PHC5951_n10210 (BUFFD12)

    Added inst normalizer_inst/FE_PHC5952_n15116 (CKBD6)

    Added inst normalizer_inst/FE_PHC5953_n10210 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5954_n15116 (CKBD0)

    Added inst normalizer_inst/FE_PHC5955_n646 (CKBD1)

    Added inst normalizer_inst/FE_PHC5956_FE_OFN15709_n10329 (CKBD4)

    Added inst normalizer_inst/FE_PHC5957_FE_OFN78_n15375 (BUFFD2)

    Added inst normalizer_inst/FE_PHC5958_N495 (CKBD4)

    Added inst normalizer_inst/FE_PHC5959_n1553 (CKBD0)

    Added inst normalizer_inst/FE_PHC5960_n4584 (CKBD1)

    Added inst normalizer_inst/FE_PHC5961_n2483 (CKBD0)

    Added inst normalizer_inst/FE_PHC5962_FE_OCPN16440_n790 (CKBD0)

    Added inst normalizer_inst/FE_PHC5963_n4071 (CKBD0)

    Added inst normalizer_inst/FE_PHC5964_n4820 (CKBD0)

    Added inst normalizer_inst/FE_PHC5965_n4671 (CKBD0)

    Added inst normalizer_inst/FE_PHC5966_n10108 (CKBD0)

    Added inst normalizer_inst/FE_PHC5967_n10099 (CKBD0)

    Added inst normalizer_inst/FE_PHC5968_n12165 (CKBD1)

    Added inst normalizer_inst/FE_PHC5969_n10113 (CKBD0)

    Added inst normalizer_inst/FE_PHC5970_n793 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5971_n11835 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5972_n15544 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5973_FE_OCPN3370_n3447 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5974_n15549 (CKBD1)

    Added inst normalizer_inst/FE_PHC5975_n6461 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5976_n2918 (BUFFD3)

    Added inst normalizer_inst/FE_PHC5977_FE_OFN15676_n8432 (CKBD1)

    Added inst normalizer_inst/FE_PHC5978_n11955 (CKBD2)

    Added inst normalizer_inst/FE_PHC5979_n6825 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5980_n11873 (CKBD4)

    Added inst normalizer_inst/FE_PHC5981_n8632 (BUFFD4)

    Added inst normalizer_inst/FE_PHC5982_n10015 (CKBD4)

    Added inst normalizer_inst/FE_PHC5983_n8396 (CKBD4)

    Added inst normalizer_inst/FE_PHC5984_n12029 (BUFFD12)

    Added inst normalizer_inst/FE_PHC5985_FE_OCPN16392_n15544 (CKBD0)

    Added inst normalizer_inst/FE_PHC5986_n2600 (CKBD0)

    Added inst normalizer_inst/FE_PHC5987_n6574 (CKBD0)

    Added inst normalizer_inst/FE_PHC5988_n6717 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5989_FE_RN_13 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5990_n11969 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5991_n5886 (CKBD2)

    Added inst normalizer_inst/FE_PHC5992_n5903 (CKBD1)

    Added inst normalizer_inst/FE_PHC5993_n14173 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5994_n507 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5995_n302 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5996_n4629 (CKBD1)

    Added inst normalizer_inst/FE_PHC5997_n6909 (CKBD1)

    Added inst normalizer_inst/FE_PHC5998_n2024 (BUFFD1)

    Added inst normalizer_inst/FE_PHC5999_FE_RN_434 (BUFFD3)

    Added inst normalizer_inst/FE_PHC6000_n6570 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6001_n1326 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6002_n14183 (CKBD2)

    Added inst normalizer_inst/FE_PHC6003_n14136 (CKBD4)

    Added inst normalizer_inst/FE_PHC6004_FE_OFN144_n7196 (CKBD1)

    Added inst normalizer_inst/FE_PHC6005_n6950 (CKBD1)

    Added inst normalizer_inst/FE_PHC6006_n1782 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6007_n1679 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6008_n14217 (CKBD4)

    Added inst normalizer_inst/FE_PHC6009_n4361 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6010_n2289 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6011_n14199 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6012_n3154 (CKBD4)

    Added inst normalizer_inst/FE_PHC6013_n4283 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6014_n3670 (BUFFD16)

    Added inst normalizer_inst/FE_PHC6015_n2930 (CKBD0)

    Added inst normalizer_inst/FE_PHC6016_n15554 (CKBD1)

    Added inst normalizer_inst/FE_PHC6017_N503 (CKBD0)

    Added inst normalizer_inst/FE_PHC6018_n14016 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6019_n14008 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6020_n572 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6021_n14017 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6022_n7542 (CKBD1)

    Added inst normalizer_inst/FE_PHC6023_n14011 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6024_n3399 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6025_n1402 (CKBD0)

    Added inst normalizer_inst/FE_PHC6026_n10025 (CKBD1)

    Added inst normalizer_inst/FE_PHC6027_n14140 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6028_n6902 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6029_n1323 (CKBD0)

    Added inst normalizer_inst/FE_PHC6030_n1292 (CKBD1)

    Added inst normalizer_inst/FE_PHC6031_n8616 (CKBD2)

    Added inst normalizer_inst/FE_PHC6032_n5462 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6033_n1029 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6034_n3811 (CKBD8)

    Added inst normalizer_inst/FE_PHC6035_FE_RN_5 (CKBD4)

    Added inst normalizer_inst/FE_PHC6036_n12261 (CKBD0)

    Added inst normalizer_inst/FE_PHC6037_n12295 (CKBD0)

    Added inst normalizer_inst/FE_PHC6038_N492 (CKBD0)

    Added inst normalizer_inst/FE_PHC6039_N491 (CKBD0)

    Added inst normalizer_inst/FE_PHC6040_n6388 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6041_n12372 (CKBD1)

    Added inst normalizer_inst/FE_PHC6042_n12696 (CKBD1)

    Added inst normalizer_inst/FE_PHC6043_n9995 (CKBD1)

    Added inst normalizer_inst/FE_PHC6044_FE_OCPN4354_n12414 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6045_n12376 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6046_n12767 (CKBD1)

    Added inst normalizer_inst/FE_PHC6047_n12746 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6048_n12469 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6049_n12409 (BUFFD0)

    Added inst normalizer_inst/FE_PHC6050_n12788 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6051_n12824 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6052_n8489 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6053_n12830 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6054_FE_RN_12 (CKBD0)

    Added inst normalizer_inst/FE_PHC6055_FE_RN_206 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6056_n1160 (CKBD0)

    Added inst normalizer_inst/FE_PHC6057_FE_RN_296 (CKBD4)

    Added inst normalizer_inst/FE_PHC6058_FE_OCPN3626_n4206 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6059_n12341 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6060_FE_DBTN16_n6581 (CKBD1)

    Added inst normalizer_inst/FE_PHC6061_n12326 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6062_n15546 (CKBD1)

    Added inst normalizer_inst/FE_PHC6063_n12817 (CKBD2)

    Added inst normalizer_inst/FE_PHC6064_n12340 (CKBD2)

    Added inst normalizer_inst/FE_PHC6065_n4337 (BUFFD3)

    Added inst normalizer_inst/FE_PHC6066_n12829 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6067_FE_RN_369 (CKBD4)

    Added inst normalizer_inst/FE_PHC6068_n4587 (CKBD2)

    Added inst normalizer_inst/FE_PHC6069_n11277 (CKBD3)

    Added inst normalizer_inst/FE_PHC6070_n12846 (CKBD0)

    Added inst normalizer_inst/FE_PHC6071_n12736 (CKBD0)

    Added inst normalizer_inst/FE_PHC6072_n12343 (CKBD0)

    Added inst normalizer_inst/FE_PHC6073_n9075 (CKBD0)

    Added inst normalizer_inst/FE_PHC6074_n12328 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6075_FE_OCPN3834_n6058 (CKBD0)

    Added inst normalizer_inst/FE_PHC6076_N522 (CKBD0)

    Added inst normalizer_inst/FE_PHC6077_n15522 (CKBD0)

    Added inst normalizer_inst/FE_PHC6078_n6346 (CKBD1)

    Added inst normalizer_inst/FE_PHC6079_n12314 (CKBD1)

    Added inst normalizer_inst/FE_PHC6080_n12424 (CKBD0)

    Added inst normalizer_inst/FE_PHC6081_n6141 (CKBD1)

    Added inst normalizer_inst/FE_PHC6082_n3480 (CKBD1)

    Added inst normalizer_inst/FE_PHC6083_n12597 (CKBD0)

    Added inst normalizer_inst/FE_PHC6084_n7969 (CKBD0)

    Added inst normalizer_inst/FE_PHC6085_n4424 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6086_n12335 (CKBD1)

    Added inst normalizer_inst/FE_PHC6087_n14377 (CKBD1)

    Added inst normalizer_inst/FE_PHC6088_n9047 (CKBD1)

    Added inst normalizer_inst/FE_PHC6089_n12474 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6090_n12572 (CKBD0)

    Added inst normalizer_inst/FE_PHC6091_n12807 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6092_n12512 (CKBD1)

    Added inst normalizer_inst/FE_PHC6093_FE_OCPN4890_n12500 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6094_n12345 (CKBD1)

    Added inst normalizer_inst/FE_PHC6095_n12594 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6096_n12595 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6097_n7255 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6098_n12596 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6099_n12564 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6100_n12467 (CKBD1)

    Added inst normalizer_inst/FE_PHC6101_n12563 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6102_n5559 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6103_n12556 (CKBD2)

    Added inst normalizer_inst/FE_PHC6104_n12487 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6105_n1237 (CKBD4)

    Added inst normalizer_inst/FE_PHC6106_n7535 (CKBD2)

    Added inst normalizer_inst/FE_PHC6107_n1874 (CKBD2)

    Added inst normalizer_inst/FE_PHC6108_n12581 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6109_n12579 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6110_n12475 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6111_n12485 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6112_n6835 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6113_n12570 (CKBD2)

    Added inst normalizer_inst/FE_PHC6114_n12476 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6115_n12774 (CKBD0)

    Added inst normalizer_inst/FE_PHC6116_n12580 (BUFFD0)

    Added inst normalizer_inst/FE_PHC6117_n8742 (CKBD2)

    Added inst normalizer_inst/FE_PHC6118_n3861 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6119_n12558 (CKBD1)

    Added inst normalizer_inst/FE_PHC6120_n1345 (BUFFD6)

    Added inst normalizer_inst/FE_PHC6121_n12463 (CKBD2)

    Added inst normalizer_inst/FE_PHC6122_FE_RN_426 (CKBD4)

    Added inst normalizer_inst/FE_PHC6123_n12498 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6124_n1670 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6125_n12730 (CKBD0)

    Added inst normalizer_inst/FE_PHC6126_n6352 (CKBD0)

    Added inst normalizer_inst/FE_PHC6127_n12434 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6128_n12719 (CKBD0)

    Added inst normalizer_inst/FE_PHC6129_FE_OCPN4878_n15558 (CKBD0)

    Added inst normalizer_inst/FE_PHC6130_N489 (CKBD0)

    Added inst normalizer_inst/FE_PHC6131_n361 (CKBD1)

    Added inst normalizer_inst/FE_PHC6132_n12636 (CKBD1)

    Added inst normalizer_inst/FE_PHC6133_FE_OCPN4999_n12488 (CKBD1)

    Added inst normalizer_inst/FE_PHC6134_n12593 (CKBD1)

    Added inst normalizer_inst/FE_PHC6135_n8376 (CKBD1)

    Added inst normalizer_inst/FE_PHC6136_n12650 (CKBD1)

    Added inst normalizer_inst/FE_PHC6137_n12707 (CKBD1)

    Added inst normalizer_inst/FE_PHC6138_n7811 (CKBD1)

    Added inst normalizer_inst/FE_PHC6139_n11382 (CKBD1)

    Added inst normalizer_inst/FE_PHC6140_n14392 (CKBD0)

    Added inst normalizer_inst/FE_PHC6141_n14352 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6142_n12427 (CKBD1)

    Added inst normalizer_inst/FE_PHC6143_n11357 (CKBD1)

    Added inst normalizer_inst/FE_PHC6144_n12318 (CKBD1)

    Added inst normalizer_inst/FE_PHC6145_n5719 (CKBD1)

    Added inst normalizer_inst/FE_PHC6146_n11386 (CKBD0)

    Added inst normalizer_inst/FE_PHC6147_n15483 (CKBD1)

    Added inst normalizer_inst/FE_PHC6148_FE_OCPN4613_n5110 (CKBD1)

    Added inst normalizer_inst/FE_PHC6149_n1437 (CKBD1)

    Added inst normalizer_inst/FE_PHC6150_n14936 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6151_n6583 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6152_n14420 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6153_n12356 (CKBD1)

    Added inst normalizer_inst/FE_PHC6154_FE_RN_791_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC6155_n14906 (CKBD0)

    Added inst normalizer_inst/FE_PHC6156_n14620 (CKBD1)

    Added inst normalizer_inst/FE_PHC6157_n12518 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6158_n3818 (CKBD1)

    Added inst normalizer_inst/FE_PHC6159_n6741 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6160_n12430 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6161_n12431 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6162_n4890 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6163_n1814 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6164_n12711 (BUFFD0)

    Added inst normalizer_inst/FE_PHC6165_FE_RN_131 (CKBD2)

    Added inst normalizer_inst/FE_PHC6166_n5836 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6167_n14835 (CKBD1)

    Added inst normalizer_inst/FE_PHC6168_FE_RN_302 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6169_n5245 (CKBD1)

    Added inst normalizer_inst/FE_PHC6170_n14538 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6171_n7033 (CKBD0)

    Added inst normalizer_inst/FE_PHC6172_FE_RN_319 (CKBD2)

    Added inst normalizer_inst/FE_PHC6173_n14548 (CKBD4)

    Added inst normalizer_inst/FE_PHC6174_FE_RN_328 (BUFFD3)

    Added inst normalizer_inst/FE_PHC6175_n14995 (CKBD1)

    Added inst normalizer_inst/FE_PHC6176_n12299 (CKBD2)

    Added inst normalizer_inst/FE_PHC6177_n14629 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6178_n14524 (CKBD2)

    Added inst normalizer_inst/FE_PHC6179_FE_RN_275 (CKBD2)

    Added inst normalizer_inst/FE_PHC6180_n2091 (CKBD2)

    Added inst normalizer_inst/FE_PHC6181_n7405 (CKBD2)

    Added inst normalizer_inst/FE_PHC6182_n14523 (CKBD2)

    Added inst normalizer_inst/FE_PHC6183_n4144 (CKBD2)

    Added inst normalizer_inst/FE_PHC6184_n4022 (CKBD2)

    Added inst normalizer_inst/FE_PHC6185_FE_OFN15825_n5577 (BUFFD6)

    Added inst normalizer_inst/FE_PHC6186_n14649 (CKBD2)

    Added inst normalizer_inst/FE_PHC6187_n7854 (CKBD2)

    Added inst normalizer_inst/FE_PHC6188_n7223 (CKBD2)

    Added inst normalizer_inst/FE_PHC6189_n14682 (CKBD4)

    Added inst normalizer_inst/FE_PHC6190_n7013 (CKBD6)

    Added inst normalizer_inst/FE_PHC6191_n3358 (CKBD4)

    Added inst normalizer_inst/FE_PHC6192_N500 (CKBD0)

    Added inst normalizer_inst/FE_PHC6193_n14882 (CKBD0)

    Added inst normalizer_inst/FE_PHC6194_n12635 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6195_FE_RN_648_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6196_n12720 (CKBD1)

    Added inst normalizer_inst/FE_PHC6197_FE_OCPN4823_FE_RN_328 (CKBD1)

    Added inst normalizer_inst/FE_PHC6198_n14466 (CKBD1)

    Added inst normalizer_inst/FE_PHC6199_n12712 (CKBD1)

    Added inst normalizer_inst/FE_PHC6200_n14442 (CKBD1)

    Added inst normalizer_inst/FE_PHC6201_n14516 (CKBD1)

    Added inst normalizer_inst/FE_PHC6202_n14397 (CKBD1)

    Added inst normalizer_inst/FE_PHC6203_n14436 (CKBD1)

    Added inst normalizer_inst/FE_PHC6204_n12312 (CKBD1)

    Added inst normalizer_inst/FE_PHC6205_n14344 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6206_n6191 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6207_n363 (CKBD1)

    Added inst normalizer_inst/FE_PHC6208_n12270 (CKBD1)

    Added inst normalizer_inst/FE_PHC6209_n14399 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6210_n14518 (CKBD1)

    Added inst normalizer_inst/FE_PHC6211_n14461 (CKBD1)

    Added inst normalizer_inst/FE_PHC6212_n14362 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6213_n12310 (CKBD1)

    Added inst normalizer_inst/FE_PHC6214_n14361 (CKBD1)

    Added inst normalizer_inst/FE_PHC6215_n14475 (CKBD1)

    Added inst normalizer_inst/FE_PHC6216_n14403 (CKBD1)

    Added inst normalizer_inst/FE_PHC6217_n14522 (CKBD1)

    Added inst normalizer_inst/FE_PHC6218_FE_RN_669_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6219_n7894 (CKBD1)

    Added inst normalizer_inst/FE_PHC6220_n14547 (CKBD1)

    Added inst normalizer_inst/FE_PHC6221_n14435 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6222_n14439 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6223_n14514 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6224_n5047 (CKBD1)

    Added inst normalizer_inst/FE_PHC6225_n7104 (CKBD1)

    Added inst normalizer_inst/FE_PHC6226_n14443 (CKBD1)

    Added inst normalizer_inst/FE_PHC6227_n1180 (CKBD1)

    Added inst normalizer_inst/FE_PHC6228_FE_OCPN4662_n6548 (BUFFD0)

    Added inst normalizer_inst/FE_PHC6229_n7929 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6230_n12439 (CKBD1)

    Added inst normalizer_inst/FE_PHC6231_n14426 (CKBD1)

    Added inst normalizer_inst/FE_PHC6232_n14408 (BUFFD0)

    Added inst normalizer_inst/FE_PHC6233_n8847 (CKBD1)

    Added inst normalizer_inst/FE_PHC6234_n12700 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6235_n14932 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6236_n15484 (CKBD1)

    Added inst normalizer_inst/FE_PHC6237_n14543 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6238_n14942 (CKBD1)

    Added inst normalizer_inst/FE_PHC6239_n6760 (CKBD1)

    Added inst normalizer_inst/FE_PHC6240_n14485 (CKBD1)

    Added inst normalizer_inst/FE_PHC6241_n14662 (CKBD1)

    Added inst normalizer_inst/FE_PHC6242_n14664 (CKBD1)

    Added inst normalizer_inst/FE_PHC6243_n1968 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6244_FE_DBTN36_n12664 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6245_n1749 (CKBD0)

    Added inst normalizer_inst/FE_PHC6246_n8310 (CKBD2)

    Added inst normalizer_inst/FE_PHC6247_n12816 (CKBD1)

    Added inst normalizer_inst/FE_PHC6248_n8848 (CKBD1)

    Added inst normalizer_inst/FE_PHC6249_n4580 (CKBD2)

    Added inst normalizer_inst/FE_PHC6250_n4751 (BUFFD3)

    Added inst normalizer_inst/FE_PHC6251_n14946 (BUFFD3)

    Added inst normalizer_inst/FE_PHC6252_FE_OFN282_n3771 (CKBD4)

    Added inst normalizer_inst/FE_PHC6253_n14668 (CKBD2)

    Added inst normalizer_inst/FE_PHC6254_n4120 (CKBD4)

    Added inst normalizer_inst/FE_PHC6255_FE_DBTN48_n14581 (CKBD4)

    Added inst normalizer_inst/FE_PHC6256_n3636 (CKBD4)

    Added inst normalizer_inst/FE_PHC6257_n14922 (CKBD0)

    Added inst normalizer_inst/FE_PHC6258_N511 (CKBD0)

    Added inst normalizer_inst/FE_PHC6259_FE_OCPN4561_n15560 (CKBD0)

    Added inst normalizer_inst/FE_PHC6260_n15553 (CKBD0)

    Added inst normalizer_inst/FE_PHC6261_n14517 (CKBD1)

    Added inst normalizer_inst/FE_PHC6262_n14400 (CKBD1)

    Added inst normalizer_inst/FE_PHC6263_n14413 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6264_n12457 (CKBD1)

    Added inst normalizer_inst/FE_PHC6265_n14347 (CKBD1)

    Added inst normalizer_inst/FE_PHC6266_n14468 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6267_n1751 (CKBD1)

    Added inst normalizer_inst/FE_PHC6268_n14551 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6269_n14550 (CKBD1)

    Added inst normalizer_inst/FE_PHC6270_n14449 (CKBD1)

    Added inst normalizer_inst/FE_PHC6271_n7869 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6272_n14476 (CKBD1)

    Added inst normalizer_inst/FE_PHC6273_n14445 (CKBD1)

    Added inst normalizer_inst/FE_PHC6274_n14886 (CKBD1)

    Added inst normalizer_inst/FE_PHC6275_n14506 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6276_n14531 (CKBD1)

    Added inst normalizer_inst/FE_PHC6277_n12898 (CKBD1)

    Added inst normalizer_inst/FE_PHC6278_n12865 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6279_n12968 (CKBD0)

    Added inst normalizer_inst/FE_PHC6280_n14851 (CKBD0)

    Added inst normalizer_inst/FE_PHC6281_n13033 (CKBD1)

    Added inst normalizer_inst/FE_PHC6282_n3053 (CKBD0)

    Added inst normalizer_inst/FE_PHC6283_n13064 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6284_n5066 (CKBD0)

    Added inst normalizer_inst/FE_PHC6285_n4793 (CKBD0)

    Added inst normalizer_inst/FE_PHC6286_n7522 (CKBD0)

    Added inst normalizer_inst/FE_PHC6287_n12878 (CKBD0)

    Added inst normalizer_inst/FE_PHC6288_n12460 (CKBD2)

    Added inst normalizer_inst/FE_PHC6289_n13040 (CKBD1)

    Added inst normalizer_inst/FE_PHC6290_FE_RN_370 (CKBD0)

    Added inst normalizer_inst/FE_PHC6291_n8524 (CKBD0)

    Added inst normalizer_inst/FE_PHC6292_FE_RN_250 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6293_FE_DBTN35_n4553 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6294_n12957 (CKBD1)

    Added inst normalizer_inst/FE_PHC6295_n14853 (CKBD1)

    Added inst normalizer_inst/FE_PHC6296_n12885 (CKBD1)

    Added inst normalizer_inst/FE_PHC6297_FE_DBTN32_n8754 (CKBD1)

    Added inst normalizer_inst/FE_PHC6298_n6778 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6299_FE_OCPN16142_n8748 (CKBD1)

    Added inst normalizer_inst/FE_PHC6300_n12874 (CKBD2)

    Added inst normalizer_inst/FE_PHC6301_n5794 (CKBD2)

    Added inst normalizer_inst/FE_PHC6302_n4677 (CKBD4)

    Added inst normalizer_inst/FE_PHC6303_n13069 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6304_n14488 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6305_FE_OCPN3579_n7522 (CKBD1)

    Added inst normalizer_inst/FE_PHC6306_n914 (CKBD1)

    Added inst normalizer_inst/FE_PHC6307_n916 (CKBD1)

    Added inst normalizer_inst/FE_PHC6308_n15036 (CKBD1)

    Added inst normalizer_inst/FE_PHC6309_n12890 (CKBD1)

    Added inst normalizer_inst/FE_PHC6310_n14554 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6311_n12951 (CKBD1)

    Added inst normalizer_inst/FE_PHC6312_n13055 (CKBD1)

    Added inst normalizer_inst/FE_PHC6313_n392 (CKBD1)

    Added inst normalizer_inst/FE_PHC6314_n8318 (CKBD0)

    Added inst normalizer_inst/FE_PHC6315_n3644 (CKBD0)

    Added inst normalizer_inst/FE_PHC6316_n3792 (CKBD1)

    Added inst normalizer_inst/FE_PHC6317_n12891 (CKBD1)

    Added inst normalizer_inst/FE_PHC6318_n391 (CKBD1)

    Added inst normalizer_inst/FE_PHC6319_n12896 (CKBD0)

    Added inst normalizer_inst/FE_PHC6320_n12895 (CKBD1)

    Added inst normalizer_inst/FE_PHC6321_n13027 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6322_n13044 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6323_n6851 (CKBD4)

    Added inst normalizer_inst/FE_PHC6324_n14977 (CKBD2)

    Added inst normalizer_inst/FE_PHC6325_n13030 (CKBD4)

    Added inst normalizer_inst/FE_PHC6326_n15027 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6327_FE_OFN15671_n8318 (CKBD0)

    Added inst normalizer_inst/FE_PHC6328_n14857 (CKBD1)

    Added inst normalizer_inst/FE_PHC6329_n6649 (CKBD1)

    Added inst normalizer_inst/FE_PHC6330_n3926 (CKBD1)

    Added inst normalizer_inst/FE_PHC6331_n6926 (CKBD0)

    Added inst normalizer_inst/FE_PHC6332_n8824 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6333_n14854 (CKBD0)

    Added inst normalizer_inst/FE_PHC6334_n4355 (CKBD0)

    Added inst normalizer_inst/FE_PHC6335_n1895 (CKBD0)

    Added inst normalizer_inst/FE_PHC6336_n14976 (CKBD0)

    Added inst normalizer_inst/FE_PHC6337_n15274 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6338_n5841 (CKBD1)

    Added inst normalizer_inst/FE_PHC6339_n12889 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6340_FE_DBTN41_n5109 (CKBD0)

    Added inst normalizer_inst/FE_PHC6341_n1967 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6342_n7093 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6343_n13087 (CKBD1)

    Added inst normalizer_inst/FE_PHC6344_n7016 (CKBD1)

    Added inst normalizer_inst/FE_PHC6345_n8354 (CKBD2)

    Added inst normalizer_inst/FE_PHC6346_n3409 (CKBD2)

    Added inst normalizer_inst/FE_PHC6347_n2295 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6348_FE_RN_299 (CKBD4)

    Added inst normalizer_inst/FE_PHC6349_n14856 (CKBD1)

    Added inst normalizer_inst/FE_PHC6350_FE_OCPN4687_n15399 (CKBD1)

    Added inst normalizer_inst/FE_PHC6351_n4533 (CKBD0)

    Added inst normalizer_inst/FE_PHC6352_n6446 (CKBD1)

    Added inst normalizer_inst/FE_PHC6353_n15265 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6354_n7644 (CKBD0)

    Added inst normalizer_inst/FE_PHC6355_n15383 (CKBD1)

    Added inst normalizer_inst/FE_PHC6356_n5747 (CKBD0)

    Added inst normalizer_inst/FE_PHC6357_n8404 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6358_n8666 (CKBD0)

    Added inst normalizer_inst/FE_PHC6359_n100 (CKBD1)

    Added inst normalizer_inst/FE_PHC6360_n9086 (CKBD1)

    Added inst normalizer_inst/FE_PHC6361_FE_RN_413 (CKBD1)

    Added inst normalizer_inst/FE_PHC6362_n15281 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6363_n14966 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6364_n8220 (CKBD1)

    Added inst normalizer_inst/FE_PHC6365_FE_RN_266 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6366_n15262 (CKBD1)

    Added inst normalizer_inst/FE_PHC6367_n15066 (CKBD1)

    Added inst normalizer_inst/FE_PHC6368_n15395 (CKBD1)

    Added inst normalizer_inst/FE_PHC6369_n15346 (CKBD1)

    Added inst normalizer_inst/FE_PHC6370_n15322 (CKBD1)

    Added inst normalizer_inst/FE_PHC6371_n8356 (CKBD1)

    Added inst normalizer_inst/FE_PHC6372_n15390 (CKBD1)

    Added inst normalizer_inst/FE_PHC6373_n8906 (CKBD1)

    Added inst normalizer_inst/FE_PHC6374_n15377 (CKBD1)

    Added inst normalizer_inst/FE_PHC6375_n15300 (CKBD1)

    Added inst normalizer_inst/FE_PHC6376_n6955 (CKBD1)

    Added inst normalizer_inst/FE_PHC6377_n6041 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6378_n15060 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6379_n15301 (CKBD1)

    Added inst normalizer_inst/FE_PHC6380_n15343 (CKBD1)

    Added inst normalizer_inst/FE_PHC6381_n9118 (CKBD1)

    Added inst normalizer_inst/FE_PHC6382_n6815 (CKBD4)

    Added inst normalizer_inst/FE_PHC6383_n4754 (CKBD2)

    Added inst normalizer_inst/FE_PHC6384_n15391 (CKBD2)

    Added inst normalizer_inst/FE_PHC6385_n7048 (CKBD2)

    Added inst normalizer_inst/FE_PHC6386_FE_RN_793_0 (CKBD2)

    Added inst normalizer_inst/FE_PHC6387_n6072 (CKBD4)

    Added inst normalizer_inst/FE_PHC6388_n7640 (CKBD4)

    Added inst normalizer_inst/FE_PHC6389_n5840 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6390_n15326 (CKBD4)

    Added inst normalizer_inst/FE_PHC6391_n15247 (CKBD1)

    Added inst normalizer_inst/FE_PHC6392_n5138 (CKBD1)

    Added inst normalizer_inst/FE_PHC6393_FE_RN_39 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6394_n15266 (CKBD1)

    Added inst normalizer_inst/FE_PHC6395_n6148 (CKBD0)

    Added inst normalizer_inst/FE_PHC6396_n6096 (CKBD1)

    Added inst normalizer_inst/FE_PHC6397_n15032 (CKBD1)

    Added inst normalizer_inst/FE_PHC6398_n1969 (CKBD0)

    Added inst normalizer_inst/FE_PHC6399_n15279 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6400_n15249 (CKBD0)

    Added inst normalizer_inst/FE_PHC6401_n15333 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6402_n15394 (CKBD1)

    Added inst normalizer_inst/FE_PHC6403_n15287 (CKBD1)

    Added inst normalizer_inst/FE_PHC6404_n6674 (CKBD0)

    Added inst normalizer_inst/FE_PHC6405_n2277 (CKBD1)

    Added inst normalizer_inst/FE_PHC6406_n4891 (CKBD0)

    Added inst normalizer_inst/FE_PHC6407_n15241 (CKBD2)

    Added inst normalizer_inst/FE_PHC6408_n7476 (CKBD1)

    Added inst normalizer_inst/FE_PHC6409_n8341 (CKBD2)

    Added inst normalizer_inst/FE_PHC6410_n15278 (CKBD1)

    Added inst normalizer_inst/FE_PHC6411_n15237 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6412_n320 (CKBD1)

    Added inst normalizer_inst/FE_PHC6413_n6088 (CKBD1)

    Added inst normalizer_inst/FE_PHC6414_n15285 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6415_n15293 (CKBD1)

    Added inst normalizer_inst/FE_PHC6416_n15243 (CKBD1)

    Added inst normalizer_inst/FE_PHC6417_n8905 (CKBD1)

    Added inst normalizer_inst/FE_PHC6418_n15323 (CKBD2)

    Added inst normalizer_inst/FE_PHC6419_n8901 (CKBD2)

    Added inst normalizer_inst/FE_PHC6420_n6616 (CKBD2)
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.3696
      TNS :    -106.9148
      #VP :          239
      TNS+:       2.0830/677 improved (0.0031 per commit, 1.911%)
  Density :      94.228%
------------------------------------------------------------------------------------------
 677 buffer added (phase total 1067, total 1067)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:22.7 real=0:00:05.0
 accumulated cpu=0:01:23 real=0:00:27.0 totSessionCpu=2:24:19 mem=4962.4M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 68.94 %
    there are 1181 full evals passed out of 1713 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst normalizer_inst/FE_PHC6421_n13653 (CKBD1)

    Added inst normalizer_inst/FE_PHC6422_psum_2_sync_51 (CKBD0)

    Added inst normalizer_inst/AFIFO/FE_PHC6423_psum_2_sync_39 (CKBD0)

    Added inst normalizer_inst/FE_PHC6424_psum_2_sync_10 (CKBD0)

    Added inst normalizer_inst/FE_PHC6425_n12232 (CKBD0)

    Added inst normalizer_inst/FE_PHC6426_psum_2_sync_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC6427_psum_2_sync_61 (CKBD0)

    Added inst normalizer_inst/FE_PHC6428_out_core1_26 (CKBD0)

    Added inst normalizer_inst/FE_PHC6429_psum_2_sync_85 (CKBD0)

    Added inst normalizer_inst/FE_PHC6430_FE_OFN15557_n (CKBD0)

    Added inst normalizer_inst/FE_PHC6431_FE_OFN67_div_sel_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC6432_psum_2_sync_8 (CKBD0)

    Added inst normalizer_inst/FE_PHC6433_FE_OCPN5041_sum_8 (CKBD1)

    Added inst normalizer_inst/FE_PHC6434_FE_OFN15617_n13785 (CKBD0)

    Added inst normalizer_inst/FE_PHC6435_div_in_1_4 (CKBD0)

    Added inst normalizer_inst/FE_PHC6436_FE_OCPN16423_sum_8 (CKBD0)

    Added inst normalizer_inst/FE_PHC6437_FE_OCPN16286_sum_12 (CKBD0)

    Added inst normalizer_inst/FE_PHC6438_FE_OCPN5105_FE_OFN15892_n (CKBD0)

    Added inst normalizer_inst/FE_PHC6439_FE_OFN16038_n (CKBD0)

    Added inst normalizer_inst/FE_PHC6440_FE_OCPN16135_sum_8 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6441_FE_OCPN16278_sum_11 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6442_out_core1_80 (CKBD0)

    Added inst normalizer_inst/FE_PHC6443_out_core1_74 (CKBD0)

    Added inst normalizer_inst/FE_PHC6444_n11759 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6445_out_core1_73 (CKBD0)

    Added inst normalizer_inst/FE_PHC6446_FE_OCPN16369_FE_DBTN13_sum_7 (CKBD1)

    Added inst normalizer_inst/FE_PHC6447_div_in_2_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6448_div_out_2_18 (CKBD0)

    Added inst normalizer_inst/FE_PHC6449_div_out_2_17 (CKBD0)

    Added inst normalizer_inst/FE_PHC6450_FE_OFN15975_FE_DBTN8_sum_11 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6451_FE_DBTN9_n6101 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6452_FE_OFN15591_FE_DBTN10_n7827 (CKBD1)

    Added inst normalizer_inst/FE_PHC6453_FE_OCPN4736_FE_RN_41 (CKBD1)

    Added inst normalizer_inst/FE_PHC6454_div_in_2_12 (CKBD1)

    Added inst FE_PHC6455_out_core1_87 (CKBD0)

    Added inst FE_PHC6456_out_core1_64 (CKBD0)

    Added inst FE_PHC6457_out_core1_75 (CKBD0)

    Added inst normalizer_inst/FE_PHC6458_FE_OFN15668_n3282 (CKBD2)

    Added inst normalizer_inst/FE_PHC6459_FE_RN_329 (CKBD1)

    Added inst normalizer_inst/FE_PHC6460_out_core1_86 (CKBD0)

    Added inst normalizer_inst/FE_PHC6461_n9252 (CKBD1)

    Added inst normalizer_inst/FE_PHC6462_FE_OCPN16150_FE_OFN15777_n (CKBD1)

    Added inst normalizer_inst/FE_PHC6463_out_core1_83 (CKBD0)

    Added inst normalizer_inst/FE_PHC6464_FE_OCPN4795_n2830 (CKBD1)

    Added inst normalizer_inst/FE_PHC6465_FE_OCPN16422_sum_8 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6466_div_in_2_2 (CKBD4)

    Added inst normalizer_inst/FE_PHC6467_FE_OCPN16115_sum_8 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6468_div_in_2_14 (CKBD1)

    Added inst normalizer_inst/FE_PHC6469_n6073 (CKBD4)

    Added inst normalizer_inst/FE_PHC6470_FE_OCPN16373_FE_DBTN13_sum_7 (CKBD4)

    Added inst normalizer_inst/FE_PHC6471_n9331 (CKBD0)

    Added inst normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synchronizer/FE_PHC6472_wr_ptr_gray_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC6473_div_in_1_12 (CKBD1)

    Added inst normalizer_inst/FE_PHC6474_n6043 (CKBD1)

    Added inst normalizer_inst/FE_PHC6475_FE_OCPN16297_FE_OFN15564_n (CKBD4)

    Added inst normalizer_inst/FE_PHC6476_div_in_1_11 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6477_FE_OFN75_n7827 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6478_FE_OFN7830_n7827 (CKBD2)

    Added inst normalizer_inst/FE_PHC6479_FE_OFN15643_sum_6 (CKBD1)

    Added inst normalizer_inst/FE_PHC6480_FE_OFN15560_n (CKBD2)

    Added inst normalizer_inst/FE_PHC6481_FE_OFN15595_n14351 (BUFFD4)

    Added inst normalizer_inst/FE_PHC6482_FE_OCPN16236_sum_6 (CKBD4)

    Added inst normalizer_inst/FE_PHC6483_FE_OFN16045_sum_3 (BUFFD3)

    Added inst normalizer_inst/FE_PHC6484_FE_OCPN4041_sum_6 (BUFFD3)

    Added inst normalizer_inst/FE_PHC6485_FE_OFN16032_n (CKBD4)

    Added inst normalizer_inst/FE_PHC6486_div_in_1_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC6487_FE_OCPN16410_FE_DBTN2_n8902 (CKBD0)

    Added inst normalizer_inst/FE_PHC6488_FE_OCPN16272_n (CKBD1)

    Added inst normalizer_inst/FE_PHC6489_FE_OFN16018_n (CKBD0)

    Added inst normalizer_inst/FE_PHC6490_FE_OCPN3540_n3882 (CKBD1)

    Added inst normalizer_inst/FE_PHC6491_FE_OFN16007_sum_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC6492_n9569 (CKBD4)

    Added inst normalizer_inst/FE_PHC6493_FE_OFN15956_n (CKBD4)

    Added inst normalizer_inst/FE_PHC6494_FE_OCPN16182_sum_10 (CKBD1)

    Added inst normalizer_inst/FE_PHC6495_n11497 (CKBD1)

    Added inst normalizer_inst/FE_PHC6496_FE_OCPN16239_sum_6 (CKBD4)

    Added inst normalizer_inst/FE_PHC6497_FE_OCPN16159_n8825 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6498_FE_OCPN4324_FE_OFN97_sum_1 (CKBD1)

    Added inst normalizer_inst/FE_PHC6499_div_13_u_div_SumTmp_6__3__0 (CKBD1)

    Added inst normalizer_inst/FE_PHC6500_n10379 (CKBD1)

    Added inst normalizer_inst/FE_PHC6501_FE_OCPN16158_n8825 (CKBD1)

    Added inst normalizer_inst/FE_PHC6502_div_in_1_3 (CKBD4)

    Added inst normalizer_inst/FE_PHC6503_FE_OFN585_n7897 (CKBD4)

    Added inst normalizer_inst/FE_PHC6504_n9416 (CKBD1)

    Added inst normalizer_inst/FE_PHC6505_FE_OFN71_n1089 (CKBD0)

    Added inst normalizer_inst/FE_PHC6506_FE_OCPN16401_FE_DBTN87_sum_1 (CKBD1)

    Added inst normalizer_inst/FE_PHC6507_div_in_2_12 (CKBD4)

    Added inst normalizer_inst/FE_PHC6508_FE_OFN15964_n (CKBD1)

    Added inst normalizer_inst/FE_PHC6509_FE_OFN16068_n (CKBD0)

    Added inst normalizer_inst/FE_PHC6510_FE_OFN15909_sum_4 (CKBD0)

    Added inst normalizer_inst/FE_PHC6511_FE_DBTN68_sum_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC6512_FE_OFN90_sum_5 (CKBD4)

    Added inst normalizer_inst/FE_PHC6513_FE_OFN586_n7897 (CKBD4)

    Added inst normalizer_inst/FE_PHC6514_FE_OFN15627_n (CKBD6)

    Added inst normalizer_inst/FE_PHC6515_FE_OCPN16397_n (CKBD2)

    Added inst normalizer_inst/FE_PHC6516_div_in_2_13 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6517_FE_DBTN93_div_14_u_div_SumTmp_6__3__0 (CKBD0)

    Added inst normalizer_inst/FE_PHC6518_div_in_2_11 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6519_div_in_2_1 (CKBD0)

    Added inst normalizer_inst/FE_PHC6520_FE_OCPN16347_sum_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6521_n8027 (CKBD0)

    Added inst normalizer_inst/FE_PHC6522_FE_OFN16042_n (BUFFD8)

    Added inst normalizer_inst/FE_PHC6523_FE_OFN95_sum_2 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6524_FE_OFN16062_n (CKBD4)

    Added inst normalizer_inst/FE_PHC6525_FE_OFN112_n6000 (CKBD4)

    Added inst normalizer_inst/FE_PHC6526_FE_OFN15859_n (CKBD1)

    Added inst normalizer_inst/FE_PHC6527_div_in_2_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6528_FE_OCPN3835_sum_6 (CKBD1)

    Added inst normalizer_inst/FE_PHC6529_FE_OFN16001_sum_2 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6530_n15356 (CKBD2)

    Added inst normalizer_inst/FE_PHC6531_FE_OFN107_n6101 (CKBD4)

    Added inst normalizer_inst/FE_PHC6532_FE_OFN524_n2830 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6533_FE_OFN98_sum_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC6534_FE_OCPN16287_sum_13 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6535_FE_OFN78_n15375 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6536_FE_OCPN16202_sum_2 (CKBD1)

    Added inst normalizer_inst/FE_PHC6537_FE_OCPN16126_sum_7 (CKBD1)

    Added inst normalizer_inst/FE_PHC6538_FE_OCPN16228_FE_OFN613_FE_DBTN87_sum_1 (CKBD6)

    Added inst normalizer_inst/FE_PHC6539_n2934 (CKBD1)

    Added inst normalizer_inst/FE_PHC6540_FE_OFN15958_n (BUFFD8)

    Added inst normalizer_inst/FE_PHC6541_FE_OCPN16264_sum_11 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6542_FE_RN_46 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6543_n8214 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6544_n15069 (CKBD1)

    Added inst normalizer_inst/FE_PHC6545_n10329 (CKBD4)

    Added inst normalizer_inst/FE_PHC6546_FE_OFN16066_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC6547_FE_OCPN16134_sum_8 (BUFFD0)

    Added inst normalizer_inst/FE_PHC6548_FE_OCPN16336_FE_OFN15966_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC6549_FE_OFN15863_n (CKBD0)

    Added inst normalizer_inst/FE_PHC6550_FE_OFN15540_n11426 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6551_FE_OFN15997_n7827 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6552_FE_OCPN3835_sum_6 (CKBD0)

    Added inst normalizer_inst/FE_PHC6553_n8027 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6554_div_in_1_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6555_FE_DBTN93_div_14_u_div_SumTmp_6__3__0 (CKBD0)

    Added inst normalizer_inst/FE_PHC6556_n11759 (CKBD0)

    Added inst normalizer_inst/FE_PHC6557_FE_OCPN16164_n14027 (CKBD0)

    Added inst normalizer_inst/FE_PHC6558_FE_OFN15962_n (CKBD0)

    Added inst normalizer_inst/FE_PHC6559_FE_OFN569_n4659 (BUFFD16)

    Added inst normalizer_inst/FE_PHC6560_FE_OFN15674_n8908 (CKBD2)

    Added inst normalizer_inst/FE_PHC6561_n664 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6562_FE_OFN15779_n (CKBD6)

    Added inst normalizer_inst/FE_PHC6563_FE_OFN15866_n (BUFFD3)

    Added inst normalizer_inst/FE_PHC6564_FE_OFN16076_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC6565_div_in_2_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6566_n8636 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6567_FE_OFN16017_n (CKBD2)

    Added inst normalizer_inst/FE_PHC6568_FE_OFN15884_n (CKBD2)

    Added inst normalizer_inst/FE_PHC6569_FE_OFN15889_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC6570_FE_DBTN68_sum_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6571_n15070 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6572_n9416 (CKBD1)

    Added inst normalizer_inst/FE_PHC6573_FE_OFN125_sum_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6574_FE_OCPN16401_FE_DBTN87_sum_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6575_FE_OFN15613_n (CKBD2)

    Added inst normalizer_inst/FE_PHC6576_FE_OFN524_n2830 (CKBD2)

    Added inst normalizer_inst/FE_PHC6577_FE_OCPN4860_n4940 (CKBD2)

    Added inst normalizer_inst/FE_PHC6578_FE_RN_46 (CKBD4)

    Added inst normalizer_inst/FE_PHC6579_FE_OFN15572_n (CKBD4)

    Added inst normalizer_inst/FE_PHC6580_n15356 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6581_FE_OCPN5058_n6736 (CKBD4)

    Added inst normalizer_inst/FE_PHC6582_n10894 (CKBD4)

    Added inst normalizer_inst/FE_PHC6583_n15376 (CKBD1)

    Added inst normalizer_inst/FE_PHC6584_n10335 (CKBD0)

    Added inst normalizer_inst/FE_PHC6585_FE_OFN15960_n (CKBD1)

    Added inst normalizer_inst/FE_PHC6586_n13048 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6587_n13822 (CKBD1)

    Added inst normalizer_inst/FE_PHC6588_FE_OFN74_n6511 (CKBD1)

    Added inst normalizer_inst/FE_PHC6589_n10212 (CKBD1)

    Added inst normalizer_inst/FE_PHC6590_FE_OFN365_n8908 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6591_FE_OCPN3566_n9321 (CKBD1)

    Added inst normalizer_inst/FE_PHC6592_FE_OCPN16287_sum_13 (BUFFD16)

    Added inst normalizer_inst/FE_PHC6593_FE_OFN78_n15375 (CKBD2)

    Added inst normalizer_inst/FE_PHC6594_FE_OCPN16407_n13719 (CKBD1)

    Added inst normalizer_inst/FE_PHC6595_FE_OFN465_n6101 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6596_FE_OCPN3957_FE_RN_57 (CKBD4)

    Added inst normalizer_inst/FE_PHC6597_FE_RN_179_0 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6598_FE_OFN108_n11482 (CKBD4)

    Added inst normalizer_inst/FE_PHC6599_FE_OFN356_n11542 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6600_n14000 (CKBD1)

    Added inst normalizer_inst/FE_PHC6601_n9132 (CKBD0)

    Added inst normalizer_inst/FE_PHC6602_FE_OFN142_n7291 (CKBD0)

    Added inst normalizer_inst/FE_PHC6603_FE_OFN365_n8908 (CKBD0)

    Added inst normalizer_inst/FE_PHC6604_n10327 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6605_n14287 (CKBD0)

    Added inst normalizer_inst/FE_PHC6606_n10897 (CKBD0)

    Added inst normalizer_inst/FE_PHC6607_FE_OFN15673_n8908 (CKBD0)

    Added inst normalizer_inst/FE_PHC6608_n10873 (CKBD0)

    Added inst normalizer_inst/FE_PHC6609_FE_OFN108_n11482 (CKBD0)

    Added inst normalizer_inst/FE_PHC6610_FE_OCPN3527_n14000 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6611_FE_OFN170_n6511 (CKBD2)

    Added inst normalizer_inst/FE_PHC6612_FE_OFN16005_sum_6 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6613_n9797 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6614_n10212 (CKBD1)

    Added inst normalizer_inst/FE_PHC6615_n646 (CKBD1)

    Added inst normalizer_inst/FE_PHC6616_n10212 (CKBD0)

    Added inst normalizer_inst/FE_PHC6617_n9788 (CKBD2)

    Added inst normalizer_inst/FE_PHC6618_n15117 (CKBD1)

    Added inst normalizer_inst/FE_PHC6619_FE_OFN16067_n (CKBD1)

    Added inst normalizer_inst/FE_PHC6620_n10210 (CKBD0)

    Added inst normalizer_inst/FE_PHC6621_FE_OFN543_n10225 (BUFFD12)

    Added inst normalizer_inst/FE_PHC6622_FE_OFN544_n10225 (CKBD0)

    Added inst normalizer_inst/FE_PHC6623_n15307 (CKBD0)

    Added inst normalizer_inst/FE_PHC6624_n10896 (CKBD0)

    Added inst normalizer_inst/FE_PHC6625_n10900 (CKBD0)

    Added inst normalizer_inst/FE_PHC6626_FE_RN_13 (CKBD0)

    Added inst normalizer_inst/FE_PHC6627_n14176 (CKBD0)

    Added inst normalizer_inst/FE_PHC6628_n14143 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6629_FE_OFN333_n9788 (BUFFD3)

    Added inst normalizer_inst/FE_PHC6630_n6825 (CKBD1)

    Added inst normalizer_inst/FE_PHC6631_n572 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6632_n2024 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6633_FE_OFN15547_n646 (CKBD2)

    Added inst normalizer_inst/FE_PHC6634_n12029 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6635_n14321 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6636_n1326 (CKBD0)

    Added inst normalizer_inst/FE_PHC6637_n8700 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6638_n11955 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6639_FE_RN_434 (CKBD0)

    Added inst normalizer_inst/FE_PHC6640_n507 (CKBD2)

    Added inst normalizer_inst/FE_PHC6641_FE_OFN144_n7196 (CKBD1)

    Added inst normalizer_inst/FE_PHC6642_n5703 (CKBD1)

    Added inst normalizer_inst/FE_PHC6643_n6657 (CKBD1)

    Added inst normalizer_inst/FE_PHC6644_FE_RN_414 (CKBD0)

    Added inst normalizer_inst/FE_PHC6645_n4629 (CKBD1)

    Added inst normalizer_inst/FE_PHC6646_n302 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6647_n3154 (CKBD1)

    Added inst normalizer_inst/FE_PHC6648_n6950 (CKBD4)

    Added inst normalizer_inst/FE_PHC6649_n6461 (CKBD4)

    Added inst normalizer_inst/FE_PHC6650_n6570 (CKBD4)

    Added inst normalizer_inst/FE_PHC6651_n15116 (CKBD4)

    Added inst normalizer_inst/FE_PHC6652_n14136 (BUFFD6)

    Added inst normalizer_inst/FE_PHC6653_n1553 (CKBD1)

    Added inst normalizer_inst/FE_PHC6654_n4380 (CKBD1)

    Added inst normalizer_inst/FE_PHC6655_n6717 (CKBD1)

    Added inst normalizer_inst/FE_PHC6656_FE_OCPN16216_n116 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6657_n14115 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6658_n7660 (BUFFD0)

    Added inst normalizer_inst/FE_PHC6659_n11943 (CKBD0)

    Added inst normalizer_inst/FE_PHC6660_n12109 (CKBD4)

    Added inst normalizer_inst/FE_PHC6661_n12165 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6662_FE_OFN15676_n8432 (CKBD0)

    Added inst normalizer_inst/FE_PHC6663_n10875 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6664_n15116 (CKBD0)

    Added inst normalizer_inst/FE_PHC6665_n6374 (CKBD0)

    Added inst normalizer_inst/FE_PHC6666_n2483 (CKBD0)

    Added inst normalizer_inst/FE_PHC6667_n11969 (CKBD1)

    Added inst normalizer_inst/FE_PHC6668_n14180 (CKBD0)

    Added inst normalizer_inst/FE_PHC6669_n6372 (CKBD0)

    Added inst normalizer_inst/FE_PHC6670_n2600 (CKBD0)

    Added inst normalizer_inst/FE_PHC6671_n4671 (CKBD0)

    Added inst normalizer_inst/FE_PHC6672_n1584 (CKBD1)

    Added inst normalizer_inst/FE_PHC6673_n4071 (CKBD0)

    Added inst normalizer_inst/FE_PHC6674_n1581 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6675_n14295 (CKBD0)

    Added inst normalizer_inst/FE_PHC6676_FE_RN_314 (CKBD1)

    Added inst normalizer_inst/FE_PHC6677_n14008 (CKBD0)

    Added inst normalizer_inst/FE_PHC6678_n15544 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6679_n14023 (CKBD1)

    Added inst normalizer_inst/FE_PHC6680_n14016 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6681_n9138 (CKBD1)

    Added inst normalizer_inst/FE_PHC6682_FE_OCPN3370_n3447 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6683_n5667 (CKBD0)

    Added inst normalizer_inst/FE_PHC6684_n14017 (CKBD2)

    Added inst normalizer_inst/FE_PHC6685_n8338 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6686_n6634 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6687_n14140 (CKBD1)

    Added inst normalizer_inst/FE_PHC6688_n14159 (CKBD0)

    Added inst normalizer_inst/FE_PHC6689_n300 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6690_n14162 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6691_n14191 (CKBD0)

    Added inst normalizer_inst/FE_PHC6692_n1323 (CKBD0)

    Added inst normalizer_inst/FE_PHC6693_n1448 (CKBD1)

    Added inst normalizer_inst/FE_PHC6694_FE_RN_27 (CKBD4)

    Added inst normalizer_inst/FE_PHC6695_n1292 (CKBD1)

    Added inst normalizer_inst/FE_PHC6696_n5144 (CKBD0)

    Added inst normalizer_inst/FE_PHC6697_n4497 (CKBD1)

    Added inst normalizer_inst/FE_PHC6698_n8178 (CKBD2)

    Added inst normalizer_inst/FE_PHC6699_FE_DBTN26_n10142 (CKBD4)

    Added inst normalizer_inst/FE_PHC6700_n6623 (CKBD4)

    Added inst normalizer_inst/FE_PHC6701_n14217 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6702_n7081 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6703_n3670 (CKBD0)

    Added inst normalizer_inst/FE_PHC6704_n8162 (CKBD4)

    Added inst normalizer_inst/FE_PHC6705_FE_RN_12 (CKBD1)

    Added inst normalizer_inst/FE_PHC6706_FE_OCPN16392_n15544 (CKBD0)

    Added inst normalizer_inst/FE_PHC6707_n2704 (CKBD0)

    Added inst normalizer_inst/FE_PHC6708_n10069 (CKBD0)

    Added inst normalizer_inst/FE_PHC6709_n14013 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6710_N491 (CKBD0)

    Added inst normalizer_inst/FE_PHC6711_N492 (CKBD0)

    Added inst normalizer_inst/FE_PHC6712_n10108 (CKBD0)

    Added inst normalizer_inst/FE_PHC6713_n9980 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6714_n9804 (CKBD0)

    Added inst normalizer_inst/FE_PHC6715_n10099 (CKBD1)

    Added inst normalizer_inst/FE_PHC6716_n4820 (CKBD0)

    Added inst normalizer_inst/FE_PHC6717_n14187 (CKBD0)

    Added inst normalizer_inst/FE_PHC6718_n6313 (CKBD1)

    Added inst normalizer_inst/FE_PHC6719_FE_RN_568_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC6720_n10109 (CKBD1)

    Added inst normalizer_inst/FE_PHC6721_n10077 (CKBD1)

    Added inst normalizer_inst/FE_PHC6722_n14065 (CKBD1)

    Added inst normalizer_inst/FE_PHC6723_n10124 (CKBD1)

    Added inst normalizer_inst/FE_PHC6724_n6030 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6725_n10092 (CKBD0)

    Added inst normalizer_inst/FE_PHC6726_n9753 (CKBD2)

    Added inst normalizer_inst/FE_PHC6727_n15548 (CKBD1)

    Added inst normalizer_inst/FE_PHC6728_n5272 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6729_n15549 (CKBD1)

    Added inst normalizer_inst/FE_PHC6730_n14164 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6731_n3598 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6732_n15546 (CKBD1)

    Added inst normalizer_inst/FE_PHC6733_n7020 (CKBD1)

    Added inst normalizer_inst/FE_PHC6734_n14192 (CKBD0)

    Added inst normalizer_inst/FE_PHC6735_n9870 (CKBD1)

    Added inst normalizer_inst/FE_PHC6736_n1029 (CKBD1)

    Added inst normalizer_inst/FE_PHC6737_FE_RN_290 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6738_FE_OCPN4629_n6877 (CKBD2)

    Added inst normalizer_inst/FE_PHC6739_n3807 (CKBD2)

    Added inst normalizer_inst/FE_PHC6740_FE_DBTN16_n6581 (CKBD2)

    Added inst normalizer_inst/FE_PHC6741_n9888 (CKBD0)

    Added inst normalizer_inst/FE_PHC6742_n5275 (CKBD4)

    Added inst normalizer_inst/FE_PHC6743_n9763 (BUFFD6)

    Added inst normalizer_inst/FE_PHC6744_n1983 (CKBD2)

    Added inst normalizer_inst/FE_PHC6745_n3634 (CKBD4)

    Added inst normalizer_inst/FE_PHC6746_FE_RN_135 (CKBD1)

    Added inst normalizer_inst/FE_PHC6747_n9808 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6748_n2930 (CKBD0)

    Added inst normalizer_inst/FE_PHC6749_FE_OCPN4915_n15549 (CKBD0)

    Added inst normalizer_inst/FE_PHC6750_n246 (CKBD0)

    Added inst normalizer_inst/FE_PHC6751_n4874 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6752_n10098 (CKBD1)

    Added inst normalizer_inst/FE_PHC6753_n4878 (CKBD1)

    Added inst normalizer_inst/FE_PHC6754_n10113 (CKBD1)

    Added inst normalizer_inst/FE_PHC6755_n4527 (CKBD1)

    Added inst normalizer_inst/FE_PHC6756_n9875 (CKBD1)

    Added inst normalizer_inst/FE_PHC6757_n9830 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6758_FE_RN_430 (CKBD1)

    Added inst normalizer_inst/FE_PHC6759_n14025 (CKBD1)

    Added inst normalizer_inst/FE_PHC6760_n3861 (CKBD0)

    Added inst normalizer_inst/FE_PHC6761_n14181 (CKBD1)

    Added inst normalizer_inst/FE_PHC6762_n3811 (CKBD0)

    Added inst normalizer_inst/FE_PHC6763_n14377 (CKBD1)

    Added inst normalizer_inst/FE_PHC6764_n567 (CKBD0)

    Added inst normalizer_inst/FE_PHC6765_n9845 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6766_n41 (CKBD1)

    Added inst normalizer_inst/FE_PHC6767_n3167 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6768_n1402 (CKBD0)

    Added inst normalizer_inst/FE_PHC6769_FE_RN_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC6770_n5262 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6771_n4337 (CKBD0)

    Added inst normalizer_inst/FE_PHC6772_n1069 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6773_n2294 (CKBD0)

    Added inst normalizer_inst/FE_PHC6774_n186 (CKBD2)

    Added inst normalizer_inst/FE_PHC6775_n1345 (CKBD4)

    Added inst normalizer_inst/FE_PHC6776_n1802 (CKBD1)

    Added inst normalizer_inst/FE_PHC6777_n4584 (CKBD1)

    Added inst normalizer_inst/FE_PHC6778_n3480 (CKBD1)

    Added inst normalizer_inst/FE_PHC6779_n4361 (BUFFD6)

    Added inst normalizer_inst/FE_PHC6780_n10015 (CKBD4)

    Added inst normalizer_inst/FE_PHC6781_n4283 (CKBD4)

    Added inst normalizer_inst/FE_PHC6782_n6330 (CKBD0)

    Added inst normalizer_inst/FE_PHC6783_n6273 (CKBD0)

    Added inst normalizer_inst/FE_PHC6784_n11000 (CKBD0)

    Added inst normalizer_inst/FE_PHC6785_n12496 (CKBD0)

    Added inst normalizer_inst/FE_PHC6786_n9125 (CKBD0)

    Added inst normalizer_inst/FE_PHC6787_FE_OCPN4124_n8003 (CKBD0)

    Added inst normalizer_inst/FE_PHC6788_n308 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6789_n10989 (CKBD0)

    Added inst normalizer_inst/FE_PHC6790_n12710 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6791_n6279 (CKBD0)

    Added inst normalizer_inst/FE_PHC6792_n6248 (CKBD0)

    Added inst normalizer_inst/FE_PHC6793_n10995 (CKBD0)

    Added inst normalizer_inst/FE_PHC6794_N513 (CKBD0)

    Added inst normalizer_inst/FE_PHC6795_n10992 (CKBD0)

    Added inst normalizer_inst/FE_PHC6796_n14849 (CKBD1)

    Added inst normalizer_inst/FE_PHC6797_N503 (CKBD0)

    Added inst normalizer_inst/FE_PHC6798_N489 (CKBD0)

    Added inst normalizer_inst/FE_PHC6799_n15554 (CKBD0)

    Added inst normalizer_inst/FE_PHC6800_n12509 (CKBD1)

    Added inst normalizer_inst/FE_PHC6801_n11004 (CKBD1)

    Added inst normalizer_inst/FE_PHC6802_FE_OCPN4978_FE_OFN15781_FE_DBTN16_n6581 (CKBD1)

    Added inst normalizer_inst/FE_PHC6803_FE_OCPN4354_n12414 (CKBD0)

    Added inst normalizer_inst/FE_PHC6804_n14378 (CKBD1)

    Added inst normalizer_inst/FE_PHC6805_n14392 (CKBD1)

    Added inst normalizer_inst/FE_PHC6806_n7733 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6807_n12693 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6808_n12469 (CKBD1)

    Added inst normalizer_inst/FE_PHC6809_n14843 (CKBD1)

    Added inst normalizer_inst/FE_PHC6810_n1276 (CKBD1)

    Added inst normalizer_inst/FE_PHC6811_n6792 (CKBD1)

    Added inst normalizer_inst/FE_PHC6812_n9995 (CKBD1)

    Added inst normalizer_inst/FE_PHC6813_n14365 (CKBD1)

    Added inst normalizer_inst/FE_PHC6814_n14824 (CKBD1)

    Added inst normalizer_inst/FE_PHC6815_n14620 (CKBD1)

    Added inst normalizer_inst/FE_PHC6816_n14355 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6817_n4494 (CKBD0)

    Added inst normalizer_inst/FE_PHC6818_n12737 (CKBD1)

    Added inst normalizer_inst/FE_PHC6819_n14663 (CKBD1)

    Added inst normalizer_inst/FE_PHC6820_n309 (CKBD1)

    Added inst normalizer_inst/FE_PHC6821_n12479 (CKBD2)

    Added inst normalizer_inst/FE_PHC6822_n14867 (CKBD1)

    Added inst normalizer_inst/FE_PHC6823_n12399 (CKBD1)

    Added inst normalizer_inst/FE_PHC6824_n14649 (CKBD1)

    Added inst normalizer_inst/FE_PHC6825_n10007 (CKBD0)

    Added inst normalizer_inst/FE_PHC6826_n14936 (CKBD1)

    Added inst normalizer_inst/FE_PHC6827_n14196 (CKBD1)

    Added inst normalizer_inst/FE_PHC6828_n6583 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6829_n4144 (CKBD1)

    Added inst normalizer_inst/FE_PHC6830_n14907 (CKBD1)

    Added inst normalizer_inst/FE_PHC6831_n14387 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6832_n6898 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6833_n6855 (CKBD1)

    Added inst normalizer_inst/FE_PHC6834_n6920 (CKBD1)

    Added inst normalizer_inst/FE_PHC6835_n14825 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6836_n7013 (CKBD1)

    Added inst normalizer_inst/FE_PHC6837_n14670 (CKBD1)

    Added inst normalizer_inst/FE_PHC6838_FE_RN_318_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC6839_n14544 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6840_n4329 (CKBD0)

    Added inst normalizer_inst/FE_PHC6841_n3770 (CKBD0)

    Added inst normalizer_inst/FE_PHC6842_n14456 (CKBD0)

    Added inst normalizer_inst/FE_PHC6843_n2825 (CKBD2)

    Added inst normalizer_inst/FE_PHC6844_n11347 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6845_n12340 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6846_n6762 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6847_n14682 (CKBD1)

    Added inst normalizer_inst/FE_PHC6848_n6630 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6849_n11345 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6850_n14548 (CKBD0)

    Added inst normalizer_inst/FE_PHC6851_n1679 (CKBD0)

    Added inst normalizer_inst/FE_PHC6852_n12331 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6853_n14538 (CKBD0)

    Added inst normalizer_inst/FE_PHC6854_n995 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6855_n8616 (CKBD0)

    Added inst normalizer_inst/FE_PHC6856_n14829 (CKBD1)

    Added inst normalizer_inst/FE_PHC6857_n2877 (CKBD0)

    Added inst normalizer_inst/FE_PHC6858_n14835 (CKBD1)

    Added inst normalizer_inst/FE_PHC6859_n6840 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6860_n6902 (CKBD0)

    Added inst normalizer_inst/FE_PHC6861_n10025 (CKBD0)

    Added inst normalizer_inst/FE_PHC6862_FE_RN_328 (CKBD0)

    Added inst normalizer_inst/FE_PHC6863_n14516 (CKBD1)

    Added inst normalizer_inst/FE_PHC6864_n12246 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6865_n14179 (CKBD1)

    Added inst normalizer_inst/FE_PHC6866_n14830 (CKBD0)

    Added inst normalizer_inst/FE_PHC6867_n1803 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6868_n12842 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6869_n3612 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6870_n4890 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6871_n14664 (CKBD4)

    Added inst normalizer_inst/FE_PHC6872_n6993 (CKBD1)

    Added inst normalizer_inst/FE_PHC6873_FE_RN_319 (CKBD0)

    Added inst normalizer_inst/FE_PHC6874_n1783 (CKBD2)

    Added inst normalizer_inst/FE_PHC6875_n3358 (CKBD0)

    Added inst normalizer_inst/FE_PHC6876_n12409 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6877_n14864 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6878_n12824 (CKBD2)

    Added inst normalizer_inst/FE_PHC6879_FE_RN_398 (CKBD2)

    Added inst normalizer_inst/FE_PHC6880_n7403 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6881_FE_RN_206 (CKBD4)

    Added inst normalizer_inst/FE_PHC6882_n3209 (CKBD2)

    Added inst normalizer_inst/FE_PHC6883_n14611 (CKBD2)

    Added inst normalizer_inst/FE_PHC6884_n1982 (CKBD1)

    Added inst normalizer_inst/FE_PHC6885_n8489 (CKBD2)

    Added inst normalizer_inst/FE_PHC6886_n14385 (CKBD0)

    Added inst normalizer_inst/FE_PHC6887_n5245 (CKBD1)

    Added inst normalizer_inst/FE_PHC6888_n1814 (CKBD2)

    Added inst normalizer_inst/FE_PHC6889_n6741 (CKBD4)

    Added inst normalizer_inst/FE_PHC6890_n5685 (CKBD4)

    Added inst normalizer_inst/FE_PHC6891_n3646 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6892_FE_RN_296 (CKBD4)

    Added inst normalizer_inst/FE_PHC6893_n4587 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6894_FE_RN_259 (CKBD4)

    Added inst normalizer_inst/FE_PHC6895_n7854 (CKBD4)

    Added inst normalizer_inst/FE_PHC6896_n1946 (CKBD2)

    Added inst normalizer_inst/FE_PHC6897_n14523 (BUFFD3)

    Added inst normalizer_inst/FE_PHC6898_n14637 (CKBD4)

    Added inst normalizer_inst/FE_PHC6899_n12823 (CKBD2)

    Added inst normalizer_inst/FE_PHC6900_FE_RN_220 (CKBD8)

    Added inst normalizer_inst/FE_PHC6901_FE_RN_131 (CKBD4)

    Added inst normalizer_inst/FE_PHC6902_FE_RN_385 (CKBD6)

    Added inst normalizer_inst/FE_PHC6903_FE_RN_427 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6904_n2022 (BUFFD8)

    Added inst normalizer_inst/FE_PHC6905_FE_RN_302 (CKBD6)

    Added inst normalizer_inst/FE_PHC6906_n1981 (CKBD1)

    Added inst normalizer_inst/FE_PHC6907_n1437 (CKBD1)

    Added inst normalizer_inst/FE_PHC6908_n11254 (CKBD0)

    Added inst normalizer_inst/FE_PHC6909_n12792 (CKBD0)

    Added inst normalizer_inst/FE_PHC6910_n12805 (CKBD0)

    Added inst normalizer_inst/FE_PHC6911_n12846 (CKBD0)

    Added inst normalizer_inst/FE_PHC6912_n12261 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6913_n12471 (CKBD0)

    Added inst normalizer_inst/FE_PHC6914_n12481 (CKBD0)

    Added inst normalizer_inst/FE_PHC6915_n14694 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6916_n14701 (CKBD0)

    Added inst normalizer_inst/FE_PHC6917_n14998 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6918_n12424 (CKBD0)

    Added inst normalizer_inst/FE_PHC6919_n14919 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6920_n12295 (CKBD1)

    Added inst normalizer_inst/FE_PHC6921_FE_RN_17_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC6922_n14832 (CKBD0)

    Added inst normalizer_inst/FE_PHC6923_FE_OCPN3834_n6058 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6924_n14892 (CKBD1)

    Added inst normalizer_inst/FE_PHC6925_n14912 (CKBD1)

    Added inst normalizer_inst/FE_PHC6926_n12372 (CKBD1)

    Added inst normalizer_inst/FE_PHC6927_n14392 (CKBD1)

    Added inst normalizer_inst/FE_PHC6928_n14705 (CKBD1)

    Added inst normalizer_inst/FE_PHC6929_n6724 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6930_n6371 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6931_n12394 (CKBD1)

    Added inst normalizer_inst/FE_PHC6932_n14713 (CKBD1)

    Added inst normalizer_inst/FE_PHC6933_n14383 (CKBD1)

    Added inst normalizer_inst/FE_PHC6934_FE_OCPN4823_FE_RN_328 (CKBD1)

    Added inst normalizer_inst/FE_PHC6935_n361 (CKBD1)

    Added inst normalizer_inst/FE_PHC6936_n7811 (CKBD1)

    Added inst normalizer_inst/FE_PHC6937_FE_RN_648_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC6938_n14409 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6939_n5721 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6940_n12383 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6941_n6097 (CKBD1)

    Added inst normalizer_inst/FE_PHC6942_n14338 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6943_n5339 (CKBD1)

    Added inst normalizer_inst/FE_PHC6944_n14575 (CKBD1)

    Added inst normalizer_inst/FE_PHC6945_n8378 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6946_n15013 (CKBD1)

    Added inst normalizer_inst/FE_PHC6947_n14352 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6948_n14354 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6949_n363 (CKBD1)

    Added inst normalizer_inst/FE_PHC6950_n12326 (CKBD1)

    Added inst normalizer_inst/FE_PHC6951_n4200 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6952_n2299 (CKBD0)

    Added inst normalizer_inst/FE_PHC6953_n12403 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6954_FE_OCPN3626_n4206 (CKBD1)

    Added inst normalizer_inst/FE_PHC6955_n11005 (CKBD1)

    Added inst normalizer_inst/FE_PHC6956_FE_OCPN4223_n316 (BUFFD0)

    Added inst normalizer_inst/FE_PHC6957_n12475 (CKBD1)

    Added inst normalizer_inst/FE_PHC6958_n362 (CKBD1)

    Added inst normalizer_inst/FE_PHC6959_FE_OCPN4888_n14907 (BUFFD12)

    Added inst normalizer_inst/FE_PHC6960_n5719 (CKBD1)

    Added inst normalizer_inst/FE_PHC6961_n12588 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6962_FE_RN_551_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6963_n4169 (CKBD1)

    Added inst normalizer_inst/FE_PHC6964_n2916 (BUFFD2)

    Added inst normalizer_inst/FE_PHC6965_n7969 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6966_n14422 (CKBD1)

    Added inst normalizer_inst/FE_PHC6967_n14932 (CKBD1)

    Added inst normalizer_inst/FE_PHC6968_n12597 (CKBD1)

    Added inst normalizer_inst/FE_PHC6969_n12579 (CKBD1)

    Added inst normalizer_inst/FE_PHC6970_n14398 (CKBD1)

    Added inst normalizer_inst/FE_PHC6971_n4582 (CKBD1)

    Added inst normalizer_inst/FE_PHC6972_n6835 (CKBD1)

    Added inst normalizer_inst/FE_PHC6973_n5237 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6974_n14397 (CKBD1)

    Added inst normalizer_inst/FE_PHC6975_n12376 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6976_n12418 (CKBD1)

    Added inst normalizer_inst/FE_PHC6977_FE_OCPN4662_n6548 (CKBD0)

    Added inst normalizer_inst/FE_PHC6978_n12476 (CKBD4)

    Added inst normalizer_inst/FE_PHC6979_n14361 (CKBD1)

    Added inst normalizer_inst/FE_PHC6980_n6271 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6981_n14508 (CKBD1)

    Added inst normalizer_inst/FE_PHC6982_n14442 (CKBD1)

    Added inst normalizer_inst/FE_PHC6983_n14362 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6984_n1968 (CKBD1)

    Added inst normalizer_inst/FE_PHC6985_n12581 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6986_n14458 (CKBD1)

    Added inst normalizer_inst/FE_PHC6987_n4424 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6988_n2018 (CKBD1)

    Added inst normalizer_inst/FE_PHC6989_n4580 (CKBD1)

    Added inst normalizer_inst/FE_PHC6990_n14346 (CKBD1)

    Added inst normalizer_inst/FE_PHC6991_FE_RN_791_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC6992_n14399 (CKBD1)

    Added inst normalizer_inst/FE_PHC6993_n14542 (CKBD1)

    Added inst normalizer_inst/FE_PHC6994_n14662 (CKBD1)

    Added inst normalizer_inst/FE_PHC6995_n14389 (CKBD0)

    Added inst normalizer_inst/FE_PHC6996_n14348 (CKBD0)

    Added inst normalizer_inst/FE_PHC6997_n14403 (CKBD1)

    Added inst normalizer_inst/FE_PHC6998_n14668 (CKBD1)

    Added inst normalizer_inst/FE_PHC6999_n12572 (CKBD0)

    Added inst normalizer_inst/FE_PHC7000_n1722 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7001_FE_OFN15929_n3103 (CKBD4)

    Added inst normalizer_inst/FE_PHC7002_n14652 (CKBD1)

    Added inst normalizer_inst/FE_PHC7003_FE_DBTN48_n14581 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7004_n14406 (CKBD1)

    Added inst normalizer_inst/FE_PHC7005_n14411 (CKBD0)

    Added inst normalizer_inst/FE_PHC7006_n14492 (CKBD1)

    Added inst normalizer_inst/FE_PHC7007_n15012 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7008_n5634 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7009_n12341 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7010_n12391 (CKBD1)

    Added inst normalizer_inst/FE_PHC7011_n6978 (CKBD1)

    Added inst normalizer_inst/FE_PHC7012_n14350 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7013_n12463 (CKBD4)

    Added inst normalizer_inst/FE_PHC7014_n12814 (CKBD4)

    Added inst normalizer_inst/FE_PHC7015_FE_OCPN4310_n14943 (BUFFD12)

    Added inst normalizer_inst/FE_PHC7016_n7961 (CKBD2)

    Added inst normalizer_inst/FE_PHC7017_n14547 (CKBD0)

    Added inst normalizer_inst/FE_PHC7018_n5047 (CKBD1)

    Added inst normalizer_inst/FE_PHC7019_n4993 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7020_n12402 (CKBD2)

    Added inst normalizer_inst/FE_PHC7021_n12351 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7022_n1789 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7023_FE_OCPN16173_n6475 (CKBD4)

    Added inst normalizer_inst/FE_PHC7024_n14512 (CKBD1)

    Added inst normalizer_inst/FE_PHC7025_n4723 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7026_n1917 (BUFFD8)

    Added inst normalizer_inst/FE_PHC7027_n12571 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7028_n12563 (CKBD2)

    Added inst normalizer_inst/FE_PHC7029_n14734 (BUFFD12)

    Added inst normalizer_inst/FE_PHC7030_n8310 (CKBD4)

    Added inst normalizer_inst/FE_PHC7031_n12564 (CKBD4)

    Added inst normalizer_inst/FE_PHC7032_n14988 (CKBD4)

    Added inst normalizer_inst/FE_PHC7033_n7223 (CKBD4)

    Added inst normalizer_inst/FE_PHC7034_FE_OCPN16113_n1413 (CKBD4)

    Added inst normalizer_inst/FE_PHC7035_n3037 (BUFFD12)

    Added inst normalizer_inst/FE_PHC7036_n15545 (CKBD4)

    Added inst normalizer_inst/FE_PHC7037_n14408 (CKBD6)

    Added inst normalizer_inst/FE_PHC7038_n12422 (CKBD2)

    Added inst normalizer_inst/FE_PHC7039_FE_RN_280 (CKBD6)

    Added inst normalizer_inst/FE_PHC7040_FE_RN_369 (CKBD4)

    Added inst normalizer_inst/FE_PHC7041_n14441 (CKBD6)

    Added inst normalizer_inst/FE_PHC7042_n15007 (CKBD1)

    Added inst normalizer_inst/FE_PHC7043_n12580 (CKBD1)

    Added inst normalizer_inst/FE_PHC7044_n12803 (CKBD0)

    Added inst normalizer_inst/FE_PHC7045_n12781 (CKBD0)

    Added inst normalizer_inst/FE_PHC7046_n12793 (CKBD0)

    Added inst normalizer_inst/FE_PHC7047_n12317 (CKBD0)

    Added inst normalizer_inst/FE_PHC7048_n14934 (CKBD0)

    Added inst normalizer_inst/FE_PHC7049_n14947 (CKBD0)

    Added inst normalizer_inst/FE_PHC7050_n15014 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7051_n12343 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7052_N522 (CKBD0)

    Added inst normalizer_inst/FE_PHC7053_n14821 (CKBD1)

    Added inst normalizer_inst/FE_PHC7054_n12328 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7055_n9075 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7056_n6352 (CKBD1)

    Added inst normalizer_inst/FE_PHC7057_n14922 (CKBD1)

    Added inst normalizer_inst/FE_PHC7058_n15008 (CKBD1)

    Added inst normalizer_inst/FE_PHC7059_FE_RN_316_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC7060_n6388 (CKBD1)

    Added inst normalizer_inst/FE_PHC7061_n6346 (CKBD1)

    Added inst normalizer_inst/FE_PHC7062_n12438 (CKBD1)

    Added inst normalizer_inst/FE_PHC7063_n2423 (CKBD1)

    Added inst normalizer_inst/FE_PHC7064_FE_OCPN4999_n12488 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7065_n14698 (CKBD1)

    Added inst normalizer_inst/FE_PHC7066_n12650 (CKBD1)

    Added inst normalizer_inst/FE_PHC7067_n11393 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7068_n12692 (CKBD1)

    Added inst normalizer_inst/FE_PHC7069_n548 (CKBD1)

    Added inst normalizer_inst/FE_PHC7070_n2091 (CKBD1)

    Added inst normalizer_inst/FE_PHC7071_n12774 (CKBD1)

    Added inst normalizer_inst/FE_PHC7072_n14788 (CKBD1)

    Added inst normalizer_inst/FE_PHC7073_n12430 (BUFFD3)

    Added inst normalizer_inst/FE_PHC7074_n7104 (CKBD1)

    Added inst normalizer_inst/FE_PHC7075_n9104 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7076_FE_OFN15825_n5577 (CKBD1)

    Added inst normalizer_inst/FE_PHC7077_n12513 (CKBD1)

    Added inst normalizer_inst/FE_PHC7078_n5196 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7079_n11390 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7080_n10924 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7081_n8460 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7082_n8135 (CKBD2)

    Added inst normalizer_inst/FE_PHC7083_n12501 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7084_n14995 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7085_n12498 (CKBD1)

    Added inst normalizer_inst/FE_PHC7086_n11398 (CKBD0)

    Added inst normalizer_inst/FE_PHC7087_n11379 (CKBD2)

    Added inst normalizer_inst/FE_PHC7088_n7255 (CKBD0)

    Added inst normalizer_inst/FE_PHC7089_n14893 (CKBD1)

    Added inst normalizer_inst/FE_PHC7090_n11277 (CKBD0)

    Added inst normalizer_inst/FE_PHC7091_n6780 (CKBD1)

    Added inst normalizer_inst/FE_PHC7092_n12746 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7093_n4290 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7094_n2312 (CKBD4)

    Added inst normalizer_inst/FE_PHC7095_n11270 (BUFFD3)

    Added inst normalizer_inst/FE_PHC7096_n11355 (CKBD0)

    Added inst normalizer_inst/FE_PHC7097_n1180 (CKBD1)

    Added inst normalizer_inst/FE_PHC7098_n12726 (CKBD4)

    Added inst normalizer_inst/FE_PHC7099_n12732 (CKBD2)

    Added inst normalizer_inst/FE_PHC7100_n7985 (CKBD4)

    Added inst normalizer_inst/FE_PHC7101_n14536 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7102_n14789 (CKBD2)

    Added inst normalizer_inst/FE_PHC7103_n12767 (CKBD4)

    Added inst normalizer_inst/FE_PHC7104_n14740 (CKBD2)

    Added inst normalizer_inst/FE_PHC7105_n7972 (CKBD2)

    Added inst normalizer_inst/FE_PHC7106_n12532 (CKBD4)

    Added inst normalizer_inst/FE_PHC7107_n12468 (CKBD4)

    Added inst normalizer_inst/FE_PHC7108_n365 (CKBD2)

    Added inst normalizer_inst/FE_PHC7109_n14733 (CKBD4)

    Added inst normalizer_inst/FE_PHC7110_n7349 (CKBD2)

    Added inst normalizer_inst/FE_PHC7111_n1320 (CKBD1)

    Added inst normalizer_inst/FE_PHC7112_n12811 (CKBD0)

    Added inst normalizer_inst/FE_PHC7113_n12736 (CKBD1)

    Added inst normalizer_inst/FE_PHC7114_FE_OCPN5019_n14995 (CKBD0)

    Added inst normalizer_inst/FE_PHC7115_n12730 (CKBD1)

    Added inst normalizer_inst/FE_PHC7116_n6385 (CKBD1)

    Added inst normalizer_inst/FE_PHC7117_n14993 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7118_n8655 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7119_n6094 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7120_n15223 (CKBD1)

    Added inst normalizer_inst/FE_PHC7121_n7812 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7122_n15231 (CKBD1)

    Added inst normalizer_inst/FE_PHC7123_n15119 (CKBD1)

    Added inst normalizer_inst/FE_PHC7124_n2996 (CKBD2)

    Added inst normalizer_inst/FE_PHC7125_n12636 (CKBD1)

    Added inst normalizer_inst/FE_PHC7126_n11380 (CKBD1)

    Added inst normalizer_inst/FE_PHC7127_n8896 (CKBD1)

    Added inst normalizer_inst/FE_PHC7128_n12538 (CKBD1)

    Added inst normalizer_inst/FE_PHC7129_n12719 (CKBD0)

    Added inst normalizer_inst/FE_PHC7130_n11271 (CKBD1)

    Added inst normalizer_inst/FE_PHC7131_n12707 (CKBD1)

    Added inst normalizer_inst/FE_PHC7132_n12312 (CKBD1)

    Added inst normalizer_inst/FE_PHC7133_n15153 (CKBD1)

    Added inst normalizer_inst/FE_PHC7134_n12270 (CKBD1)

    Added inst normalizer_inst/FE_PHC7135_n12484 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7136_n12712 (CKBD1)

    Added inst normalizer_inst/FE_PHC7137_n15142 (CKBD1)

    Added inst normalizer_inst/FE_PHC7138_n6549 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7139_n11367 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7140_n12318 (CKBD1)

    Added inst normalizer_inst/FE_PHC7141_n448 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7142_n14987 (CKBD1)

    Added inst normalizer_inst/FE_PHC7143_n545 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7144_n15210 (CKBD2)

    Added inst normalizer_inst/FE_PHC7145_n15113 (CKBD1)

    Added inst normalizer_inst/FE_PHC7146_n11371 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7147_n12518 (CKBD1)

    Added inst normalizer_inst/FE_PHC7148_n7775 (CKBD1)

    Added inst normalizer_inst/FE_PHC7149_n10980 (CKBD1)

    Added inst normalizer_inst/FE_PHC7150_n1117 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7151_n12357 (CKBD0)

    Added inst normalizer_inst/FE_PHC7152_n11399 (CKBD8)

    Added inst normalizer_inst/FE_PHC7153_n5569 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7154_n5969 (CKBD0)

    Added inst normalizer_inst/FE_PHC7155_n3798 (CKBD4)

    Added inst normalizer_inst/FE_PHC7156_n3096 (CKBD1)

    Added inst normalizer_inst/FE_PHC7157_n15560 (CKBD1)

    Added inst normalizer_inst/FE_PHC7158_n7872 (CKBD1)

    Added inst normalizer_inst/FE_PHC7159_n2763 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7160_n12716 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7161_n5963 (CKBD4)

    Added inst normalizer_inst/FE_PHC7162_n15558 (CKBD1)

    Added inst normalizer_inst/FE_PHC7163_FE_OCPN4561_n15560 (CKBD0)

    Added inst normalizer_inst/FE_PHC7164_FE_OCPN4878_n15558 (CKBD0)

    Added inst normalizer_inst/FE_PHC7165_n15203 (CKBD1)

    Added inst normalizer_inst/FE_PHC7166_n15168 (CKBD1)

    Added inst normalizer_inst/FE_PHC7167_n12539 (CKBD1)

    Added inst normalizer_inst/FE_PHC7168_n14991 (CKBD1)

    Added inst normalizer_inst/FE_PHC7169_n15171 (CKBD1)

    Added inst normalizer_inst/FE_PHC7170_n3928 (CKBD1)

    Added inst normalizer_inst/FE_PHC7171_n5971 (CKBD1)

    Added inst normalizer_inst/FE_PHC7172_n15111 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7173_n15085 (CKBD1)

    Added inst normalizer_inst/FE_PHC7174_FE_RN_686_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7175_n15207 (CKBD1)

    Added inst normalizer_inst/FE_PHC7176_n10986 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7177_n10984 (CKBD1)

    Added inst normalizer_inst/FE_PHC7178_n15225 (CKBD1)

    Added inst normalizer_inst/FE_PHC7179_n11387 (CKBD1)

    Added inst normalizer_inst/FE_PHC7180_n15483 (CKBD1)

    Added inst normalizer_inst/FE_PHC7181_n11361 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7182_n15169 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7183_n15138 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7184_n11363 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7185_n9165 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7186_n435 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7187_FE_RN_295_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7188_n15137 (CKBD1)

    Added inst normalizer_inst/FE_PHC7189_n8283 (CKBD1)

    Added inst normalizer_inst/FE_PHC7190_n15147 (BUFFD0)

    Added inst normalizer_inst/FE_PHC7191_n12700 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7192_n3818 (CKBD1)

    Added inst normalizer_inst/FE_PHC7193_n12319 (CKBD1)

    Added inst normalizer_inst/FE_PHC7194_FE_OCPN16376_n1844 (CKBD1)

    Added inst normalizer_inst/FE_PHC7195_n8726 (CKBD1)

    Added inst normalizer_inst/FE_PHC7196_n1239 (CKBD1)

    Added inst normalizer_inst/FE_PHC7197_n5976 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7198_n5972 (CKBD1)

    Added inst normalizer_inst/FE_PHC7199_n15131 (CKBD1)

    Added inst normalizer_inst/FE_PHC7200_FE_OCPN16213_n2472 (CKBD2)

    Added inst normalizer_inst/FE_PHC7201_n2414 (CKBD1)

    Added inst normalizer_inst/FE_PHC7202_n15027 (CKBD0)

    Added inst normalizer_inst/FE_PHC7203_n4677 (CKBD0)

    Added inst normalizer_inst/FE_PHC7204_n8318 (CKBD0)

    Added inst normalizer_inst/FE_PHC7205_n5559 (CKBD1)

    Added inst normalizer_inst/FE_PHC7206_n3664 (CKBD0)

    Added inst normalizer_inst/FE_PHC7207_n12812 (CKBD2)

    Added inst normalizer_inst/FE_PHC7208_FE_OFN282_n3771 (CKBD1)

    Added inst normalizer_inst/FE_PHC7209_n8622 (CKBD4)

    Added inst normalizer_inst/FE_PHC7210_FE_RN_428 (CKBD4)

    Added inst normalizer_inst/FE_PHC7211_FE_OFN15671_n8318 (CKBD0)

    Added inst normalizer_inst/FE_PHC7212_N500 (CKBD0)

    Added inst normalizer_inst/FE_PHC7213_N511 (CKBD0)

    Added inst normalizer_inst/FE_PHC7214_n12701 (CKBD1)

    Added inst normalizer_inst/FE_PHC7215_n15227 (CKBD1)

    Added inst normalizer_inst/FE_PHC7216_n12552 (CKBD1)

    Added inst normalizer_inst/FE_PHC7217_FE_RN_297_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC7218_n12310 (CKBD1)

    Added inst normalizer_inst/FE_PHC7219_n11357 (CKBD1)

    Added inst normalizer_inst/FE_PHC7220_n15193 (CKBD1)

    Added inst normalizer_inst/FE_PHC7221_n15182 (CKBD1)

    Added inst normalizer_inst/FE_PHC7222_n6144 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7223_n15194 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7224_n8279 (CKBD1)

    Added inst normalizer_inst/FE_PHC7225_n8285 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7226_n15114 (CKBD1)

    Added inst normalizer_inst/FE_PHC7227_n15172 (CKBD1)

    Added inst normalizer_inst/FE_PHC7228_n15143 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7229_FE_RN_73_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC7230_n1225 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7231_n8790 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7232_n1967 (CKBD0)

    Added inst normalizer_inst/FE_PHC7233_n15151 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7234_n15228 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7235_n14853 (CKBD0)

    Added inst normalizer_inst/FE_PHC7236_n3636 (CKBD0)

    Added inst normalizer_inst/FE_PHC7237_n6851 (CKBD0)

    Added inst normalizer_inst/FE_PHC7238_FE_DBTN35_n4553 (CKBD0)

    Added inst normalizer_inst/FE_PHC7239_n2295 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7240_n15036 (CKBD1)

    Added inst normalizer_inst/FE_PHC7241_n4360 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7242_FE_DBTN36_n12664 (CKBD1)

    Added inst normalizer_inst/FE_PHC7243_FE_DBTN43_n5314 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7244_n15232 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7245_n15547 (CKBD0)

    Added inst normalizer_inst/FE_PHC7246_n12816 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7247_n8297 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7248_n15037 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7249_n14855 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7250_n7093 (CKBD4)

    Added inst normalizer_inst/FE_PHC7251_n15484 (CKBD1)

    Added inst normalizer_inst/FE_PHC7252_n14970 (CKBD1)

    Added inst normalizer_inst/FE_PHC7253_n15553 (CKBD0)

    Added inst normalizer_inst/FE_PHC7254_n1895 (CKBD1)

    Added inst normalizer_inst/FE_PHC7255_n14856 (CKBD1)

    Added inst normalizer_inst/FE_PHC7256_n6926 (CKBD0)

    Added inst normalizer_inst/FE_PHC7257_n8295 (CKBD1)

    Added inst normalizer_inst/FE_PHC7258_n14852 (CKBD0)

    Added inst normalizer_inst/FE_PHC7259_n8552 (CKBD0)

    Added inst normalizer_inst/FE_PHC7260_n3637 (CKBD1)

    Added inst normalizer_inst/FE_PHC7261_n7890 (CKBD0)

    Added inst normalizer_inst/FE_PHC7262_n8404 (CKBD1)

    Added inst normalizer_inst/FE_PHC7263_n3053 (CKBD1)

    Added inst normalizer_inst/FE_PHC7264_FE_OFN15841_n12664 (CKBD0)

    Added inst normalizer_inst/FE_PHC7265_n5794 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7266_n12878 (CKBD0)

    Added inst normalizer_inst/FE_PHC7267_n6841 (CKBD0)

    Added inst normalizer_inst/FE_PHC7268_n5841 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7269_n12880 (CKBD0)

    Added inst normalizer_inst/FE_PHC7270_n8177 (CKBD0)

    Added inst normalizer_inst/FE_PHC7271_n13069 (CKBD0)

    Added inst normalizer_inst/FE_PHC7272_n15377 (CKBD1)

    Added inst normalizer_inst/FE_PHC7273_n14979 (CKBD0)

    Added inst normalizer_inst/FE_PHC7274_n15399 (CKBD0)

    Added inst normalizer_inst/FE_PHC7275_n8754 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7276_FE_RN_413 (CKBD1)

    Added inst normalizer_inst/FE_PHC7277_n8793 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7278_n4891 (CKBD1)

    Added inst normalizer_inst/FE_PHC7279_n13064 (CKBD1)

    Added inst normalizer_inst/FE_PHC7280_n13071 (CKBD1)

    Added inst normalizer_inst/FE_PHC7281_n13049 (CKBD0)

    Added inst normalizer_inst/FE_PHC7282_n13065 (CKBD1)

    Added inst normalizer_inst/FE_PHC7283_n9038 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7284_n15388 (CKBD4)

    Added inst normalizer_inst/FE_PHC7285_n15160 (CKBD2)

    Added inst normalizer_inst/FE_PHC7286_n14977 (CKBD4)

    Added inst normalizer_inst/FE_PHC7287_n14716 (CKBD4)

    Added inst normalizer_inst/FE_PHC7288_n13053 (CKBD4)

    Added inst normalizer_inst/FE_PHC7289_FE_OCPN16142_n8748 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7290_n7208 (CKBD1)

    Added inst normalizer_inst/FE_PHC7291_n14857 (CKBD1)

    Added inst normalizer_inst/FE_PHC7292_n265 (CKBD1)

    Added inst normalizer_inst/FE_PHC7293_n12909 (CKBD1)

    Added inst normalizer_inst/FE_PHC7294_FE_OCPN4687_n15399 (CKBD1)

    Added inst normalizer_inst/FE_PHC7295_n12904 (CKBD1)

    Added inst normalizer_inst/FE_PHC7296_n8762 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7297_n15278 (CKBD1)

    Added inst normalizer_inst/FE_PHC7298_n7244 (CKBD1)

    Added inst normalizer_inst/FE_PHC7299_n12943 (CKBD1)

    Added inst normalizer_inst/FE_PHC7300_n12919 (CKBD0)

    Added inst normalizer_inst/FE_PHC7301_n7050 (CKBD1)

    Added inst normalizer_inst/FE_PHC7302_n3697 (CKBD1)

    Added inst normalizer_inst/FE_PHC7303_n13075 (CKBD1)

    Added inst normalizer_inst/FE_PHC7304_n15361 (CKBD1)

    Added inst normalizer_inst/FE_PHC7305_n13012 (CKBD1)

    Added inst normalizer_inst/FE_PHC7306_n6086 (CKBD1)

    Added inst normalizer_inst/FE_PHC7307_n7550 (CKBD0)

    Added inst normalizer_inst/FE_PHC7308_n15247 (CKBD1)

    Added inst normalizer_inst/FE_PHC7309_n13013 (CKBD1)

    Added inst normalizer_inst/FE_PHC7310_n542 (CKBD1)

    Added inst normalizer_inst/FE_PHC7311_n12942 (CKBD1)

    Added inst normalizer_inst/FE_PHC7312_n12995 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7313_n12936 (CKBD1)

    Added inst normalizer_inst/FE_PHC7314_n12985 (CKBD1)

    Added inst normalizer_inst/FE_PHC7315_FE_RN_266 (CKBD1)

    Added inst normalizer_inst/FE_PHC7316_n12961 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7317_n13001 (CKBD1)

    Added inst normalizer_inst/FE_PHC7318_n8906 (CKBD1)

    Added inst normalizer_inst/FE_PHC7319_n3644 (CKBD1)

    Added inst normalizer_inst/FE_PHC7320_n15030 (CKBD2)

    Added inst normalizer_inst/FE_PHC7321_n12944 (CKBD1)

    Added inst normalizer_inst/FE_PHC7322_n5932 (CKBD2)

    Added inst normalizer_inst/FE_PHC7323_FE_OFN15846_n15389 (CKBD1)

    Added inst normalizer_inst/FE_PHC7324_n8860 (CKBD1)

    Added inst normalizer_inst/FE_PHC7325_n12920 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7326_n15404 (CKBD4)

    Added inst normalizer_inst/FE_PHC7327_n13055 (CKBD2)

    Added inst normalizer_inst/FE_PHC7328_n13045 (CKBD4)

    Added inst normalizer_inst/FE_PHC7329_n3696 (CKBD2)

    Added inst normalizer_inst/FE_PHC7330_n8321 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7331_n6447 (CKBD2)

    Added inst normalizer_inst/FE_PHC7332_n13036 (CKBD1)

    Added inst normalizer_inst/FE_PHC7333_n7055 (CKBD2)

    Added inst normalizer_inst/FE_PHC7334_FE_OCPN16180_n6955 (CKBD6)

    Added inst normalizer_inst/FE_PHC7335_n8304 (CKBD6)

    Added inst normalizer_inst/FE_PHC7336_n12905 (BUFFD8)

    Added inst normalizer_inst/FE_PHC7337_n15045 (CKBD1)

    Added inst normalizer_inst/FE_PHC7338_n13054 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7339_n6516 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7340_n15279 (CKBD2)

    Added inst normalizer_inst/FE_PHC7341_n15374 (CKBD1)

    Added inst normalizer_inst/FE_PHC7342_n15261 (CKBD1)

    Added inst normalizer_inst/FE_PHC7343_n6674 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7344_n4355 (CKBD1)

    Added inst normalizer_inst/FE_PHC7345_n15330 (CKBD1)

    Added inst normalizer_inst/FE_PHC7346_FE_RN_643_0 (CKBD2)

    Added inst normalizer_inst/FE_PHC7347_n12982 (CKBD2)

    Added inst normalizer_inst/FE_PHC7348_n12993 (CKBD2)

    Added inst normalizer_inst/FE_PHC7349_n13037 (CKBD2)

    Added inst normalizer_inst/FE_PHC7350_n12922 (CKBD4)

    Added inst normalizer_inst/FE_PHC7351_n8341 (CKBD2)

    Added inst normalizer_inst/FE_PHC7352_n15337 (CKBD4)

    Added inst normalizer_inst/FE_PHC7353_n15320 (CKBD6)

    Added inst normalizer_inst/FE_PHC7354_n13026 (CKBD2)

    Added inst normalizer_inst/FE_PHC7355_n5070 (CKBD2)
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.3653
      TNS :    -104.2517
      #VP :          238
      TNS+:       2.6631/935 improved (0.0028 per commit, 2.491%)
  Density :      94.808%
------------------------------------------------------------------------------------------
 935 buffer added (phase total 2002, total 2002)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:28.8 real=0:00:07.0
 accumulated cpu=0:01:52 real=0:00:34.0 totSessionCpu=2:24:48 mem=4981.5M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 64.99 %
    there are 1554 full evals passed out of 2391 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...

    Added inst normalizer_inst/FE_PHC7356_FE_OCPN3835_sum_6 (CKBD1)

    Added inst normalizer_inst/FE_PHC7357_n13653 (CKBD1)

    Added inst normalizer_inst/FE_PHC7358_n8214 (BUFFD8)

    Added inst normalizer_inst/FE_PHC7359_psum_2_sync_31 (CKBD0)

    Added inst normalizer_inst/FE_PHC7360_div_in_2_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC7361_FE_OFN15557_n (CKBD0)

    Added inst normalizer_inst/FE_PHC7362_FE_DBTN6_sum_13 (CKBD0)

    Added inst normalizer_inst/FE_PHC7363_n11782 (CKBD0)

    Added inst normalizer_inst/FE_PHC7364_FE_OCPN16363_n5723 (CKBD0)

    Added inst normalizer_inst/FE_PHC7365_psum_2_sync_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC7366_FE_OFN67_div_sel_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC7367_psum_2_sync_51 (CKBD0)

    Added inst normalizer_inst/FE_PHC7368_psum_2_sync_10 (CKBD0)

    Added inst normalizer_inst/FE_PHC7369_FE_OCPN5105_FE_OFN15892_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC7370_psum_2_sync_61 (CKBD0)

    Added inst normalizer_inst/FE_PHC7371_out_core1_26 (CKBD0)

    Added inst normalizer_inst/FE_PHC7372_out_core1_80 (CKBD0)

    Added inst normalizer_inst/FE_PHC7373_out_core1_74 (CKBD0)

    Added inst normalizer_inst/FE_PHC7374_out_core1_73 (CKBD0)

    Added inst normalizer_inst/FE_PHC7375_psum_2_sync_85 (CKBD0)

    Added inst normalizer_inst/FE_PHC7376_out_core1_86 (CKBD0)

    Added inst normalizer_inst/FE_PHC7377_div_out_2_18 (CKBD0)

    Added inst normalizer_inst/FE_PHC7378_div_out_2_17 (CKBD0)

    Added inst normalizer_inst/AFIFO/FE_PHC7379_psum_2_sync_39 (CKBD0)

    Added inst normalizer_inst/FE_PHC7380_FE_OCPN16278_sum_11 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7381_FE_OCPN16135_sum_8 (CKBD1)

    Added inst normalizer_inst/FE_PHC7382_FE_DBTN93_div_14_u_div_SumTmp_6__3__0 (CKBD0)

    Added inst normalizer_inst/FE_PHC7383_FE_OFN16038_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC7384_FE_OFN15975_FE_DBTN8_sum_11 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7385_FE_DBTN9_n6101 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7386_div_in_2_12 (CKBD1)

    Added inst normalizer_inst/FE_PHC7387_div_in_2_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC7388_div_in_2_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7389_FE_OCPN4736_FE_RN_41 (CKBD1)

    Added inst normalizer_inst/FE_PHC7390_FE_OFN15668_n3282 (CKBD2)

    Added inst normalizer_inst/FE_PHC7391_FE_OFN15617_n13785 (CKBD4)

    Added inst normalizer_inst/FE_PHC7392_FE_RN_329 (CKBD1)

    Added inst normalizer_inst/FE_PHC7393_FE_OFN16032_n (CKBD2)

    Added inst normalizer_inst/FE_PHC7394_n10340 (CKBD0)

    Added inst normalizer_inst/FE_PHC7395_FE_OCPN4795_n2830 (CKBD1)

    Added inst normalizer_inst/FE_PHC7396_div_in_1_12 (CKBD1)

    Added inst normalizer_inst/FE_PHC7397_FE_OFN15910_sum_4 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7398_FE_OCPN16115_sum_8 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7399_FE_OFN15909_sum_4 (CKBD1)

    Added inst normalizer_inst/FE_PHC7400_FE_OCPN16422_sum_8 (CKBD2)

    Added inst normalizer_inst/FE_PHC7401_div_in_1_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7402_n6073 (CKBD4)

    Added inst normalizer_inst/FE_PHC7403_FE_OFN15958_n (BUFFD8)

    Added inst normalizer_inst/FE_PHC7404_FE_OCPN16297_FE_OFN15564_n (CKBD4)

    Added inst normalizer_inst/FE_PHC7405_FE_OFN16042_n (BUFFD8)

    Added inst normalizer_inst/FE_PHC7406_FE_OFN15964_n (CKBD4)

    Added inst normalizer_inst/FE_PHC7407_FE_OCPN16287_sum_13 (BUFFD6)

    Added inst normalizer_inst/FE_PHC7408_FE_OFN15627_n (CKBD4)

    Added inst normalizer_inst/FE_PHC7409_FE_OCPN3540_n3882 (CKBD1)

    Added inst normalizer_inst/FE_PHC7410_FE_OFN16068_n (CKBD1)

    Added inst normalizer_inst/FE_PHC7411_FE_OFN15560_n (BUFFD6)

    Added inst normalizer_inst/FE_PHC7412_FE_OFN98_sum_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC7413_FE_OFN16045_sum_3 (CKBD8)

    Added inst normalizer_inst/FE_PHC7414_FE_OFN16062_n (BUFFD8)

    Added inst normalizer_inst/FE_PHC7415_FE_OCPN16373_FE_DBTN13_sum_7 (CKBD2)

    Added inst normalizer_inst/FE_PHC7416_FE_OCPN16410_FE_DBTN2_n8902 (CKBD1)

    Added inst normalizer_inst/FE_PHC7417_div_in_1_11 (CKBD4)

    Added inst normalizer_inst/FE_PHC7418_FE_OFN16018_n (CKBD1)

    Added inst normalizer_inst/FE_PHC7419_FE_DBTN68_sum_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC7420_FE_OCPN16397_n (CKBD1)

    Added inst normalizer_inst/FE_PHC7421_FE_OCPN16126_sum_7 (CKBD1)

    Added inst normalizer_inst/FE_PHC7422_n528 (CKBD4)

    Added inst normalizer_inst/FE_PHC7423_FE_OFN586_n7897 (BUFFD8)

    Added inst normalizer_inst/FE_PHC7424_n11759 (CKBD1)

    Added inst normalizer_inst/FE_PHC7425_FE_OFN15956_n (CKBD4)

    Added inst normalizer_inst/FE_PHC7426_FE_OCPN5151_FE_OFN15564_n (CKBD1)

    Added inst normalizer_inst/FE_PHC7427_FE_OCPN16182_sum_10 (CKBD0)

    Added inst normalizer_inst/FE_PHC7428_FE_OFN107_n6101 (CKBD1)

    Added inst normalizer_inst/FE_PHC7429_FE_OCPN16150_FE_OFN15777_n (CKBD1)

    Added inst normalizer_inst/FE_PHC7430_div_13_u_div_SumTmp_6__3__0 (CKBD1)

    Added inst normalizer_inst/FE_PHC7431_FE_OCPN16159_n8825 (CKBD1)

    Added inst normalizer_inst/FE_PHC7432_FE_OFN15591_FE_DBTN10_n7827 (CKBD1)

    Added inst normalizer_inst/FE_PHC7433_FE_OCPN16239_sum_6 (CKBD4)

    Added inst normalizer_inst/FE_PHC7434_FE_OCPN4324_FE_OFN97_sum_1 (CKBD0)

    Added inst normalizer_inst/FE_PHC7435_FE_OCPN16202_sum_2 (CKBD1)

    Added inst normalizer_inst/FE_PHC7436_FE_OCPN16158_n8825 (CKBD4)

    Added inst normalizer_inst/FE_PHC7437_FE_OCPN16286_sum_12 (CKBD1)

    Added inst normalizer_inst/FE_PHC7438_FE_OFN585_n7897 (CKBD0)

    Added inst normalizer_inst/FE_PHC7439_FE_OFN90_sum_5 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7440_n10379 (CKBD1)

    Added inst normalizer_inst/FE_PHC7441_FE_OCPN5041_sum_8 (CKBD4)

    Added inst normalizer_inst/FE_PHC7442_FE_OCPN16264_sum_11 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7443_FE_OFN16044_FE_DBTN39_n2830 (CKBD0)

    Added inst normalizer_inst/FE_PHC7444_div_in_2_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC7445_n8027 (CKBD0)

    Added inst normalizer_inst/FE_PHC7446_div_in_2_12 (CKBD4)

    Added inst normalizer_inst/FE_PHC7447_FE_RN_46 (CKBD2)

    Added inst normalizer_inst/FE_PHC7448_FE_OCPN4041_sum_6 (CKBD1)

    Added inst normalizer_inst/FE_PHC7449_FE_OCPN16236_sum_6 (CKBD4)

    Added inst normalizer_inst/FE_PHC7450_n15375 (CKBD4)

    Added inst normalizer_inst/FE_PHC7451_FE_OCPN16401_FE_DBTN87_sum_1 (CKBD1)

    Added inst normalizer_inst/FE_PHC7452_FE_OFN7830_n7827 (CKBD1)

    Added inst normalizer_inst/FE_PHC7453_div_in_2_13 (CKBD0)

    Added inst normalizer_inst/FE_PHC7454_FE_OCPN16347_sum_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC7455_FE_OFN112_n6000 (CKBD4)

    Added inst normalizer_inst/FE_PHC7456_div_in_2_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7457_div_in_2_11 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7458_FE_OFN71_n1089 (CKBD4)

    Added inst normalizer_inst/FE_PHC7459_FE_OFN106_n6069 (CKBD4)

    Added inst normalizer_inst/FE_PHC7460_FE_OFN15859_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC7461_n15356 (CKBD4)

    Added inst normalizer_inst/FE_PHC7462_FE_OFN95_sum_2 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7463_FE_OFN15595_n14351 (CKBD2)

    Added inst normalizer_inst/FE_PHC7464_FE_OFN16001_sum_2 (CKBD4)

    Added inst normalizer_inst/FE_PHC7465_n11497 (CKBD1)

    Added inst normalizer_inst/FE_PHC7466_FE_OFN524_n2830 (CKBD4)

    Added inst normalizer_inst/FE_PHC7467_n9569 (CKBD4)

    Added inst normalizer_inst/FE_PHC7468_FE_OFN78_n15375 (CKBD4)

    Added inst normalizer_inst/FE_PHC7469_FE_OCPN16228_FE_OFN613_FE_DBTN87_sum_1 (CKBD4)

    Added inst normalizer_inst/FE_PHC7470_n2934 (CKBD1)

    Added inst normalizer_inst/FE_PHC7471_FE_OCPN16272_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC7472_FE_OFN524_n2830 (CKBD0)

    Added inst normalizer_inst/FE_PHC7473_FE_OFN15864_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC7474_FE_OCPN16108_FE_OFN15537_n (CKBD0)

    Added inst normalizer_inst/FE_PHC7475_FE_OFN15540_n11426 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7476_FE_OFN465_n6101 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7477_FE_OFN15769_n (CKBD0)

    Added inst normalizer_inst/FE_PHC7478_FE_OFN15997_n7827 (BUFFD0)

    Added inst normalizer_inst/FE_PHC7479_div_in_2_1 (CKBD0)

    Added inst normalizer_inst/FE_PHC7480_FE_OCPN16239_sum_6 (CKBD0)

    Added inst normalizer_inst/FE_PHC7481_n13923 (CKBD0)

    Added inst normalizer_inst/FE_PHC7482_n6944 (CKBD1)

    Added inst normalizer_inst/FE_PHC7483_n6414 (CKBD0)

    Added inst normalizer_inst/FE_PHC7484_FE_OCPN16297_FE_OFN15564_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC7485_n13930 (CKBD0)

    Added inst normalizer_inst/FE_PHC7486_FE_OFN95_sum_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC7487_n13933 (CKBD0)

    Added inst normalizer_inst/FE_PHC7488_n10897 (CKBD0)

    Added inst normalizer_inst/FE_PHC7489_n14289 (CKBD0)

    Added inst normalizer_inst/FE_PHC7490_FE_OFN15962_n (CKBD0)

    Added inst normalizer_inst/FE_PHC7491_FE_OFN15866_n (BUFFD3)

    Added inst normalizer_inst/FE_PHC7492_n13961 (CKBD0)

    Added inst normalizer_inst/FE_PHC7493_FE_OFN15779_n (BUFFD4)

    Added inst normalizer_inst/FE_PHC7494_FE_OCPN16286_sum_12 (BUFFD0)

    Added inst normalizer_inst/FE_PHC7495_FE_OFN478_sum_5 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7496_n9799 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7497_FE_OFN15674_n8908 (CKBD2)

    Added inst normalizer_inst/FE_PHC7498_FE_OFN16066_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC7499_n11759 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7500_n8636 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7501_FE_OCPN5041_sum_8 (CKBD1)

    Added inst normalizer_inst/FE_PHC7502_FE_OCPN16336_FE_OFN15966_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC7503_FE_OFN15884_n (BUFFD3)

    Added inst normalizer_inst/FE_PHC7504_FE_OFN16049_n8902 (BUFFD0)

    Added inst normalizer_inst/FE_PHC7505_n8027 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7506_FE_OFN15613_n (BUFFD3)

    Added inst normalizer_inst/FE_PHC7507_FE_OFN16076_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC7508_FE_OCPN3566_n9321 (CKBD0)

    Added inst normalizer_inst/FE_PHC7509_n6409 (CKBD1)

    Added inst normalizer_inst/FE_PHC7510_FE_OFN15572_n (CKBD0)

    Added inst normalizer_inst/FE_PHC7511_FE_OFN78_n15375 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7512_n9647 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7513_FE_OFN15889_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC7514_FE_OFN586_n7897 (CKBD0)

    Added inst normalizer_inst/FE_PHC7515_FE_OFN524_n2830 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7516_FE_OCPN16174_n10212 (CKBD4)

    Added inst normalizer_inst/FE_PHC7517_FE_OCPN4175_n8825 (CKBD1)

    Added inst normalizer_inst/FE_PHC7518_FE_OFN90_sum_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC7519_FE_OFN15996_n7827 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7520_FE_OFN585_n7897 (CKBD0)

    Added inst normalizer_inst/FE_PHC7521_FE_OFN15960_n (CKBD4)

    Added inst normalizer_inst/FE_PHC7522_FE_OCPN5058_n6736 (CKBD2)

    Added inst normalizer_inst/FE_PHC7523_FE_OFN365_n8908 (BUFFD4)

    Added inst normalizer_inst/FE_PHC7524_n14000 (CKBD0)

    Added inst normalizer_inst/FE_PHC7525_FE_OFN74_n6511 (CKBD4)

    Added inst normalizer_inst/FE_PHC7526_n10872 (CKBD0)

    Added inst normalizer_inst/FE_PHC7527_FE_OFN15664_n9321 (CKBD0)

    Added inst normalizer_inst/FE_PHC7528_FE_OFN108_n11482 (CKBD1)

    Added inst normalizer_inst/FE_PHC7529_n11542 (CKBD4)

    Added inst normalizer_inst/FE_PHC7530_FE_OCPN16407_n13719 (CKBD4)

    Added inst normalizer_inst/FE_PHC7531_n15040 (BUFFD16)

    Added inst normalizer_inst/FE_PHC7532_n15376 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7533_FE_OFN283_n5849 (BUFFD3)

    Added inst normalizer_inst/FE_PHC7534_n15069 (CKBD1)

    Added inst normalizer_inst/FE_PHC7535_FE_RN_179_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC7536_n8656 (CKBD2)

    Added inst normalizer_inst/FE_PHC7537_n15070 (CKBD4)

    Added inst normalizer_inst/FE_PHC7538_FE_OCPN4860_n4940 (BUFFD8)

    Added inst normalizer_inst/FE_PHC7539_FE_OFN15896_n (CKBD0)

    Added inst normalizer_inst/FE_PHC7540_FE_RN_179_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC7541_n15069 (CKBD0)

    Added inst normalizer_inst/FE_PHC7542_FE_OFN170_n6511 (CKBD0)

    Added inst normalizer_inst/FE_PHC7543_n15376 (CKBD0)

    Added inst normalizer_inst/FE_PHC7544_FE_OFN142_n7291 (CKBD0)

    Added inst normalizer_inst/FE_PHC7545_FE_OFN15673_n8908 (CKBD0)

    Added inst normalizer_inst/FE_PHC7546_n10900 (CKBD0)

    Added inst normalizer_inst/FE_PHC7547_FE_OFN108_n11482 (CKBD0)

    Added inst normalizer_inst/FE_PHC7548_FE_OCPN3527_n14000 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7549_n10896 (CKBD0)

    Added inst normalizer_inst/FE_PHC7550_n14287 (CKBD0)

    Added inst normalizer_inst/FE_PHC7551_n10873 (CKBD0)

    Added inst normalizer_inst/FE_PHC7552_n9797 (CKBD0)

    Added inst normalizer_inst/FE_PHC7553_n14356 (CKBD0)

    Added inst normalizer_inst/FE_PHC7554_n13965 (CKBD1)

    Added inst normalizer_inst/FE_PHC7555_FE_OFN15752_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC7556_n10210 (CKBD2)

    Added inst normalizer_inst/FE_PHC7557_n646 (CKBD1)

    Added inst normalizer_inst/FE_PHC7558_FE_OFN15794_n (BUFFD3)

    Added inst normalizer_inst/FE_PHC7559_n15117 (CKBD1)

    Added inst normalizer_inst/FE_PHC7560_n9788 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7561_FE_OCPN3957_FE_RN_57 (CKBD1)

    Added inst normalizer_inst/FE_PHC7562_FE_OCPN16160_FE_OFN114_n13707 (BUFFD8)

    Added inst normalizer_inst/FE_PHC7563_FE_OFN16067_n (CKBD4)

    Added inst normalizer_inst/FE_PHC7564_n10329 (CKBD4)

    Added inst normalizer_inst/FE_PHC7565_FE_OFN356_n11542 (BUFFD3)

    Added inst normalizer_inst/FE_PHC7566_n13822 (CKBD1)

    Added inst normalizer_inst/FE_PHC7567_FE_OFN15820_n (CKBD1)

    Added inst normalizer_inst/FE_PHC7568_n10327 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7569_n520 (CKBD0)

    Added inst normalizer_inst/FE_PHC7570_FE_OFN15547_n646 (CKBD0)

    Added inst normalizer_inst/FE_PHC7571_FE_OFN333_n9788 (CKBD0)

    Added inst normalizer_inst/FE_PHC7572_FE_OFN543_n10225 (BUFFD3)

    Added inst normalizer_inst/FE_PHC7573_n15307 (CKBD0)

    Added inst normalizer_inst/FE_PHC7574_FE_OFN15860_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC7575_n11955 (CKBD0)

    Added inst normalizer_inst/FE_PHC7576_n12165 (CKBD0)

    Added inst normalizer_inst/FE_PHC7577_n6717 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7578_n4380 (CKBD1)

    Added inst normalizer_inst/FE_PHC7579_FE_OFN15902_n (CKBD2)

    Added inst normalizer_inst/FE_PHC7580_n10210 (CKBD0)

    Added inst normalizer_inst/FE_PHC7581_n6825 (CKBD1)

    Added inst normalizer_inst/FE_PHC7582_n8700 (CKBD1)

    Added inst normalizer_inst/FE_PHC7583_FE_OFN15602_n520 (CKBD4)

    Added inst normalizer_inst/FE_PHC7584_n7660 (CKBD1)

    Added inst normalizer_inst/FE_PHC7585_n6461 (CKBD1)

    Added inst normalizer_inst/FE_PHC7586_FE_OFN15676_n8432 (CKBD1)

    Added inst normalizer_inst/FE_PHC7587_n11943 (CKBD1)

    Added inst normalizer_inst/FE_PHC7588_n12109 (CKBD1)

    Added inst normalizer_inst/FE_PHC7589_n15116 (CKBD4)

    Added inst normalizer_inst/FE_PHC7590_FE_OFN144_n7196 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7591_n10794 (CKBD1)

    Added inst normalizer_inst/FE_PHC7592_n15116 (CKBD0)

    Added inst normalizer_inst/FE_PHC7593_n4341 (CKBD1)

    Added inst normalizer_inst/FE_PHC7594_n10875 (CKBD0)

    Added inst normalizer_inst/FE_PHC7595_n9827 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7596_FE_OCPN16218_n116 (CKBD0)

    Added inst normalizer_inst/FE_PHC7597_n9734 (CKBD0)

    Added inst normalizer_inst/FE_PHC7598_n8178 (CKBD0)

    Added inst normalizer_inst/FE_PHC7599_N492 (CKBD0)

    Added inst normalizer_inst/FE_PHC7600_n9732 (CKBD0)

    Added inst normalizer_inst/FE_PHC7601_n14143 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7602_n4344 (CKBD1)

    Added inst normalizer_inst/FE_PHC7603_n9802 (CKBD1)

    Added inst normalizer_inst/FE_PHC7604_n3711 (CKBD0)

    Added inst normalizer_inst/FE_PHC7605_n7995 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7606_n14037 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7607_FE_RN_301 (CKBD0)

    Added inst normalizer_inst/FE_PHC7608_n9803 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7609_n8162 (CKBD1)

    Added inst normalizer_inst/FE_PHC7610_n14119 (CKBD0)

    Added inst normalizer_inst/FE_PHC7611_n14115 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7612_n2024 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7613_n8775 (CKBD1)

    Added inst normalizer_inst/FE_PHC7614_n9925 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7615_n10093 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7616_FE_RN_213 (CKBD4)

    Added inst normalizer_inst/FE_PHC7617_n10004 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7618_n9991 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7619_FE_RN_414 (CKBD1)

    Added inst normalizer_inst/FE_PHC7620_n14308 (CKBD1)

    Added inst normalizer_inst/FE_PHC7621_n507 (CKBD2)

    Added inst normalizer_inst/FE_PHC7622_n9965 (CKBD0)

    Added inst normalizer_inst/FE_PHC7623_n6458 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7624_n9832 (CKBD0)

    Added inst normalizer_inst/FE_PHC7625_n9910 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7626_n3154 (CKBD1)

    Added inst normalizer_inst/FE_PHC7627_n14173 (CKBD1)

    Added inst normalizer_inst/FE_PHC7628_n9926 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7629_n2600 (CKBD1)

    Added inst normalizer_inst/FE_PHC7630_FE_OCPN16216_n116 (CKBD0)

    Added inst normalizer_inst/FE_PHC7631_n6950 (CKBD0)

    Added inst normalizer_inst/FE_PHC7632_n9860 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7633_n4629 (CKBD1)

    Added inst normalizer_inst/FE_PHC7634_n14136 (CKBD4)

    Added inst normalizer_inst/FE_PHC7635_n4099 (CKBD2)

    Added inst normalizer_inst/FE_PHC7636_FE_RN_434 (CKBD1)

    Added inst normalizer_inst/FE_PHC7637_n1782 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7638_n2479 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7639_n8122 (CKBD2)

    Added inst normalizer_inst/FE_PHC7640_n9837 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7641_n9887 (CKBD2)

    Added inst normalizer_inst/FE_PHC7642_n9895 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7643_n9858 (CKBD2)

    Added inst normalizer_inst/FE_PHC7644_n9899 (CKBD1)

    Added inst normalizer_inst/FE_PHC7645_FE_RN_27 (CKBD4)

    Added inst normalizer_inst/FE_PHC7646_n14162 (CKBD2)

    Added inst normalizer_inst/FE_PHC7647_n5809 (CKBD4)

    Added inst normalizer_inst/FE_PHC7648_n14055 (BUFFD8)
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.3642
      TNS :    -103.1402
      #VP :          237
      TNS+:       1.1115/293 improved (0.0038 per commit, 1.066%)
  Density :      95.000%
------------------------------------------------------------------------------------------
 293 buffer added (phase total 2295, total 2295)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:26.7 real=0:00:05.0
 accumulated cpu=0:02:18 real=0:00:39.0 totSessionCpu=2:25:14 mem=4981.5M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 63.90 %
    there are 1910 full evals passed out of 2989 
===========================================================================================


*info:    Total 2295 cells added for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=4981.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=4981.5M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=4981.5M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 19327 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   172 net(s): Could not be fixed because of no legal loc.
*info:     4 net(s): Could not be fixed because of setup TNS degradation on side path.
*info:  2145 net(s): Could not be fixed because of setup TNS degradation.
*info:  1414 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:     3 net(s): Could not be fixed because of small ROI in the move tried.

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:02:20 real=0:00:40.0 totSessionCpu=2:25:16 mem=4981.5M density=95.000% ***

*info:
*info: Added a total of 2295 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           12 cells of type 'BUFFD0' used
*info:          494 cells of type 'BUFFD1' used
*info:           14 cells of type 'BUFFD12' used
*info:           14 cells of type 'BUFFD16' used
*info:           55 cells of type 'BUFFD2' used
*info:           32 cells of type 'BUFFD3' used
*info:           11 cells of type 'BUFFD4' used
*info:           10 cells of type 'BUFFD6' used
*info:           41 cells of type 'BUFFD8' used
*info:          509 cells of type 'CKBD0' used
*info:          687 cells of type 'CKBD1' used
*info:          181 cells of type 'CKBD2' used
*info:            2 cells of type 'CKBD3' used
*info:          212 cells of type 'CKBD4' used
*info:           17 cells of type 'CKBD6' used
*info:            4 cells of type 'CKBD8' used

*** Starting refinePlace (2:25:16 mem=4981.5M) ***
Total net bbox length = 1.115e+06 (3.741e+05 7.411e+05) (ext = 2.830e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 4981.5MB
Summary Report:
Instances move: 0 (out of 43272 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.115e+06 (3.741e+05 7.411e+05) (ext = 2.830e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 4981.5MB
*** Finished refinePlace (2:25:20 mem=4981.5M) ***
Finished re-routing un-routed nets (0:00:00.0 4981.5M)


Density : 0.9500
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:05.6 real=0:00:03.0 mem=4981.5M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=4981.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=4981.5M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4981.5M
*** Finish Post CTS Hold Fixing (cpu=0:02:26 real=0:00:44.0 totSessionCpu=2:25:22 mem=4981.5M density=95.000%) ***
(I,S,L,T): WC_VIEW: 46.2458, 43.5523, 1.989, 91.787
*** HoldOpt [finish] : cpu/real = 0:01:52.6/0:00:32.7 (3.4), totSession cpu/real = 2:25:22.2/0:44:08.9 (3.3), mem = 4770.6M
**INFO: total 2295 insts, 0 nets marked don't touch
**INFO: total 2295 insts, 0 nets marked don't touch DB property
**INFO: total 2295 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 8.761%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -1.505 -> -1.505 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0129
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.505 -> -1.505 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 8.761%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -1.505 -> -1.505 (bump = 0.0, threshold = 0.0129)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4333.46 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4333.46 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 456  Num Prerouted Wires = 37972
[NR-eGR] Read numTotalNets=45633  numIgnoredNets=456
[NR-eGR] There are 140 clock nets ( 140 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 45037 
[NR-eGR] Rule id: 1  Nets: 140 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 98 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.180800e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 140 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.33% V. EstWL: 1.302300e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 44939 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.18% V. EstWL: 1.131457e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-14)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)      1664( 1.72%)       311( 0.32%)        33( 0.03%)         4( 0.00%)   ( 2.08%) 
[NR-eGR]      M3  (3)       164( 0.17%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]      M4  (4)       703( 0.78%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.78%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)       171( 0.17%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]      M7  (7)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2706( 0.40%)       317( 0.05%)        33( 0.00%)         4( 0.00%)   ( 0.45%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.07% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.08% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.76 sec, Real: 1.09 sec, Curr Mem: 4344.95 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:48, real = 0:00:57, mem = 3428.6M, totSessionCpu=2:25:26 **
** Profile ** Start :  cpu=0:00:00.0, mem=4235.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=4235.4M
**INFO: Starting Non-Blocking QThread
**INFO: Distributing 8 CPU to Master 4 CPU and QThread 4 CPU
Multi-CPU acceleration using 2 CPU(s).
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=4226.18)
Total number of fetched objects 46008
End delay calculation. (MEM=4409.39 CPU=0:00:06.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4409.39 CPU=0:00:08.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.9 real=0:00:04.0 totSessionCpu=2:25:39 mem=4377.4M)
** Profile ** Overall slacks :  cpu=0:00:12.8, mem=4385.4M
** Profile ** Total reports :  cpu=0:00:00.5, mem=4209.4M
** Profile ** DRVs :  cpu=0:00:02.4, mem=4229.9M
   ____________________________________________________________________
__/ message from Non-Blocking QThread

*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Multithreaded Timing Analysis is initialized with 4 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 46008
End delay calculation. (MEM=0 CPU=0:00:06.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:08.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.1 real=0:00:03.0 totSessionCpu=0:00:40.2 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:10.5, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.7, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:13.3/0:00:05.0 (2.7), mem = 0.0M
_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.051  | -1.363  | -1.296  | -4.051  |
|           TNS (ns):|-241.349 |-163.066 | -7.492  | -70.791 |
|    Violating Paths:|  1216   |  1165   |   28    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.365  | -1.365  |  0.054  |  0.000  |
|           TNS (ns):|-103.145 |-103.145 |  0.000  |  0.000  |
|    Violating Paths:|   237   |   237   |    0    |    0    |
|          All Paths:|  8489   |  8271   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.022   |      6 (6)       |
|   max_tran     |      2 (16)      |   -0.052   |      2 (16)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.040%
       (95.000% with Fillers)
Routing Overflow: 0.00% H and 0.08% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:12.0, mem=4245.9M
**optDesign ... cpu = 0:03:16, real = 0:01:05, mem = 3500.1M, totSessionCpu=2:25:54 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/23 08:28:18, mem=3427.3M)
% Begin Save ccopt configuration ... (date=03/23 08:28:18, mem=3427.3M)
% End Save ccopt configuration ... (date=03/23 08:28:19, total cpu=0:00:00.3, real=0:00:01.0, peak res=3427.7M, current mem=3427.7M)
% Begin Save netlist data ... (date=03/23 08:28:19, mem=3427.7M)
Writing Binary DB to cts.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 08:28:19, total cpu=0:00:00.3, real=0:00:00.0, peak res=3429.9M, current mem=3429.9M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file cts.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 08:28:19, mem=3430.8M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 08:28:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3430.8M, current mem=3430.8M)
Saving scheduling_file.cts.26046 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 08:28:19, mem=3430.8M)
% End Save clock tree data ... (date=03/23 08:28:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=3430.8M, current mem=3430.8M)
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving PG file cts.enc.dat.tmp/dualcore.pg.gz
Saving property file cts.enc.dat.tmp/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=4288.7M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=4280.7M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:00.0 mem=4264.7M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file cts.enc.dat.tmp/dualcore.apa ...
#
Saving rc congestion map cts.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 08:28:22, mem=3431.2M)
% End Save power constraints data ... (date=03/23 08:28:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=3431.2M, current mem=3431.2M)
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=03/23 08:28:24, total cpu=0:00:04.9, real=0:00:06.0, peak res=3431.2M, current mem=3429.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/23 08:28:24, mem=3429.4M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3429.43 (MB), peak = 3994.00 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=4218.7M, init mem=4221.9M)
*info: Placed = 77795          (Fixed = 449)
*info: Unplaced = 0           
Placement Density:95.00%(283937/298879)
Placement Density (including fixed std cells):95.00%(283937/298879)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=4218.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (456) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4218.7M) ***
#Start route 596 clock and analog nets...
% Begin globalDetailRoute (date=03/23 08:28:24, mem=3424.8M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 23 08:28:25 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=45155
#need_extraction net=45155 (total=45751)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 08:28:27 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 45745 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:21, elapsed time = 00:00:05, memory = 3492.09 (MB), peak = 3994.00 (MB)
#Merging special wires: starts on Thu Mar 23 08:28:31 2023 with memory = 3492.12 (MB), peak = 3994.00 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.9 GB --1.22 [8]--
#
#Finished routing data preparation on Thu Mar 23 08:28:31 2023
#
#Cpu time = 00:00:22
#Elapsed time = 00:00:05
#Increased memory = 24.04 (MB)
#Total memory = 3492.15 (MB)
#Peak memory = 3994.00 (MB)
#
#
#Start global routing on Thu Mar 23 08:28:31 2023
#
#
#Start global routing initialization on Thu Mar 23 08:28:31 2023
#
#Number of eco nets is 407
#
#Start global routing data preparation on Thu Mar 23 08:28:31 2023
#
#Start routing resource analysis on Thu Mar 23 08:28:31 2023
#
#Routing resource analysis is done on Thu Mar 23 08:28:32 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    92.56%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.72%
#
#  596 nets (1.30%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 08:28:32 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3496.04 (MB), peak = 3994.00 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 08:28:32 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3497.53 (MB), peak = 3994.00 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3524.35 (MB), peak = 3994.00 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3530.80 (MB), peak = 3994.00 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3530.98 (MB), peak = 3994.00 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3537.66 (MB), peak = 3994.00 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 118 (skipped).
#Total number of nets with skipped attribute = 45037 (skipped).
#Total number of routable nets = 596.
#Total number of nets in the design = 45751.
#
#547 routable nets have only global wires.
#49 routable nets have only detail routed wires.
#45037 skipped nets have only detail routed wires.
#547 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#49 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                547               0  
#------------------------------------------------
#        Total                547               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                596           98                99           44936  
#-------------------------------------------------------------------------------
#        Total                596           98                99           44936  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            0(0.00%)      0(0.00%)   (0.00%)
#  M3            1(0.00%)      0(0.00%)   (0.00%)
#  M4           81(0.23%)     10(0.03%)   (0.26%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     82(0.03%)     10(0.00%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.04% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 93334 um.
#Total half perimeter of net bounding box = 43798 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 179 um.
#Total wire length on LAYER M3 = 52199 um.
#Total wire length on LAYER M4 = 32505 um.
#Total wire length on LAYER M5 = 6867 um.
#Total wire length on LAYER M6 = 1584 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 32440
#Total number of multi-cut vias = 222 (  0.7%)
#Total number of single cut vias = 32218 ( 99.3%)
#Up-Via Summary (total 32440):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11208 ( 98.1%)       222 (  1.9%)      11430
# M2             10503 (100.0%)         0 (  0.0%)      10503
# M3              9040 (100.0%)         0 (  0.0%)       9040
# M4              1207 (100.0%)         0 (  0.0%)       1207
# M5               260 (100.0%)         0 (  0.0%)        260
#-----------------------------------------------------------
#                32218 ( 99.3%)       222 (  0.7%)      32440 
#
#Total number of involved priority nets 547
#Maximum src to sink distance for priority net 472.2
#Average of max src_to_sink distance for priority net 62.8
#Average of ave src_to_sink distance for priority net 38.8
#Max overcon = 2 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.26%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:05
#Increased memory = 49.95 (MB)
#Total memory = 3542.10 (MB)
#Peak memory = 3994.00 (MB)
#
#Finished global routing on Thu Mar 23 08:28:36 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3503.24 (MB), peak = 3994.00 (MB)
#Start Track Assignment.
#Done with 6795 horizontal wires in 2 hboxes and 2548 vertical wires in 2 hboxes.
#Done with 513 horizontal wires in 2 hboxes and 125 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 105171 um.
#Total half perimeter of net bounding box = 43798 um.
#Total wire length on LAYER M1 = 4503 um.
#Total wire length on LAYER M2 = 214 um.
#Total wire length on LAYER M3 = 57762 um.
#Total wire length on LAYER M4 = 34194 um.
#Total wire length on LAYER M5 = 6913 um.
#Total wire length on LAYER M6 = 1585 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 32440
#Total number of multi-cut vias = 222 (  0.7%)
#Total number of single cut vias = 32218 ( 99.3%)
#Up-Via Summary (total 32440):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11208 ( 98.1%)       222 (  1.9%)      11430
# M2             10503 (100.0%)         0 (  0.0%)      10503
# M3              9040 (100.0%)         0 (  0.0%)       9040
# M4              1207 (100.0%)         0 (  0.0%)       1207
# M5               260 (100.0%)         0 (  0.0%)        260
#-----------------------------------------------------------
#                32218 ( 99.3%)       222 (  0.7%)      32440 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3527.36 (MB), peak = 3994.00 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:11
#Increased memory = 59.44 (MB)
#Total memory = 3527.55 (MB)
#Peak memory = 3994.00 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.9% of the total area was rechecked for DRC, and 58.6% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            1        1
#	Totals        1        1
#77391 out of 77795 instances (99.5%) need to be verified(marked ipoed), dirty area = 103.4%.
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            1        1
#	Totals        1        1
#cpu time = 00:01:43, elapsed time = 00:00:13, memory = 3800.84 (MB), peak = 3994.00 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3802.64 (MB), peak = 3994.00 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 92942 um.
#Total half perimeter of net bounding box = 43798 um.
#Total wire length on LAYER M1 = 89 um.
#Total wire length on LAYER M2 = 7965 um.
#Total wire length on LAYER M3 = 50527 um.
#Total wire length on LAYER M4 = 31508 um.
#Total wire length on LAYER M5 = 2270 um.
#Total wire length on LAYER M6 = 584 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30040
#Total number of multi-cut vias = 277 (  0.9%)
#Total number of single cut vias = 29763 ( 99.1%)
#Up-Via Summary (total 30040):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10825 ( 97.5%)       277 (  2.5%)      11102
# M2             10399 (100.0%)         0 (  0.0%)      10399
# M3              8070 (100.0%)         0 (  0.0%)       8070
# M4               392 (100.0%)         0 (  0.0%)        392
# M5                77 (100.0%)         0 (  0.0%)         77
#-----------------------------------------------------------
#                29763 ( 99.1%)       277 (  0.9%)      30040 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:45
#Elapsed time = 00:00:14
#Increased memory = -10.92 (MB)
#Total memory = 3516.63 (MB)
#Peak memory = 3994.00 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3518.18 (MB), peak = 3994.00 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 92942 um.
#Total half perimeter of net bounding box = 43798 um.
#Total wire length on LAYER M1 = 89 um.
#Total wire length on LAYER M2 = 7965 um.
#Total wire length on LAYER M3 = 50527 um.
#Total wire length on LAYER M4 = 31508 um.
#Total wire length on LAYER M5 = 2270 um.
#Total wire length on LAYER M6 = 584 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30040
#Total number of multi-cut vias = 277 (  0.9%)
#Total number of single cut vias = 29763 ( 99.1%)
#Up-Via Summary (total 30040):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10825 ( 97.5%)       277 (  2.5%)      11102
# M2             10399 (100.0%)         0 (  0.0%)      10399
# M3              8070 (100.0%)         0 (  0.0%)       8070
# M4               392 (100.0%)         0 (  0.0%)        392
# M5                77 (100.0%)         0 (  0.0%)         77
#-----------------------------------------------------------
#                29763 ( 99.1%)       277 (  0.9%)      30040 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 92942 um.
#Total half perimeter of net bounding box = 43798 um.
#Total wire length on LAYER M1 = 89 um.
#Total wire length on LAYER M2 = 7965 um.
#Total wire length on LAYER M3 = 50527 um.
#Total wire length on LAYER M4 = 31508 um.
#Total wire length on LAYER M5 = 2270 um.
#Total wire length on LAYER M6 = 584 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30040
#Total number of multi-cut vias = 277 (  0.9%)
#Total number of single cut vias = 29763 ( 99.1%)
#Up-Via Summary (total 30040):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10825 ( 97.5%)       277 (  2.5%)      11102
# M2             10399 (100.0%)         0 (  0.0%)      10399
# M3              8070 (100.0%)         0 (  0.0%)       8070
# M4               392 (100.0%)         0 (  0.0%)        392
# M5                77 (100.0%)         0 (  0.0%)         77
#-----------------------------------------------------------
#                29763 ( 99.1%)       277 (  0.9%)      30040 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:46
#Elapsed time = 00:00:15
#Increased memory = -5.53 (MB)
#Total memory = 3522.02 (MB)
#Peak memory = 3994.00 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:20
#Elapsed time = 00:00:30
#Increased memory = 39.65 (MB)
#Total memory = 3464.46 (MB)
#Peak memory = 3994.00 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 08:28:54 2023
#
% End globalDetailRoute (date=03/23 08:28:54, total cpu=0:02:21, real=0:00:29.0, peak res=3497.5M, current mem=3375.4M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/23 08:28:54, mem=3375.4M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 23 08:28:54 2023
#
#Generating timing data, please wait...
#45634 total nets, 596 already routed, 596 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 46008
End delay calculation. (MEM=4655.61 CPU=0:00:06.4 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:17, elapsed time = 00:00:08, memory = 3443.77 (MB), peak = 3994.00 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=45751)
#Start reading timing information from file .timing_file_26046.tif.gz ...
#Read in timing information for 305 ports, 43719 instances from timing file .timing_file_26046.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 08:29:06 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 45745 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3441.46 (MB), peak = 3994.00 (MB)
#Merging special wires: starts on Thu Mar 23 08:29:08 2023 with memory = 3442.14 (MB), peak = 3994.00 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.9 GB --1.19 [8]--
#
#Finished routing data preparation on Thu Mar 23 08:29:08 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 13.91 (MB)
#Total memory = 3442.76 (MB)
#Peak memory = 3994.00 (MB)
#
#
#Start global routing on Thu Mar 23 08:29:08 2023
#
#
#Start global routing initialization on Thu Mar 23 08:29:08 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Mar 23 08:29:08 2023
#
#Start routing resource analysis on Thu Mar 23 08:29:09 2023
#
#Routing resource analysis is done on Thu Mar 23 08:29:09 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    92.56%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.72%
#
#  596 nets (1.30%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 08:29:09 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3449.19 (MB), peak = 3994.00 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 08:29:09 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3450.37 (MB), peak = 3994.00 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3523.51 (MB), peak = 3994.00 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3523.51 (MB), peak = 3994.00 (MB)
#
#start global routing iteration 3...
#cpu time = 00:01:04, elapsed time = 00:01:03, memory = 3563.46 (MB), peak = 3994.00 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 118 (skipped).
#Total number of routable nets = 45633.
#Total number of nets in the design = 45751.
#
#45037 routable nets have only global wires.
#596 routable nets have only detail routed wires.
#101 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#596 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           98                99           44936  
#------------------------------------------------------------
#        Total           98                99           44936  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                596           98                99           44936  
#-------------------------------------------------------------------------------
#        Total                596           98                99           44936  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          358(1.01%)     84(0.24%)     18(0.05%)      1(0.00%)   (1.30%)
#  M3           40(0.11%)      2(0.01%)      1(0.00%)      0(0.00%)   (0.12%)
#  M4           21(0.06%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.06%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    419(0.17%)     86(0.03%)     19(0.01%)      1(0.00%)   (0.21%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.02% H + 0.19% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.44 |          0.44 |
[hotspot] |    M2(V)   |          3.11 |         20.00 |
[hotspot] |    M3(H)   |          0.89 |          1.78 |
[hotspot] |    M4(V)   |          1.33 |          1.33 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |         67.67 |         70.33 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M8)    67.67 | (M8)    70.33 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          1.78 |          1.78 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 1.78/1.78 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   489.60   424.80   504.00   439.19 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   489.60   439.19   504.00   453.60 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 1232289 um.
#Total half perimeter of net bounding box = 1168299 um.
#Total wire length on LAYER M1 = 338 um.
#Total wire length on LAYER M2 = 225981 um.
#Total wire length on LAYER M3 = 326256 um.
#Total wire length on LAYER M4 = 282138 um.
#Total wire length on LAYER M5 = 122214 um.
#Total wire length on LAYER M6 = 238914 um.
#Total wire length on LAYER M7 = 4852 um.
#Total wire length on LAYER M8 = 31596 um.
#Total number of vias = 296529
#Total number of multi-cut vias = 277 (  0.1%)
#Total number of single cut vias = 296252 ( 99.9%)
#Up-Via Summary (total 296529):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            133881 ( 99.8%)       277 (  0.2%)     134158
# M2            103161 (100.0%)         0 (  0.0%)     103161
# M3             34535 (100.0%)         0 (  0.0%)      34535
# M4             14246 (100.0%)         0 (  0.0%)      14246
# M5              7785 (100.0%)         0 (  0.0%)       7785
# M6              1416 (100.0%)         0 (  0.0%)       1416
# M7              1228 (100.0%)         0 (  0.0%)       1228
#-----------------------------------------------------------
#               296252 ( 99.9%)       277 (  0.1%)     296529 
#
#Max overcon = 7 tracks.
#Total overcon = 0.21%.
#Worst layer Gcell overcon rate = 0.12%.
#
#Global routing statistics:
#Cpu time = 00:01:17
#Elapsed time = 00:01:15
#Increased memory = 123.25 (MB)
#Total memory = 3566.02 (MB)
#Peak memory = 3994.00 (MB)
#
#Finished global routing on Thu Mar 23 08:30:24 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3475.71 (MB), peak = 3994.00 (MB)
#Start Track Assignment.
#Done with 65665 horizontal wires in 2 hboxes and 62248 vertical wires in 2 hboxes.
#Done with 14348 horizontal wires in 2 hboxes and 11413 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           251.96 	  0.00%  	  0.00% 	  0.00%
# M2        216780.16 	  0.05%  	  0.00% 	  0.01%
# M3        273753.46 	  0.18%  	  0.00% 	  0.05%
# M4        250261.25 	  0.07%  	  0.00% 	  0.04%
# M5        119519.81 	  0.00%  	  0.00% 	  0.00%
# M6        238278.18 	  0.01%  	  0.00% 	  0.00%
# M7          5099.20 	  0.01%  	  0.00% 	  0.00%
# M8         31847.66 	  0.04%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1135791.67  	  0.07% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 1273492 um.
#Total half perimeter of net bounding box = 1168299 um.
#Total wire length on LAYER M1 = 27539 um.
#Total wire length on LAYER M2 = 224127 um.
#Total wire length on LAYER M3 = 338671 um.
#Total wire length on LAYER M4 = 283564 um.
#Total wire length on LAYER M5 = 123069 um.
#Total wire length on LAYER M6 = 239749 um.
#Total wire length on LAYER M7 = 4924 um.
#Total wire length on LAYER M8 = 31849 um.
#Total number of vias = 296529
#Total number of multi-cut vias = 277 (  0.1%)
#Total number of single cut vias = 296252 ( 99.9%)
#Up-Via Summary (total 296529):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            133881 ( 99.8%)       277 (  0.2%)     134158
# M2            103161 (100.0%)         0 (  0.0%)     103161
# M3             34535 (100.0%)         0 (  0.0%)      34535
# M4             14246 (100.0%)         0 (  0.0%)      14246
# M5              7785 (100.0%)         0 (  0.0%)       7785
# M6              1416 (100.0%)         0 (  0.0%)       1416
# M7              1228 (100.0%)         0 (  0.0%)       1228
#-----------------------------------------------------------
#               296252 ( 99.9%)       277 (  0.1%)     296529 
#
#cpu time = 00:00:17, elapsed time = 00:00:15, memory = 3535.23 (MB), peak = 3994.00 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	336       229       565       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:37
#Elapsed time = 00:01:34
#Increased memory = 107.62 (MB)
#Total memory = 3536.45 (MB)
#Peak memory = 3994.00 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 446
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1            0        2        0        0       34        0       36
#	M2           36       23      329        0        0       12      400
#	M3            1        0        1        0        0        0        2
#	M4            0        0        0        0        0        0        0
#	M5            0        0        0        0        0        0        0
#	M6            4        0        3        1        0        0        8
#	Totals       41       25      333        1       34       12      446
#cpu time = 00:07:14, elapsed time = 00:00:55, memory = 4114.76 (MB), peak = 4127.95 (MB)
#start 1st optimization iteration ...
#   number of violations = 326
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            2        2        1        1        1        0        7
#	M2           44       24      215       12        0       23      318
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0
#	M5            0        0        0        0        0        0        0
#	M6            0        0        1        0        0        0        1
#	Totals       46       26      217       13        1       23      326
#cpu time = 00:00:18, elapsed time = 00:00:02, memory = 4117.93 (MB), peak = 4127.95 (MB)
#start 2nd optimization iteration ...
#   number of violations = 306
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        1        0        0        1        0        2
#	M2           48       13      201       20        0       22      304
#	Totals       48       14      201       20        1       22      306
#cpu time = 00:00:16, elapsed time = 00:00:02, memory = 4117.91 (MB), peak = 4127.95 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:18, elapsed time = 00:00:02, memory = 4117.85 (MB), peak = 4127.95 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4117.81 (MB), peak = 4127.95 (MB)
#start 5th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4117.81 (MB), peak = 4127.95 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 1280345 um.
#Total half perimeter of net bounding box = 1168299 um.
#Total wire length on LAYER M1 = 3632 um.
#Total wire length on LAYER M2 = 253558 um.
#Total wire length on LAYER M3 = 331110 um.
#Total wire length on LAYER M4 = 296327 um.
#Total wire length on LAYER M5 = 119997 um.
#Total wire length on LAYER M6 = 238162 um.
#Total wire length on LAYER M7 = 4524 um.
#Total wire length on LAYER M8 = 33035 um.
#Total number of vias = 325039
#Total number of multi-cut vias = 1701 (  0.5%)
#Total number of single cut vias = 323338 ( 99.5%)
#Up-Via Summary (total 325039):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            136792 ( 99.2%)      1132 (  0.8%)     137924
# M2            122279 (100.0%)         0 (  0.0%)     122279
# M3             39599 (100.0%)         0 (  0.0%)      39599
# M4             14997 (100.0%)         0 (  0.0%)      14997
# M5              7721 ( 93.1%)       569 (  6.9%)       8290
# M6               989 (100.0%)         0 (  0.0%)        989
# M7               961 (100.0%)         0 (  0.0%)        961
#-----------------------------------------------------------
#               323338 ( 99.5%)      1701 (  0.5%)     325039 
#
#Total number of DRC violations = 0
#Cpu time = 00:08:12
#Elapsed time = 00:01:04
#Increased memory = -24.15 (MB)
#Total memory = 3512.32 (MB)
#Peak memory = 4127.95 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3515.67 (MB), peak = 4127.95 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 1280345 um.
#Total half perimeter of net bounding box = 1168299 um.
#Total wire length on LAYER M1 = 3632 um.
#Total wire length on LAYER M2 = 253558 um.
#Total wire length on LAYER M3 = 331110 um.
#Total wire length on LAYER M4 = 296327 um.
#Total wire length on LAYER M5 = 119997 um.
#Total wire length on LAYER M6 = 238162 um.
#Total wire length on LAYER M7 = 4524 um.
#Total wire length on LAYER M8 = 33035 um.
#Total number of vias = 325039
#Total number of multi-cut vias = 1701 (  0.5%)
#Total number of single cut vias = 323338 ( 99.5%)
#Up-Via Summary (total 325039):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            136792 ( 99.2%)      1132 (  0.8%)     137924
# M2            122279 (100.0%)         0 (  0.0%)     122279
# M3             39599 (100.0%)         0 (  0.0%)      39599
# M4             14997 (100.0%)         0 (  0.0%)      14997
# M5              7721 ( 93.1%)       569 (  6.9%)       8290
# M6               989 (100.0%)         0 (  0.0%)        989
# M7               961 (100.0%)         0 (  0.0%)        961
#-----------------------------------------------------------
#               323338 ( 99.5%)      1701 (  0.5%)     325039 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 1280345 um.
#Total half perimeter of net bounding box = 1168299 um.
#Total wire length on LAYER M1 = 3632 um.
#Total wire length on LAYER M2 = 253558 um.
#Total wire length on LAYER M3 = 331110 um.
#Total wire length on LAYER M4 = 296327 um.
#Total wire length on LAYER M5 = 119997 um.
#Total wire length on LAYER M6 = 238162 um.
#Total wire length on LAYER M7 = 4524 um.
#Total wire length on LAYER M8 = 33035 um.
#Total number of vias = 325039
#Total number of multi-cut vias = 1701 (  0.5%)
#Total number of single cut vias = 323338 ( 99.5%)
#Up-Via Summary (total 325039):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            136792 ( 99.2%)      1132 (  0.8%)     137924
# M2            122279 (100.0%)         0 (  0.0%)     122279
# M3             39599 (100.0%)         0 (  0.0%)      39599
# M4             14997 (100.0%)         0 (  0.0%)      14997
# M5              7721 ( 93.1%)       569 (  6.9%)       8290
# M6               989 (100.0%)         0 (  0.0%)        989
# M7               961 (100.0%)         0 (  0.0%)        961
#-----------------------------------------------------------
#               323338 ( 99.5%)      1701 (  0.5%)     325039 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#83.62% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:53, elapsed time = 00:00:08, memory = 3639.94 (MB), peak = 4127.95 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 1280345 um.
#Total half perimeter of net bounding box = 1168299 um.
#Total wire length on LAYER M1 = 3632 um.
#Total wire length on LAYER M2 = 253558 um.
#Total wire length on LAYER M3 = 331110 um.
#Total wire length on LAYER M4 = 296327 um.
#Total wire length on LAYER M5 = 119997 um.
#Total wire length on LAYER M6 = 238162 um.
#Total wire length on LAYER M7 = 4524 um.
#Total wire length on LAYER M8 = 33035 um.
#Total number of vias = 325039
#Total number of multi-cut vias = 234323 ( 72.1%)
#Total number of single cut vias = 90716 ( 27.9%)
#Up-Via Summary (total 325039):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             85902 ( 62.3%)     52022 ( 37.7%)     137924
# M2              3472 (  2.8%)    118807 ( 97.2%)     122279
# M3               880 (  2.2%)     38719 ( 97.8%)      39599
# M4               154 (  1.0%)     14843 ( 99.0%)      14997
# M5               129 (  1.6%)      8161 ( 98.4%)       8290
# M6               130 ( 13.1%)       859 ( 86.9%)        989
# M7                49 (  5.1%)       912 ( 94.9%)        961
#-----------------------------------------------------------
#                90716 ( 27.9%)    234323 ( 72.1%)     325039 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:34, elapsed time = 00:00:04, memory = 3857.17 (MB), peak = 4127.95 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 23 08:32:01 2023
#
#
#Start Post Route Wire Spread.
#Done with 10876 horizontal wires in 3 hboxes and 15183 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 1290178 um.
#Total half perimeter of net bounding box = 1168299 um.
#Total wire length on LAYER M1 = 3636 um.
#Total wire length on LAYER M2 = 255061 um.
#Total wire length on LAYER M3 = 333695 um.
#Total wire length on LAYER M4 = 299120 um.
#Total wire length on LAYER M5 = 121380 um.
#Total wire length on LAYER M6 = 239479 um.
#Total wire length on LAYER M7 = 4538 um.
#Total wire length on LAYER M8 = 33269 um.
#Total number of vias = 325039
#Total number of multi-cut vias = 234323 ( 72.1%)
#Total number of single cut vias = 90716 ( 27.9%)
#Up-Via Summary (total 325039):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             85902 ( 62.3%)     52022 ( 37.7%)     137924
# M2              3472 (  2.8%)    118807 ( 97.2%)     122279
# M3               880 (  2.2%)     38719 ( 97.8%)      39599
# M4               154 (  1.0%)     14843 ( 99.0%)      14997
# M5               129 (  1.6%)      8161 ( 98.4%)       8290
# M6               130 ( 13.1%)       859 ( 86.9%)        989
# M7                49 (  5.1%)       912 ( 94.9%)        961
#-----------------------------------------------------------
#                90716 ( 27.9%)    234323 ( 72.1%)     325039 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:39, elapsed time = 00:00:05, memory = 3966.06 (MB), peak = 4127.95 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:54, elapsed time = 00:00:13, memory = 3549.98 (MB), peak = 4127.95 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 1290178 um.
#Total half perimeter of net bounding box = 1168299 um.
#Total wire length on LAYER M1 = 3636 um.
#Total wire length on LAYER M2 = 255061 um.
#Total wire length on LAYER M3 = 333695 um.
#Total wire length on LAYER M4 = 299120 um.
#Total wire length on LAYER M5 = 121380 um.
#Total wire length on LAYER M6 = 239479 um.
#Total wire length on LAYER M7 = 4538 um.
#Total wire length on LAYER M8 = 33269 um.
#Total number of vias = 325039
#Total number of multi-cut vias = 234323 ( 72.1%)
#Total number of single cut vias = 90716 ( 27.9%)
#Up-Via Summary (total 325039):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             85902 ( 62.3%)     52022 ( 37.7%)     137924
# M2              3472 (  2.8%)    118807 ( 97.2%)     122279
# M3               880 (  2.2%)     38719 ( 97.8%)      39599
# M4               154 (  1.0%)     14843 ( 99.0%)      14997
# M5               129 (  1.6%)      8161 ( 98.4%)       8290
# M6               130 ( 13.1%)       859 ( 86.9%)        989
# M7                49 (  5.1%)       912 ( 94.9%)        961
#-----------------------------------------------------------
#                90716 ( 27.9%)    234323 ( 72.1%)     325039 
#
#detailRoute Statistics:
#Cpu time = 00:10:46
#Elapsed time = 00:01:34
#Increased memory = 7.95 (MB)
#Total memory = 3544.42 (MB)
#Peak memory = 4127.95 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:12:48
#Elapsed time = 00:03:20
#Increased memory = 72.87 (MB)
#Total memory = 3448.31 (MB)
#Peak memory = 4127.95 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 08:32:15 2023
#
% End globalDetailRoute (date=03/23 08:32:15, total cpu=0:12:49, real=0:03:21, peak res=4128.0M, current mem=3415.0M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:15:10, elapsed time = 00:03:51, memory = 3370.98 (MB), peak = 4127.95 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/23 08:32:15, total cpu=0:15:10, real=0:03:51, peak res=4128.0M, current mem=3371.0M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=77795 and nets=45751 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/dualcore_26046_g3XV87.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4300.8M)
Extracted 10.0002% (CPU Time= 0:00:02.1  MEM= 4353.2M)
Extracted 20.0002% (CPU Time= 0:00:02.5  MEM= 4353.2M)
Extracted 30.0003% (CPU Time= 0:00:02.8  MEM= 4353.2M)
Extracted 40.0003% (CPU Time= 0:00:03.4  MEM= 4353.2M)
Extracted 50.0003% (CPU Time= 0:00:04.3  MEM= 4357.2M)
Extracted 60.0003% (CPU Time= 0:00:05.6  MEM= 4357.2M)
Extracted 70.0004% (CPU Time= 0:00:07.0  MEM= 4357.2M)
Extracted 80.0004% (CPU Time= 0:00:07.5  MEM= 4357.2M)
Extracted 90.0004% (CPU Time= 0:00:08.4  MEM= 4357.2M)
Extracted 100% (CPU Time= 0:00:10.1  MEM= 4357.2M)
Number of Extracted Resistors     : 863342
Number of Extracted Ground Cap.   : 851366
Number of Extracted Coupling Cap. : 1604796
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4341.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.9  Real Time: 0:00:13.0  MEM: 4341.156M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3373.6M, totSessionCpu=2:41:24 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=4343.05 CPU=0:00:00.3 REAL=0:00:01.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4414.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4446.3M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-23 08:32:38 (2023-Mar-23 15:32:38 GMT)
2023-Mar-23 08:32:38 (2023-Mar-23 15:32:38 GMT): 10%
2023-Mar-23 08:32:38 (2023-Mar-23 15:32:38 GMT): 20%
2023-Mar-23 08:32:38 (2023-Mar-23 15:32:38 GMT): 30%
2023-Mar-23 08:32:38 (2023-Mar-23 15:32:38 GMT): 40%
2023-Mar-23 08:32:38 (2023-Mar-23 15:32:38 GMT): 50%
2023-Mar-23 08:32:38 (2023-Mar-23 15:32:38 GMT): 60%
2023-Mar-23 08:32:38 (2023-Mar-23 15:32:38 GMT): 70%
2023-Mar-23 08:32:38 (2023-Mar-23 15:32:38 GMT): 80%
2023-Mar-23 08:32:38 (2023-Mar-23 15:32:38 GMT): 90%

Finished Levelizing
2023-Mar-23 08:32:38 (2023-Mar-23 15:32:38 GMT)

Starting Activity Propagation
2023-Mar-23 08:32:38 (2023-Mar-23 15:32:38 GMT)
2023-Mar-23 08:32:39 (2023-Mar-23 15:32:39 GMT): 10%
2023-Mar-23 08:32:39 (2023-Mar-23 15:32:39 GMT): 20%

Finished Activity Propagation
2023-Mar-23 08:32:39 (2023-Mar-23 15:32:39 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:24, real = 0:00:14, mem = 3696.6M, totSessionCpu=2:41:47 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4642.4M, init mem=4642.4M)
*info: Placed = 77795          (Fixed = 447)
*info: Unplaced = 0           
Placement Density:95.00%(283937/298879)
Placement Density (including fixed std cells):95.00%(283937/298879)
Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.6, real=0:00:01.0; mem=4639.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 43719

Instance distribution across the VT partitions:

 LVT : inst = 11735 (26.8%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 11735 (26.8%)

 HVT : inst = 31984 (73.2%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 31984 (73.2%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=77795 and nets=45751 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/dualcore_26046_g3XV87.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4633.4M)
Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 4701.8M)
Extracted 20.0002% (CPU Time= 0:00:02.6  MEM= 4701.8M)
Extracted 30.0003% (CPU Time= 0:00:03.0  MEM= 4701.8M)
Extracted 40.0003% (CPU Time= 0:00:03.7  MEM= 4701.8M)
Extracted 50.0003% (CPU Time= 0:00:04.5  MEM= 4705.8M)
Extracted 60.0003% (CPU Time= 0:00:05.9  MEM= 4705.8M)
Extracted 70.0004% (CPU Time= 0:00:07.4  MEM= 4705.8M)
Extracted 80.0004% (CPU Time= 0:00:07.9  MEM= 4705.8M)
Extracted 90.0004% (CPU Time= 0:00:08.8  MEM= 4705.8M)
Extracted 100% (CPU Time= 0:00:10.6  MEM= 4705.8M)
Number of Extracted Resistors     : 863342
Number of Extracted Ground Cap.   : 851366
Number of Extracted Coupling Cap. : 1604796
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4673.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.4  Real Time: 0:00:14.0  MEM: 4673.812M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 46008. 
Total number of fetched objects 46008
End delay calculation. (MEM=279.836 CPU=0:00:09.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=196.758 CPU=0:00:11.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:14.8 real=0:00:03.0 totSessionCpu=0:00:58.2 mem=164.8M)
Done building cte hold timing graph (HoldAware) cpu=0:00:18.1 real=0:00:05.0 totSessionCpu=0:00:58.2 mem=164.8M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:20.3/0:00:06.6 (3.1), mem = 195.3M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4758.53)
Total number of fetched objects 46008
AAE_INFO-618: Total number of nets in the design is 45751,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5158.46 CPU=0:00:19.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5075.38 CPU=0:00:21.0 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5043.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 5075.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4758.5)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 46008. 
Total number of fetched objects 46008
AAE_INFO-618: Total number of nets in the design is 45751,  27.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=5031.74 CPU=0:00:13.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5031.74 CPU=0:00:13.5 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:44.8 real=0:00:10.0 totSessionCpu=2:43:12 mem=5031.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=5031.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=5031.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5039.7M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5062.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -3.927  | -1.479  | -1.249  | -3.927  |
|           TNS (ns):|-253.543 |-178.243 | -7.185  | -68.116 |
|    Violating Paths:|  1208   |  1145   |   40    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     15 (15)      |   -0.016   |     15 (15)      |
|   max_tran     |     11 (27)      |   -0.053   |     11 (27)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.040%
       (95.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:50, real = 0:00:50, mem = 3968.0M, totSessionCpu=2:43:14 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       596 (unrouted=0, trialRouted=0, noStatus=0, routed=596, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45155 (unrouted=118, trialRouted=0, noStatus=0, routed=45037, fixed=0, [crossesIlmBoundary=0, tooFewTerms=118, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 594 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 298879.200um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5275
      Delay constrained sinks:     5274
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5275 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ----------------------------------------------------------------------------
       0          0        536     [min=1, max=421, avg=68, sd=59, total=36400]
       0          1         47     [min=1, max=610, avg=98, sd=147, total=4624]
       0          2          3     [min=17, max=336, avg=183, sd=160, total=549]
       1          1         10     [min=2, max=405, avg=182, sd=120, total=1816]
    ----------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.8 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=256, i=2, icg=334, nicg=2, l=0, total=594
    cell areas       : b=1324.440um^2, i=15.840um^2, icg=2829.240um^2, nicg=11.160um^2, l=0.000um^2, total=4180.680um^2
    cell capacitance : b=0.735pF, i=0.032pF, icg=0.656pF, nicg=0.006pF, l=0.000pF, total=1.428pF
    sink capacitance : count=10295, total=8.256pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.535pF, leaf=12.519pF, total=14.054pF
    wire lengths     : top=0.000um, trunk=10743.650um, leaf=82312.200um, total=93055.850um
    hp wire lengths  : top=0.000um, trunk=9242.800um, leaf=33614.100um, total=42856.900um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=80, worst=[0.040ns, 0.037ns, 0.032ns, 0.028ns, 0.026ns, 0.026ns, 0.024ns, 0.024ns, 0.022ns, 0.022ns, ...]} avg=0.010ns sd=0.009ns sum=0.824ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=216 avg=0.041ns sd=0.022ns min=0.007ns max=0.097ns {172 <= 0.063ns, 34 <= 0.084ns, 8 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=380 avg=0.095ns sd=0.014ns min=0.017ns max=0.145ns {4 <= 0.063ns, 61 <= 0.084ns, 130 <= 0.094ns, 57 <= 0.100ns, 48 <= 0.105ns} {26 <= 0.110ns, 23 <= 0.115ns, 18 <= 0.126ns, 13 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 9 CKBD16: 37 BUFFD12: 5 CKBD12: 57 BUFFD8: 1 CKBD8: 17 CKBD6: 3 BUFFD4: 7 CKBD4: 5 CKBD3: 20 CKBD2: 33 BUFFD1: 14 CKBD1: 9 BUFFD0: 5 CKBD0: 34 
     Invs: CKND16: 2 
     ICGs: CKLNQD16: 7 CKLNQD12: 12 CKLNQD8: 76 CKLNQD6: 35 CKLNQD4: 3 CKLNQD3: 89 CKLNQD2: 57 CKLNQD1: 55 
    NICGs: AN2D8: 1 AN2D4: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.401, max=4.486, avg=0.531, sd=0.402], skew [4.085 vs 0.057*], 73.7% {0.410, 0.467} (wid=0.062 ws=0.045) (gid=4.430 gs=4.062)
    skew_group clk2/CON: insertion delay [min=0.321, max=0.521, avg=0.367, sd=0.026], skew [0.200 vs 0.057*], 88.2% {0.326, 0.383} (wid=0.042 ws=0.035) (gid=0.503 gs=0.211)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 6 fragments, 8 fraglets and 10 vertices; 61 variables and 172 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.9 real=0:00:00.9)
  Fixing DRVs...
  Fixing clock tree DRVs: .Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  ..20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 596, tested: 596, violation detected: 80, violation ignored (due to small violation): 0, cannot run: 0, attempted: 80, unsuccessful: 0, sized: 67
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
  ---------------------------------------------------------------------------------------------------------------------------
  top                0                    0                   0            0                    0                   0
  trunk              0                    0                   0            0                    0                   0
  leaf              80 [100.0%]          64 (80.0%)           0            3 (3.8%)            67 (83.8%)          13 (16.2%)
  ---------------------------------------------------------------------------------------------------------------------------
  Total             80 [100.0%]          64 (80.0%)           0            3 (3.8%)            67 (83.8%)          13 (16.2%)
  ---------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 64, Downsized: 0, Sized but same area: 3, Unchanged: 13, Area change: 87.480um^2 (2.092%)
  Max. move: 1.800um(core2_inst/mac_array_instance/col_idx_4__mac_col_inst/clk_gate_query_q_reg/latch {Ccopt::ClockTree::ClockGate at 0x7fb6bbaf4e00, uid:A6e91e, a CKLNQD6 at (126.800,202.600) in powerdomain auto-default in usermodule module core2_inst/mac_array_instance/col_idx_4__mac_col_inst/clk_gate_query_q_reg in clock tree clk2} and 56 others), Min. move: 0.000um, Avg. move: 0.185um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=256, i=2, icg=334, nicg=2, l=0, total=594
    cell areas       : b=1343.880um^2, i=15.840um^2, icg=2897.280um^2, nicg=11.160um^2, l=0.000um^2, total=4268.160um^2
    cell capacitance : b=0.746pF, i=0.032pF, icg=0.660pF, nicg=0.006pF, l=0.000pF, total=1.444pF
    sink capacitance : count=10295, total=8.256pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.535pF, leaf=12.519pF, total=14.054pF
    wire lengths     : top=0.000um, trunk=10743.650um, leaf=82312.200um, total=93055.850um
    hp wire lengths  : top=0.000um, trunk=9241.600um, leaf=33615.900um, total=42857.500um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=13, worst=[0.024ns, 0.022ns, 0.022ns, 0.018ns, 0.015ns, 0.011ns, 0.011ns, 0.011ns, 0.009ns, 0.003ns, ...]} avg=0.012ns sd=0.008ns sum=0.154ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=216 avg=0.041ns sd=0.023ns min=0.007ns max=0.097ns {170 <= 0.063ns, 35 <= 0.084ns, 9 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=380 avg=0.091ns sd=0.011ns min=0.017ns max=0.129ns {7 <= 0.063ns, 82 <= 0.084ns, 157 <= 0.094ns, 69 <= 0.100ns, 52 <= 0.105ns} {4 <= 0.110ns, 1 <= 0.115ns, 5 <= 0.126ns, 3 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 9 CKBD16: 41 BUFFD12: 5 CKBD12: 58 BUFFD8: 1 CKBD8: 12 CKBD6: 3 BUFFD4: 7 CKBD4: 5 CKBD3: 20 CKBD2: 33 BUFFD1: 14 CKBD1: 12 BUFFD0: 3 CKBD0: 33 
     Invs: CKND16: 2 
     ICGs: CKLNQD16: 13 CKLNQD12: 17 CKLNQD8: 81 CKLNQD6: 20 CKLNQD4: 6 CKLNQD3: 106 CKLNQD2: 39 CKLNQD1: 52 
    NICGs: AN2D8: 1 AN2D4: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.402, max=4.462, avg=0.530, sd=0.402], skew [4.060 vs 0.057*], 74.4% {0.408, 0.465} (wid=0.062 ws=0.045) (gid=4.406 gs=4.039)
    skew_group clk2/CON: insertion delay [min=0.309, max=0.521, avg=0.367, sd=0.026], skew [0.212 vs 0.057*], 87% {0.326, 0.383} (wid=0.042 ws=0.035) (gid=0.503 gs=0.226)
  Fixing DRVs done. (took cpu=0:00:03.2 real=0:00:03.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.3 real=0:00:00.3)
  Set dirty flag on 114 insts, 368 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.8 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=256, i=2, icg=334, nicg=2, l=0, total=594
    cell areas       : b=1343.880um^2, i=15.840um^2, icg=2897.280um^2, nicg=11.160um^2, l=0.000um^2, total=4268.160um^2
    cell capacitance : b=0.746pF, i=0.032pF, icg=0.660pF, nicg=0.006pF, l=0.000pF, total=1.444pF
    sink capacitance : count=10295, total=8.256pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.535pF, leaf=12.519pF, total=14.054pF
    wire lengths     : top=0.000um, trunk=10743.650um, leaf=82312.200um, total=93055.850um
    hp wire lengths  : top=0.000um, trunk=9241.600um, leaf=33615.900um, total=42857.500um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=13, worst=[0.024ns, 0.022ns, 0.022ns, 0.018ns, 0.015ns, 0.011ns, 0.011ns, 0.011ns, 0.009ns, 0.003ns, ...]} avg=0.012ns sd=0.008ns sum=0.154ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=216 avg=0.041ns sd=0.023ns min=0.007ns max=0.097ns {170 <= 0.063ns, 35 <= 0.084ns, 9 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=380 avg=0.091ns sd=0.011ns min=0.017ns max=0.129ns {7 <= 0.063ns, 82 <= 0.084ns, 157 <= 0.094ns, 69 <= 0.100ns, 52 <= 0.105ns} {4 <= 0.110ns, 1 <= 0.115ns, 5 <= 0.126ns, 3 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 9 CKBD16: 41 BUFFD12: 5 CKBD12: 58 BUFFD8: 1 CKBD8: 12 CKBD6: 3 BUFFD4: 7 CKBD4: 5 CKBD3: 20 CKBD2: 33 BUFFD1: 14 CKBD1: 12 BUFFD0: 3 CKBD0: 33 
     Invs: CKND16: 2 
     ICGs: CKLNQD16: 13 CKLNQD12: 17 CKLNQD8: 81 CKLNQD6: 20 CKLNQD4: 6 CKLNQD3: 106 CKLNQD2: 39 CKLNQD1: 52 
    NICGs: AN2D8: 1 AN2D4: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.402, max=4.462, avg=0.530, sd=0.402], skew [4.060 vs 0.057*], 74.4% {0.408, 0.465} (wid=0.062 ws=0.045) (gid=4.406 gs=4.039)
    skew_group clk2/CON: insertion delay [min=0.309, max=0.521, avg=0.367, sd=0.026], skew [0.212 vs 0.057*], 87% {0.326, 0.383} (wid=0.042 ws=0.035) (gid=0.503 gs=0.226)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       596 (unrouted=0, trialRouted=0, noStatus=0, routed=596, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45155 (unrouted=118, trialRouted=0, noStatus=0, routed=45037, fixed=0, [crossesIlmBoundary=0, tooFewTerms=118, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:13.0 real=0:00:08.9)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 4781.19M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 596 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:43:33.9/0:49:31.2 (3.3), mem = 4781.2M
(I,S,L,T): WC_VIEW: 46.087, 42.3122, 1.989, 90.3882
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    16|    37|    -0.09|    21|    21|    -0.02|     0|     0|     0|     0|     0|     0|    -3.93|  -254.33|       0|       0|       0|  95.03|          |         |
Dumping Information for Job 15 **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
 
|     0|     0|     0.00|     4|     4|    -0.02|     0|     0|     0|     0|     0|     0|    -3.93|  -250.53|       2|       0|      15|  95.03| 0:00:00.0|  5406.3M|
|     0|     0|     0.00|     4|     4|    -0.02|     0|     0|     0|     0|     0|     0|    -3.93|  -250.57|       0|       0|       0|  95.03| 0:00:00.0|  5406.3M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 596 constrained nets 
Layer 7 has 98 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 4 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     4 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:06.2 real=0:00:03.0 mem=5406.3M) ***

(I,S,L,T): WC_VIEW: 46.0867, 42.3138, 1.98914, 90.3896
*** DrvOpt [finish] : cpu/real = 0:00:14.7/0:00:10.4 (1.4), totSession cpu/real = 2:43:48.6/0:49:41.5 (3.3), mem = 5196.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:43:49 mem=5196.8M) ***
Move report: Detail placement moves 18678 insts, mean move: 0.91 um, max move: 11.40 um
	Max move on inst (core1_inst/psum_mem_instance/memory5_reg_84_): (469.20, 101.80) --> (465.00, 109.00)
	Runtime: CPU: 0:00:05.5 REAL: 0:00:03.0 MEM: 5196.8MB
Summary Report:
Instances move: 9389 (out of 43339 movable)
Instances flipped: 0
Mean displacement: 0.90 um
Max displacement: 11.40 um (Instance: core1_inst/psum_mem_instance/memory5_reg_84_) (469.2, 101.8) -> (465, 109)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Runtime: CPU: 0:00:05.6 REAL: 0:00:03.0 MEM: 5196.8MB
*** Finished refinePlace (2:43:54 mem=5196.8M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:31, real = 0:01:15, mem = 4162.3M, totSessionCpu=2:43:55 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:21, Mem = 4849.81M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=4849.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=4849.8M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=4951.8M
** Profile ** DRVs :  cpu=0:00:01.0, mem=4950.3M

------------------------------------------------------------
     SI Timing Summary (cpu=0.35min real=0.23min mem=4849.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -3.926  | -1.310  | -1.248  | -3.926  |
|           TNS (ns):|-250.570 |-175.320 | -7.160  | -68.090 |
|    Violating Paths:|  1216   |  1155   |   38    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.016   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.070%
       (95.031% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4950.3M
**optDesign ... cpu = 0:02:33, real = 0:01:16, mem = 4144.5M, totSessionCpu=2:43:57 **
*** Timing NOT met, worst failing slack is -3.926
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 596 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:43:58.3/0:49:47.3 (3.3), mem = 4840.7M
(I,S,L,T): WC_VIEW: 46.0867, 42.3138, 1.98914, 90.3896
*info: 596 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.926 TNS Slack -250.571 Density 95.03
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.926| -68.090|
|reg2cgate |-1.248|  -7.160|
|reg2reg   |-1.310|-175.321|
|HEPG      |-1.310|-182.481|
|All Paths |-3.926|-250.571|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.310|   -3.926|-182.481| -250.571|    95.03%|   0:00:00.0| 5051.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 30 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.180|   -5.044|-164.837| -250.851|    95.03%|   0:00:08.0| 5501.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.180|   -5.044|-164.514| -250.528|    95.03%|   0:00:00.0| 5501.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.149|   -5.070|-168.711| -255.323|    95.03%|   0:00:05.0| 5524.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.149|   -5.070|-168.711| -255.323|    95.03%|   0:00:00.0| 5524.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:18.7 real=0:00:13.0 mem=5524.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -5.070|   -5.070| -86.612| -255.323|    95.03%|   0:00:00.0| 5524.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -4.999|   -4.999| -86.209| -254.920|    95.04%|   0:00:01.0| 5524.9M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -4.996|   -4.996| -86.147| -254.859|    95.04%|   0:00:00.0| 5524.9M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -4.986|   -4.986| -86.080| -254.791|    95.04%|   0:00:00.0| 5524.9M|   WC_VIEW|  default| psum_norm_2[6]                                     |
|  -4.980|   -4.980| -86.010| -254.722|    95.05%|   0:00:01.0| 5524.9M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -4.980|   -4.980| -86.007| -254.718|    95.05%|   0:00:00.0| 5524.9M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -4.980|   -4.980| -86.007| -254.718|    95.05%|   0:00:00.0| 5524.9M|   WC_VIEW|  default| psum_norm_2[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.0 real=0:00:02.0 mem=5524.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.9 real=0:00:15.0 mem=5524.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.980| -86.007|
|reg2cgate |-1.129|  -6.947|
|reg2reg   |-1.149|-161.764|
|HEPG      |-1.149|-168.711|
|All Paths |-4.980|-254.718|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -4.980 TNS Slack -254.718 Density 95.05
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 20 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.989| -86.043|
|reg2cgate |-1.129|  -6.947|
|reg2reg   |-1.149|-161.821|
|HEPG      |-1.149|-168.768|
|All Paths |-4.989|-254.812|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 628 constrained nets 
Layer 7 has 102 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:24.0 real=0:00:15.0 mem=5524.9M) ***
(I,S,L,T): WC_VIEW: 46.0851, 42.3128, 1.99003, 90.388
*** SetupOpt [finish] : cpu/real = 0:00:38.1/0:00:29.4 (1.3), totSession cpu/real = 2:44:36.4/0:50:16.7 (3.3), mem = 5315.5M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:44:37 mem=5315.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 5315.4MB
Summary Report:
Instances move: 0 (out of 43380 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 5315.4MB
*** Finished refinePlace (2:44:40 mem=5315.4M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 628 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:44:40.8/0:50:19.7 (3.3), mem = 4942.5M
(I,S,L,T): WC_VIEW: 46.0851, 42.3128, 1.99003, 90.388
*info: 628 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -4.989 TNS Slack -254.812 Density 95.06
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.989| -86.043|
|reg2cgate |-1.129|  -6.947|
|reg2reg   |-1.149|-161.821|
|HEPG      |-1.149|-168.768|
|All Paths |-4.989|-254.812|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.149|   -4.989|-168.768| -254.812|    95.06%|   0:00:00.0| 5153.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.149|   -4.989|-168.404| -254.447|    95.06%|   0:00:00.0| 5483.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.149|   -4.989|-168.251| -254.295|    95.07%|   0:00:01.0| 5483.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.149|   -4.989|-167.858| -253.901|    95.07%|   0:00:00.0| 5483.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
|  -1.149|   -4.989|-167.347| -253.391|    95.07%|   0:00:00.0| 5483.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
|  -1.149|   -4.989|-167.272| -253.316|    95.07%|   0:00:00.0| 5483.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
|  -1.149|   -4.989|-166.037| -252.080|    95.07%|   0:00:00.0| 5483.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.149|   -4.989|-166.002| -252.045|    95.07%|   0:00:01.0| 5483.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.149|   -4.989|-165.995| -252.039|    95.07%|   0:00:00.0| 5483.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -1.149|   -4.989|-165.973| -252.016|    95.07%|   0:00:00.0| 5483.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -1.149|   -4.989|-165.951| -251.994|    95.07%|   0:00:00.0| 5483.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.149|   -4.989|-165.848| -251.892|    95.08%|   0:00:00.0| 5483.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.149|   -4.989|-165.829| -251.872|    95.08%|   0:00:01.0| 5483.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.149|   -4.989|-165.826| -251.869|    95.08%|   0:00:00.0| 5483.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.149|   -4.989|-165.817| -251.860|    95.08%|   0:00:00.0| 5483.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.149|   -4.989|-165.880| -251.924|    95.08%|   0:00:01.0| 5483.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -1.149|   -4.989|-165.689| -251.732|    95.09%|   0:00:00.0| 5486.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.149|   -4.989|-165.658| -251.701|    95.09%|   0:00:00.0| 5486.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.149|   -4.989|-165.657| -251.700|    95.09%|   0:00:00.0| 5486.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.149|   -4.989|-165.625| -251.668|    95.09%|   0:00:00.0| 5486.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.149|   -4.989|-165.620| -251.664|    95.09%|   0:00:01.0| 5486.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.149|   -4.989|-165.581| -251.625|    95.09%|   0:00:00.0| 5486.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 5 and inserted 31 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.094|   -4.954|-143.280| -228.528|    95.09%|   0:00:10.0| 5551.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.094|   -4.954|-143.255| -228.503|    95.09%|   0:00:00.0| 5551.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -1.094|   -4.954|-143.242| -228.490|    95.09%|   0:00:00.0| 5551.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -1.094|   -4.954|-143.225| -228.473|    95.09%|   0:00:00.0| 5551.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -1.094|   -4.954|-143.171| -228.418|    95.10%|   0:00:01.0| 5551.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -1.094|   -4.954|-142.861| -228.109|    95.10%|   0:00:00.0| 5551.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.094|   -4.954|-142.834| -228.082|    95.10%|   0:00:00.0| 5551.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.094|   -4.954|-142.507| -227.754|    95.10%|   0:00:00.0| 5551.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/CN                      |
|  -1.094|   -4.954|-142.399| -227.646|    95.10%|   0:00:01.0| 5551.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.094|   -4.954|-142.397| -227.645|    95.10%|   0:00:00.0| 5551.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.094|   -4.954|-142.359| -227.607|    95.10%|   0:00:00.0| 5551.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.094|   -4.954|-142.346| -227.593|    95.10%|   0:00:00.0| 5551.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.094|   -4.954|-142.346| -227.593|    95.10%|   0:00:00.0| 5551.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_4_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.094|   -4.954|-141.762| -227.010|    95.10%|   0:00:05.0| 5572.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -1.094|   -4.954|-141.651| -226.899|    95.10%|   0:00:01.0| 5572.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.094|   -4.954|-140.773| -226.020|    95.10%|   0:00:00.0| 5572.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.094|   -4.954|-139.770| -225.018|    95.10%|   0:00:00.0| 5572.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.094|   -4.954|-139.703| -224.951|    95.10%|   0:00:00.0| 5572.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -1.094|   -4.954|-139.078| -224.326|    95.10%|   0:00:01.0| 5572.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.094|   -4.954|-138.785| -224.033|    95.10%|   0:00:00.0| 5572.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.094|   -4.954|-138.752| -224.000|    95.10%|   0:00:00.0| 5572.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -1.094|   -4.954|-138.680| -223.928|    95.10%|   0:00:00.0| 5572.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__2_/D               |
|  -1.094|   -4.954|-138.290| -223.537|    95.10%|   0:00:00.0| 5572.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__7_/D               |
|  -1.094|   -4.954|-138.183| -223.431|    95.10%|   0:00:00.0| 5572.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__6__5_/D               |
|  -1.094|   -4.954|-138.083| -223.330|    95.10%|   0:00:01.0| 5572.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__5__5_/D               |
|  -1.094|   -4.954|-137.905| -223.152|    95.11%|   0:00:00.0| 5572.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__4__6_/D               |
|  -1.094|   -4.954|-137.710| -222.958|    95.11%|   0:00:00.0| 5572.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__5__8_/D               |
|  -1.094|   -4.954|-137.706| -222.954|    95.11%|   0:00:00.0| 5572.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__5__8_/D               |
|  -1.094|   -4.954|-136.847| -222.095|    95.11%|   0:00:00.0| 5591.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.094|   -4.954|-127.610| -212.858|    95.11%|   0:00:01.0| 5591.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.094|   -4.954|-127.594| -212.841|    95.11%|   0:00:00.0| 5591.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__2__0_/D               |
|  -1.094|   -4.954|-127.546| -212.793|    95.11%|   0:00:00.0| 5591.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__2__0_/D               |
|  -1.094|   -4.954|-125.972| -211.219|    95.11%|   0:00:00.0| 5591.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.094|   -4.954|-125.693| -210.940|    95.11%|   0:00:00.0| 5591.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.094|   -4.954|-125.559| -210.807|    95.11%|   0:00:00.0| 5591.4M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_0__7_/latch/E   |
|  -1.094|   -4.954|-125.516| -210.763|    95.11%|   0:00:00.0| 5591.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_3_/D                          |
|  -1.094|   -4.954|-124.337| -209.585|    95.11%|   0:00:01.0| 5591.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_3_/D                          |
|  -1.094|   -4.954|-124.270| -209.518|    95.11%|   0:00:00.0| 5591.4M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_0__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_q6_reg/latch/E                               |
|  -1.094|   -4.954|-124.228| -209.475|    95.12%|   0:00:00.0| 5591.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.094|   -4.954|-124.188| -209.436|    95.12%|   0:00:00.0| 5591.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.094|   -4.954|-123.686| -208.933|    95.12%|   0:00:00.0| 5591.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_5_/D                           |
|  -1.094|   -4.954|-123.242| -208.489|    95.12%|   0:00:00.0| 5591.4M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory9_reg_24_/D     |
|  -1.094|   -4.954|-122.961| -208.209|    95.12%|   0:00:01.0| 5591.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -1.094|   -4.954|-122.849| -208.097|    95.12%|   0:00:00.0| 5591.4M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.094|   -4.954|-122.845| -208.092|    95.12%|   0:00:00.0| 5591.4M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.094|   -4.954|-122.841| -208.089|    95.12%|   0:00:00.0| 5599.4M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.094|   -4.954|-122.841| -208.089|    95.12%|   0:00:00.0| 5599.4M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:58.8 real=0:00:28.0 mem=5599.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.954|   -4.954| -85.248| -208.089|    95.12%|   0:00:01.0| 5599.4M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -4.954|   -4.954| -84.916| -207.757|    95.12%|   0:00:00.0| 5599.4M|   WC_VIEW|  default| psum_norm_1[8]                                     |
|  -4.954|   -4.954| -84.843| -207.684|    95.12%|   0:00:00.0| 5599.4M|   WC_VIEW|  default| psum_norm_2[10]                                    |
|  -4.954|   -4.954| -84.843| -207.684|    95.12%|   0:00:00.0| 5599.4M|   WC_VIEW|  default| psum_norm_2[4]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=5599.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:59.7 real=0:00:29.0 mem=5599.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.954| -84.843|
|reg2cgate |-1.094|  -6.740|
|reg2reg   |-1.086|-116.101|
|HEPG      |-1.094|-122.841|
|All Paths |-4.954|-207.684|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -4.954 TNS Slack -207.684 Density 95.12
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 180 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.954| -84.843|
|reg2cgate |-1.094|  -6.746|
|reg2reg   |-1.087|-116.280|
|HEPG      |-1.094|-123.025|
|All Paths |-4.954|-207.868|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 661 constrained nets 
Layer 7 has 106 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:01 real=0:00:30.0 mem=5599.4M) ***
(I,S,L,T): WC_VIEW: 46.1556, 42.3665, 1.99385, 90.516
*** SetupOpt [finish] : cpu/real = 0:01:13.3/0:00:41.9 (1.8), totSession cpu/real = 2:45:54.2/0:51:01.6 (3.3), mem = 5390.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:45:54 mem=5390.0M) ***
Move report: Detail placement moves 36 insts, mean move: 7.63 um, max move: 36.60 um
	Max move on inst (FILLER__6_2920): (222.80, 222.40) --> (223.40, 186.40)
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 5390.0MB
Summary Report:
Instances move: 1 (out of 43474 movable)
Instances flipped: 0
Mean displacement: 4.40 um
Max displacement: 4.40 um (Instance: core2_inst/mac_array_instance/FE_USKC5350_CTS_8) (131.4, 294.4) -> (130.6, 298)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
	Violation at original loc: Placement Blockage Violation
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 5390.0MB
*** Finished refinePlace (2:45:58 mem=5390.0M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:04:35, real = 0:02:35, mem = 4240.2M, totSessionCpu=2:45:59 **
** Profile ** Start :  cpu=0:00:00.0, mem=4994.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=4994.0M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5073.4M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5071.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.954  | -1.087  | -1.094  | -4.954  |
|           TNS (ns):|-207.868 |-116.279 | -6.746  | -84.843 |
|    Violating Paths:|   864   |   789   |   52    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.016   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.184%
       (95.145% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5071.9M
Info: 661 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4270.78MB/6361.79MB/4593.77MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4270.78MB/6361.79MB/4593.77MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4270.78MB/6361.79MB/4593.77MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 08:35:05 (2023-Mar-23 15:35:05 GMT)
2023-Mar-23 08:35:05 (2023-Mar-23 15:35:05 GMT): 10%
2023-Mar-23 08:35:05 (2023-Mar-23 15:35:05 GMT): 20%
2023-Mar-23 08:35:05 (2023-Mar-23 15:35:05 GMT): 30%
2023-Mar-23 08:35:05 (2023-Mar-23 15:35:05 GMT): 40%
2023-Mar-23 08:35:05 (2023-Mar-23 15:35:05 GMT): 50%
2023-Mar-23 08:35:05 (2023-Mar-23 15:35:05 GMT): 60%
2023-Mar-23 08:35:05 (2023-Mar-23 15:35:05 GMT): 70%
2023-Mar-23 08:35:05 (2023-Mar-23 15:35:05 GMT): 80%
2023-Mar-23 08:35:05 (2023-Mar-23 15:35:05 GMT): 90%

Finished Levelizing
2023-Mar-23 08:35:05 (2023-Mar-23 15:35:05 GMT)

Starting Activity Propagation
2023-Mar-23 08:35:05 (2023-Mar-23 15:35:05 GMT)
2023-Mar-23 08:35:06 (2023-Mar-23 15:35:06 GMT): 10%
2023-Mar-23 08:35:06 (2023-Mar-23 15:35:06 GMT): 20%

Finished Activity Propagation
2023-Mar-23 08:35:07 (2023-Mar-23 15:35:07 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4271.89MB/6361.79MB/4593.77MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 08:35:07 (2023-Mar-23 15:35:07 GMT)
2023-Mar-23 08:35:08 (2023-Mar-23 15:35:08 GMT): 10%
2023-Mar-23 08:35:08 (2023-Mar-23 15:35:08 GMT): 20%
2023-Mar-23 08:35:08 (2023-Mar-23 15:35:08 GMT): 30%
2023-Mar-23 08:35:08 (2023-Mar-23 15:35:08 GMT): 40%
2023-Mar-23 08:35:08 (2023-Mar-23 15:35:08 GMT): 50%
2023-Mar-23 08:35:08 (2023-Mar-23 15:35:08 GMT): 60%
2023-Mar-23 08:35:08 (2023-Mar-23 15:35:08 GMT): 70%
2023-Mar-23 08:35:08 (2023-Mar-23 15:35:08 GMT): 80%
2023-Mar-23 08:35:08 (2023-Mar-23 15:35:08 GMT): 90%

Finished Calculating power
2023-Mar-23 08:35:08 (2023-Mar-23 15:35:08 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=4276.25MB/6418.55MB/4593.77MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4276.25MB/6418.55MB/4593.77MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:04, mem(process/total/peak)=4276.25MB/6418.55MB/4593.77MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4276.25MB/6418.55MB/4593.77MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 08:35:09 (2023-Mar-23 15:35:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       47.95590842 	   49.9348%
Total Switching Power:      45.98302209 	   47.8805%
Total Leakage Power:         2.09812468 	    2.1847%
Total Power:                96.03705506
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.23       3.219      0.5813       27.03       28.15
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.165e-05
Physical-Only                          0           0      0.6833      0.6833      0.7115
Combinational                       21.7       39.16      0.7728       61.63       64.17
Clock (Combinational)              1.753       2.783      0.0306       4.566       4.755
Clock (Sequential)                 1.273      0.8246     0.03017       2.128       2.216
-----------------------------------------------------------------------------------------
Total                              47.96       45.98       2.098       96.04         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      47.96       45.98       2.098       96.04         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.053       1.362     0.02585       2.441       2.542
clk1                               1.973       2.245     0.03492       4.253       4.429
-----------------------------------------------------------------------------------------
Total                              3.026       3.607     0.06077       6.694       6.971
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC5271_CTS_20 (BUFFD16):           0.1587
*              Highest Leakage Power: normalizer_inst/FE_RC_585_0 (ND3D8):        0.0003028
*                Total Cap:      3.2498e-10 F
*                Total instances in design: 77929
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 34076
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=4303.08MB/6418.55MB/4593.77MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:46:09.3/0:51:12.1 (3.2), mem = 5321.4M
(I,S,L,T): WC_VIEW: 46.1676, 42.3758, 1.99385, 90.5372
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -4.954  TNS Slack -207.868 Density 95.15
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    95.15%|        -|  -4.954|-207.868|   0:00:00.0| 5337.4M|
|    94.56%|     5916|  -4.954|-207.784|   0:00:20.0| 5661.7M|
|    94.54%|      478|  -4.954|-207.781|   0:00:04.0| 5661.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -4.954  TNS Slack -207.784 Density 94.54
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 661 constrained nets 
Layer 7 has 106 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:44) (real = 0:00:29.0) **
(I,S,L,T): WC_VIEW: 44.2676, 41.3037, 1.94525, 87.5166
*** PowerOpt [finish] : cpu/real = 0:01:44.9/0:00:29.0 (3.6), totSession cpu/real = 2:47:54.2/0:51:41.2 (3.2), mem = 5661.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:47:54 mem=5661.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 5661.7MB
Summary Report:
Instances move: 0 (out of 43474 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.6 REAL: 0:00:03.0 MEM: 5661.7MB
*** Finished refinePlace (2:47:58 mem=5661.7M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:06:35, real = 0:03:14, mem = 4392.1M, totSessionCpu=2:47:58 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:01, mem=5568.70M, totSessionCpu=2:48:00).
**optDesign ... cpu = 0:06:36, real = 0:03:15, mem = 4392.6M, totSessionCpu=2:48:00 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4393.34MB/6858.58MB/4593.77MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4393.34MB/6858.58MB/4593.77MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4393.34MB/6858.58MB/4593.77MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 08:35:44 (2023-Mar-23 15:35:44 GMT)
2023-Mar-23 08:35:44 (2023-Mar-23 15:35:44 GMT): 10%
2023-Mar-23 08:35:44 (2023-Mar-23 15:35:44 GMT): 20%
2023-Mar-23 08:35:44 (2023-Mar-23 15:35:44 GMT): 30%
2023-Mar-23 08:35:44 (2023-Mar-23 15:35:44 GMT): 40%
2023-Mar-23 08:35:44 (2023-Mar-23 15:35:44 GMT): 50%
2023-Mar-23 08:35:44 (2023-Mar-23 15:35:44 GMT): 60%
2023-Mar-23 08:35:44 (2023-Mar-23 15:35:44 GMT): 70%
2023-Mar-23 08:35:44 (2023-Mar-23 15:35:44 GMT): 80%
2023-Mar-23 08:35:44 (2023-Mar-23 15:35:44 GMT): 90%

Finished Levelizing
2023-Mar-23 08:35:44 (2023-Mar-23 15:35:44 GMT)

Starting Activity Propagation
2023-Mar-23 08:35:44 (2023-Mar-23 15:35:44 GMT)
2023-Mar-23 08:35:45 (2023-Mar-23 15:35:45 GMT): 10%
2023-Mar-23 08:35:45 (2023-Mar-23 15:35:45 GMT): 20%

Finished Activity Propagation
2023-Mar-23 08:35:46 (2023-Mar-23 15:35:46 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4394.75MB/6858.58MB/4593.77MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 08:35:46 (2023-Mar-23 15:35:46 GMT)
2023-Mar-23 08:35:47 (2023-Mar-23 15:35:47 GMT): 10%
2023-Mar-23 08:35:47 (2023-Mar-23 15:35:47 GMT): 20%
2023-Mar-23 08:35:47 (2023-Mar-23 15:35:47 GMT): 30%
2023-Mar-23 08:35:47 (2023-Mar-23 15:35:47 GMT): 40%
2023-Mar-23 08:35:47 (2023-Mar-23 15:35:47 GMT): 50%
2023-Mar-23 08:35:47 (2023-Mar-23 15:35:47 GMT): 60%
2023-Mar-23 08:35:47 (2023-Mar-23 15:35:47 GMT): 70%
2023-Mar-23 08:35:47 (2023-Mar-23 15:35:47 GMT): 80%
2023-Mar-23 08:35:47 (2023-Mar-23 15:35:47 GMT): 90%

Finished Calculating power
2023-Mar-23 08:35:47 (2023-Mar-23 15:35:47 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=4397.08MB/6928.59MB/4593.77MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4397.08MB/6928.59MB/4593.77MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:04, mem(process/total/peak)=4397.08MB/6928.59MB/4593.77MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4397.08MB/6928.59MB/4593.77MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 08:35:47 (2023-Mar-23 15:35:47 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       46.14601644 	   49.5647%
Total Switching Power:      44.91090199 	   48.2381%
Total Leakage Power:         2.04563826 	    2.1972%
Total Power:                93.10255655
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.23       3.214      0.5813       27.03       29.03
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.265e-05
Physical-Only                          0           0      0.6833      0.6833      0.7339
Combinational                      19.89       38.09      0.7203        58.7       63.05
Clock (Combinational)              1.753       2.783      0.0306       4.566       4.905
Clock (Sequential)                 1.273      0.8246     0.03017       2.128       2.286
-----------------------------------------------------------------------------------------
Total                              46.15       44.91       2.046        93.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      46.15       44.91       2.046        93.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.053       1.362     0.02585       2.441       2.622
clk1                               1.973       2.245     0.03492       4.253       4.568
-----------------------------------------------------------------------------------------
Total                              3.026       3.607     0.06077       6.694        7.19
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC5271_CTS_20 (BUFFD16):           0.1587
*              Highest Leakage Power: normalizer_inst/FE_RC_585_0 (ND3D8):        0.0003028
*                Total Cap:      3.20808e-10 F
*                Total instances in design: 77929
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 34076
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4444.51MB/6981.09MB/4593.77MB)

** Power Reclaim End WNS Slack -4.954  TNS Slack -207.784 
End: Power Optimization (cpu=0:01:58, real=0:00:38, mem=5115.73M, totSessionCpu=2:48:07).
**optDesign ... cpu = 0:06:44, real = 0:03:20, mem = 4246.3M, totSessionCpu=2:48:07 **
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 984
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 984
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:48:10 mem=5119.2M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Multithreaded Timing Analysis is initialized with 8 threads

Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 46142
AAE_INFO-618: Total number of nets in the design is 45885,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=8.6875 CPU=0:00:15.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=8.6875 CPU=0:00:16.8 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 8.7M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 46142. 
Total number of fetched objects 46142
AAE_INFO-618: Total number of nets in the design is 45885,  12.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:06.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:06.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:31.3 real=0:00:07.0 totSessionCpu=0:01:34 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:34.8 real=0:00:08.0 totSessionCpu=0:01:34 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/coe_eosdata_bSxOAf/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [63754 node(s), 82535 edge(s), 1 view(s)] (fixHold) cpu=0:00:39.3 real=0:00:11.0 totSessionCpu=0:01:38 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:39.5/0:00:11.5 (3.4), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:37.2 real=0:00:12.0 totSessionCpu=2:48:47 mem=5119.2M ***
** Profile ** Start :  cpu=0:00:00.0, mem=5119.2M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5198.6M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/coe_eosdata_bSxOAf/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=5198.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=5198.6M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5197.2M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.954  | -1.085  | -1.094  | -4.954  |
|           TNS (ns):|-207.783 |-116.197 | -6.743  | -84.843 |
|    Violating Paths:|   862   |   787   |   52    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.669  | -1.669  |  0.054  |  0.000  |
|           TNS (ns):|-117.828 |-117.828 |  0.000  |  0.000  |
|    Violating Paths:|   260   |   260   |    0    |    0    |
|          All Paths:|  8489   |  8271   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.016   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.581%
       (94.542% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:07:27, real = 0:03:36, mem = 4256.0M, totSessionCpu=2:48:50 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:48:50.3/0:52:06.2 (3.2), mem = 5118.2M
(I,S,L,T): WC_VIEW: 44.2676, 41.3037, 1.94525, 87.5166
*info: Run optDesign holdfix with 8 threads.
Info: 661 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:43.5 real=0:00:17.0 totSessionCpu=2:48:54 mem=5337.1M density=94.542% ***
** Profile ** Start :  cpu=0:00:00.0, mem=5337.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=5337.1M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5440.1M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.6693
      TNS :    -117.8279
      #VP :          260
  Density :      94.542%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:45.7 real=0:00:19.0 totSessionCpu=2:48:56 mem=5440.1M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.6693
      TNS :    -117.8279
      #VP :          260
  Density :      94.542%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.1 real=0:00:01.0
 accumulated cpu=0:00:47.9 real=0:00:20.0 totSessionCpu=2:48:58 mem=5535.5M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.6693
      TNS :    -117.8279
      #VP :          260
  Density :      94.542%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:48.2 real=0:00:20.0 totSessionCpu=2:48:58 mem=5535.5M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst normalizer_inst/FE_PHC7789_FE_OFN75_n7827 (CKBD1)

    Added inst core1_inst/mac_array_instance/col_idx_1__mac_col_inst/FE_PHC7790_inst_temp_3 (CKBD0)

    Added inst normalizer_inst/AFIFO/FE_PHC7791_psum_2_sync_26 (CKBD0)

    Added inst normalizer_inst/FE_PHC7792_psum_2_sync_14 (CKBD0)

    Added inst normalizer_inst/AFIFO/FE_PHC7793_psum_2_sync_21 (CKBD0)

    Added inst normalizer_inst/AFIFO/FE_PHC7794_psum_2_sync_36 (CKBD0)

    Added inst normalizer_inst/AFIFO/FE_PHC7795_psum_2_sync_46 (CKBD0)

    Added inst normalizer_inst/FE_PHC7796_psum_2_sync_31 (BUFFD1)

    Added inst core1_inst/mac_array_instance/FE_PHC7797_inst_temp_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC7798_div_13_u_div_SumTmp_6__3__0 (CKBD0)

    Added inst normalizer_inst/FE_PHC7799_out_core1_86 (CKBD0)

    Added inst normalizer_inst/FE_PHC7800_FE_OCPN4041_sum_6 (CKBD0)

    Added inst normalizer_inst/FE_PHC7801_psum_2_sync_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC7802_FE_OFN15815_n (CKBD0)

    Added inst normalizer_inst/FE_PHC7803_n15376 (CKBD0)

    Added inst normalizer_inst/FE_PHC7804_psum_2_sync_61 (CKBD0)

    Added inst normalizer_inst/FE_PHC7805_FE_OCPN16407_n13719 (CKBD0)

    Added inst normalizer_inst/FE_PHC7806_FE_OFN15820_n (CKBD0)

    Added inst normalizer_inst/FE_PHC7807_FE_OFN15540_n11426 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7808_FE_OFN15880_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC7809_out_core1_26 (CKBD0)

    Added inst normalizer_inst/FE_PHC7810_n10894 (CKBD0)

    Added inst normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synchronizer/FE_PHC7811_wr_ptr_gray_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC7812_psum_2_sync_8 (CKBD0)

    Added inst normalizer_inst/FE_PHC7813_FE_OFN67_div_sel_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC7814_FE_OFN15547_n646 (CKBD0)

    Added inst normalizer_inst/FE_PHC7815_FE_OFN283_n5849 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7816_n664 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7817_psum_2_sync_10 (CKBD0)

    Added inst normalizer_inst/FE_PHC7818_out_core1_83 (CKBD0)

    Added inst normalizer_inst/FE_PHC7819_psum_2_sync_51 (CKBD0)

    Added inst normalizer_inst/FE_PHC7820_psum_2_sync_85 (CKBD0)

    Added inst normalizer_inst/FE_PHC7821_FE_OFN15873_n (CKBD2)

    Added inst normalizer_inst/FE_PHC7822_div_out_2_18 (CKBD0)

    Added inst normalizer_inst/FE_PHC7823_FE_OFN15950_n (CKBD2)

    Added inst normalizer_inst/FE_PHC7824_div_out_2_17 (CKBD0)

    Added inst core1_inst/mac_array_instance/col_idx_2__mac_col_inst/FE_PHC7825_product2_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7826_out_core1_74 (CKBD0)

    Added inst normalizer_inst/FE_PHC7827_out_core1_80 (CKBD0)

    Added inst core1_inst/mac_array_instance/col_idx_2__mac_col_inst/FE_PHC7828_product1_1 (CKBD0)

    Added inst core1_inst/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/FE_PHC7829_product3_1 (CKBD0)

    Added inst core1_inst/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/FE_PHC7830_product6_1 (BUFFD1)

    Added inst core1_inst/mac_array_instance/col_idx_5__mac_col_inst/FE_PHC7831_product7_1 (CKBD0)

    Added inst core1_inst/mac_array_instance/col_idx_4__mac_col_inst/FE_PHC7832_product1_1 (CKBD0)

    Added inst normalizer_inst/AFIFO/FE_PHC7833_psum_2_sync_39 (CKBD0)

    Added inst core1_inst/mac_array_instance/col_idx_4__mac_col_inst/FE_PHC7834_product0_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7835_FE_OFN15975_FE_DBTN8_sum_11 (CKBD0)

    Added inst normalizer_inst/FE_PHC7836_FE_OFN211_n4633 (BUFFD3)

    Added inst normalizer_inst/FE_PHC7837_out_core1_42 (CKBD0)

    Added inst core1_inst/mac_array_instance/col_idx_3__mac_col_inst/FE_PHC7838_product2_1 (CKBD0)

    Added inst core1_inst/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/FE_PHC7839_n16 (CKBD0)

    Added inst core1_inst/mac_array_instance/col_idx_4__mac_col_inst/FE_PHC7840_product2_1 (CKBD0)

    Added inst FE_PHC7841_out_core1_59 (CKBD0)

    Added inst FE_PHC7842_out_core1_81 (CKBD0)

    Added inst FE_PHC7843_out_core1_79 (CKBD0)

    Added inst normalizer_inst/FE_PHC7844_FE_OFN163_sum_12 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7845_out_core1_82 (CKBD0)

    Added inst normalizer_inst/FE_PHC7846_out_core1_66 (CKBD0)

    Added inst normalizer_inst/FE_PHC7847_out_core1_62 (CKBD0)

    Added inst normalizer_inst/FE_PHC7848_out_core1_78 (CKBD0)

    Added inst core1_inst/mac_array_instance/col_idx_2__mac_col_inst/FE_PHC7849_product2_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7850_out_core1_84 (CKBD0)

    Added inst normalizer_inst/FE_PHC7851_out_core1_85 (CKBD0)

    Added inst normalizer_inst/FE_PHC7852_out_core1_76 (CKBD0)

    Added inst normalizer_inst/FE_PHC7853_out_core1_63 (CKBD0)

    Added inst FE_PHC7854_out_core1_73 (CKBD0)

    Added inst normalizer_inst/FE_PHC7855_FE_OFN15674_n8908 (BUFFD1)

    Added inst FE_PHC7856_out_core1_75 (CKBD0)

    Added inst FE_PHC7857_out_core1_87 (CKBD0)

    Added inst FE_PHC7858_out_core1_64 (CKBD0)

    Added inst normalizer_inst/FE_PHC7859_FE_OFN15866_n (BUFFD2)

    Added inst core1_inst/mac_array_instance/col_idx_2__mac_col_inst/FE_PHC7860_product0_1 (CKBD4)

    Added inst normalizer_inst/FE_PHC7861_FE_OCPN16278_sum_11 (CKBD1)

    Added inst normalizer_inst/FE_PHC7862_FE_OFN16001_sum_2 (CKBD2)

    Added inst normalizer_inst/FE_PHC7863_n11542 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7864_FE_OFN16038_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC7865_n15356 (BUFFD0)

    Added inst normalizer_inst/FE_PHC7866_n15070 (CKBD1)

    Added inst normalizer_inst/FE_PHC7867_FE_OFN16042_n (CKBD1)

    Added inst normalizer_inst/FE_PHC7868_FE_OCPN16287_sum_13 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7869_FE_OFN16020_n (CKBD2)

    Added inst normalizer_inst/FE_PHC7870_n10898 (CKBD8)

    Added inst normalizer_inst/FE_PHC7871_FE_OCPN16228_FE_OFN613_FE_DBTN87_sum_1 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7872_FE_OFN15875_n (CKBD4)

    Added inst normalizer_inst/FE_PHC7873_FE_OFN524_n2830 (CKBD2)

    Added inst normalizer_inst/FE_PHC7874_div_in_1_12 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7875_FE_OCPN16183_sum_10 (CKBD0)

    Added inst normalizer_inst/FE_PHC7876_FE_OFN16019_n (BUFFD2)

    Added inst normalizer_inst/FE_PHC7877_n8636 (CKBD1)

    Added inst normalizer_inst/FE_PHC7878_FE_OCPN16105_n6511 (BUFFD12)

    Added inst normalizer_inst/FE_PHC7879_FE_OFN15595_n14351 (BUFFD4)

    Added inst normalizer_inst/FE_PHC7880_n10210 (CKBD2)

    Added inst normalizer_inst/FE_PHC7881_FE_OFN174_sum_0 (BUFFD0)

    Added inst normalizer_inst/FE_PHC7882_n11434 (CKBD2)

    Added inst normalizer_inst/FE_PHC7883_FE_OFN15951_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC7884_FE_OFN106_n6069 (BUFFD8)

    Added inst normalizer_inst/FE_PHC7885_FE_OFN15613_n (CKBD4)

    Added inst normalizer_inst/FE_PHC7886_FE_OFN15770_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC7887_FE_OFN333_n9788 (CKBD0)

    Added inst normalizer_inst/FE_PHC7888_n15116 (CKBD0)

    Added inst normalizer_inst/FE_PHC7889_n15117 (CKBD0)

    Added inst normalizer_inst/FE_PHC7890_n9797 (CKBD0)

    Added inst normalizer_inst/FE_PHC7891_FE_OCPN16287_sum_13 (CKBD2)

    Added inst normalizer_inst/FE_PHC7892_FE_OFN16042_n (CKBD2)

    Added inst normalizer_inst/FE_PHC7893_FE_OFN16067_n (CKBD1)

    Added inst normalizer_inst/FE_PHC7894_FE_DBTN73_n15544 (CKBD0)

    Added inst normalizer_inst/FE_PHC7895_n11960 (CKBD0)

    Added inst normalizer_inst/FE_PHC7896_n2918 (CKBD0)

    Added inst normalizer_inst/FE_PHC7897_n2704 (CKBD0)

    Added inst normalizer_inst/FE_PHC7898_n9132 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7899_FE_OCPN16392_n15544 (CKBD0)

    Added inst normalizer_inst/FE_PHC7900_n4671 (CKBD1)

    Added inst normalizer_inst/FE_PHC7901_FE_OCPN3717_n12029 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7902_n4160 (CKBD2)

    Added inst normalizer_inst/FE_PHC7903_n11980 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7904_n11875 (BUFFD0)

    Added inst normalizer_inst/FE_PHC7905_n1767 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7906_n12062 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7907_n11976 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7908_FE_OCPN16231_n8432 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7909_n10899 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7910_n7808 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7911_n11850 (CKBD2)

    Added inst normalizer_inst/FE_PHC7912_n11955 (CKBD4)

    Added inst normalizer_inst/FE_PHC7913_n6064 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7914_FE_RN_414 (BUFFD8)

    Added inst normalizer_inst/FE_PHC7915_n12048 (CKBD0)

    Added inst normalizer_inst/FE_PHC7916_n11873 (CKBD0)

    Added inst normalizer_inst/FE_PHC7917_n1854 (CKBD0)

    Added inst normalizer_inst/FE_PHC7918_n10119 (BUFFD8)

    Added inst normalizer_inst/FE_PHC7919_n6535 (CKBD0)

    Added inst normalizer_inst/FE_PHC7920_n11967 (CKBD0)

    Added inst normalizer_inst/FE_PHC7921_n11000 (CKBD0)

    Added inst normalizer_inst/FE_PHC7922_n6348 (CKBD0)

    Added inst normalizer_inst/FE_PHC7923_n11983 (CKBD0)

    Added inst normalizer_inst/FE_PHC7924_n12092 (CKBD0)

    Added inst normalizer_inst/FE_PHC7925_n11959 (CKBD0)

    Added inst normalizer_inst/FE_PHC7926_n12054 (CKBD0)

    Added inst normalizer_inst/FE_PHC7927_FE_RN_237 (CKBD0)

    Added inst normalizer_inst/FE_PHC7928_n7841 (CKBD0)

    Added inst normalizer_inst/FE_PHC7929_N503 (CKBD0)

    Added inst normalizer_inst/FE_PHC7930_n11963 (CKBD1)

    Added inst normalizer_inst/FE_PHC7931_FE_DBTN16_n6581 (BUFFD2)

    Added inst normalizer_inst/FE_PHC7932_n6896 (CKBD1)

    Added inst normalizer_inst/FE_PHC7933_n7961 (CKBD1)

    Added inst normalizer_inst/FE_PHC7934_n15543 (CKBD0)

    Added inst normalizer_inst/FE_PHC7935_n12017 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7936_n11876 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7937_n11958 (CKBD1)

    Added inst normalizer_inst/FE_PHC7938_n11979 (CKBD0)

    Added inst normalizer_inst/FE_PHC7939_n11883 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7940_n12052 (CKBD0)

    Added inst normalizer_inst/FE_PHC7941_n1292 (CKBD0)

    Added inst normalizer_inst/FE_PHC7942_n6468 (CKBD1)

    Added inst normalizer_inst/FE_PHC7943_n5634 (CKBD0)

    Added inst normalizer_inst/FE_PHC7944_n12018 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7945_n838 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7946_n3811 (CKBD2)

    Added inst normalizer_inst/FE_PHC7947_n10910 (CKBD2)

    Added inst normalizer_inst/FE_PHC7948_n10114 (CKBD2)

    Added inst normalizer_inst/FE_PHC7949_n15554 (CKBD2)

    Added inst normalizer_inst/FE_PHC7950_n4361 (BUFFD6)

    Added inst normalizer_inst/FE_PHC7951_FE_OCPN3626_n4206 (CKBD4)

    Added inst normalizer_inst/FE_PHC7952_n11882 (CKBD0)

    Added inst normalizer_inst/FE_PHC7953_n12407 (CKBD0)

    Added inst normalizer_inst/FE_PHC7954_n12401 (CKBD0)

    Added inst normalizer_inst/FE_PHC7955_n338 (CKBD0)

    Added inst normalizer_inst/FE_PHC7956_n11986 (CKBD0)

    Added inst normalizer_inst/FE_PHC7957_n12496 (CKBD0)

    Added inst normalizer_inst/FE_PHC7958_FE_OCPN4273_n12297 (CKBD0)

    Added inst normalizer_inst/FE_PHC7959_N514 (CKBD0)

    Added inst normalizer_inst/FE_PHC7960_n15554 (CKBD0)

    Added inst normalizer_inst/FE_PHC7961_N522 (CKBD0)

    Added inst normalizer_inst/FE_PHC7962_n12481 (CKBD1)

    Added inst normalizer_inst/FE_PHC7963_n15522 (CKBD0)

    Added inst normalizer_inst/FE_PHC7964_n12509 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7965_FE_OCPN4561_n15560 (CKBD0)

    Added inst normalizer_inst/FE_PHC7966_N492 (CKBD0)

    Added inst normalizer_inst/FE_PHC7967_FE_OCPN3626_n4206 (CKBD0)

    Added inst normalizer_inst/FE_PHC7968_n3619 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7969_FE_OCPN4354_n12414 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7970_n12381 (CKBD0)

    Added inst normalizer_inst/FE_PHC7971_FE_RN_791_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC7972_n12056 (CKBD1)

    Added inst normalizer_inst/FE_PHC7973_n12693 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7974_n14832 (CKBD1)

    Added inst normalizer_inst/FE_PHC7975_n12399 (CKBD1)

    Added inst normalizer_inst/FE_PHC7976_n12379 (CKBD1)

    Added inst normalizer_inst/FE_PHC7977_n12469 (CKBD1)

    Added inst normalizer_inst/FE_PHC7978_n12585 (CKBD1)

    Added inst normalizer_inst/FE_PHC7979_n12474 (CKBD1)

    Added inst normalizer_inst/FE_PHC7980_n11393 (CKBD1)

    Added inst normalizer_inst/FE_PHC7981_n12580 (CKBD1)

    Added inst normalizer_inst/FE_PHC7982_n12579 (CKBD1)

    Added inst normalizer_inst/FE_PHC7983_n11371 (CKBD1)

    Added inst normalizer_inst/FE_PHC7984_n4588 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7985_n11379 (CKBD1)

    Added inst normalizer_inst/FE_PHC7986_n7522 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7987_FE_OCPN4592_n11978 (CKBD0)

    Added inst normalizer_inst/FE_PHC7988_n12614 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7989_n5743 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7990_n12823 (CKBD3)

    Added inst normalizer_inst/FE_PHC7991_n12616 (CKBD0)

    Added inst normalizer_inst/FE_PHC7992_n12813 (BUFFD1)

    Added inst normalizer_inst/FE_PHC7993_n14853 (CKBD0)

    Added inst normalizer_inst/FE_PHC7994_n14855 (CKBD0)

    Added inst normalizer_inst/FE_PHC7995_n12557 (CKBD2)

    Added inst normalizer_inst/FE_PHC7996_n12430 (CKBD0)

    Added inst normalizer_inst/FE_PHC7997_FE_RN_54 (CKBD2)

    Added inst normalizer_inst/FE_PHC7998_n12824 (CKBD2)

    Added inst normalizer_inst/FE_PHC7999_n12570 (CKBD2)

    Added inst normalizer_inst/FE_PHC8000_n11390 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8001_n6835 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8002_n12594 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8003_n11396 (CKBD4)

    Added inst normalizer_inst/FE_PHC8004_n11394 (CKBD1)

    Added inst normalizer_inst/FE_PHC8005_n12814 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8006_n4587 (CKBD0)

    Added inst normalizer_inst/FE_PHC8007_n986 (BUFFD3)

    Added inst normalizer_inst/FE_PHC8008_n1733 (CKBD2)

    Added inst normalizer_inst/FE_PHC8009_n12563 (CKBD2)

    Added inst normalizer_inst/FE_PHC8010_n12556 (BUFFD3)

    Added inst normalizer_inst/FE_PHC8011_n12564 (CKBD2)

    Added inst normalizer_inst/FE_PHC8012_n8135 (CKBD2)

    Added inst normalizer_inst/FE_PHC8013_n11165 (CKBD2)

    Added inst normalizer_inst/FE_PHC8014_n2246 (CKBD2)

    Added inst normalizer_inst/FE_PHC8015_FE_RN_375 (BUFFD2)

    Added inst normalizer_inst/FE_PHC8016_n11270 (CKBD4)

    Added inst normalizer_inst/FE_PHC8017_n12059 (CKBD2)

    Added inst normalizer_inst/FE_PHC8018_n7985 (CKBD4)

    Added inst normalizer_inst/FE_PHC8019_n7779 (CKBD2)

    Added inst normalizer_inst/FE_PHC8020_FE_RN_426 (CKBD4)

    Added inst normalizer_inst/FE_PHC8021_n12411 (CKBD0)

    Added inst normalizer_inst/FE_PHC8022_n4929 (CKBD0)

    Added inst normalizer_inst/FE_PHC8023_n12400 (CKBD0)

    Added inst normalizer_inst/FE_PHC8024_n258 (CKBD0)

    Added inst normalizer_inst/FE_PHC8025_n3290 (CKBD0)

    Added inst normalizer_inst/FE_PHC8026_n12295 (CKBD0)

    Added inst normalizer_inst/FE_PHC8027_n13325 (CKBD0)

    Added inst normalizer_inst/FE_PHC8028_n12067 (CKBD0)

    Added inst normalizer_inst/FE_PHC8029_n438 (CKBD0)

    Added inst normalizer_inst/FE_PHC8030_n12298 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8031_N511 (CKBD0)

    Added inst normalizer_inst/FE_PHC8032_n15226 (CKBD0)

    Added inst normalizer_inst/FE_PHC8033_N491 (CKBD0)

    Added inst normalizer_inst/FE_PHC8034_N513 (CKBD0)

    Added inst normalizer_inst/FE_PHC8035_n15231 (CKBD0)

    Added inst normalizer_inst/FE_PHC8036_n12424 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8037_n6352 (CKBD1)

    Added inst normalizer_inst/FE_PHC8038_n8560 (CKBD1)

    Added inst normalizer_inst/FE_PHC8039_n12341 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8040_n12505 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8041_n15205 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8042_n5607 (CKBD1)

    Added inst normalizer_inst/FE_PHC8043_n12498 (CKBD1)

    Added inst normalizer_inst/FE_PHC8044_n15109 (CKBD1)

    Added inst normalizer_inst/FE_PHC8045_n15119 (CKBD1)

    Added inst normalizer_inst/FE_PHC8046_FE_OCPN4999_n12488 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8047_n11384 (CKBD1)

    Added inst normalizer_inst/FE_PHC8048_n6094 (CKBD1)

    Added inst normalizer_inst/FE_PHC8049_n11413 (CKBD1)

    Added inst normalizer_inst/FE_PHC8050_n12376 (CKBD1)

    Added inst normalizer_inst/FE_PHC8051_n11383 (CKBD1)

    Added inst normalizer_inst/FE_PHC8052_n10972 (CKBD1)

    Added inst normalizer_inst/FE_PHC8053_n4936 (CKBD1)

    Added inst normalizer_inst/FE_PHC8054_n12416 (CKBD1)

    Added inst normalizer_inst/FE_PHC8055_n5791 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8056_n14950 (CKBD1)

    Added inst normalizer_inst/FE_PHC8057_n8443 (BUFFD4)

    Added inst normalizer_inst/FE_PHC8058_n15113 (CKBD1)

    Added inst normalizer_inst/FE_PHC8059_n13216 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8060_n11386 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8061_n1234 (CKBD1)

    Added inst normalizer_inst/FE_PHC8062_n12403 (CKBD1)

    Added inst normalizer_inst/FE_PHC8063_n7969 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8064_n15223 (CKBD1)

    Added inst normalizer_inst/FE_PHC8065_n15153 (CKBD1)

    Added inst normalizer_inst/FE_PHC8066_n12394 (CKBD1)

    Added inst normalizer_inst/FE_PHC8067_n7486 (CKBD1)

    Added inst normalizer_inst/FE_PHC8068_n6141 (CKBD1)

    Added inst normalizer_inst/FE_PHC8069_n4606 (CKBD0)

    Added inst normalizer_inst/FE_PHC8070_n7896 (CKBD1)

    Added inst normalizer_inst/FE_PHC8071_n12572 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8072_n4424 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8073_n442 (CKBD1)

    Added inst normalizer_inst/FE_PHC8074_n12588 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8075_n12385 (CKBD1)

    Added inst normalizer_inst/FE_PHC8076_n11380 (CKBD1)

    Added inst normalizer_inst/FE_PHC8077_n8726 (CKBD1)

    Added inst normalizer_inst/FE_PHC8078_n14979 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8079_n4484 (CKBD1)

    Added inst normalizer_inst/FE_PHC8080_n6724 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8081_n11382 (CKBD1)

    Added inst normalizer_inst/FE_PHC8082_n11399 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8083_n12351 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8084_n8603 (CKBD1)

    Added inst normalizer_inst/FE_PHC8085_n5969 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8086_n15093 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8087_n12487 (CKBD1)

    Added inst normalizer_inst/FE_PHC8088_n7093 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8089_n15171 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8090_n12581 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8091_n15225 (CKBD1)

    Added inst normalizer_inst/FE_PHC8092_n9038 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8093_n5971 (CKBD1)

    Added inst normalizer_inst/FE_PHC8094_n448 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8095_n12485 (CKBD2)

    Added inst normalizer_inst/FE_PHC8096_n5965 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8097_n7872 (CKBD1)

    Added inst normalizer_inst/FE_PHC8098_n2477 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8099_n12501 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8100_n15317 (CKBD1)

    Added inst normalizer_inst/FE_PHC8101_n12386 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8102_n15210 (BUFFD2)

    Added inst normalizer_inst/FE_PHC8103_FE_RN_335 (BUFFD4)

    Added inst normalizer_inst/FE_PHC8104_n8461 (CKBD0)

    Added inst normalizer_inst/FE_PHC8105_n5972 (CKBD1)

    Added inst normalizer_inst/FE_PHC8106_n7788 (CKBD2)

    Added inst normalizer_inst/FE_PHC8107_n8933 (CKBD1)

    Added inst normalizer_inst/FE_PHC8108_n5639 (CKBD0)

    Added inst normalizer_inst/FE_PHC8109_n14976 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8110_FE_OCPN5118_n2296 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8111_n1117 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8112_n12571 (CKBD1)

    Added inst normalizer_inst/FE_PHC8113_n11277 (CKBD1)

    Added inst normalizer_inst/FE_PHC8114_n8606 (CKBD0)

    Added inst normalizer_inst/FE_PHC8115_n5100 (CKBD1)

    Added inst normalizer_inst/FE_PHC8116_n4714 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8117_n12388 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8118_n545 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8119_n829 (CKBD1)

    Added inst normalizer_inst/FE_PHC8120_FE_OFN345_n4553 (CKBD1)

    Added inst normalizer_inst/FE_PHC8121_n550 (CKBD2)

    Added inst normalizer_inst/FE_PHC8122_n1002 (CKBD1)

    Added inst normalizer_inst/FE_PHC8123_n707 (BUFFD3)

    Added inst normalizer_inst/FE_PHC8124_n12587 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8125_n8105 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8126_n229 (CKBD1)

    Added inst normalizer_inst/FE_PHC8127_n12691 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8128_n12422 (BUFFD3)

    Added inst normalizer_inst/FE_PHC8129_n5094 (CKBD0)

    Added inst normalizer_inst/FE_PHC8130_n7972 (CKBD2)

    Added inst normalizer_inst/FE_PHC8131_n6549 (CKBD2)

    Added inst normalizer_inst/FE_PHC8132_n5954 (CKBD0)

    Added inst normalizer_inst/FE_PHC8133_n12345 (BUFFD8)

    Added inst normalizer_inst/FE_PHC8134_n2482 (BUFFD8)

    Added inst normalizer_inst/FE_PHC8135_n13154 (CKBD1)

    Added inst normalizer_inst/FE_PHC8136_n12405 (CKBD0)

    Added inst normalizer_inst/FE_PHC8137_n12395 (CKBD0)

    Added inst normalizer_inst/FE_PHC8138_n3508 (CKBD0)

    Added inst normalizer_inst/FE_PHC8139_n12261 (CKBD0)

    Added inst normalizer_inst/FE_PHC8140_n12424 (CKBD0)

    Added inst normalizer_inst/FE_PHC8141_n12317 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8142_n12389 (CKBD0)

    Added inst normalizer_inst/FE_PHC8143_n12720 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8144_FE_RN_16_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8145_n12355 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8146_n7160 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8147_FE_OFN15671_n8318 (CKBD0)

    Added inst normalizer_inst/FE_PHC8148_n8393 (CKBD0)

    Added inst normalizer_inst/FE_PHC8149_n13089 (CKBD1)

    Added inst normalizer_inst/FE_PHC8150_n3295 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8151_n13103 (CKBD0)

    Added inst normalizer_inst/FE_PHC8152_n1533 (CKBD1)

    Added inst normalizer_inst/FE_PHC8153_FE_OCPN4152_n12487 (CKBD1)

    Added inst normalizer_inst/FE_PHC8154_n12722 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8155_n1661 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8156_n7952 (CKBD1)

    Added inst normalizer_inst/FE_PHC8157_n4934 (CKBD1)

    Added inst normalizer_inst/FE_PHC8158_n13110 (CKBD1)

    Added inst normalizer_inst/FE_PHC8159_n12692 (CKBD1)

    Added inst normalizer_inst/FE_PHC8160_n15214 (CKBD1)

    Added inst normalizer_inst/FE_PHC8161_n4558 (CKBD1)

    Added inst normalizer_inst/FE_PHC8162_n13104 (CKBD1)

    Added inst normalizer_inst/FE_PHC8163_n10966 (CKBD1)

    Added inst normalizer_inst/FE_PHC8164_n2385 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8165_n15265 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8166_n15181 (CKBD1)

    Added inst normalizer_inst/FE_PHC8167_n15203 (CKBD1)

    Added inst normalizer_inst/FE_PHC8168_n7893 (CKBD1)

    Added inst normalizer_inst/FE_PHC8169_n12492 (CKBD1)

    Added inst normalizer_inst/FE_PHC8170_n5612 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8171_n2480 (CKBD1)

    Added inst normalizer_inst/FE_PHC8172_n15137 (CKBD1)

    Added inst normalizer_inst/FE_PHC8173_n12427 (CKBD1)

    Added inst normalizer_inst/FE_PHC8174_n7599 (CKBD1)

    Added inst normalizer_inst/FE_PHC8175_n11361 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8176_n15332 (CKBD1)

    Added inst normalizer_inst/FE_PHC8177_n15281 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8178_n15216 (CKBD1)

    Added inst normalizer_inst/FE_PHC8179_n15125 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8180_n15351 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8181_n8287 (CKBD1)

    Added inst normalizer_inst/FE_PHC8182_n15218 (CKBD1)

    Added inst normalizer_inst/FE_PHC8183_n15209 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8184_n13290 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8185_n15393 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8186_n13395 (CKBD1)

    Added inst normalizer_inst/FE_PHC8187_n3291 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8188_n15373 (CKBD1)

    Added inst normalizer_inst/FE_PHC8189_n15100 (CKBD1)

    Added inst normalizer_inst/FE_PHC8190_n15168 (CKBD1)

    Added inst normalizer_inst/FE_PHC8191_n7093 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8192_n15179 (BUFFD2)

    Added inst normalizer_inst/FE_PHC8193_n11365 (CKBD1)

    Added inst normalizer_inst/FE_PHC8194_n15239 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8195_n11366 (CKBD1)

    Added inst normalizer_inst/FE_PHC8196_n11376 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8197_n13431 (CKBD0)

    Added inst normalizer_inst/FE_PHC8198_n15173 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8199_n15177 (CKBD1)

    Added inst normalizer_inst/FE_PHC8200_n10986 (CKBD1)

    Added inst normalizer_inst/FE_PHC8201_n8404 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8202_n15386 (CKBD1)

    Added inst normalizer_inst/FE_PHC8203_FE_OCPN4890_n12500 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8204_n13420 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8205_n6148 (CKBD1)

    Added inst normalizer_inst/FE_PHC8206_n7698 (CKBD1)

    Added inst normalizer_inst/FE_PHC8207_FE_RN_413 (CKBD2)

    Added inst normalizer_inst/FE_PHC8208_n15098 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8209_n8906 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8210_n4533 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8211_n10980 (CKBD1)

    Added inst normalizer_inst/FE_PHC8212_n12467 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8213_n15056 (CKBD1)

    Added inst normalizer_inst/FE_PHC8214_n11367 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8215_n8765 (CKBD1)

    Added inst normalizer_inst/FE_PHC8216_n4822 (CKBD0)

    Added inst normalizer_inst/FE_PHC8217_n4756 (CKBD0)

    Added inst normalizer_inst/FE_PHC8218_FE_DBTN11_n15399 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8219_n13311 (CKBD0)

    Added inst normalizer_inst/FE_PHC8220_n5559 (CKBD1)

    Added inst normalizer_inst/FE_PHC8221_n1895 (CKBD1)

    Added inst normalizer_inst/FE_PHC8222_n15178 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8223_n4891 (CKBD2)

    Added inst normalizer_inst/FE_PHC8224_n13091 (CKBD1)

    Added inst normalizer_inst/FE_PHC8225_FE_OFN15831_n7890 (CKBD0)

    Added inst normalizer_inst/FE_PHC8226_n2763 (CKBD0)

    Added inst normalizer_inst/FE_PHC8227_n13359 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8228_n1237 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8229_n13408 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8230_n15388 (CKBD2)

    Added inst normalizer_inst/FE_PHC8231_n8390 (CKBD1)

    Added inst normalizer_inst/FE_PHC8232_n8896 (CKBD4)

    Added inst normalizer_inst/FE_PHC8233_n2472 (CKBD2)

    Added inst normalizer_inst/FE_PHC8234_n5976 (CKBD2)

    Added inst normalizer_inst/FE_PHC8235_FE_DBTN41_n5109 (CKBD2)

    Added inst normalizer_inst/FE_PHC8236_FE_RN_299 (CKBD2)

    Added inst normalizer_inst/FE_PHC8237_n4918 (BUFFD2)

    Added inst normalizer_inst/FE_PHC8238_n3559 (CKBD6)

    Added inst normalizer_inst/FE_PHC8239_FE_RN_350 (CKBD4)

    Added inst normalizer_inst/FE_PHC8240_n13340 (CKBD0)

    Added inst normalizer_inst/FE_PHC8241_n13335 (CKBD0)

    Added inst normalizer_inst/FE_PHC8242_n13380 (CKBD0)

    Added inst normalizer_inst/FE_PHC8243_n13426 (CKBD0)

    Added inst normalizer_inst/FE_PHC8244_n13415 (CKBD0)

    Added inst normalizer_inst/FE_PHC8245_n13402 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8246_n13346 (CKBD0)

    Added inst normalizer_inst/FE_PHC8247_n8735 (CKBD1)

    Added inst normalizer_inst/FE_PHC8248_n15298 (CKBD1)

    Added inst normalizer_inst/FE_PHC8249_n7642 (CKBD1)

    Added inst normalizer_inst/FE_PHC8250_n8055 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8251_n6143 (CKBD1)

    Added inst normalizer_inst/FE_PHC8252_n6789 (CKBD0)

    Added inst normalizer_inst/FE_PHC8253_n7051 (CKBD1)

    Added inst normalizer_inst/FE_PHC8254_n13412 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8255_n13456 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8256_n15263 (CKBD0)

    Added inst normalizer_inst/FE_PHC8257_n6229 (CKBD1)

    Added inst normalizer_inst/FE_PHC8258_n9086 (CKBD1)

    Added inst normalizer_inst/FE_PHC8259_n15300 (CKBD1)

    Added inst normalizer_inst/FE_PHC8260_n13374 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8261_n5746 (CKBD1)

    Added inst normalizer_inst/FE_PHC8262_n15348 (CKBD1)

    Added inst normalizer_inst/FE_PHC8263_n15097 (CKBD1)

    Added inst normalizer_inst/FE_PHC8264_n15266 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8265_n8277 (CKBD1)

    Added inst normalizer_inst/FE_PHC8266_n11417 (CKBD1)

    Added inst normalizer_inst/FE_PHC8267_n9006 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8268_n8279 (CKBD1)

    Added inst normalizer_inst/FE_PHC8269_n11403 (CKBD1)

    Added inst normalizer_inst/FE_PHC8270_n2130 (CKBD1)

    Added inst normalizer_inst/FE_PHC8271_FE_OFN15921_n2288 (CKBD1)

    Added inst normalizer_inst/FE_PHC8272_n12439 (CKBD1)

    Added inst normalizer_inst/FE_PHC8273_n12396 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8274_n8285 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8275_n7274 (CKBD1)

    Added inst normalizer_inst/FE_PHC8276_n15045 (CKBD1)

    Added inst normalizer_inst/FE_PHC8277_n15349 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8278_n15346 (CKBD1)

    Added inst normalizer_inst/FE_PHC8279_n13327 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8280_n4662 (CKBD1)

    Added inst normalizer_inst/FE_PHC8281_n2665 (CKBD1)

    Added inst normalizer_inst/FE_PHC8282_n13579 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8283_FE_OFN282_n3771 (CKBD1)

    Added inst normalizer_inst/FE_PHC8284_n12318 (CKBD1)

    Added inst normalizer_inst/FE_PHC8285_n8906 (CKBD1)

    Added inst normalizer_inst/FE_PHC8286_n6086 (CKBD1)

    Added inst normalizer_inst/FE_PHC8287_n355 (CKBD1)

    Added inst normalizer_inst/FE_PHC8288_n6088 (CKBD1)

    Added inst normalizer_inst/FE_PHC8289_FE_OFN15647_n4909 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8290_n13615 (CKBD1)

    Added inst normalizer_inst/FE_PHC8291_n12270 (CKBD1)

    Added inst normalizer_inst/FE_PHC8292_n7597 (CKBD1)

    Added inst normalizer_inst/FE_PHC8293_n6096 (CKBD1)

    Added inst normalizer_inst/FE_PHC8294_n13632 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8295_n4842 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8296_n15483 (CKBD1)

    Added inst normalizer_inst/FE_PHC8297_n6599 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8298_n4755 (CKBD1)

    Added inst normalizer_inst/FE_PHC8299_n15259 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8300_n13326 (BUFFD2)

    Added inst normalizer_inst/FE_PHC8301_FE_RN_32 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8302_n15230 (CKBD1)

    Added inst normalizer_inst/FE_PHC8303_n6601 (CKBD1)

    Added inst normalizer_inst/FE_PHC8304_n5789 (CKBD1)

    Added inst normalizer_inst/FE_PHC8305_n13621 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8306_n1225 (CKBD1)

    Added inst normalizer_inst/FE_PHC8307_n5619 (CKBD1)

    Added inst normalizer_inst/FE_PHC8308_n4015 (CKBD2)

    Added inst normalizer_inst/FE_PHC8309_n1240 (CKBD1)

    Added inst normalizer_inst/FE_PHC8310_n2414 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8311_n13638 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8312_n15365 (CKBD1)

    Added inst normalizer_inst/FE_PHC8313_n7275 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8314_n15398 (CKBD1)

    Added inst normalizer_inst/FE_PHC8315_n7048 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8316_n1539 (CKBD1)

    Added inst normalizer_inst/FE_PHC8317_n15237 (CKBD1)

    Added inst normalizer_inst/FE_PHC8318_n15094 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8319_n6674 (BUFFD3)

    Added inst normalizer_inst/FE_PHC8320_n15278 (CKBD1)

    Added inst normalizer_inst/FE_PHC8321_n12812 (CKBD0)

    Added inst normalizer_inst/FE_PHC8322_n15115 (CKBD1)

    Added inst normalizer_inst/FE_PHC8323_n13156 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8324_n13592 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8325_n8706 (CKBD0)

    Added inst normalizer_inst/FE_PHC8326_n13525 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8327_n15184 (CKBD1)

    Added inst normalizer_inst/FE_PHC8328_n15185 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8329_n5278 (CKBD1)

    Added inst normalizer_inst/FE_PHC8330_n5478 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8331_n4011 (CKBD1)

    Added inst normalizer_inst/FE_PHC8332_n12865 (CKBD0)

    Added inst normalizer_inst/FE_PHC8333_n6609 (CKBD2)

    Added inst normalizer_inst/FE_PHC8334_n13564 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8335_n13430 (CKBD2)

    Added inst normalizer_inst/FE_PHC8336_n15151 (CKBD2)

    Added inst normalizer_inst/FE_PHC8337_n13504 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8338_n435 (CKBD2)

    Added inst normalizer_inst/FE_PHC8339_FE_RN_33 (CKBD2)

    Added inst normalizer_inst/FE_PHC8340_n13627 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8341_n3608 (CKBD2)

    Added inst normalizer_inst/FE_PHC8342_n13405 (BUFFD0)

    Added inst normalizer_inst/FE_PHC8343_n8688 (CKBD1)

    Added inst normalizer_inst/FE_PHC8344_n13429 (CKBD1)

    Added inst normalizer_inst/FE_PHC8345_FE_RN_113 (BUFFD3)

    Added inst normalizer_inst/FE_PHC8346_FE_RN_247 (CKBD4)

    Added inst normalizer_inst/FE_PHC8347_n2965 (CKBD4)

    Added inst normalizer_inst/FE_PHC8348_n9023 (CKBD3)

    Added inst normalizer_inst/FE_PHC8349_n13637 (CKBD4)

    Added inst normalizer_inst/FE_PHC8350_n5206 (CKBD2)

    Added inst normalizer_inst/FE_PHC8351_n4868 (CKBD4)

    Added inst normalizer_inst/FE_PHC8352_n3560 (CKBD2)

    Added inst normalizer_inst/FE_PHC8353_n4392 (BUFFD3)

    Added inst normalizer_inst/FE_PHC8354_n13537 (CKBD0)

    Added inst normalizer_inst/FE_PHC8355_n13351 (CKBD0)

    Added inst normalizer_inst/FE_PHC8356_n13317 (CKBD0)

    Added inst normalizer_inst/FE_PHC8357_FE_RN_622_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC8358_FE_OCPN4878_n15558 (CKBD0)

    Added inst normalizer_inst/FE_PHC8359_N500 (CKBD0)

    Added inst normalizer_inst/FE_PHC8360_n15553 (CKBD0)

    Added inst normalizer_inst/FE_PHC8361_n13373 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8362_n13323 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8363_n15260 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8364_n12457 (CKBD1)

    Added inst normalizer_inst/FE_PHC8365_n7882 (CKBD1)

    Added inst normalizer_inst/FE_PHC8366_n15330 (CKBD1)

    Added inst normalizer_inst/FE_PHC8367_n15043 (CKBD1)

    Added inst normalizer_inst/FE_PHC8368_FE_RN_90 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8369_n15245 (CKBD1)

    Added inst normalizer_inst/FE_PHC8370_n15328 (CKBD1)

    Added inst normalizer_inst/FE_PHC8371_n4694 (CKBD1)

    Added inst normalizer_inst/FE_PHC8372_n15333 (CKBD1)

    Added inst normalizer_inst/FE_PHC8373_n15243 (CKBD1)

    Added inst normalizer_inst/FE_PHC8374_n15293 (CKBD1)

    Added inst normalizer_inst/FE_PHC8375_n9165 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8376_n7840 (CKBD1)

    Added inst normalizer_inst/FE_PHC8377_n11359 (CKBD1)

    Added inst normalizer_inst/FE_PHC8378_n15370 (CKBD1)

    Added inst normalizer_inst/FE_PHC8379_n15352 (CKBD1)

    Added inst normalizer_inst/FE_PHC8380_n13394 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8381_n15378 (CKBD1)

    Added inst normalizer_inst/FE_PHC8382_n15132 (CKBD1)

    Added inst normalizer_inst/FE_PHC8383_n7921 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8384_n15050 (CKBD1)

    Added inst normalizer_inst/FE_PHC8385_n15268 (CKBD1)

    Added inst normalizer_inst/FE_PHC8386_n4555 (CKBD1)

    Added inst normalizer_inst/FE_PHC8387_n15372 (CKBD1)

    Added inst normalizer_inst/FE_PHC8388_n13573 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8389_n13630 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8390_n13570 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8391_n9005 (CKBD1)

    Added inst normalizer_inst/FE_PHC8392_n7884 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8393_n11360 (CKBD1)

    Added inst normalizer_inst/FE_PHC8394_n13585 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8395_n260 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8396_n15279 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8397_n12296 (CKBD1)

    Added inst normalizer_inst/FE_PHC8398_n13541 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8399_n12968 (CKBD0)

    Added inst normalizer_inst/FE_PHC8400_n11370 (CKBD1)

    Added inst normalizer_inst/FE_PHC8401_n6843 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8402_n13622 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8403_n13561 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8404_n13392 (CKBD0)

    Added inst normalizer_inst/FE_PHC8405_n3421 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8406_n8524 (CKBD0)

    Added inst normalizer_inst/FE_PHC8407_n3123 (CKBD1)

    Added inst normalizer_inst/FE_PHC8408_n13572 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8409_n15144 (CKBD2)

    Added inst normalizer_inst/FE_PHC8410_n5346 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8411_n5 (CKBD1)

    Added inst normalizer_inst/FE_PHC8412_n3680 (BUFFD3)

    Added inst normalizer_inst/FE_PHC8413_n4014 (CKBD3)

    Added inst normalizer_inst/FE_PHC8414_n13540 (CKBD2)

    Added inst normalizer_inst/FE_PHC8415_n7962 (CKBD2)

    Added inst normalizer_inst/FE_PHC8416_n12816 (CKBD4)

    Added inst normalizer_inst/FE_PHC8417_n13574 (CKBD1)

    Added inst normalizer_inst/FE_PHC8418_n3378 (CKBD1)

    Added inst normalizer_inst/FE_PHC8419_n13517 (CKBD0)

    Added inst normalizer_inst/FE_PHC8420_n359 (CKBD0)

    Added inst normalizer_inst/FE_PHC8421_n13397 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8422_n13474 (CKBD1)

    Added inst normalizer_inst/FE_PHC8423_n13524 (CKBD1)

    Added inst normalizer_inst/FE_PHC8424_n8024 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8425_n15242 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8426_n13546 (CKBD1)

    Added inst normalizer_inst/FE_PHC8427_n8260 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8428_n15282 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8429_n12998 (CKBD1)

    Added inst normalizer_inst/FE_PHC8430_n9171 (CKBD0)

    Added inst normalizer_inst/FE_PHC8431_n7129 (CKBD1)

    Added inst normalizer_inst/FE_PHC8432_n13050 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8433_n12974 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8434_n6841 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8435_n13053 (CKBD1)

    Added inst normalizer_inst/FE_PHC8436_n13000 (CKBD1)

    Added inst normalizer_inst/FE_PHC8437_n3053 (CKBD0)

    Added inst normalizer_inst/FE_PHC8438_FE_DBTN32_n8754 (CKBD1)

    Added inst normalizer_inst/FE_PHC8439_n8552 (CKBD2)

    Added inst normalizer_inst/FE_PHC8440_n15335 (CKBD1)

    Added inst normalizer_inst/FE_PHC8441_n12939 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8442_n12880 (CKBD1)

    Added inst normalizer_inst/FE_PHC8443_n8952 (CKBD1)

    Added inst normalizer_inst/FE_PHC8444_FE_RN_48 (CKBD1)

    Added inst normalizer_inst/FE_PHC8445_n12461 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8446_n13064 (CKBD4)

    Added inst normalizer_inst/FE_PHC8447_n8068 (CKBD4)

    Added inst normalizer_inst/FE_PHC8448_n15548 (CKBD1)

    Added inst normalizer_inst/FE_PHC8449_n15546 (CKBD0)

    Added inst normalizer_inst/FE_PHC8450_n15548 (CKBD0)

    Added inst normalizer_inst/FE_PHC8451_FE_OCPN16142_n8748 (CKBD1)

    Added inst normalizer_inst/FE_PHC8452_n12892 (CKBD1)

    Added inst normalizer_inst/FE_PHC8453_n3655 (CKBD1)

    Added inst normalizer_inst/FE_PHC8454_n13148 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8455_n12954 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8456_n8777 (CKBD1)

    Added inst normalizer_inst/FE_PHC8457_n8781 (CKBD1)

    Added inst normalizer_inst/FE_PHC8458_n12931 (CKBD1)

    Added inst normalizer_inst/FE_PHC8459_n14380 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8460_n12890 (CKBD1)

    Added inst normalizer_inst/FE_PHC8461_FE_OCPN4937_n4395 (CKBD1)

    Added inst normalizer_inst/FE_PHC8462_n12955 (CKBD1)

    Added inst normalizer_inst/FE_PHC8463_n12983 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8464_n1203 (CKBD0)

    Added inst normalizer_inst/FE_PHC8465_n5074 (CKBD1)

    Added inst normalizer_inst/FE_PHC8466_n7652 (CKBD0)

    Added inst normalizer_inst/FE_PHC8467_n4354 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8468_n12976 (CKBD1)

    Added inst normalizer_inst/FE_PHC8469_n8288 (CKBD1)

    Added inst normalizer_inst/FE_PHC8470_n12935 (CKBD1)

    Added inst normalizer_inst/FE_PHC8471_n13054 (CKBD2)

    Added inst normalizer_inst/FE_PHC8472_n8177 (CKBD1)

    Added inst normalizer_inst/FE_PHC8473_n13557 (CKBD2)

    Added inst normalizer_inst/FE_PHC8474_n5151 (CKBD0)

    Added inst normalizer_inst/FE_PHC8475_n3861 (CKBD0)

    Added inst normalizer_inst/FE_PHC8476_n1100 (CKBD0)

    Added inst normalizer_inst/FE_PHC8477_n8361 (CKBD4)

    Added inst normalizer_inst/FE_PHC8478_n3577 (CKBD1)

    Added inst normalizer_inst/FE_PHC8479_N489 (CKBD0)

    Added inst normalizer_inst/FE_PHC8480_n3566 (CKBD0)

    Added inst normalizer_inst/FE_PHC8481_n13008 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8482_n7636 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8483_n14368 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8484_n12953 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8485_n4016 (CKBD0)

    Added inst normalizer_inst/FE_PHC8486_n13299 (CKBD0)

    Added inst normalizer_inst/FE_PHC8487_n12893 (CKBD1)

    Added inst normalizer_inst/FE_PHC8488_n6705 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8489_n7557 (CKBD1)

    Added inst normalizer_inst/FE_PHC8490_n1845 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8491_n13556 (CKBD1)

    Added inst normalizer_inst/FE_PHC8492_n13147 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8493_n3841 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8494_n5767 (CKBD4)

    Added inst normalizer_inst/FE_PHC8495_FE_RN_71 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8496_n6575 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8497_n3276 (CKBD0)
    Committed inst normalizer_inst/FE_PHC5640_n13055, resized cell BUFFD1 -> cell CKBD0

    Added inst normalizer_inst/FE_PHC8498_n13648 (CKBD1)

    Added inst normalizer_inst/FE_PHC8499_n1114 (CKBD1)

    Added inst normalizer_inst/FE_PHC8500_n3358 (CKBD0)

    Added inst normalizer_inst/FE_PHC8501_n14524 (CKBD2)

    Added inst normalizer_inst/FE_PHC8502_n14548 (CKBD0)

    Added inst normalizer_inst/FE_PHC8503_n8378 (CKBD1)

    Added inst normalizer_inst/FE_PHC8504_n14369 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8505_n14359 (CKBD1)

    Added inst normalizer_inst/FE_PHC8506_n5836 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8507_FE_RN_302 (CKBD0)

    Added inst normalizer_inst/FE_PHC8508_n361 (CKBD1)

    Added inst normalizer_inst/FE_PHC8509_n1752 (CKBD1)

    Added inst normalizer_inst/FE_PHC8510_n13306 (CKBD1)

    Added inst normalizer_inst/FE_PHC8511_FE_DBTN23_n15557 (CKBD0)

    Added inst normalizer_inst/FE_PHC8512_n5069 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8513_n14393 (CKBD2)

    Added inst normalizer_inst/FE_PHC8514_n3318 (CKBD2)

    Added inst normalizer_inst/FE_PHC8515_n1954 (CKBD0)

    Added inst normalizer_inst/FE_PHC8516_n6104 (CKBD2)

    Added inst normalizer_inst/FE_PHC8517_n13149 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8518_n362 (CKBD1)

    Added inst normalizer_inst/FE_PHC8519_FE_OFN197_n3657 (CKBD4)

    Added inst normalizer_inst/FE_PHC8520_FE_RN_665_0 (CKBD2)

    Added inst normalizer_inst/FE_PHC8521_n1958 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8522_n14523 (BUFFD16)

    Added inst normalizer_inst/FE_PHC8523_n3286 (CKBD0)
    Committed inst normalizer_inst/U11992, resized cell NR2XD0 -> cell NR2D0
    Committed inst normalizer_inst/U6074, resized cell OAI21D1 -> cell OAI21D0
    Committed inst normalizer_inst/U15032, resized cell NR2D0 -> cell NR2XD1
    Uncommitted inst normalizer_inst/U6074, resized cell OAI21D0 -> cell OAI21D1

    Added inst normalizer_inst/FE_PHC8524_FE_RN_337 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8525_n13651 (CKBD1)

    Added inst normalizer_inst/FE_PHC8526_n7874 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8527_n14457 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8528_n14383 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8529_n14421 (CKBD1)

    Added inst normalizer_inst/FE_PHC8530_n14527 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8531_n14525 (CKBD1)

    Added inst normalizer_inst/FE_PHC8532_n14410 (CKBD1)

    Added inst normalizer_inst/FE_PHC8533_n3358 (CKBD1)

    Added inst normalizer_inst/FE_PHC8534_n14372 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8535_n855 (CKBD1)

    Added inst normalizer_inst/FE_PHC8536_n14466 (CKBD1)

    Added inst normalizer_inst/FE_PHC8537_n5047 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8538_n14360 (CKBD1)

    Added inst normalizer_inst/FE_PHC8539_n363 (CKBD1)

    Added inst normalizer_inst/FE_PHC8540_FE_RN_176 (CKBD1)

    Added inst normalizer_inst/FE_PHC8541_n14344 (CKBD1)

    Added inst normalizer_inst/FE_PHC8542_n6191 (CKBD0)

    Added inst normalizer_inst/FE_PHC8543_n5197 (CKBD1)

    Added inst normalizer_inst/FE_PHC8544_n364 (CKBD1)

    Added inst normalizer_inst/FE_PHC8545_n14422 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8546_n14516 (CKBD1)

    Added inst normalizer_inst/FE_PHC8547_n14387 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8548_FE_RN_21 (CKBD1)

    Added inst normalizer_inst/FE_PHC8549_n5721 (CKBD1)

    Added inst normalizer_inst/FE_PHC8550_n14455 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8551_n14392 (CKBD1)

    Added inst normalizer_inst/FE_PHC8552_n4925 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8553_n14459 (CKBD1)

    Added inst normalizer_inst/FE_PHC8554_FE_RN_306 (CKBD1)

    Added inst normalizer_inst/FE_PHC8555_n14385 (CKBD1)

    Added inst normalizer_inst/FE_PHC8556_FE_RN_619_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8557_n14463 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8558_n14514 (CKBD1)

    Added inst normalizer_inst/FE_PHC8559_n8377 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8560_n14537 (BUFFD2)

    Added inst normalizer_inst/FE_PHC8561_n809 (CKBD2)

    Added inst normalizer_inst/FE_PHC8562_n1814 (CKBD2)

    Added inst normalizer_inst/FE_PHC8563_n14465 (CKBD1)

    Added inst normalizer_inst/FE_PHC8564_n14458 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8565_n14501 (CKBD4)

    Added inst normalizer_inst/FE_PHC8566_FE_RN_131 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8567_n14496 (CKBD4)

    Added inst normalizer_inst/FE_PHC8568_n14340 (CKBD1)

    Added inst normalizer_inst/FE_PHC8569_FE_RN_319 (CKBD1)

    Added inst normalizer_inst/FE_PHC8570_n13304 (CKBD1)

    Added inst normalizer_inst/FE_PHC8571_n14349 (CKBD1)

    Added inst normalizer_inst/FE_PHC8572_n14440 (CKBD1)

    Added inst normalizer_inst/FE_PHC8573_n14464 (CKBD1)

    Added inst normalizer_inst/FE_PHC8574_n1749 (CKBD1)

    Added inst normalizer_inst/FE_PHC8575_n14533 (CKBD0)

    Added inst normalizer_inst/FE_PHC8576_n14425 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8577_n14439 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8578_n14406 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8579_n14493 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8580_n14346 (CKBD2)
    Committed inst normalizer_inst/U9787_dup, resized cell NR2XD1 -> cell NR2XD0
    Uncommitted inst normalizer_inst/U9787_dup, resized cell NR2XD0 -> cell NR2XD1

    Added inst normalizer_inst/FE_PHC8581_n14415 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8582_n15545 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.6476
      TNS :    -114.1632
      #VP :          243
      TNS+:       3.6647/797 improved (0.0046 per commit, 3.110%)
  Density :      94.978%
------------------------------------------------------------------------------------------
 794 buffer added (phase total 794, total 794)
 3 inst resized (phase total 3, total 3)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:53.4 real=0:00:13.0
 accumulated cpu=0:01:42 real=0:00:33.0 totSessionCpu=2:49:52 mem=5936.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 52.31 %
    there are 1438 full evals passed out of 2749 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst normalizer_inst/FE_PHC8583_n8214 (BUFFD2)

    Added inst normalizer_inst/FE_PHC8584_FE_OCPN4860_n4940 (CKBD4)

    Added inst normalizer_inst/FE_PHC8585_FE_OFN15820_n (CKBD1)

    Added inst normalizer_inst/FE_PHC8586_n10864 (CKBD8)

    Added inst normalizer_inst/FE_PHC8587_FE_RN_46 (CKBD1)

    Added inst normalizer_inst/FE_PHC8588_FE_OFN15996_n7827 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8589_FE_OFN15668_n3282 (CKBD1)

    Added inst normalizer_inst/FE_PHC8590_n10898 (CKBD0)

    Added inst normalizer_inst/FE_PHC8591_FE_OFN16021_n (BUFFD1)

    Added inst normalizer_inst/AFIFO/FE_PHC8592_psum_2_sync_36 (CKBD0)

    Added inst normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synchronizer/FE_PHC8593_wr_ptr_gray_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC8594_FE_OFN15862_n645 (CKBD0)

    Added inst normalizer_inst/FE_PHC8595_psum_2_sync_72 (CKBD0)

    Added inst normalizer_inst/FE_PHC8596_div_in_1_1 (BUFFD1)

    Added inst normalizer_inst/AFIFO/FE_PHC8597_psum_2_sync_26 (CKBD0)

    Added inst normalizer_inst/FE_PHC8598_out_core1_59 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8599_out_core1_81 (CKBD0)

    Added inst normalizer_inst/AFIFO/FE_PHC8600_psum_2_sync_14 (CKBD0)

    Added inst normalizer_inst/FE_PHC8601_FE_OFN15595_n14351 (CKBD0)

    Added inst normalizer_inst/FE_PHC8602_FE_OFN15995_n7827 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8603_n11434 (CKBD0)

    Added inst normalizer_inst/FE_PHC8604_div_in_1_12 (CKBD0)

    Added inst normalizer_inst/FE_PHC8605_psum_2_sync_31 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8606_FE_OFN16041_n5780 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8607_out_core1_80 (CKBD0)

    Added inst normalizer_inst/FE_PHC8608_FE_OCPN4041_sum_6 (CKBD0)

    Added inst normalizer_inst/FE_PHC8609_FE_OFN15880_n (CKBD0)

    Added inst normalizer_inst/FE_PHC8610_n10871 (CKBD0)

    Added inst normalizer_inst/FE_PHC8611_FE_OCPN16407_n13719 (CKBD0)

    Added inst normalizer_inst/FE_PHC8612_FE_OFN15613_n (CKBD0)

    Added inst normalizer_inst/FE_PHC8613_n8636 (CKBD0)

    Added inst normalizer_inst/FE_PHC8614_FE_OCPN16287_sum_13 (CKBD0)

    Added inst normalizer_inst/FE_PHC8615_FE_OFN15881_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC8616_FE_OCPN16184_sum_10 (CKBD0)

    Added inst normalizer_inst/FE_PHC8617_FE_OFN15896_n (CKBD0)

    Added inst normalizer_inst/FE_PHC8618_FE_OFN15540_n11426 (BUFFD1)

    Added inst normalizer_inst/FE_PHC8619_FE_OFN15773_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC8620_FE_OFN15864_n (CKBD0)

    Added inst normalizer_inst/FE_PHC8621_FE_OFN16001_sum_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC8622_n12232 (CKBD0)

    Added inst normalizer_inst/FE_PHC8623_n10210 (CKBD0)
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.6476
      TNS :    -113.0999
      #VP :          241
      TNS+:       1.0633/41 improved (0.0259 per commit, 0.931%)
  Density :      95.000%
------------------------------------------------------------------------------------------
 41 buffer added (phase total 835, total 835)
------------------------------------------------------------------------------------------
 iteration   cpu=0:01:25 real=0:00:13.0
 accumulated cpu=0:03:07 real=0:00:46.0 totSessionCpu=2:51:16 mem=6094.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 32.40 %
    there are 2010 full evals passed out of 6204 
===========================================================================================


*info:    Total 835 cells added for Phase I
*info:    Total 3 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=6094.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=6094.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=6094.7M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 20193 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:    92 net(s): Could not be fixed because of no legal loc.
*info:    28 net(s): Could not be fixed because of setup TNS degradation on side path.
*info:  2075 net(s): Could not be fixed because of setup TNS degradation.
*info:   917 net(s): Could not be fixed because of setup WNS degradation on specific instance.

Resizing failure reasons
------------------------------------------------
*info:    35 net(s): Could not be fixed because of no legal loc.
*info:    35 net(s): Could not be fixed because of DRV degradation.
*info:   103 net(s): Could not be fixed because of hold view DRV degradation.
*info:  1629 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:   903 net(s): Could not be fixed because of hold slack degradation.
*info:   133 net(s): Could not be fixed because of no valid cell for resizing.
*info:    80 net(s): Could not be fixed because all the cells are filtered.

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:03:08 real=0:00:47.0 totSessionCpu=2:51:18 mem=6094.7M density=95.000% ***

*info:
*info: Added a total of 835 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            4 cells of type 'BUFFD0' used
*info:          231 cells of type 'BUFFD1' used
*info:            1 cell  of type 'BUFFD12' used
*info:            1 cell  of type 'BUFFD16' used
*info:           12 cells of type 'BUFFD2' used
*info:            9 cells of type 'BUFFD3' used
*info:            3 cells of type 'BUFFD4' used
*info:            1 cell  of type 'BUFFD6' used
*info:            5 cells of type 'BUFFD8' used
*info:          211 cells of type 'CKBD0' used
*info:          265 cells of type 'CKBD1' used
*info:           62 cells of type 'CKBD2' used
*info:            3 cells of type 'CKBD3' used
*info:           24 cells of type 'CKBD4' used
*info:            1 cell  of type 'CKBD6' used
*info:            2 cells of type 'CKBD8' used
*info:
*info: Total 3 instances resized
*info:       in which 0 FF resizing
*info:

*summary:      7 instances changed cell type
*	:      1 instance  changed cell type from 'BUFFD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'NR2D0' to 'NR2XD1'
*	:      1 instance  changed cell type from 'NR2XD0' to 'NR2D0'
*	:      1 instance  changed cell type from 'NR2XD0' to 'NR2XD1'
*	:      1 instance  changed cell type from 'NR2XD1' to 'NR2XD0'
*	:      1 instance  changed cell type from 'OAI21D0' to 'OAI21D1'
*	:      1 instance  changed cell type from 'OAI21D1' to 'OAI21D0'
*** Finish Post Route Hold Fixing (cpu=0:03:08 real=0:00:47.0 totSessionCpu=2:51:18 mem=6094.7M density=95.000%) ***
(I,S,L,T): WC_VIEW: 45.5193, 42.2418, 1.96167, 89.7228
*** HoldOpt [finish] : cpu/real = 0:02:28.1/0:00:33.3 (4.5), totSession cpu/real = 2:51:18.4/0:52:39.5 (3.3), mem = 5883.8M
**INFO: total 840 insts, 0 nets marked don't touch
**INFO: total 840 insts, 0 nets marked don't touch DB property
**INFO: total 840 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:51:19 mem=5885.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 5885.3MB
Summary Report:
Instances move: 0 (out of 44309 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 5885.3MB
*** Finished refinePlace (2:51:23 mem=5885.3M) ***
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:10:00, real = 0:04:12, mem = 4274.4M, totSessionCpu=2:51:23 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=5133.30M, totSessionCpu=2:51:26).
**optDesign ... cpu = 0:10:02, real = 0:04:14, mem = 4279.3M, totSessionCpu=2:51:26 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -1.094 ns

Start Layer Assignment ...
WNS(-1.094ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 137 cadidates out of 46720.
Total Assign Layers on 0 Nets (cpu 0:00:02.9).
GigaOpt: setting up router preferences
        design wns: -1.0942
        slack threshold: 0.3558
GigaOpt: 95 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1381 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -4.954 ns

Start Layer Assignment ...
WNS(-4.954ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 149 cadidates out of 46720.
Total Assign Layers on 1 Nets (cpu 0:00:02.9).
GigaOpt: setting up router preferences
        design wns: -4.9542
        slack threshold: -3.5042
GigaOpt: 9 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1381 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5226.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=5226.2M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5226.2M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5226.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.954  | -1.085  | -1.094  | -4.954  |
|           TNS (ns):|-207.787 |-116.201 | -6.743  | -84.843 |
|    Violating Paths:|   865   |   790   |   52    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.016   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.039%
       (95.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5226.2M
**optDesign ... cpu = 0:10:11, real = 0:04:22, mem = 4216.7M, totSessionCpu=2:51:35 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 2138
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2138

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 08:36:50 2023
#
#num needed restored net=0
#need_extraction net=0 (total=46720)
#Processed 39922 dirty instances, 3868 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(22152 insts marked dirty, reset pre-exisiting dirty flag on 24024 insts, 22537 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 08:36:52 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 46714 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:03, memory = 4053.42 (MB), peak = 4975.12 (MB)
#Merging special wires: starts on Thu Mar 23 08:36:55 2023 with memory = 4054.06 (MB), peak = 4975.12 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.9 GB --1.24 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 230.52000 255.71000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 228.52000 252.11000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 197.52000 252.11000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 214.52000 250.29000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 214.27500 250.29000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 210.47500 250.29000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 207.12000 248.51000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 203.32000 248.51000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 222.47500 243.09000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 218.67500 243.09000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 230.47500 241.31000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 226.67500 241.31000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 220.67500 239.49000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 241.47500 237.71000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 234.12000 237.71000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 243.47500 235.89000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 231.12000 235.89000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 217.32000 212.51000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 226.47500 208.91000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 218.52000 208.91000 ) on M1 for NET core1_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#22029 routed nets are extracted.
#    18554 (39.71%) extracted nets are partially routed.
#24067 routed net(s) are imported.
#506 (1.08%) nets are without wires.
#118 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 46720.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 08:36:58 2023
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:06
#Increased memory = 18.79 (MB)
#Total memory = 4061.89 (MB)
#Peak memory = 4975.12 (MB)
#
#
#Start global routing on Thu Mar 23 08:36:58 2023
#
#
#Start global routing initialization on Thu Mar 23 08:36:58 2023
#
#Number of eco nets is 18618
#
#Start global routing data preparation on Thu Mar 23 08:36:58 2023
#
#Start routing resource analysis on Thu Mar 23 08:36:58 2023
#
#Routing resource analysis is done on Thu Mar 23 08:36:59 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    92.59%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.72%
#
#  765 nets (1.64%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 08:36:59 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4068.19 (MB), peak = 4975.12 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 08:36:59 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4069.74 (MB), peak = 4975.12 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4101.58 (MB), peak = 4975.12 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4135.36 (MB), peak = 4975.12 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4135.55 (MB), peak = 4975.12 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4161.80 (MB), peak = 4975.12 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 118 (skipped).
#Total number of routable nets = 46602.
#Total number of nets in the design = 46720.
#
#19124 routable nets have only global wires.
#27478 routable nets have only detail routed wires.
#582 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#293 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                518           63                63           18542  
#-------------------------------------------------------------------------------
#        Total                518           63                63           18542  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                765          108               108           45727  
#-------------------------------------------------------------------------------
#        Total                765          108               108           45727  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  M1            4(0.11%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.11%)
#  M2          103(0.29%)     25(0.07%)      6(0.02%)      1(0.00%)   (0.38%)
#  M3            5(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  M4            7(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    119(0.05%)     25(0.01%)      6(0.00%)      1(0.00%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.06% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 765
#Total wire length = 1306109 um.
#Total half perimeter of net bounding box = 1185104 um.
#Total wire length on LAYER M1 = 3455 um.
#Total wire length on LAYER M2 = 256866 um.
#Total wire length on LAYER M3 = 346547 um.
#Total wire length on LAYER M4 = 300447 um.
#Total wire length on LAYER M5 = 121599 um.
#Total wire length on LAYER M6 = 239289 um.
#Total wire length on LAYER M7 = 4618 um.
#Total wire length on LAYER M8 = 33289 um.
#Total number of vias = 324929
#Total number of multi-cut vias = 223319 ( 68.7%)
#Total number of single cut vias = 101610 ( 31.3%)
#Up-Via Summary (total 324929):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             87796 ( 64.7%)     47844 ( 35.3%)     135640
# M2             11351 (  9.2%)    112399 ( 90.8%)     123750
# M3              1639 (  4.1%)     38401 ( 95.9%)      40040
# M4               334 (  2.2%)     14785 ( 97.8%)      15119
# M5               233 (  2.8%)      8137 ( 97.2%)       8370
# M6               178 ( 17.4%)       847 ( 82.6%)       1025
# M7                79 (  8.0%)       906 ( 92.0%)        985
#-----------------------------------------------------------
#               101610 ( 31.3%)    223319 ( 68.7%)     324929 
#
#Total number of involved priority nets 464
#Maximum src to sink distance for priority net 470.0
#Average of max src_to_sink distance for priority net 61.9
#Average of ave src_to_sink distance for priority net 39.0
#Max overcon = 4 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.02%.
#
#Global routing statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:08
#Increased memory = 103.68 (MB)
#Total memory = 4165.64 (MB)
#Peak memory = 4975.12 (MB)
#
#Finished global routing on Thu Mar 23 08:37:07 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4098.54 (MB), peak = 4975.12 (MB)
#Start Track Assignment.
#Done with 4571 horizontal wires in 2 hboxes and 2678 vertical wires in 2 hboxes.
#Done with 312 horizontal wires in 2 hboxes and 302 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 765
#Total wire length = 1323239 um.
#Total half perimeter of net bounding box = 1185104 um.
#Total wire length on LAYER M1 = 5499 um.
#Total wire length on LAYER M2 = 262785 um.
#Total wire length on LAYER M3 = 355231 um.
#Total wire length on LAYER M4 = 300716 um.
#Total wire length on LAYER M5 = 121674 um.
#Total wire length on LAYER M6 = 239388 um.
#Total wire length on LAYER M7 = 4637 um.
#Total wire length on LAYER M8 = 33310 um.
#Total number of vias = 324929
#Total number of multi-cut vias = 223319 ( 68.7%)
#Total number of single cut vias = 101610 ( 31.3%)
#Up-Via Summary (total 324929):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             87796 ( 64.7%)     47844 ( 35.3%)     135640
# M2             11351 (  9.2%)    112399 ( 90.8%)     123750
# M3              1639 (  4.1%)     38401 ( 95.9%)      40040
# M4               334 (  2.2%)     14785 ( 97.8%)      15119
# M5               233 (  2.8%)      8137 ( 97.2%)       8370
# M6               178 ( 17.4%)       847 ( 82.6%)       1025
# M7                79 (  8.0%)       906 ( 92.0%)        985
#-----------------------------------------------------------
#               101610 ( 31.3%)    223319 ( 68.7%)     324929 
#
#cpu time = 00:00:10, elapsed time = 00:00:07, memory = 4203.04 (MB), peak = 4975.12 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M6        M7        M8        Total 
#	417       97        1         13        9         537       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:32
#Elapsed time = 00:00:23
#Increased memory = 160.97 (MB)
#Total memory = 4204.07 (MB)
#Peak memory = 4975.12 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.5% of the total area was rechecked for DRC, and 68.5% required routing.
#   number of violations = 1474
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           13        5       24        0       66        0        8      116
#	M2          152      111      930        9        2       78        2     1284
#	M3            3        1       39        2        0        3        0       48
#	M4            0        0       20        0        0        0        0       20
#	M5            0        0        1        0        0        0        0        1
#	M6            1        0        4        0        0        0        0        5
#	Totals      169      117     1018       11       68       81       10     1474
#22152 out of 78764 instances (28.1%) need to be verified(marked ipoed), dirty area = 25.7%.
#3.5% of the total area is being checked for drcs
#3.5% of the total area was checked
#   number of violations = 1474
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           13        5       24        0       66        0        8      116
#	M2          152      111      930        9        2       78        2     1284
#	M3            3        1       39        2        0        3        0       48
#	M4            0        0       20        0        0        0        0       20
#	M5            0        0        1        0        0        0        0        1
#	M6            1        0        4        0        0        0        0        5
#	Totals      169      117     1018       11       68       81       10     1474
#cpu time = 00:03:20, elapsed time = 00:00:26, memory = 4690.82 (MB), peak = 4975.12 (MB)
#start 1st optimization iteration ...
#   number of violations = 203
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           13        0       26        5        0        0        4       48
#	M2           24       10       75        4        7       31        0      151
#	M3            1        1        1        0        0        0        0        3
#	M4            0        0        1        0        0        0        0        1
#	Totals       38       11      103        9        7       31        4      203
#    number of process antenna violations = 23
#cpu time = 00:01:04, elapsed time = 00:00:09, memory = 4689.64 (MB), peak = 4975.12 (MB)
#start 2nd optimization iteration ...
#   number of violations = 200
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           12        0       24        5        0        0        4       45
#	M2           25        9       67       11        6       36        0      154
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        1        0        0        0        0        1
#	Totals       37        9       92       16        6       36        4      200
#    number of process antenna violations = 23
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 4689.95 (MB), peak = 4975.12 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 23
#cpu time = 00:00:10, elapsed time = 00:00:01, memory = 4691.16 (MB), peak = 4975.12 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 765
#Total wire length = 1311497 um.
#Total half perimeter of net bounding box = 1185104 um.
#Total wire length on LAYER M1 = 3465 um.
#Total wire length on LAYER M2 = 251751 um.
#Total wire length on LAYER M3 = 347371 um.
#Total wire length on LAYER M4 = 306807 um.
#Total wire length on LAYER M5 = 124039 um.
#Total wire length on LAYER M6 = 240173 um.
#Total wire length on LAYER M7 = 4607 um.
#Total wire length on LAYER M8 = 33283 um.
#Total number of vias = 350859
#Total number of multi-cut vias = 179727 ( 51.2%)
#Total number of single cut vias = 171132 ( 48.8%)
#Up-Via Summary (total 350859):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103703 ( 74.1%)     36277 ( 25.9%)     139980
# M2             50714 ( 36.7%)     87379 ( 63.3%)     138093
# M3             12188 ( 26.6%)     33584 ( 73.4%)      45772
# M4              3205 ( 19.6%)     13146 ( 80.4%)      16351
# M5               958 ( 11.1%)      7711 ( 88.9%)       8669
# M6               247 ( 24.3%)       768 ( 75.7%)       1015
# M7               117 ( 12.0%)       862 ( 88.0%)        979
#-----------------------------------------------------------
#               171132 ( 48.8%)    179727 ( 51.2%)     350859 
#
#Total number of DRC violations = 0
#Cpu time = 00:04:46
#Elapsed time = 00:00:39
#Increased memory = -87.36 (MB)
#Total memory = 4116.75 (MB)
#Peak memory = 4975.12 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4118.80 (MB), peak = 4975.12 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 765
#Total wire length = 1311497 um.
#Total half perimeter of net bounding box = 1185104 um.
#Total wire length on LAYER M1 = 3465 um.
#Total wire length on LAYER M2 = 251751 um.
#Total wire length on LAYER M3 = 347371 um.
#Total wire length on LAYER M4 = 306807 um.
#Total wire length on LAYER M5 = 124039 um.
#Total wire length on LAYER M6 = 240173 um.
#Total wire length on LAYER M7 = 4607 um.
#Total wire length on LAYER M8 = 33283 um.
#Total number of vias = 350859
#Total number of multi-cut vias = 179727 ( 51.2%)
#Total number of single cut vias = 171132 ( 48.8%)
#Up-Via Summary (total 350859):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103703 ( 74.1%)     36277 ( 25.9%)     139980
# M2             50714 ( 36.7%)     87379 ( 63.3%)     138093
# M3             12188 ( 26.6%)     33584 ( 73.4%)      45772
# M4              3205 ( 19.6%)     13146 ( 80.4%)      16351
# M5               958 ( 11.1%)      7711 ( 88.9%)       8669
# M6               247 ( 24.3%)       768 ( 75.7%)       1015
# M7               117 ( 12.0%)       862 ( 88.0%)        979
#-----------------------------------------------------------
#               171132 ( 48.8%)    179727 ( 51.2%)     350859 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 23
#
#
#Total number of nets with non-default rule or having extra spacing = 765
#Total wire length = 1311497 um.
#Total half perimeter of net bounding box = 1185104 um.
#Total wire length on LAYER M1 = 3465 um.
#Total wire length on LAYER M2 = 251751 um.
#Total wire length on LAYER M3 = 347371 um.
#Total wire length on LAYER M4 = 306807 um.
#Total wire length on LAYER M5 = 124039 um.
#Total wire length on LAYER M6 = 240173 um.
#Total wire length on LAYER M7 = 4607 um.
#Total wire length on LAYER M8 = 33283 um.
#Total number of vias = 350859
#Total number of multi-cut vias = 179727 ( 51.2%)
#Total number of single cut vias = 171132 ( 48.8%)
#Up-Via Summary (total 350859):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103703 ( 74.1%)     36277 ( 25.9%)     139980
# M2             50714 ( 36.7%)     87379 ( 63.3%)     138093
# M3             12188 ( 26.6%)     33584 ( 73.4%)      45772
# M4              3205 ( 19.6%)     13146 ( 80.4%)      16351
# M5               958 ( 11.1%)      7711 ( 88.9%)       8669
# M6               247 ( 24.3%)       768 ( 75.7%)       1015
# M7               117 ( 12.0%)       862 ( 88.0%)        979
#-----------------------------------------------------------
#               171132 ( 48.8%)    179727 ( 51.2%)     350859 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 23
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 23 08:37:58 2023
#
#
#Start Post Route Wire Spread.
#Done with 3033 horizontal wires in 3 hboxes and 3766 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 765
#Total wire length = 1313662 um.
#Total half perimeter of net bounding box = 1185104 um.
#Total wire length on LAYER M1 = 3467 um.
#Total wire length on LAYER M2 = 252181 um.
#Total wire length on LAYER M3 = 348048 um.
#Total wire length on LAYER M4 = 307441 um.
#Total wire length on LAYER M5 = 124315 um.
#Total wire length on LAYER M6 = 240306 um.
#Total wire length on LAYER M7 = 4611 um.
#Total wire length on LAYER M8 = 33292 um.
#Total number of vias = 350859
#Total number of multi-cut vias = 179727 ( 51.2%)
#Total number of single cut vias = 171132 ( 48.8%)
#Up-Via Summary (total 350859):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103703 ( 74.1%)     36277 ( 25.9%)     139980
# M2             50714 ( 36.7%)     87379 ( 63.3%)     138093
# M3             12188 ( 26.6%)     33584 ( 73.4%)      45772
# M4              3205 ( 19.6%)     13146 ( 80.4%)      16351
# M5               958 ( 11.1%)      7711 ( 88.9%)       8669
# M6               247 ( 24.3%)       768 ( 75.7%)       1015
# M7               117 ( 12.0%)       862 ( 88.0%)        979
#-----------------------------------------------------------
#               171132 ( 48.8%)    179727 ( 51.2%)     350859 
#
#   number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:09, memory = 4232.20 (MB), peak = 4975.12 (MB)
#CELL_VIEW dualcore,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 23
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 765
#Total wire length = 1313662 um.
#Total half perimeter of net bounding box = 1185104 um.
#Total wire length on LAYER M1 = 3467 um.
#Total wire length on LAYER M2 = 252181 um.
#Total wire length on LAYER M3 = 348048 um.
#Total wire length on LAYER M4 = 307441 um.
#Total wire length on LAYER M5 = 124315 um.
#Total wire length on LAYER M6 = 240306 um.
#Total wire length on LAYER M7 = 4611 um.
#Total wire length on LAYER M8 = 33292 um.
#Total number of vias = 350859
#Total number of multi-cut vias = 179727 ( 51.2%)
#Total number of single cut vias = 171132 ( 48.8%)
#Up-Via Summary (total 350859):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103703 ( 74.1%)     36277 ( 25.9%)     139980
# M2             50714 ( 36.7%)     87379 ( 63.3%)     138093
# M3             12188 ( 26.6%)     33584 ( 73.4%)      45772
# M4              3205 ( 19.6%)     13146 ( 80.4%)      16351
# M5               958 ( 11.1%)      7711 ( 88.9%)       8669
# M6               247 ( 24.3%)       768 ( 75.7%)       1015
# M7               117 ( 12.0%)       862 ( 88.0%)        979
#-----------------------------------------------------------
#               171132 ( 48.8%)    179727 ( 51.2%)     350859 
#
#detailRoute Statistics:
#Cpu time = 00:05:09
#Elapsed time = 00:00:51
#Increased memory = -100.61 (MB)
#Total memory = 4103.50 (MB)
#Peak memory = 4975.12 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:05:48
#Elapsed time = 00:01:18
#Increased memory = -176.57 (MB)
#Total memory = 4040.13 (MB)
#Peak memory = 4975.12 (MB)
#Number of warnings = 21
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 08:38:08 2023
#
**optDesign ... cpu = 0:16:00, real = 0:05:40, mem = 3848.1M, totSessionCpu=2:57:23 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=78764 and nets=46720 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/dualcore_26046_g3XV87.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5014.6M)
Extracted 10.0004% (CPU Time= 0:00:02.3  MEM= 5075.1M)
Extracted 20.0003% (CPU Time= 0:00:02.7  MEM= 5075.1M)
Extracted 30.0003% (CPU Time= 0:00:03.2  MEM= 5075.1M)
Extracted 40.0003% (CPU Time= 0:00:03.9  MEM= 5079.1M)
Extracted 50.0003% (CPU Time= 0:00:04.8  MEM= 5079.1M)
Extracted 60.0003% (CPU Time= 0:00:06.3  MEM= 5079.1M)
Extracted 70.0002% (CPU Time= 0:00:07.9  MEM= 5079.1M)
Extracted 80.0002% (CPU Time= 0:00:08.3  MEM= 5079.1M)
Extracted 90.0002% (CPU Time= 0:00:09.2  MEM= 5079.1M)
Extracted 100% (CPU Time= 0:00:11.2  MEM= 5079.1M)
Number of Extracted Resistors     : 933923
Number of Extracted Ground Cap.   : 914786
Number of Extracted Coupling Cap. : 1726324
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5055.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.2  Real Time: 0:00:14.0  MEM: 5055.773M)
**optDesign ... cpu = 0:16:15, real = 0:05:54, mem = 3852.8M, totSessionCpu=2:57:39 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4965.84)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 46977
AAE_INFO-618: Total number of nets in the design is 46720,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5315.85 CPU=0:00:17.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5315.85 CPU=0:00:19.6 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5283.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5315.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4984.96)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 46977. 
Total number of fetched objects 46977
AAE_INFO-618: Total number of nets in the design is 46720,  31.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5239.21 CPU=0:00:13.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5239.21 CPU=0:00:14.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:44.9 real=0:00:09.0 totSessionCpu=2:58:24 mem=5239.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=5239.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=5239.2M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5247.2M
** Profile ** DRVs :  cpu=0:00:01.3, mem=5269.7M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.945  | -1.087  | -1.115  | -4.945  |
|           TNS (ns):|-212.959 |-121.480 | -6.667  | -84.811 |
|    Violating Paths:|   923   |   851   |   49    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.017   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.039%
       (95.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5269.7M
**optDesign ... cpu = 0:17:02, real = 0:06:06, mem = 4085.7M, totSessionCpu=2:58:26 **
**optDesign ... cpu = 0:17:02, real = 0:06:06, mem = 4085.7M, totSessionCpu=2:58:26 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -4.945
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 661 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:58:26.4/0:54:36.1 (3.3), mem = 4984.7M
(I,S,L,T): WC_VIEW: 45.5254, 42.1639, 1.96167, 89.651
*info: 661 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -4.945 TNS Slack -212.962 Density 95.00
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.945| -84.811|
|reg2cgate |-1.115|  -6.667|
|reg2reg   |-1.087|-121.483|
|HEPG      |-1.115|-128.151|
|All Paths |-4.945|-212.962|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.115|   -4.945|-128.151| -212.962|    95.00%|   0:00:00.0| 5314.5M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.115|   -4.945|-128.151| -212.962|    95.00%|   0:00:01.0| 5429.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.115|   -4.945|-128.151| -212.962|    95.00%|   0:00:00.0| 5429.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.115|   -4.945|-128.151| -212.962|    95.00%|   0:00:00.0| 5429.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_3_/D                          |
|  -1.115|   -4.945|-128.151| -212.962|    95.00%|   0:00:01.0| 5429.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__7_/D               |
|  -1.115|   -4.945|-128.151| -212.962|    95.00%|   0:00:00.0| 5429.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.115|   -4.945|-128.151| -212.962|    95.00%|   0:00:01.0| 5429.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.5 real=0:00:03.0 mem=5429.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:04.9 real=0:00:03.0 mem=5429.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.945| -84.811|
|reg2cgate |-1.115|  -6.667|
|reg2reg   |-1.087|-121.483|
|HEPG      |-1.115|-128.151|
|All Paths |-4.945|-212.962|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.945| -84.811|
|reg2cgate |-1.115|  -6.667|
|reg2reg   |-1.087|-121.483|
|HEPG      |-1.115|-128.151|
|All Paths |-4.945|-212.962|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 661 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 107 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:05.6 real=0:00:03.0 mem=5429.0M) ***
(I,S,L,T): WC_VIEW: 45.5254, 42.1639, 1.96167, 89.651
*** SetupOpt [finish] : cpu/real = 0:00:17.9/0:00:15.3 (1.2), totSession cpu/real = 2:58:44.3/0:54:51.4 (3.3), mem = 5221.0M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:17:21, real = 0:06:21, mem = 4272.6M, totSessionCpu=2:58:44 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=5032.52M, totSessionCpu=2:58:46).
**optDesign ... cpu = 0:17:22, real = 0:06:22, mem = 4271.8M, totSessionCpu=2:58:46 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4281.84MB/6294.55MB/4852.74MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4281.84MB/6294.55MB/4852.74MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4281.84MB/6294.55MB/4852.74MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 08:38:52 (2023-Mar-23 15:38:52 GMT)
2023-Mar-23 08:38:52 (2023-Mar-23 15:38:52 GMT): 10%
2023-Mar-23 08:38:52 (2023-Mar-23 15:38:52 GMT): 20%
2023-Mar-23 08:38:52 (2023-Mar-23 15:38:52 GMT): 30%
2023-Mar-23 08:38:52 (2023-Mar-23 15:38:52 GMT): 40%
2023-Mar-23 08:38:52 (2023-Mar-23 15:38:52 GMT): 50%
2023-Mar-23 08:38:53 (2023-Mar-23 15:38:53 GMT): 60%
2023-Mar-23 08:38:53 (2023-Mar-23 15:38:53 GMT): 70%
2023-Mar-23 08:38:53 (2023-Mar-23 15:38:53 GMT): 80%
2023-Mar-23 08:38:53 (2023-Mar-23 15:38:53 GMT): 90%

Finished Levelizing
2023-Mar-23 08:38:53 (2023-Mar-23 15:38:53 GMT)

Starting Activity Propagation
2023-Mar-23 08:38:53 (2023-Mar-23 15:38:53 GMT)
2023-Mar-23 08:38:53 (2023-Mar-23 15:38:53 GMT): 10%
2023-Mar-23 08:38:53 (2023-Mar-23 15:38:53 GMT): 20%

Finished Activity Propagation
2023-Mar-23 08:38:54 (2023-Mar-23 15:38:54 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=4282.53MB/6294.55MB/4852.74MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 08:38:54 (2023-Mar-23 15:38:54 GMT)
2023-Mar-23 08:38:55 (2023-Mar-23 15:38:55 GMT): 10%
2023-Mar-23 08:38:55 (2023-Mar-23 15:38:55 GMT): 20%
2023-Mar-23 08:38:56 (2023-Mar-23 15:38:56 GMT): 30%
2023-Mar-23 08:38:56 (2023-Mar-23 15:38:56 GMT): 40%
2023-Mar-23 08:38:56 (2023-Mar-23 15:38:56 GMT): 50%
2023-Mar-23 08:38:56 (2023-Mar-23 15:38:56 GMT): 60%
2023-Mar-23 08:38:56 (2023-Mar-23 15:38:56 GMT): 70%
2023-Mar-23 08:38:56 (2023-Mar-23 15:38:56 GMT): 80%
2023-Mar-23 08:38:56 (2023-Mar-23 15:38:56 GMT): 90%

Finished Calculating power
2023-Mar-23 08:38:56 (2023-Mar-23 15:38:56 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=4287.85MB/6374.58MB/4852.74MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4287.85MB/6374.58MB/4852.74MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=4287.85MB/6374.58MB/4852.74MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4287.85MB/6374.58MB/4852.74MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 08:38:56 (2023-Mar-23 15:38:56 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       47.36356571 	   49.7583%
Total Switching Power:      45.76164042 	   48.0754%
Total Leakage Power:         2.06201023 	    2.1663%
Total Power:                95.18721624
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.24       3.238      0.5813       27.06       28.43
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.194e-05
Physical-Only                          0           0      0.6833      0.6833      0.7178
Combinational                       21.1       38.93      0.7367       60.76       63.84
Clock (Combinational)              1.753       2.773      0.0306       4.556       4.787
Clock (Sequential)                 1.273      0.8236     0.03017       2.127       2.235
-----------------------------------------------------------------------------------------
Total                              47.36       45.76       2.062       95.19         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      47.36       45.76       2.062       95.19         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.053       1.358     0.02585       2.437        2.56
clk1                               1.973       2.238     0.03492       4.246       4.461
-----------------------------------------------------------------------------------------
Total                              3.026       3.596     0.06077       6.683       7.021
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4332.86MB/6427.08MB/4852.74MB)


Output file is ./timingReports/dualcore_postRoute.power.
**optDesign ... cpu = 0:17:33, real = 0:06:29, mem = 4271.1M, totSessionCpu=2:58:56 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:17:33, real = 0:06:29, mem = 4261.5M, totSessionCpu=2:58:56 **
** Profile ** Start :  cpu=0:00:00.0, mem=5082.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=5082.5M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 46977
AAE_INFO-618: Total number of nets in the design is 46720,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=94.125 CPU=0:00:16.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=94.125 CPU=0:00:18.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 62.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 94.1M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 46977. 
Total number of fetched objects 46977
AAE_INFO-618: Total number of nets in the design is 46720,  12.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=20.4883 CPU=0:00:06.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=20.4883 CPU=0:00:06.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:34.2 real=0:00:07.0 totSessionCpu=0:02:14 mem=20.5M)
** Profile ** Overall slacks :  cpu=0:00:34.8, mem=28.5M
** Profile ** Total reports :  cpu=0:00:00.8, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:39.0/0:00:09.9 (4.0), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:38.0, mem=5168.0M
** Profile ** Total reports :  cpu=0:00:00.6, mem=5094.0M
** Profile ** DRVs :  cpu=0:00:02.2, mem=5098.5M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.945  | -1.087  | -1.115  | -4.945  |
|           TNS (ns):|-212.959 |-121.480 | -6.667  | -84.811 |
|    Violating Paths:|   923   |   851   |   49    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.662  | -1.662  |  0.054  |  0.000  |
|           TNS (ns):|-113.964 |-113.964 |  0.000  |  0.000  |
|    Violating Paths:|   240   |   240   |    0    |    0    |
|          All Paths:|  8489   |  8271   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.017   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.039%
       (95.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5098.5M
**optDesign ... cpu = 0:18:14, real = 0:06:43, mem = 4243.3M, totSessionCpu=2:59:38 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4162.4M, totSessionCpu=2:59:38 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 08:39:16 (2023-Mar-23 15:39:16 GMT)
2023-Mar-23 08:39:16 (2023-Mar-23 15:39:16 GMT): 10%
2023-Mar-23 08:39:17 (2023-Mar-23 15:39:17 GMT): 20%

Finished Activity Propagation
2023-Mar-23 08:39:17 (2023-Mar-23 15:39:17 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 4492.0M, totSessionCpu=2:59:53 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5346.0M, init mem=5346.0M)
*info: Placed = 78764          (Fixed = 449)
*info: Unplaced = 0           
Placement Density:94.96%(283936/299019)
Placement Density (including fixed std cells):94.96%(283936/299019)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=5342.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 44688

Instance distribution across the VT partitions:

 LVT : inst = 10459 (23.4%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10459 (23.4%)

 HVT : inst = 34229 (76.6%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 34229 (76.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=78764 and nets=46720 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/dualcore_26046_g3XV87.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5334.0M)
Extracted 10.0004% (CPU Time= 0:00:02.4  MEM= 5402.4M)
Extracted 20.0003% (CPU Time= 0:00:02.8  MEM= 5402.4M)
Extracted 30.0003% (CPU Time= 0:00:03.2  MEM= 5402.4M)
Extracted 40.0003% (CPU Time= 0:00:03.9  MEM= 5406.4M)
Extracted 50.0003% (CPU Time= 0:00:04.8  MEM= 5406.4M)
Extracted 60.0003% (CPU Time= 0:00:06.3  MEM= 5406.4M)
Extracted 70.0002% (CPU Time= 0:00:07.9  MEM= 5406.4M)
Extracted 80.0002% (CPU Time= 0:00:08.4  MEM= 5406.4M)
Extracted 90.0002% (CPU Time= 0:00:09.3  MEM= 5406.4M)
Extracted 100% (CPU Time= 0:00:11.3  MEM= 5406.4M)
Number of Extracted Resistors     : 933923
Number of Extracted Ground Cap.   : 914786
Number of Extracted Coupling Cap. : 1726324
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5374.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.4  Real Time: 0:00:14.0  MEM: 5374.367M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5290.64)
Total number of fetched objects 46977
AAE_INFO-618: Total number of nets in the design is 46720,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5645.64 CPU=0:00:17.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5645.64 CPU=0:00:18.8 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5613.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5645.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5278.76)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 46977. 
Total number of fetched objects 46977
AAE_INFO-618: Total number of nets in the design is 46720,  31.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5552.01 CPU=0:00:13.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5552.01 CPU=0:00:14.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:43.0 real=0:00:08.0 totSessionCpu=3:00:54 mem=5552.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=5552.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=5552.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5560.0M
** Profile ** DRVs :  cpu=0:00:01.2, mem=5582.5M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.945  | -1.087  | -1.115  | -4.945  |
|           TNS (ns):|-212.959 |-121.480 | -6.667  | -84.811 |
|    Violating Paths:|   923   |   851   |   49    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.017   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.039%
       (95.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5582.5M
**optDesign ... cpu = 0:01:19, real = 0:00:36, mem = 4398.7M, totSessionCpu=3:00:57 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       661 (unrouted=0, trialRouted=0, noStatus=0, routed=661, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 46059 (unrouted=118, trialRouted=0, noStatus=0, routed=45941, fixed=0, [crossesIlmBoundary=0, tooFewTerms=118, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 659 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 298879.200um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5275
      Delay constrained sinks:     5274
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5275 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ----------------------------------------------------------------------------
       0          0        595     [min=1, max=420, avg=63, sd=58, total=37215]
       0          1         47     [min=1, max=610, avg=99, sd=147, total=4630]
       0          2          3     [min=17, max=336, avg=183, sd=160, total=549]
       1          1         16     [min=6, max=405, avg=120, sd=124, total=1926]
    ----------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.8 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=311, i=12, icg=334, nicg=2, l=0, total=659
    cell areas       : b=1446.480um^2, i=28.080um^2, icg=2897.280um^2, nicg=11.160um^2, l=0.000um^2, total=4383.000um^2
    cell capacitance : b=0.807pF, i=0.047pF, icg=0.660pF, nicg=0.006pF, l=0.000pF, total=1.521pF
    sink capacitance : count=10295, total=8.257pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.683pF, leaf=12.491pF, total=14.175pF
    wire lengths     : top=0.000um, trunk=11565.570um, leaf=83307.455um, total=94873.025um
    hp wire lengths  : top=0.000um, trunk=9961.400um, leaf=33827.300um, total=43788.700um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=15, worst=[0.024ns, 0.021ns, 0.020ns, 0.018ns, 0.015ns, 0.012ns, 0.011ns, 0.010ns, 0.009ns, 0.004ns, ...]} avg=0.010ns sd=0.008ns sum=0.154ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=279 avg=0.040ns sd=0.021ns min=0.007ns max=0.099ns {233 <= 0.063ns, 33 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=382 avg=0.090ns sd=0.012ns min=0.017ns max=0.129ns {11 <= 0.063ns, 83 <= 0.084ns, 152 <= 0.094ns, 73 <= 0.100ns, 48 <= 0.105ns} {6 <= 0.110ns, 2 <= 0.115ns, 5 <= 0.126ns, 2 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 9 CKBD16: 41 BUFFD12: 5 CKBD12: 58 BUFFD8: 1 CKBD8: 12 CKBD6: 3 BUFFD4: 10 CKBD4: 5 CKBD3: 28 BUFFD2: 4 CKBD2: 42 BUFFD1: 36 CKBD1: 15 BUFFD0: 9 CKBD0: 33 
     Invs: CKND16: 2 INVD2: 4 CKND1: 4 INVD0: 2 
     ICGs: CKLNQD16: 13 CKLNQD12: 17 CKLNQD8: 81 CKLNQD6: 20 CKLNQD4: 6 CKLNQD3: 105 CKLNQD2: 42 CKLNQD1: 50 
    NICGs: AN2D8: 1 AN2D4: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.401, max=5.568, avg=0.554, sd=0.499], skew [5.166 vs 0.057*], 69.9% {0.411, 0.468} (wid=0.063 ws=0.046) (gid=5.510 gs=5.138)
    skew_group clk2/CON: insertion delay [min=0.308, max=0.564, avg=0.367, sd=0.031], skew [0.257 vs 0.057*], 87% {0.325, 0.382} (wid=0.041 ws=0.035) (gid=0.546 gs=0.270)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 6 fragments, 8 fraglets and 10 vertices; 61 variables and 172 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.8 real=0:00:00.8)
  Fixing DRVs...
  Fixing clock tree DRVs: ...Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 661, tested: 661, violation detected: 15, violation ignored (due to small violation): 0, cannot run: 0, attempted: 15, unsuccessful: 0, sized: 1
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized            Downsized    Swapped Same Size    Total Changed      Not Sized
  -------------------------------------------------------------------------------------------------------------------------
  top                0                    0                  0            0                    0                  0
  trunk              0                    0                  0            0                    0                  0
  leaf              15 [100.0%]           1 (6.7%)           0            0                    1 (6.7%)          14 (93.3%)
  -------------------------------------------------------------------------------------------------------------------------
  Total             15 [100.0%]           1 (6.7%)           0            0                    1 (6.7%)          14 (93.3%)
  -------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 14, Area change: 2.520um^2 (0.057%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=311, i=12, icg=334, nicg=2, l=0, total=659
    cell areas       : b=1446.480um^2, i=28.080um^2, icg=2899.800um^2, nicg=11.160um^2, l=0.000um^2, total=4385.520um^2
    cell capacitance : b=0.807pF, i=0.047pF, icg=0.661pF, nicg=0.006pF, l=0.000pF, total=1.522pF
    sink capacitance : count=10295, total=8.257pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.683pF, leaf=12.491pF, total=14.175pF
    wire lengths     : top=0.000um, trunk=11565.570um, leaf=83307.455um, total=94873.025um
    hp wire lengths  : top=0.000um, trunk=9961.400um, leaf=33827.300um, total=43788.700um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=14, worst=[0.024ns, 0.021ns, 0.020ns, 0.018ns, 0.015ns, 0.012ns, 0.011ns, 0.010ns, 0.009ns, 0.004ns, ...]} avg=0.011ns sd=0.008ns sum=0.152ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=279 avg=0.040ns sd=0.021ns min=0.007ns max=0.099ns {233 <= 0.063ns, 33 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=382 avg=0.090ns sd=0.012ns min=0.017ns max=0.129ns {11 <= 0.063ns, 84 <= 0.084ns, 152 <= 0.094ns, 73 <= 0.100ns, 48 <= 0.105ns} {5 <= 0.110ns, 2 <= 0.115ns, 5 <= 0.126ns, 2 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 9 CKBD16: 41 BUFFD12: 5 CKBD12: 58 BUFFD8: 1 CKBD8: 12 CKBD6: 3 BUFFD4: 10 CKBD4: 5 CKBD3: 28 BUFFD2: 4 CKBD2: 42 BUFFD1: 36 CKBD1: 15 BUFFD0: 9 CKBD0: 33 
     Invs: CKND16: 2 INVD2: 4 CKND1: 4 INVD0: 2 
     ICGs: CKLNQD16: 13 CKLNQD12: 17 CKLNQD8: 82 CKLNQD6: 20 CKLNQD4: 5 CKLNQD3: 105 CKLNQD2: 42 CKLNQD1: 50 
    NICGs: AN2D8: 1 AN2D4: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.401, max=5.568, avg=0.554, sd=0.499], skew [5.166 vs 0.057*], 69.7% {0.411, 0.468} (wid=0.063 ws=0.045) (gid=5.510 gs=5.138)
    skew_group clk2/CON: insertion delay [min=0.308, max=0.564, avg=0.367, sd=0.031], skew [0.257 vs 0.057*], 87% {0.325, 0.382} (wid=0.041 ws=0.035) (gid=0.546 gs=0.270)
  Fixing DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
  Set dirty flag on 30 insts, 74 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.8 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=311, i=12, icg=334, nicg=2, l=0, total=659
    cell areas       : b=1446.480um^2, i=28.080um^2, icg=2899.800um^2, nicg=11.160um^2, l=0.000um^2, total=4385.520um^2
    cell capacitance : b=0.807pF, i=0.047pF, icg=0.661pF, nicg=0.006pF, l=0.000pF, total=1.522pF
    sink capacitance : count=10295, total=8.257pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.683pF, leaf=12.491pF, total=14.175pF
    wire lengths     : top=0.000um, trunk=11565.570um, leaf=83307.455um, total=94873.025um
    hp wire lengths  : top=0.000um, trunk=9961.400um, leaf=33827.300um, total=43788.700um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=14, worst=[0.024ns, 0.021ns, 0.020ns, 0.018ns, 0.015ns, 0.012ns, 0.011ns, 0.010ns, 0.009ns, 0.004ns, ...]} avg=0.011ns sd=0.008ns sum=0.152ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=279 avg=0.040ns sd=0.021ns min=0.007ns max=0.099ns {233 <= 0.063ns, 33 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=382 avg=0.090ns sd=0.012ns min=0.017ns max=0.129ns {11 <= 0.063ns, 84 <= 0.084ns, 152 <= 0.094ns, 73 <= 0.100ns, 48 <= 0.105ns} {5 <= 0.110ns, 2 <= 0.115ns, 5 <= 0.126ns, 2 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 9 CKBD16: 41 BUFFD12: 5 CKBD12: 58 BUFFD8: 1 CKBD8: 12 CKBD6: 3 BUFFD4: 10 CKBD4: 5 CKBD3: 28 BUFFD2: 4 CKBD2: 42 BUFFD1: 36 CKBD1: 15 BUFFD0: 9 CKBD0: 33 
     Invs: CKND16: 2 INVD2: 4 CKND1: 4 INVD0: 2 
     ICGs: CKLNQD16: 13 CKLNQD12: 17 CKLNQD8: 82 CKLNQD6: 20 CKLNQD4: 5 CKLNQD3: 105 CKLNQD2: 42 CKLNQD1: 50 
    NICGs: AN2D8: 1 AN2D4: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.401, max=5.568, avg=0.554, sd=0.499], skew [5.166 vs 0.057*], 69.7% {0.411, 0.468} (wid=0.063 ws=0.045) (gid=5.510 gs=5.138)
    skew_group clk2/CON: insertion delay [min=0.308, max=0.564, avg=0.367, sd=0.031], skew [0.257 vs 0.057*], 87% {0.325, 0.382} (wid=0.041 ws=0.035) (gid=0.546 gs=0.270)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       661 (unrouted=0, trialRouted=0, noStatus=0, routed=661, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 46059 (unrouted=118, trialRouted=0, noStatus=0, routed=45941, fixed=0, [crossesIlmBoundary=0, tooFewTerms=118, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:08.0 real=0:00:05.6)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 5296.45M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 661 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:01:12.2/0:55:56.9 (3.2), mem = 5296.5M
(I,S,L,T): WC_VIEW: 45.5204, 42.1652, 1.96167, 89.6473
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     4|     4|    -0.02|     0|     0|     0|     0|     0|     0|    -4.94|  -212.97|       0|       0|       0|  95.00|          |         |
|     0|     0|     0.00|     3|     3|    -0.02|     0|     0|     0|     0|     0|     0|    -4.94|  -212.97|       1|       0|       0|  95.00| 0:00:00.0|  5870.2M|
|     0|     0|     0.00|     3|     3|    -0.02|     0|     0|     0|     0|     0|     0|    -4.94|  -212.97|       0|       0|       0|  95.00| 0:00:00.0|  5889.3M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 661 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 107 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:03.8 real=0:00:02.0 mem=5889.3M) ***

(I,S,L,T): WC_VIEW: 45.5204, 42.1652, 1.96169, 89.6473
*** DrvOpt [finish] : cpu/real = 0:00:10.7/0:00:08.9 (1.2), totSession cpu/real = 3:01:22.9/0:56:05.9 (3.2), mem = 5679.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:01:23 mem=5679.8M) ***
Move report: Detail placement moves 3 insts, mean move: 1.73 um, max move: 2.40 um
	Max move on inst (normalizer_inst/U3434): (317.40, 348.40) --> (319.80, 348.40)
	Runtime: CPU: 0:00:03.9 REAL: 0:00:03.0 MEM: 5679.8MB
Summary Report:
Instances move: 3 (out of 44310 movable)
Instances flipped: 0
Mean displacement: 1.73 um
Max displacement: 2.40 um (Instance: normalizer_inst/U3434) (317.4, 348.4) -> (319.8, 348.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2XD1
Runtime: CPU: 0:00:04.1 REAL: 0:00:03.0 MEM: 5679.8MB
*** Finished refinePlace (3:01:27 mem=5679.8M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:50, real = 0:00:56, mem = 4564.4M, totSessionCpu=3:01:28 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:16, Mem = 5353.84M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=5353.8M
** Profile ** Other data :  cpu=0:00:00.4, mem=5353.8M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5433.3M
** Profile ** DRVs :  cpu=0:00:01.3, mem=5431.8M

------------------------------------------------------------
     SI Timing Summary (cpu=0.26min real=0.20min mem=5353.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.944  | -1.086  | -1.115  | -4.944  |
|           TNS (ns):|-212.971 |-121.496 | -6.678  | -84.796 |
|    Violating Paths:|   927   |   855   |   49    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.017   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.041%
       (95.002% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5431.8M
**optDesign ... cpu = 0:01:52, real = 0:00:57, mem = 4554.5M, totSessionCpu=3:01:30 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:54, real = 0:00:59, mem = 4532.1M, totSessionCpu=3:01:32 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=5342.25M, totSessionCpu=3:01:34).
**optDesign ... cpu = 0:01:56, real = 0:00:59, mem = 4532.5M, totSessionCpu=3:01:34 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=5342.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=5342.2M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5421.7M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5421.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.944  | -1.086  | -1.115  | -4.944  |
|           TNS (ns):|-212.971 |-121.496 | -6.678  | -84.796 |
|    Violating Paths:|   927   |   855   |   49    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.017   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.041%
       (95.002% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5421.7M
**optDesign ... cpu = 0:01:59, real = 0:01:01, mem = 4520.1M, totSessionCpu=3:01:37 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 55
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 55

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 08:40:12 2023
#
#num needed restored net=0
#need_extraction net=0 (total=46721)
#Processed 8 dirty instances, 20 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(5 insts marked dirty, reset pre-exisiting dirty flag on 34 insts, 17 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 08:40:14 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 46715 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4467.67 (MB), peak = 4975.12 (MB)
#Merging special wires: starts on Thu Mar 23 08:40:17 2023 with memory = 4468.64 (MB), peak = 4975.12 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.9 GB --1.23 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 319.49500 349.30000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_1__fifo_instance/FE_OFN121_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 318.29500 351.10000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_1__fifo_instance/net4329. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 183.48500 162.10000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_0__fifo_instance/FE_PDN8624_n_Logic0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 322.15000 349.30000 ) on M1 for NET normalizer_inst/FE_PHN5849_FE_OFN16062_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 320.34500 349.50500 ) on M1 for NET normalizer_inst/n14750. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 321.40500 349.40000 ) on M1 for NET normalizer_inst/FE_PHN7414_FE_OFN16062_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 318.11500 349.40500 ) on M1 for NET core1_inst/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_8_1a/out_sub0_2[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 318.49000 349.30000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_1__fifo_instance/q5[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 183.00000 162.20000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_0__fifo_instance/n_Logic0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 320.80000 349.40000 ) on M1 for NET normalizer_inst/n5366. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 320.20000 349.40000 ) on M1 for NET normalizer_inst/n5367. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 319.27000 349.30000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_1__fifo_instance/q4[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#15 routed nets are extracted.
#    12 (0.03%) extracted nets are partially routed.
#46588 routed net(s) are imported.
#118 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 46721.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 08:40:18 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 11.75 (MB)
#Total memory = 4469.96 (MB)
#Peak memory = 4975.12 (MB)
#
#
#Start global routing on Thu Mar 23 08:40:18 2023
#
#
#Start global routing initialization on Thu Mar 23 08:40:18 2023
#
#Number of eco nets is 12
#
#Start global routing data preparation on Thu Mar 23 08:40:18 2023
#
#Start routing resource analysis on Thu Mar 23 08:40:18 2023
#
#Routing resource analysis is done on Thu Mar 23 08:40:19 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    92.59%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.72%
#
#  765 nets (1.64%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 08:40:19 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4476.79 (MB), peak = 4975.12 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 08:40:19 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4478.01 (MB), peak = 4975.12 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4479.59 (MB), peak = 4975.12 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4479.75 (MB), peak = 4975.12 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4483.11 (MB), peak = 4975.12 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 118 (skipped).
#Total number of routable nets = 46603.
#Total number of nets in the design = 46721.
#
#12 routable nets have only global wires.
#46591 routable nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#874 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              11  
#------------------------------------------------
#        Total                  1              11  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                765          108               108           45728  
#-------------------------------------------------------------------------------
#        Total                765          108               108           45728  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 765
#Total wire length = 1313686 um.
#Total half perimeter of net bounding box = 1185102 um.
#Total wire length on LAYER M1 = 3467 um.
#Total wire length on LAYER M2 = 252203 um.
#Total wire length on LAYER M3 = 348061 um.
#Total wire length on LAYER M4 = 307430 um.
#Total wire length on LAYER M5 = 124315 um.
#Total wire length on LAYER M6 = 240306 um.
#Total wire length on LAYER M7 = 4611 um.
#Total wire length on LAYER M8 = 33292 um.
#Total number of vias = 350865
#Total number of multi-cut vias = 179726 ( 51.2%)
#Total number of single cut vias = 171139 ( 48.8%)
#Up-Via Summary (total 350865):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103705 ( 74.1%)     36277 ( 25.9%)     139982
# M2             50718 ( 36.7%)     87379 ( 63.3%)     138097
# M3             12189 ( 26.6%)     33583 ( 73.4%)      45772
# M4              3205 ( 19.6%)     13146 ( 80.4%)      16351
# M5               958 ( 11.1%)      7711 ( 88.9%)       8669
# M6               247 ( 24.3%)       768 ( 75.7%)       1015
# M7               117 ( 12.0%)       862 ( 88.0%)        979
#-----------------------------------------------------------
#               171139 ( 48.8%)    179726 ( 51.2%)     350865 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 84.0
#Average of max src_to_sink distance for priority net 84.0
#Average of ave src_to_sink distance for priority net 53.1
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:03
#Increased memory = 17.10 (MB)
#Total memory = 4487.06 (MB)
#Peak memory = 4975.12 (MB)
#
#Finished global routing on Thu Mar 23 08:40:21 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4478.28 (MB), peak = 4975.12 (MB)
#Start Track Assignment.
#Done with 4 horizontal wires in 2 hboxes and 5 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 765
#Total wire length = 1313699 um.
#Total half perimeter of net bounding box = 1185102 um.
#Total wire length on LAYER M1 = 3468 um.
#Total wire length on LAYER M2 = 252206 um.
#Total wire length on LAYER M3 = 348066 um.
#Total wire length on LAYER M4 = 307434 um.
#Total wire length on LAYER M5 = 124315 um.
#Total wire length on LAYER M6 = 240306 um.
#Total wire length on LAYER M7 = 4611 um.
#Total wire length on LAYER M8 = 33292 um.
#Total number of vias = 350865
#Total number of multi-cut vias = 179726 ( 51.2%)
#Total number of single cut vias = 171139 ( 48.8%)
#Up-Via Summary (total 350865):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103705 ( 74.1%)     36277 ( 25.9%)     139982
# M2             50718 ( 36.7%)     87379 ( 63.3%)     138097
# M3             12189 ( 26.6%)     33583 ( 73.4%)      45772
# M4              3205 ( 19.6%)     13146 ( 80.4%)      16351
# M5               958 ( 11.1%)      7711 ( 88.9%)       8669
# M6               247 ( 24.3%)       768 ( 75.7%)       1015
# M7               117 ( 12.0%)       862 ( 88.0%)        979
#-----------------------------------------------------------
#               171139 ( 48.8%)    179726 ( 51.2%)     350865 
#
#cpu time = 00:00:08, elapsed time = 00:00:06, memory = 4598.13 (MB), peak = 4975.12 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:14
#Increased memory = 141.15 (MB)
#Total memory = 4599.35 (MB)
#Peak memory = 4975.12 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.3% of the total area was rechecked for DRC, and 0.4% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#5 out of 78765 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4645.12 (MB), peak = 4975.12 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 23
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4703.55 (MB), peak = 4975.12 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 765
#Total wire length = 1313685 um.
#Total half perimeter of net bounding box = 1185102 um.
#Total wire length on LAYER M1 = 3465 um.
#Total wire length on LAYER M2 = 252207 um.
#Total wire length on LAYER M3 = 348059 um.
#Total wire length on LAYER M4 = 307431 um.
#Total wire length on LAYER M5 = 124314 um.
#Total wire length on LAYER M6 = 240306 um.
#Total wire length on LAYER M7 = 4611 um.
#Total wire length on LAYER M8 = 33292 um.
#Total number of vias = 350872
#Total number of multi-cut vias = 179715 ( 51.2%)
#Total number of single cut vias = 171157 ( 48.8%)
#Up-Via Summary (total 350872):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103706 ( 74.1%)     36276 ( 25.9%)     139982
# M2             50730 ( 36.7%)     87372 ( 63.3%)     138102
# M3             12193 ( 26.6%)     33581 ( 73.4%)      45774
# M4              3206 ( 19.6%)     13145 ( 80.4%)      16351
# M5               958 ( 11.1%)      7711 ( 88.9%)       8669
# M6               247 ( 24.3%)       768 ( 75.7%)       1015
# M7               117 ( 12.0%)       862 ( 88.0%)        979
#-----------------------------------------------------------
#               171157 ( 48.8%)    179715 ( 51.2%)     350872 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:10
#Elapsed time = 00:00:04
#Increased memory = -105.89 (MB)
#Total memory = 4493.50 (MB)
#Peak memory = 4975.12 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4495.04 (MB), peak = 4975.12 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 765
#Total wire length = 1313685 um.
#Total half perimeter of net bounding box = 1185102 um.
#Total wire length on LAYER M1 = 3465 um.
#Total wire length on LAYER M2 = 252207 um.
#Total wire length on LAYER M3 = 348059 um.
#Total wire length on LAYER M4 = 307431 um.
#Total wire length on LAYER M5 = 124314 um.
#Total wire length on LAYER M6 = 240306 um.
#Total wire length on LAYER M7 = 4611 um.
#Total wire length on LAYER M8 = 33292 um.
#Total number of vias = 350872
#Total number of multi-cut vias = 179715 ( 51.2%)
#Total number of single cut vias = 171157 ( 48.8%)
#Up-Via Summary (total 350872):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103706 ( 74.1%)     36276 ( 25.9%)     139982
# M2             50730 ( 36.7%)     87372 ( 63.3%)     138102
# M3             12193 ( 26.6%)     33581 ( 73.4%)      45774
# M4              3206 ( 19.6%)     13145 ( 80.4%)      16351
# M5               958 ( 11.1%)      7711 ( 88.9%)       8669
# M6               247 ( 24.3%)       768 ( 75.7%)       1015
# M7               117 ( 12.0%)       862 ( 88.0%)        979
#-----------------------------------------------------------
#               171157 ( 48.8%)    179715 ( 51.2%)     350872 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 23
#
#
#Total number of nets with non-default rule or having extra spacing = 765
#Total wire length = 1313685 um.
#Total half perimeter of net bounding box = 1185102 um.
#Total wire length on LAYER M1 = 3465 um.
#Total wire length on LAYER M2 = 252207 um.
#Total wire length on LAYER M3 = 348059 um.
#Total wire length on LAYER M4 = 307431 um.
#Total wire length on LAYER M5 = 124314 um.
#Total wire length on LAYER M6 = 240306 um.
#Total wire length on LAYER M7 = 4611 um.
#Total wire length on LAYER M8 = 33292 um.
#Total number of vias = 350872
#Total number of multi-cut vias = 179715 ( 51.2%)
#Total number of single cut vias = 171157 ( 48.8%)
#Up-Via Summary (total 350872):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103706 ( 74.1%)     36276 ( 25.9%)     139982
# M2             50730 ( 36.7%)     87372 ( 63.3%)     138102
# M3             12193 ( 26.6%)     33581 ( 73.4%)      45774
# M4              3206 ( 19.6%)     13145 ( 80.4%)      16351
# M5               958 ( 11.1%)      7711 ( 88.9%)       8669
# M6               247 ( 24.3%)       768 ( 75.7%)       1015
# M7               117 ( 12.0%)       862 ( 88.0%)        979
#-----------------------------------------------------------
#               171157 ( 48.8%)    179715 ( 51.2%)     350872 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 23
#
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:05
#Increased memory = -100.55 (MB)
#Total memory = 4498.84 (MB)
#Peak memory = 4975.12 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:44
#Elapsed time = 00:00:23
#Increased memory = -71.09 (MB)
#Total memory = 4449.01 (MB)
#Peak memory = 4975.12 (MB)
#Number of warnings = 12
#Total number of warnings = 42
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 08:40:35 2023
#
**optDesign ... cpu = 0:02:43, real = 0:01:24, mem = 4270.0M, totSessionCpu=3:02:21 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=78765 and nets=46721 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/dualcore_26046_g3XV87.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5242.9M)
Extracted 10.0004% (CPU Time= 0:00:02.3  MEM= 5295.3M)
Extracted 20.0003% (CPU Time= 0:00:02.7  MEM= 5295.3M)
Extracted 30.0003% (CPU Time= 0:00:03.1  MEM= 5295.3M)
Extracted 40.0003% (CPU Time= 0:00:03.9  MEM= 5299.3M)
Extracted 50.0003% (CPU Time= 0:00:04.8  MEM= 5299.3M)
Extracted 60.0003% (CPU Time= 0:00:06.2  MEM= 5299.3M)
Extracted 70.0002% (CPU Time= 0:00:07.8  MEM= 5299.3M)
Extracted 80.0002% (CPU Time= 0:00:08.3  MEM= 5299.3M)
Extracted 90.0002% (CPU Time= 0:00:09.1  MEM= 5299.3M)
Extracted 100% (CPU Time= 0:00:11.1  MEM= 5299.3M)
Number of Extracted Resistors     : 932916
Number of Extracted Ground Cap.   : 913779
Number of Extracted Coupling Cap. : 1722980
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 5283.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.3  Real Time: 0:00:14.0  MEM: 5283.273M)
**optDesign ... cpu = 0:02:59, real = 0:01:38, mem = 4269.3M, totSessionCpu=3:02:36 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5323.35)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 46978
AAE_INFO-618: Total number of nets in the design is 46721,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5673.36 CPU=0:00:17.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5673.36 CPU=0:00:20.1 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5641.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5673.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5343.47)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 46978. 
Total number of fetched objects 46978
AAE_INFO-618: Total number of nets in the design is 46721,  31.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5597.72 CPU=0:00:14.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5597.72 CPU=0:00:14.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:46.3 real=0:00:11.0 totSessionCpu=3:03:23 mem=5597.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=5597.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=5597.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5605.7M
** Profile ** DRVs :  cpu=0:00:01.3, mem=5628.2M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.945  | -1.086  | -1.115  | -4.945  |
|           TNS (ns):|-212.997 |-121.512 | -6.675  | -84.811 |
|    Violating Paths:|   926   |   854   |   49    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.017   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.041%
       (95.002% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5628.2M
**optDesign ... cpu = 0:03:47, real = 0:01:50, mem = 4514.8M, totSessionCpu=3:03:25 **
**optDesign ... cpu = 0:03:47, real = 0:01:50, mem = 4514.8M, totSessionCpu=3:03:25 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:51, real = 0:01:51, mem = 4502.2M, totSessionCpu=3:03:29 **
** Profile ** Start :  cpu=0:00:00.0, mem=5310.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=5310.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5398.2M
** Profile ** Total reports :  cpu=0:00:00.6, mem=5320.2M
** Profile ** DRVs :  cpu=0:00:02.6, mem=5340.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.945  | -1.086  | -1.115  | -4.945  |
|           TNS (ns):|-212.997 |-121.512 | -6.675  | -84.811 |
|    Violating Paths:|   926   |   854   |   49    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.017   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.041%
       (95.002% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5340.7M
**optDesign ... cpu = 0:03:56, real = 0:01:55, mem = 4493.4M, totSessionCpu=3:03:33 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4411.6M, totSessionCpu=3:03:34 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-23 08:41:12 (2023-Mar-23 15:41:12 GMT)
2023-Mar-23 08:41:12 (2023-Mar-23 15:41:12 GMT): 10%
2023-Mar-23 08:41:12 (2023-Mar-23 15:41:12 GMT): 20%
2023-Mar-23 08:41:12 (2023-Mar-23 15:41:12 GMT): 30%
2023-Mar-23 08:41:12 (2023-Mar-23 15:41:12 GMT): 40%
2023-Mar-23 08:41:12 (2023-Mar-23 15:41:12 GMT): 50%
2023-Mar-23 08:41:12 (2023-Mar-23 15:41:12 GMT): 60%
2023-Mar-23 08:41:12 (2023-Mar-23 15:41:12 GMT): 70%
2023-Mar-23 08:41:12 (2023-Mar-23 15:41:12 GMT): 80%
2023-Mar-23 08:41:12 (2023-Mar-23 15:41:12 GMT): 90%

Finished Levelizing
2023-Mar-23 08:41:12 (2023-Mar-23 15:41:12 GMT)

Starting Activity Propagation
2023-Mar-23 08:41:12 (2023-Mar-23 15:41:12 GMT)
2023-Mar-23 08:41:13 (2023-Mar-23 15:41:13 GMT): 10%
2023-Mar-23 08:41:13 (2023-Mar-23 15:41:13 GMT): 20%

Finished Activity Propagation
2023-Mar-23 08:41:14 (2023-Mar-23 15:41:14 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:17, real = 0:00:09, mem = 4754.6M, totSessionCpu=3:03:51 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5587.2M, init mem=5587.2M)
*info: Placed = 78765          (Fixed = 449)
*info: Unplaced = 0           
Placement Density:94.96%(283940/299019)
Placement Density (including fixed std cells):94.96%(283940/299019)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=5583.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 44689

Instance distribution across the VT partitions:

 LVT : inst = 10461 (23.4%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10461 (23.4%)

 HVT : inst = 34228 (76.6%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 34228 (76.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=78765 and nets=46721 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/dualcore_26046_g3XV87.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5575.2M)
Extracted 10.0004% (CPU Time= 0:00:02.6  MEM= 5643.6M)
Extracted 20.0003% (CPU Time= 0:00:03.1  MEM= 5643.6M)
Extracted 30.0003% (CPU Time= 0:00:03.5  MEM= 5643.6M)
Extracted 40.0003% (CPU Time= 0:00:04.2  MEM= 5647.6M)
Extracted 50.0003% (CPU Time= 0:00:05.1  MEM= 5647.6M)
Extracted 60.0003% (CPU Time= 0:00:06.9  MEM= 5647.6M)
Extracted 70.0002% (CPU Time= 0:00:08.5  MEM= 5647.6M)
Extracted 80.0002% (CPU Time= 0:00:09.0  MEM= 5647.6M)
Extracted 90.0002% (CPU Time= 0:00:09.9  MEM= 5647.6M)
Extracted 100% (CPU Time= 0:00:11.9  MEM= 5647.6M)
Number of Extracted Resistors     : 932916
Number of Extracted Ground Cap.   : 913779
Number of Extracted Coupling Cap. : 1722980
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5615.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.1  Real Time: 0:00:15.0  MEM: 5615.594M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 46978. 
Total number of fetched objects 46978
End delay calculation. (MEM=157.273 CPU=0:00:08.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=157.273 CPU=0:00:09.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:12.7 real=0:00:03.0 totSessionCpu=0:02:29 mem=125.3M)
Done building cte hold timing graph (HoldAware) cpu=0:00:16.3 real=0:00:04.0 totSessionCpu=0:02:29 mem=125.3M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:17.9/0:00:05.3 (3.4), mem = 155.8M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5602.7)
Total number of fetched objects 46978
AAE_INFO-618: Total number of nets in the design is 46721,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5957.7 CPU=0:00:17.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5957.7 CPU=0:00:18.9 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5925.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5957.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5579.82)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 46978. 
Total number of fetched objects 46978
AAE_INFO-618: Total number of nets in the design is 46721,  31.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5853.06 CPU=0:00:13.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5853.06 CPU=0:00:13.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:41.9 real=0:00:08.0 totSessionCpu=3:05:11 mem=5853.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=5853.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=5853.1M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=5861.1M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5883.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.945  | -1.086  | -1.115  | -4.945  |
|           TNS (ns):|-212.997 |-121.512 | -6.675  | -84.811 |
|    Violating Paths:|   926   |   854   |   49    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.017   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.041%
       (95.002% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:39, real = 0:00:44, mem = 4756.6M, totSessionCpu=3:05:13 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -4.945
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 661 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:05:17.9/0:57:54.2 (3.2), mem = 5549.1M
(I,S,L,T): WC_VIEW: 45.5206, 42.1681, 1.96169, 89.6504
*info: 661 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -4.945 TNS Slack -213.000 Density 95.00
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.945| -84.811|
|reg2cgate |-1.115|  -6.675|
|reg2reg   |-1.086|-121.514|
|HEPG      |-1.115|-128.189|
|All Paths |-4.945|-213.000|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.115|   -4.945|-128.189| -213.000|    95.00%|   0:00:00.0| 5910.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.107|   -4.945|-128.045| -212.858|    95.00%|   0:00:03.0| 6292.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.2 real=0:00:03.0 mem=6292.2M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.031|   -4.945|-121.387| -212.858|    95.00%|   0:00:01.0| 6292.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -0.993|   -4.945|-121.357| -212.828|    95.00%|   0:00:01.0| 6311.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -0.988|   -4.945|-121.831| -213.302|    95.00%|   0:00:01.0| 6311.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -0.988|   -4.945|-121.821| -213.292|    95.00%|   0:00:00.0| 6311.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -0.974|   -4.945|-121.906| -213.377|    95.00%|   0:00:00.0| 6311.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -0.974|   -4.945|-121.874| -213.345|    95.00%|   0:00:01.0| 6311.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -0.967|   -4.945|-121.827| -213.298|    95.00%|   0:00:01.0| 6311.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -0.967|   -4.945|-122.781| -214.252|    95.00%|   0:00:01.0| 6311.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.8 real=0:00:06.0 mem=6311.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.2 real=0:00:09.0 mem=6311.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.945| -84.814|
|reg2cgate |-1.107|  -6.657|
|reg2reg   |-0.967|-122.781|
|HEPG      |-1.107|-129.439|
|All Paths |-4.945|-214.252|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -4.945 TNS Slack -214.252 Density 95.00
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 37 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.945| -84.814|
|reg2cgate |-1.107|  -6.657|
|reg2reg   |-0.967|-122.791|
|HEPG      |-1.107|-129.448|
|All Paths |-4.945|-214.262|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 662 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 109 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:20.6 real=0:00:10.0 mem=6311.3M) ***
(I,S,L,T): WC_VIEW: 45.5225, 42.1708, 1.96173, 89.6551
*** SetupOpt [finish] : cpu/real = 0:00:35.6/0:00:24.3 (1.5), totSession cpu/real = 3:05:53.5/0:58:18.5 (3.2), mem = 6101.9M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:05:54 mem=6101.9M) ***
Move report: Detail placement moves 17 insts, mean move: 3.60 um, max move: 12.80 um
	Max move on inst (FILLER__2_5496): (335.80, 285.40) --> (341.40, 292.60)
	Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 6101.9MB
Summary Report:
Instances move: 11 (out of 44322 movable)
Instances flipped: 0
Mean displacement: 2.25 um
Max displacement: 5.20 um (Instance: normalizer_inst/U11155) (394.6, 235) -> (398, 236.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Runtime: CPU: 0:00:03.8 REAL: 0:00:02.0 MEM: 6101.9MB
*** Finished refinePlace (3:05:58 mem=6101.9M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 662 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:05:58.3/0:58:21.6 (3.2), mem = 5709.9M
(I,S,L,T): WC_VIEW: 45.5225, 42.1708, 1.96173, 89.6551
*info: 662 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -4.945 TNS Slack -214.262 Density 95.00
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.945| -84.814|
|reg2cgate |-1.107|  -6.657|
|reg2reg   |-0.967|-122.791|
|HEPG      |-1.107|-129.448|
|All Paths |-4.945|-214.262|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.107|   -4.945|-129.448| -214.262|    95.00%|   0:00:00.0| 5921.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.107|   -4.945|-129.289| -214.103|    95.00%|   0:00:01.0| 6251.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.107|   -4.945|-129.241| -214.054|    95.00%|   0:00:00.0| 6251.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.107|   -4.945|-128.976| -213.790|    95.00%|   0:00:00.0| 6270.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.107|   -4.945|-128.976| -213.790|    95.00%|   0:00:01.0| 6270.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.107|   -4.945|-127.451| -212.265|    95.00%|   0:00:05.0| 6333.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -1.107|   -4.945|-127.390| -212.204|    95.00%|   0:00:00.0| 6333.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -1.107|   -4.945|-127.390| -212.204|    95.00%|   0:00:00.0| 6333.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -1.107|   -4.945|-127.390| -212.204|    95.00%|   0:00:01.0| 6333.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/D                       |
|  -1.107|   -4.945|-127.390| -212.204|    95.00%|   0:00:00.0| 6333.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.107|   -4.945|-126.776| -211.590|    95.00%|   0:00:05.0| 6338.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.107|   -4.945|-126.775| -211.588|    95.00%|   0:00:00.0| 6338.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.107|   -4.945|-126.583| -211.396|    95.00%|   0:00:00.0| 6338.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.107|   -4.945|-126.552| -211.366|    95.00%|   0:00:00.0| 6338.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.107|   -4.945|-126.359| -211.172|    95.00%|   0:00:00.0| 6338.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.107|   -4.945|-125.763| -210.576|    95.00%|   0:00:00.0| 6338.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.107|   -4.945|-125.763| -210.576|    95.00%|   0:00:01.0| 6338.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__2_/D               |
|  -1.107|   -4.945|-125.657| -210.471|    95.00%|   0:00:00.0| 6338.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -1.107|   -4.945|-125.361| -210.174|    95.00%|   0:00:00.0| 6338.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__0_/D               |
|  -1.107|   -4.945|-125.332| -210.146|    95.01%|   0:00:00.0| 6338.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.107|   -4.945|-125.209| -210.022|    95.01%|   0:00:01.0| 6338.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__1__2_/D               |
|  -1.107|   -4.945|-125.183| -209.997|    95.01%|   0:00:00.0| 6338.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__1__2_/D               |
|  -1.107|   -4.945|-125.094| -209.908|    95.01%|   0:00:00.0| 6338.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -1.107|   -4.945|-124.986| -209.799|    95.01%|   0:00:00.0| 6338.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.107|   -4.945|-124.946| -209.759|    95.01%|   0:00:00.0| 6338.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.107|   -4.945|-124.843| -209.656|    95.01%|   0:00:00.0| 6338.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_6_/D                           |
|  -1.107|   -4.945|-124.784| -209.598|    95.01%|   0:00:00.0| 6338.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_6_/D                           |
|  -1.107|   -4.945|-124.729| -209.543|    95.01%|   0:00:01.0| 6338.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_4_/D                          |
|  -1.107|   -4.945|-124.701| -209.515|    95.01%|   0:00:00.0| 6338.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_4_/D                          |
|  -1.107|   -4.945|-124.031| -208.845|    95.02%|   0:00:00.0| 6357.9M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_2__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_q0_reg/latch/E                               |
|  -1.107|   -4.945|-124.030| -208.844|    95.02%|   0:00:00.0| 6357.9M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_2__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_q0_reg/latch/E                               |
|  -1.107|   -4.945|-123.932| -208.745|    95.02%|   0:00:01.0| 6357.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.107|   -4.945|-123.897| -208.710|    95.02%|   0:00:00.0| 6357.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.107|   -4.945|-123.824| -208.638|    95.02%|   0:00:00.0| 6357.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__3_/D               |
|  -1.107|   -4.945|-123.811| -208.625|    95.02%|   0:00:00.0| 6357.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__3_/D               |
|  -1.107|   -4.945|-123.680| -208.494|    95.03%|   0:00:00.0| 6357.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -1.107|   -4.945|-123.651| -208.464|    95.03%|   0:00:01.0| 6357.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -1.107|   -4.945|-123.578| -208.391|    95.03%|   0:00:00.0| 6365.9M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.107|   -4.945|-123.548| -208.361|    95.04%|   0:00:00.0| 6365.9M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.107|   -4.945|-123.534| -208.348|    95.04%|   0:00:01.0| 6365.9M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.107|   -4.945|-123.512| -208.326|    95.04%|   0:00:00.0| 6365.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.107|   -4.945|-123.510| -208.324|    95.04%|   0:00:00.0| 6365.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.107|   -4.945|-123.510| -208.324|    95.04%|   0:00:00.0| 6365.9M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:43.8 real=0:00:19.0 mem=6365.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:43.9 real=0:00:19.0 mem=6365.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.945| -84.814|
|reg2cgate |-1.107|  -6.649|
|reg2reg   |-0.967|-116.861|
|HEPG      |-1.107|-123.510|
|All Paths |-4.945|-208.324|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -4.945 TNS Slack -208.324 Density 95.04
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 128 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.945| -84.814|
|reg2cgate |-1.107|  -6.651|
|reg2reg   |-0.967|-116.903|
|HEPG      |-1.107|-123.554|
|All Paths |-4.945|-208.368|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 662 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 111 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:45.4 real=0:00:20.0 mem=6365.9M) ***
(I,S,L,T): WC_VIEW: 45.595, 42.2139, 1.96419, 89.773
*** SetupOpt [finish] : cpu/real = 0:00:57.5/0:00:32.1 (1.8), totSession cpu/real = 3:06:55.9/0:58:53.7 (3.2), mem = 6156.4M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:06:56 mem=6156.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 6156.4MB
Summary Report:
Instances move: 0 (out of 44352 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 6156.4MB
*** Finished refinePlace (3:07:00 mem=6156.4M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -1.107 ns

Start Layer Assignment ...
WNS(-1.107ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 130 cadidates out of 46762.
Total Assign Layers on 1 Nets (cpu 0:00:02.7).
GigaOpt: setting up router preferences
        design wns: -1.1071
        slack threshold: 0.3429
GigaOpt: 7 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1382 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -4.945 ns

Start Layer Assignment ...
WNS(-4.945ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 141 cadidates out of 46762.
Total Assign Layers on 2 Nets (cpu 0:00:02.6).
GigaOpt: setting up router preferences
        design wns: -4.9449
        slack threshold: -3.4949
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1382 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5849.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=5849.4M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5849.4M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5849.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.945  | -0.967  | -1.107  | -4.945  |
|           TNS (ns):|-208.365 |-116.901 | -6.651  | -84.814 |
|    Violating Paths:|   887   |   815   |   49    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.017   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.079%
       (95.039% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5849.4M
**optDesign ... cpu = 0:03:36, real = 0:01:55, mem = 4917.6M, totSessionCpu=3:07:09 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 94
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 94

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 08:43:02 2023
#
#num needed restored net=0
#need_extraction net=0 (total=46762)
#Processed 205 dirty instances, 211 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(179 insts marked dirty, reset pre-exisiting dirty flag on 187 insts, 440 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 08:43:04 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 46756 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 4762.11 (MB), peak = 5330.15 (MB)
#Merging special wires: starts on Thu Mar 23 08:43:07 2023 with memory = 4763.08 (MB), peak = 5330.15 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.7 GB, peak:5.2 GB --1.17 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 331.20000 297.10000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_3__fifo_instance/FE_PSN8640_FE_OFN15_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 360.20000 315.00000 ) on M1 for NET normalizer_inst/CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 357.20000 259.38500 ) on M1 for NET normalizer_inst/FE_OFN15859_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 394.71500 235.90000 ) on M1 for NET normalizer_inst/FE_OFN15859_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 402.11500 230.50000 ) on M1 for NET normalizer_inst/FE_OFN15859_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 334.56000 311.50000 ) on M1 for NET core1_inst/FE_PSN8638_pmem_in_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 275.80000 383.41500 ) on M1 for NET core1_inst/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 437.64500 327.68000 ) on M1 for NET normalizer_inst/FE_OFN356_n11542. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 451.00000 212.60000 ) on M1 for NET normalizer_inst/FE_OFN15854_n6069. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 397.30000 239.31500 ) on M1 for NET normalizer_inst/n2014. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 453.50000 298.91500 ) on M1 for NET normalizer_inst/FE_OFN16067_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 397.68000 239.50000 ) on M1 for NET normalizer_inst/FE_OFN543_n10225. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 276.75500 383.50000 ) on M1 for NET core1_inst/CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 438.09500 327.88000 ) on M1 for NET normalizer_inst/n884. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 339.70000 430.30000 ) on M1 for NET normalizer_inst/n7033. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 498.09500 203.48000 ) on M1 for NET normalizer_inst/FE_OCPN16409_FE_OFN99_sum_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 353.27500 401.50000 ) on M1 for NET normalizer_inst/n3975. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 318.66000 324.10000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_2__fifo_instance/FE_PSN8634_rd_ptr_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 93.11500 88.30000 ) on M1 for NET core2_inst/mac_array_instance/q_temp[201]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 471.52000 73.90000 ) on M1 for NET normalizer_inst/FE_OFN15595_n14351. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#435 routed nets are extracted.
#    249 (0.53%) extracted nets are partially routed.
#46206 routed net(s) are imported.
#3 (0.01%) nets are without wires.
#118 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 46762.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 08:43:08 2023
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:04
#Increased memory = 11.10 (MB)
#Total memory = 4763.69 (MB)
#Peak memory = 5330.15 (MB)
#
#
#Start global routing on Thu Mar 23 08:43:08 2023
#
#
#Start global routing initialization on Thu Mar 23 08:43:08 2023
#
#Number of eco nets is 253
#
#Start global routing data preparation on Thu Mar 23 08:43:08 2023
#
#Start routing resource analysis on Thu Mar 23 08:43:08 2023
#
#Routing resource analysis is done on Thu Mar 23 08:43:09 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    92.60%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.72%
#
#  774 nets (1.66%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 08:43:09 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4770.55 (MB), peak = 5330.15 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 08:43:09 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4771.81 (MB), peak = 5330.15 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4774.73 (MB), peak = 5330.15 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4774.92 (MB), peak = 5330.15 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4779.10 (MB), peak = 5330.15 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 118 (skipped).
#Total number of routable nets = 46644.
#Total number of nets in the design = 46762.
#
#256 routable nets have only global wires.
#46388 routable nets have only detail routed wires.
#24 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#866 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 16            8                 7             232  
#-------------------------------------------------------------------------------
#        Total                 16            8                 7             232  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                774          114               114           45754  
#-------------------------------------------------------------------------------
#        Total                774          114               114           45754  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2           15(0.04%)      3(0.01%)      1(0.00%)   (0.05%)
#  M3            4(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  M4            4(0.01%)      1(0.00%)      0(0.00%)   (0.01%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     23(0.01%)      4(0.00%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 774
#Total wire length = 1314007 um.
#Total half perimeter of net bounding box = 1185296 um.
#Total wire length on LAYER M1 = 3461 um.
#Total wire length on LAYER M2 = 252331 um.
#Total wire length on LAYER M3 = 348214 um.
#Total wire length on LAYER M4 = 307430 um.
#Total wire length on LAYER M5 = 124342 um.
#Total wire length on LAYER M6 = 240293 um.
#Total wire length on LAYER M7 = 4623 um.
#Total wire length on LAYER M8 = 33312 um.
#Total number of vias = 351142
#Total number of multi-cut vias = 179638 ( 51.2%)
#Total number of single cut vias = 171504 ( 48.8%)
#Up-Via Summary (total 351142):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103787 ( 74.1%)     36263 ( 25.9%)     140050
# M2             50834 ( 36.8%)     87338 ( 63.2%)     138172
# M3             12243 ( 26.7%)     33568 ( 73.3%)      45811
# M4              3247 ( 19.8%)     13137 ( 80.2%)      16384
# M5               994 ( 11.4%)      7705 ( 88.6%)       8699
# M6               264 ( 25.6%)       766 ( 74.4%)       1030
# M7               135 ( 13.6%)       861 ( 86.4%)        996
#-----------------------------------------------------------
#               171504 ( 48.8%)    179638 ( 51.2%)     351142 
#
#Total number of involved priority nets 8
#Maximum src to sink distance for priority net 377.9
#Average of max src_to_sink distance for priority net 73.7
#Average of ave src_to_sink distance for priority net 44.8
#Max overcon = 3 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:03
#Increased memory = 19.37 (MB)
#Total memory = 4783.06 (MB)
#Peak memory = 5330.15 (MB)
#
#Finished global routing on Thu Mar 23 08:43:11 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4773.52 (MB), peak = 5330.15 (MB)
#Start Track Assignment.
#Done with 75 horizontal wires in 2 hboxes and 60 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 2 hboxes and 7 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 774
#Total wire length = 1314261 um.
#Total half perimeter of net bounding box = 1185296 um.
#Total wire length on LAYER M1 = 3492 um.
#Total wire length on LAYER M2 = 252366 um.
#Total wire length on LAYER M3 = 348310 um.
#Total wire length on LAYER M4 = 307449 um.
#Total wire length on LAYER M5 = 124372 um.
#Total wire length on LAYER M6 = 240317 um.
#Total wire length on LAYER M7 = 4640 um.
#Total wire length on LAYER M8 = 33315 um.
#Total number of vias = 351142
#Total number of multi-cut vias = 179638 ( 51.2%)
#Total number of single cut vias = 171504 ( 48.8%)
#Up-Via Summary (total 351142):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103787 ( 74.1%)     36263 ( 25.9%)     140050
# M2             50834 ( 36.8%)     87338 ( 63.2%)     138172
# M3             12243 ( 26.7%)     33568 ( 73.3%)      45811
# M4              3247 ( 19.8%)     13137 ( 80.2%)      16384
# M5               994 ( 11.4%)      7705 ( 88.6%)       8699
# M6               264 ( 25.6%)       766 ( 74.4%)       1030
# M7               135 ( 13.6%)       861 ( 86.4%)        996
#-----------------------------------------------------------
#               171504 ( 48.8%)    179638 ( 51.2%)     351142 
#
#cpu time = 00:00:09, elapsed time = 00:00:06, memory = 4893.42 (MB), peak = 5330.15 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	5         5         10        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:15
#Increased memory = 142.06 (MB)
#Total memory = 4894.64 (MB)
#Peak memory = 5330.15 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.6% of the total area was rechecked for DRC, and 10.9% required routing.
#   number of violations = 77
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1           12        3       12        2        0       29
#	M2            5        4       32        0        3       44
#	M3            0        0        0        0        0        0
#	M4            0        0        0        0        0        0
#	M5            0        0        1        0        0        1
#	M6            0        0        3        0        0        3
#	Totals       17        7       48        2        3       77
#179 out of 78806 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.2%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 77
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1           12        3       12        2        0       29
#	M2            5        4       32        0        3       44
#	M3            0        0        0        0        0        0
#	M4            0        0        0        0        0        0
#	M5            0        0        1        0        0        1
#	M6            0        0        3        0        0        3
#	Totals       17        7       48        2        3       77
#cpu time = 00:00:26, elapsed time = 00:00:04, memory = 5152.20 (MB), peak = 5330.15 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 22
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 5209.36 (MB), peak = 5330.15 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 774
#Total wire length = 1314063 um.
#Total half perimeter of net bounding box = 1185296 um.
#Total wire length on LAYER M1 = 3428 um.
#Total wire length on LAYER M2 = 252249 um.
#Total wire length on LAYER M3 = 348290 um.
#Total wire length on LAYER M4 = 307542 um.
#Total wire length on LAYER M5 = 124350 um.
#Total wire length on LAYER M6 = 240304 um.
#Total wire length on LAYER M7 = 4625 um.
#Total wire length on LAYER M8 = 33275 um.
#Total number of vias = 351340
#Total number of multi-cut vias = 179188 ( 51.0%)
#Total number of single cut vias = 172152 ( 49.0%)
#Up-Via Summary (total 351340):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103924 ( 74.2%)     36134 ( 25.8%)     140058
# M2             51193 ( 37.0%)     87129 ( 63.0%)     138322
# M3             12350 ( 26.9%)     33506 ( 73.1%)      45856
# M4              3289 ( 20.1%)     13102 ( 79.9%)      16391
# M5              1012 ( 11.6%)      7695 ( 88.4%)       8707
# M6               258 ( 25.2%)       764 ( 74.8%)       1022
# M7               126 ( 12.8%)       858 ( 87.2%)        984
#-----------------------------------------------------------
#               172152 ( 49.0%)    179188 ( 51.0%)     351340 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:34
#Elapsed time = 00:00:06
#Increased memory = -98.04 (MB)
#Total memory = 4796.65 (MB)
#Peak memory = 5330.15 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4798.20 (MB), peak = 5330.15 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 774
#Total wire length = 1314063 um.
#Total half perimeter of net bounding box = 1185296 um.
#Total wire length on LAYER M1 = 3428 um.
#Total wire length on LAYER M2 = 252249 um.
#Total wire length on LAYER M3 = 348290 um.
#Total wire length on LAYER M4 = 307542 um.
#Total wire length on LAYER M5 = 124350 um.
#Total wire length on LAYER M6 = 240304 um.
#Total wire length on LAYER M7 = 4625 um.
#Total wire length on LAYER M8 = 33275 um.
#Total number of vias = 351340
#Total number of multi-cut vias = 179188 ( 51.0%)
#Total number of single cut vias = 172152 ( 49.0%)
#Up-Via Summary (total 351340):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103924 ( 74.2%)     36134 ( 25.8%)     140058
# M2             51193 ( 37.0%)     87129 ( 63.0%)     138322
# M3             12350 ( 26.9%)     33506 ( 73.1%)      45856
# M4              3289 ( 20.1%)     13102 ( 79.9%)      16391
# M5              1012 ( 11.6%)      7695 ( 88.4%)       8707
# M6               258 ( 25.2%)       764 ( 74.8%)       1022
# M7               126 ( 12.8%)       858 ( 87.2%)        984
#-----------------------------------------------------------
#               172152 ( 49.0%)    179188 ( 51.0%)     351340 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 22
#
#
#Total number of nets with non-default rule or having extra spacing = 774
#Total wire length = 1314063 um.
#Total half perimeter of net bounding box = 1185296 um.
#Total wire length on LAYER M1 = 3428 um.
#Total wire length on LAYER M2 = 252249 um.
#Total wire length on LAYER M3 = 348290 um.
#Total wire length on LAYER M4 = 307542 um.
#Total wire length on LAYER M5 = 124350 um.
#Total wire length on LAYER M6 = 240304 um.
#Total wire length on LAYER M7 = 4625 um.
#Total wire length on LAYER M8 = 33275 um.
#Total number of vias = 351340
#Total number of multi-cut vias = 179188 ( 51.0%)
#Total number of single cut vias = 172152 ( 49.0%)
#Up-Via Summary (total 351340):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103924 ( 74.2%)     36134 ( 25.8%)     140058
# M2             51193 ( 37.0%)     87129 ( 63.0%)     138322
# M3             12350 ( 26.9%)     33506 ( 73.1%)      45856
# M4              3289 ( 20.1%)     13102 ( 79.9%)      16391
# M5              1012 ( 11.6%)      7695 ( 88.4%)       8707
# M6               258 ( 25.2%)       764 ( 74.8%)       1022
# M7               126 ( 12.8%)       858 ( 87.2%)        984
#-----------------------------------------------------------
#               172152 ( 49.0%)    179188 ( 51.0%)     351340 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 22
#
#detailRoute Statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:08
#Increased memory = -92.70 (MB)
#Total memory = 4801.99 (MB)
#Peak memory = 5330.15 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:08
#Elapsed time = 00:00:26
#Increased memory = -176.45 (MB)
#Total memory = 4741.17 (MB)
#Peak memory = 5330.15 (MB)
#Number of warnings = 21
#Total number of warnings = 63
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 08:43:28 2023
#
**optDesign ... cpu = 0:04:44, real = 0:02:21, mem = 4557.9M, totSessionCpu=3:08:18 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=78806 and nets=46762 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/dualcore_26046_g3XV87.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5601.8M)
Extracted 10.0003% (CPU Time= 0:00:02.3  MEM= 5654.2M)
Extracted 20.0004% (CPU Time= 0:00:02.7  MEM= 5654.2M)
Extracted 30.0003% (CPU Time= 0:00:03.1  MEM= 5654.2M)
Extracted 40.0004% (CPU Time= 0:00:03.8  MEM= 5658.2M)
Extracted 50.0003% (CPU Time= 0:00:04.6  MEM= 5658.2M)
Extracted 60.0004% (CPU Time= 0:00:06.2  MEM= 5658.2M)
Extracted 70.0003% (CPU Time= 0:00:07.7  MEM= 5658.2M)
Extracted 80.0004% (CPU Time= 0:00:08.2  MEM= 5658.2M)
Extracted 90.0003% (CPU Time= 0:00:09.1  MEM= 5658.2M)
Extracted 100% (CPU Time= 0:00:11.1  MEM= 5658.2M)
Number of Extracted Resistors     : 933780
Number of Extracted Ground Cap.   : 914566
Number of Extracted Coupling Cap. : 1724788
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5642.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.3  Real Time: 0:00:15.0  MEM: 5642.195M)
**optDesign ... cpu = 0:04:59, real = 0:02:36, mem = 4562.7M, totSessionCpu=3:08:33 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5675.28)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6030.29 CPU=0:00:17.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6030.29 CPU=0:00:19.6 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5998.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6030.3M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5697.4)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47019. 
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  30.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5970.65 CPU=0:00:13.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5970.65 CPU=0:00:14.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:45.1 real=0:00:10.0 totSessionCpu=3:09:18 mem=5970.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=5970.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=5970.6M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5978.7M
** Profile ** DRVs :  cpu=0:00:01.2, mem=6001.2M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.945  | -0.986  | -1.113  | -4.945  |
|           TNS (ns):|-208.877 |-117.353 | -6.702  | -84.822 |
|    Violating Paths:|   896   |   824   |   49    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.017   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.079%
       (95.039% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=6001.2M
**optDesign ... cpu = 0:05:47, real = 0:02:47, mem = 4803.5M, totSessionCpu=3:09:21 **
**optDesign ... cpu = 0:05:47, real = 0:02:47, mem = 4803.5M, totSessionCpu=3:09:21 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -4.945
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 662 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:09:20.9/0:59:56.5 (3.2), mem = 5697.2M
(I,S,L,T): WC_VIEW: 45.5949, 42.2087, 1.96419, 89.7678
*info: 662 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -4.945 TNS Slack -208.880 Density 95.04
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.945| -84.822|
|reg2cgate |-1.113|  -6.703|
|reg2reg   |-0.986|-117.356|
|HEPG      |-1.113|-124.058|
|All Paths |-4.945|-208.880|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.113|   -4.945|-124.058| -208.880|    95.04%|   0:00:00.0| 6026.9M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.113|   -4.945|-124.058| -208.880|    95.04%|   0:00:01.0| 6141.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -1.113|   -4.945|-124.058| -208.880|    95.04%|   0:00:00.0| 6141.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.113|   -4.945|-124.058| -208.880|    95.04%|   0:00:00.0| 6141.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.113|   -4.945|-124.058| -208.880|    95.04%|   0:00:01.0| 6141.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__0_/D               |
|  -1.113|   -4.945|-124.058| -208.880|    95.04%|   0:00:00.0| 6141.4M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_0__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.113|   -4.945|-124.058| -208.880|    95.04%|   0:00:00.0| 6141.4M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:02.0 mem=6141.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:04.0 real=0:00:02.0 mem=6141.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.945| -84.822|
|reg2cgate |-1.113|  -6.703|
|reg2reg   |-0.986|-117.356|
|HEPG      |-1.113|-124.058|
|All Paths |-4.945|-208.880|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.945| -84.822|
|reg2cgate |-1.113|  -6.703|
|reg2reg   |-0.986|-117.356|
|HEPG      |-1.113|-124.058|
|All Paths |-4.945|-208.880|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 662 constrained nets 
Layer 5 has 2 constrained nets 
Layer 7 has 113 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.8 real=0:00:04.0 mem=6141.4M) ***
(I,S,L,T): WC_VIEW: 45.5949, 42.2087, 1.96419, 89.7678
*** SetupOpt [finish] : cpu/real = 0:00:17.7/0:00:15.4 (1.1), totSession cpu/real = 3:09:38.6/1:00:11.8 (3.2), mem = 5933.4M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:06:05, real = 0:03:03, mem = 4989.8M, totSessionCpu=3:09:39 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=5747.96M, totSessionCpu=3:09:40).
**optDesign ... cpu = 0:06:06, real = 0:03:04, mem = 4989.0M, totSessionCpu=3:09:40 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:10, real = 0:03:05, mem = 4977.3M, totSessionCpu=3:09:43 **
** Profile ** Start :  cpu=0:00:00.0, mem=5717.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=5717.4M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5835.4M
** Profile ** Total reports :  cpu=0:00:00.6, mem=5729.4M
** Profile ** DRVs :  cpu=0:00:02.3, mem=5749.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.945  | -0.986  | -1.113  | -4.945  |
|           TNS (ns):|-208.877 |-117.353 | -6.702  | -84.822 |
|    Violating Paths:|   896   |   824   |   49    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.017   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.079%
       (95.039% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5749.9M
**optDesign ... cpu = 0:06:14, real = 0:03:09, mem = 4957.8M, totSessionCpu=3:09:47 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/23 08:44:16, mem=4874.7M)
% Begin Save ccopt configuration ... (date=03/23 08:44:16, mem=4874.7M)
% End Save ccopt configuration ... (date=03/23 08:44:17, total cpu=0:00:00.3, real=0:00:01.0, peak res=4874.9M, current mem=4874.9M)
% Begin Save netlist data ... (date=03/23 08:44:17, mem=4874.9M)
Writing Binary DB to route.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 08:44:17, total cpu=0:00:00.3, real=0:00:00.0, peak res=4876.1M, current mem=4876.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file route.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 08:44:17, mem=4877.0M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 08:44:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=4877.0M, current mem=4877.0M)
Saving scheduling_file.cts.26046 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 08:44:18, mem=4884.5M)
% End Save clock tree data ... (date=03/23 08:44:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=4884.5M, current mem=4884.5M)
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 22 markers are saved ...
... 0 geometry drc markers are saved ...
... 22 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving property file in separate thread ...
Saving property file route.enc.dat.tmp/dualcore.prop
Saving PG file route.enc.dat.tmp/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=5757.2M) ***
*** Completed savePGFile (cpu=0:00:00.4 real=0:00:00.0 mem=5757.2M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:01.0 real=0:00:01.0 mem=5733.2M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file route.enc.dat.tmp/dualcore.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 08:44:21, mem=4884.9M)
% End Save power constraints data ... (date=03/23 08:44:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=4884.9M, current mem=4884.9M)
Cmin Cmax
Generated self-contained design route.enc.dat.tmp
#% End save design ... (date=03/23 08:44:23, total cpu=0:00:05.9, real=0:00:07.0, peak res=4885.2M, current mem=4885.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 5690.2) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
Multi-CPU acceleration using 8 CPU(s).
Saving Drc markers ...
... 22 markers are saved ...
... 0 geometry drc markers are saved ...
... 22 antenna drc markers are saved ...
VG: elapsed time: 12.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 17
  Overlap     : 0
End Summary

  Verification Complete : 17 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:35.5  MEM: 1041.1M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar 23 08:44:35 2023

Design Name: dualcore
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (568.0000, 565.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 8 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Mar 23 08:44:36 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:04.1  MEM: 0.000M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile dualcore.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5056.27MB/6952.70MB/5264.19MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5056.27MB/6952.70MB/5264.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5056.27MB/6952.70MB/5264.19MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 08:44:38 (2023-Mar-23 15:44:38 GMT)
2023-Mar-23 08:44:38 (2023-Mar-23 15:44:38 GMT): 10%
2023-Mar-23 08:44:38 (2023-Mar-23 15:44:38 GMT): 20%
2023-Mar-23 08:44:38 (2023-Mar-23 15:44:38 GMT): 30%
2023-Mar-23 08:44:38 (2023-Mar-23 15:44:38 GMT): 40%
2023-Mar-23 08:44:38 (2023-Mar-23 15:44:38 GMT): 50%
2023-Mar-23 08:44:38 (2023-Mar-23 15:44:38 GMT): 60%
2023-Mar-23 08:44:38 (2023-Mar-23 15:44:38 GMT): 70%
2023-Mar-23 08:44:38 (2023-Mar-23 15:44:38 GMT): 80%
2023-Mar-23 08:44:38 (2023-Mar-23 15:44:38 GMT): 90%

Finished Levelizing
2023-Mar-23 08:44:38 (2023-Mar-23 15:44:38 GMT)

Starting Activity Propagation
2023-Mar-23 08:44:38 (2023-Mar-23 15:44:38 GMT)
2023-Mar-23 08:44:39 (2023-Mar-23 15:44:39 GMT): 10%
2023-Mar-23 08:44:39 (2023-Mar-23 15:44:39 GMT): 20%

Finished Activity Propagation
2023-Mar-23 08:44:39 (2023-Mar-23 15:44:39 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=5056.29MB/6952.70MB/5264.19MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 08:44:39 (2023-Mar-23 15:44:39 GMT)
2023-Mar-23 08:44:41 (2023-Mar-23 15:44:41 GMT): 10%
2023-Mar-23 08:44:41 (2023-Mar-23 15:44:41 GMT): 20%
2023-Mar-23 08:44:41 (2023-Mar-23 15:44:41 GMT): 30%
2023-Mar-23 08:44:41 (2023-Mar-23 15:44:41 GMT): 40%
2023-Mar-23 08:44:41 (2023-Mar-23 15:44:41 GMT): 50%
2023-Mar-23 08:44:41 (2023-Mar-23 15:44:41 GMT): 60%
2023-Mar-23 08:44:41 (2023-Mar-23 15:44:41 GMT): 70%
2023-Mar-23 08:44:41 (2023-Mar-23 15:44:41 GMT): 80%
2023-Mar-23 08:44:41 (2023-Mar-23 15:44:41 GMT): 90%

Finished Calculating power
2023-Mar-23 08:44:41 (2023-Mar-23 15:44:41 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=5079.38MB/7051.04MB/5264.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5079.38MB/7051.04MB/5264.19MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=5079.38MB/7051.04MB/5264.19MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=5079.38MB/7051.04MB/5264.19MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       47.42872649 	   49.7684%
Total Switching Power:      45.80557060 	   48.0652%
Total Leakage Power:         2.06453508 	    2.1664%
Total Power:                95.29883203
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=5123.29MB/7103.54MB/5264.19MB)


Output file is .//dualcore.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile dualcore.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell dualcore.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file dualcore.post_route.summary.rpt.
<CMD> streamOut dualcore.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          78806

Ports/Pins                           305
    metal layer M2                   201
    metal layer M3                   104

Nets                              580696
    metal layer M1                  6505
    metal layer M2                256329
    metal layer M3                172632
    metal layer M4                 85224
    metal layer M5                 32082
    metal layer M6                 25099
    metal layer M7                  1472
    metal layer M8                  1353

    Via Instances                 351340

Special Nets                         960
    metal layer M1                   916
    metal layer M2                     4
    metal layer M4                    40

    Via Instances                  19096

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               46951
    metal layer M1                  1600
    metal layer M2                 28803
    metal layer M3                 13409
    metal layer M4                  1932
    metal layer M5                   617
    metal layer M6                   518
    metal layer M7                    39
    metal layer M8                    33


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract dualcore.lef
<CMD> defOut -netlist -routing dualcore.def
Writing DEF file 'dualcore.def', current time is Thu Mar 23 08:44:44 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'dualcore.def' is written, current time is Thu Mar 23 08:44:46 2023 ...
<CMD> saveNetlist dualcore.pnr.v
Writing Netlist "dualcore.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/.mmmceDQsFP/modes/CON/CON.sdc' ...
Current (total cpu=3:10:49, real=1:00:53, peak res=5330.1M, current mem=4414.0M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4430.1M, current mem=4430.1M)
Current (total cpu=3:10:50, real=1:00:54, peak res=5330.1M, current mem=4430.1M)
Reading latency file '/tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/.mmmceDQsFP/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=5497.77 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5626.91)
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6099.75 CPU=0:00:17.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=6016.68 CPU=0:00:19.0 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5984.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6016.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5703.68)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47019. 
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  33.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=5976.92 CPU=0:00:18.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5976.92 CPU=0:00:18.2 REAL=0:00:03.0)
TAMODEL Cpu User Time =   35.6 sec
TAMODEL Memory Usage  =    8.0 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5976.71)
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6028 CPU=0:00:16.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6028 CPU=0:00:17.4 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5996.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6028.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5720)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47019. 
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  33.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=5993.25 CPU=0:00:17.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5993.25 CPU=0:00:18.0 REAL=0:00:03.0)
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/.mmmcJPCP7j/modes/CON/CON.sdc' ...
Current (total cpu=3:12:58, real=1:01:52, peak res=5330.1M, current mem=4438.2M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4454.6M, current mem=4454.6M)
Current (total cpu=3:12:58, real=1:01:52, peak res=5330.1M, current mem=4454.6M)
Reading latency file '/tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/.mmmcJPCP7j/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
AAE DB initialization (MEM=5493.52 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=78806 and nets=46762 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/dualcore_26046_g3XV87.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5489.5M)
Extracted 10.0003% (CPU Time= 0:00:02.1  MEM= 5566.0M)
Extracted 20.0004% (CPU Time= 0:00:02.5  MEM= 5566.0M)
Extracted 30.0003% (CPU Time= 0:00:02.8  MEM= 5566.0M)
Extracted 40.0004% (CPU Time= 0:00:03.4  MEM= 5566.0M)
Extracted 50.0003% (CPU Time= 0:00:04.0  MEM= 5570.0M)
Extracted 60.0004% (CPU Time= 0:00:05.3  MEM= 5570.0M)
Extracted 70.0003% (CPU Time= 0:00:06.7  MEM= 5570.0M)
Extracted 80.0004% (CPU Time= 0:00:07.1  MEM= 5570.0M)
Extracted 90.0003% (CPU Time= 0:00:07.8  MEM= 5570.0M)
Extracted 100% (CPU Time= 0:00:09.4  MEM= 5570.0M)
Number of Extracted Resistors     : 933780
Number of Extracted Ground Cap.   : 914566
Number of Extracted Coupling Cap. : 1724748
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5553.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.4  Real Time: 0:00:13.0  MEM: 5553.938M)
Start delay calculation (fullDC) (8 T). (MEM=5654.03)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6107.79 CPU=0:00:15.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6024.71 CPU=0:00:18.2 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5992.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6024.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5725.71)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47019. 
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  13.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=5998.96 CPU=0:00:06.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5998.96 CPU=0:00:06.4 REAL=0:00:02.0)
TAMODEL Cpu User Time =   32.6 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5998.75)
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6050.04 CPU=0:00:13.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6050.04 CPU=0:00:15.0 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6018.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6050.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5735.04)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47019. 
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  13.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=6008.29 CPU=0:00:06.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6008.29 CPU=0:00:06.3 REAL=0:00:01.0)
<CMD> report_timing -max_paths 1000 > ${design}.post_route.timing.rpt
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6072.12)
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6164.96 CPU=0:00:14.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6164.96 CPU=0:00:15.6 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6133.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6165.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5851.08)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47019. 
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  12.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=6105.33 CPU=0:00:05.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6105.33 CPU=0:00:06.0 REAL=0:00:01.0)
<CMD> zoomBox -795.09600 -961.70450 1570.87300 1226.74050
<CMD> zoomBox -320.30600 -506.99250 1132.69550 836.98700
<CMD> zoomBox 150.34150 -56.24800 698.34100 450.63400
<CMD> zoomBox -28.72650 -227.74350 863.60000 597.62950
<CMD> zoomBox -320.30850 -506.99500 1132.69650 836.98750
<CMD> zoomBox -844.92900 -2214.33800 3007.66900 1349.19050
<CMD> zoomBox -143.82550 16.05550 404.17550 522.93850
<CMD> zoomBox -529.52900 -1176.33300 1836.45250 1012.12350
<CMD> zoomBox -263.78700 -817.28600 1189.22200 526.70050
<CMD> zoomBox -98.41250 -596.78600 793.91700 228.59000
<CMD> zoomBox -279.74550 -867.33500 1173.26450 476.65250
<CMD> zoomBox -599.81850 -1349.21600 1766.16650 839.24350
<CMD> zoomBox -266.75400 -696.07950 1186.25700 647.90850
<CMD> zoomBox -38.27500 -288.44400 854.05550 536.93300
<CMD> zoomBox 126.53900 -45.67700 674.54150 461.20750
<CMD> zoomBox -38.27500 -287.99900 854.05550 537.37800
<CMD> zoomBox -308.82400 -673.87550 1144.18800 670.11350
<CMD> zoomBox -92.67500 -346.02600 799.65600 479.35150
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4909.4M, totSessionCpu=3:41:15 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-7083):	The dynamic power view needs to be an active setup view. Adding the view "WC_VIEW" to active setup view list.
The system is switching to MMMC mode. Existing timing, extraction and delay/sdf information from single mode will be reset. Please respecify spef for specific RC corners and/or sdf information for specific views.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmax' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 1
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/.mmmcUvxS9P/modes/CON/CON.sdc' ...
Current (total cpu=3:41:23, real=3:24:58, peak res=5330.1M, current mem=4555.2M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4571.7M, current mem=4571.7M)
Current (total cpu=3:41:23, real=3:24:58, peak res=5330.1M, current mem=4571.7M)
Reading latency file '/tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/.mmmcUvxS9P/views/BC_VIEW/latency.sdc' ...
Reading latency file '/tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/.mmmcUvxS9P/views/WC_VIEW/latency.sdc' ...
Current (total cpu=3:41:23, real=3:24:59, peak res=5330.1M, current mem=4571.7M)
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4575.9M, current mem=4575.9M)
Current (total cpu=3:41:24, real=3:24:59, peak res=5330.1M, current mem=4575.9M)
AAE DB initialization (MEM=5623.36 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5816.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5848.1M)
Starting SI iteration 2
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5816.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5848.1M)
Starting SI iteration 2
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5816.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5848.1M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5816.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 5848.1M)
Starting SI iteration 2

Starting Levelizing
2023-Mar-23 11:09:04 (2023-Mar-23 18:09:04 GMT)
2023-Mar-23 11:09:04 (2023-Mar-23 18:09:04 GMT): 10%
2023-Mar-23 11:09:04 (2023-Mar-23 18:09:04 GMT): 20%
2023-Mar-23 11:09:04 (2023-Mar-23 18:09:04 GMT): 30%
2023-Mar-23 11:09:05 (2023-Mar-23 18:09:05 GMT): 40%
2023-Mar-23 11:09:05 (2023-Mar-23 18:09:05 GMT): 50%
2023-Mar-23 11:09:05 (2023-Mar-23 18:09:05 GMT): 60%
2023-Mar-23 11:09:05 (2023-Mar-23 18:09:05 GMT): 70%
2023-Mar-23 11:09:05 (2023-Mar-23 18:09:05 GMT): 80%
2023-Mar-23 11:09:05 (2023-Mar-23 18:09:05 GMT): 90%

Finished Levelizing
2023-Mar-23 11:09:05 (2023-Mar-23 18:09:05 GMT)

Starting Activity Propagation
2023-Mar-23 11:09:05 (2023-Mar-23 18:09:05 GMT)
2023-Mar-23 11:09:05 (2023-Mar-23 18:09:05 GMT): 10%
2023-Mar-23 11:09:06 (2023-Mar-23 18:09:06 GMT): 20%

Finished Activity Propagation
2023-Mar-23 11:09:06 (2023-Mar-23 18:09:06 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:41, real = 0:00:21, mem = 4724.1M, totSessionCpu=3:41:56 **
*** Changing analysis mode to setup ***
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5694.1M, init mem=5694.1M)
*info: Placed = 78806          (Fixed = 451)
*info: Unplaced = 0           
Placement Density:94.99%(284053/299026)
Placement Density (including fixed std cells):94.99%(284053/299026)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=5690.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Opt: RC extraction mode changed to 'detail'
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 44730

Instance distribution across the VT partitions:

 LVT : inst = 10531 (23.5%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10531 (23.5%)

 HVT : inst = 34199 (76.5%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 34199 (76.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=78806 and nets=46762 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
 Corner: Cmax
extractDetailRC Option : -outfile /tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/dualcore_26046_g3XV87.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5686.1M)
Extracted 10.0003% (CPU Time= 0:00:02.3  MEM= 5754.5M)
Extracted 20.0004% (CPU Time= 0:00:02.7  MEM= 5754.5M)
Extracted 30.0003% (CPU Time= 0:00:03.1  MEM= 5754.5M)
Extracted 40.0004% (CPU Time= 0:00:03.7  MEM= 5758.5M)
Extracted 50.0003% (CPU Time= 0:00:04.5  MEM= 5758.5M)
Extracted 60.0004% (CPU Time= 0:00:06.0  MEM= 5758.5M)
Extracted 70.0003% (CPU Time= 0:00:07.5  MEM= 5758.5M)
Extracted 80.0004% (CPU Time= 0:00:07.9  MEM= 5758.5M)
Extracted 90.0003% (CPU Time= 0:00:08.8  MEM= 5758.5M)
Extracted 100% (CPU Time= 0:00:10.6  MEM= 5758.5M)
Number of Extracted Resistors     : 933780
Number of Extracted Ground Cap.   : 914566
Number of Extracted Coupling Cap. : 1724748
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
 Corner: Cmax
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5726.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.7  Real Time: 0:00:14.0  MEM: 5726.492M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5779.98)
*** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6218.25 CPU=0:00:31.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=6135.18 CPU=0:00:34.2 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6103.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 6135.2M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5808.39)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  1.4 percent of the nets selected for SI analysis
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47019. 
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  29.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=6081.63 CPU=0:00:13.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6081.63 CPU=0:00:14.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:59.0 real=0:00:11.0 totSessionCpu=3:43:12 mem=6081.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=6081.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=6081.6M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=6089.6M
** Profile ** DRVs :  cpu=0:00:01.6, mem=6112.2M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.943  | -0.986  | -1.113  | -4.943  |
|           TNS (ns):|-208.795 |-117.311 | -6.696  | -84.787 |
|    Violating Paths:|   895   |   823   |   49    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.017   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.079%
       (95.039% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=6112.2M
**optDesign ... cpu = 0:02:00, real = 0:00:50, mem = 5121.6M, totSessionCpu=3:43:15 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       662 (unrouted=0, trialRouted=0, noStatus=0, routed=662, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 46100 (unrouted=118, trialRouted=0, noStatus=0, routed=45982, fixed=0, [crossesIlmBoundary=0, tooFewTerms=118, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 660 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 298879.200um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5275
      Delay constrained sinks:     5274
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5275 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ----------------------------------------------------------------------------
       0          0        596     [min=1, max=420, avg=62, sd=58, total=37219]
       0          1         47     [min=1, max=610, avg=99, sd=147, total=4630]
       0          2          3     [min=17, max=336, avg=183, sd=160, total=549]
       1          1         16     [min=6, max=405, avg=120, sd=124, total=1926]
    ----------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=312, i=12, icg=334, nicg=2, l=0, total=660
    cell areas       : b=1441.800um^2, i=28.080um^2, icg=2899.800um^2, nicg=11.160um^2, l=0.000um^2, total=4380.840um^2
    cell capacitance : b=0.806pF, i=0.047pF, icg=0.661pF, nicg=0.006pF, l=0.000pF, total=1.520pF
    sink capacitance : count=10295, total=8.257pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.684pF, leaf=12.495pF, total=14.179pF
    wire lengths     : top=0.000um, trunk=11566.165um, leaf=83312.455um, total=94878.620um
    hp wire lengths  : top=0.000um, trunk=9961.400um, leaf=33831.000um, total=43792.400um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=14, worst=[0.024ns, 0.021ns, 0.020ns, 0.018ns, 0.015ns, 0.012ns, 0.011ns, 0.010ns, 0.009ns, 0.004ns, ...]} avg=0.011ns sd=0.008ns sum=0.152ns
    Capacitance          : {count=1, worst=[0.007pF]} avg=0.007pF sd=0.000pF sum=0.007pF
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=279 avg=0.040ns sd=0.021ns min=0.007ns max=0.099ns {232 <= 0.063ns, 33 <= 0.084ns, 10 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=383 avg=0.090ns sd=0.013ns min=0.017ns max=0.129ns {12 <= 0.063ns, 84 <= 0.084ns, 152 <= 0.094ns, 73 <= 0.100ns, 48 <= 0.105ns} {5 <= 0.110ns, 2 <= 0.115ns, 5 <= 0.126ns, 2 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 9 CKBD16: 40 BUFFD12: 5 CKBD12: 58 BUFFD8: 1 CKBD8: 12 CKBD6: 3 BUFFD4: 10 CKBD4: 6 CKBD3: 28 BUFFD2: 5 CKBD2: 42 BUFFD1: 36 CKBD1: 16 BUFFD0: 9 CKBD0: 32 
     Invs: CKND16: 2 INVD2: 4 CKND1: 3 INVD0: 3 
     ICGs: CKLNQD16: 13 CKLNQD12: 17 CKLNQD8: 82 CKLNQD6: 20 CKLNQD4: 5 CKLNQD3: 105 CKLNQD2: 42 CKLNQD1: 50 
    NICGs: AN2D8: 1 AN2D4: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.400, max=5.568, avg=0.555, sd=0.499], skew [5.168 vs 0.057*], 66.6% {0.410, 0.467} (wid=0.063 ws=0.046) (gid=5.510 gs=5.138)
    skew_group clk2/CON: insertion delay [min=0.308, max=0.564, avg=0.367, sd=0.031], skew [0.257 vs 0.057*], 87% {0.325, 0.382} (wid=0.041 ws=0.035) (gid=0.546 gs=0.270)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 6 fragments, 8 fraglets and 10 vertices; 61 variables and 172 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing DRVs...
  Fixing clock tree DRVs: ...Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 662, tested: 662, violation detected: 15, violation ignored (due to small violation): 0, cannot run: 1, attempted: 14, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  -------------------------------------------------------------------------------------------------------------------
  top                0                    0           0            0                    0                  0
  trunk              0                    0           0            0                    0                  0
  leaf              14 [100.0%]           0           0            0                    0 (0.0%)          14 (100.0%)
  -------------------------------------------------------------------------------------------------------------------
  Total             14 [100.0%]           0           0            0                    0 (0.0%)          14 (100.0%)
  -------------------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 14, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=312, i=12, icg=334, nicg=2, l=0, total=660
    cell areas       : b=1441.800um^2, i=28.080um^2, icg=2899.800um^2, nicg=11.160um^2, l=0.000um^2, total=4380.840um^2
    cell capacitance : b=0.806pF, i=0.047pF, icg=0.661pF, nicg=0.006pF, l=0.000pF, total=1.520pF
    sink capacitance : count=10295, total=8.257pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.684pF, leaf=12.495pF, total=14.179pF
    wire lengths     : top=0.000um, trunk=11566.165um, leaf=83312.455um, total=94878.620um
    hp wire lengths  : top=0.000um, trunk=9961.400um, leaf=33831.000um, total=43792.400um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=14, worst=[0.024ns, 0.021ns, 0.020ns, 0.018ns, 0.015ns, 0.012ns, 0.011ns, 0.010ns, 0.009ns, 0.004ns, ...]} avg=0.011ns sd=0.008ns sum=0.152ns
    Capacitance          : {count=1, worst=[0.007pF]} avg=0.007pF sd=0.000pF sum=0.007pF
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=279 avg=0.040ns sd=0.021ns min=0.007ns max=0.099ns {232 <= 0.063ns, 33 <= 0.084ns, 10 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=383 avg=0.090ns sd=0.013ns min=0.017ns max=0.129ns {12 <= 0.063ns, 84 <= 0.084ns, 152 <= 0.094ns, 73 <= 0.100ns, 48 <= 0.105ns} {5 <= 0.110ns, 2 <= 0.115ns, 5 <= 0.126ns, 2 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 9 CKBD16: 40 BUFFD12: 5 CKBD12: 58 BUFFD8: 1 CKBD8: 12 CKBD6: 3 BUFFD4: 10 CKBD4: 6 CKBD3: 28 BUFFD2: 5 CKBD2: 42 BUFFD1: 36 CKBD1: 16 BUFFD0: 9 CKBD0: 32 
     Invs: CKND16: 2 INVD2: 4 CKND1: 3 INVD0: 3 
     ICGs: CKLNQD16: 13 CKLNQD12: 17 CKLNQD8: 82 CKLNQD6: 20 CKLNQD4: 5 CKLNQD3: 105 CKLNQD2: 42 CKLNQD1: 50 
    NICGs: AN2D8: 1 AN2D4: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.400, max=5.568, avg=0.555, sd=0.499], skew [5.168 vs 0.057*], 66.6% {0.410, 0.467} (wid=0.063 ws=0.046) (gid=5.510 gs=5.138)
    skew_group clk2/CON: insertion delay [min=0.308, max=0.564, avg=0.367, sd=0.031], skew [0.257 vs 0.057*], 87% {0.325, 0.382} (wid=0.041 ws=0.035) (gid=0.546 gs=0.270)
  Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 28 insts, 68 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=312, i=12, icg=334, nicg=2, l=0, total=660
    cell areas       : b=1441.800um^2, i=28.080um^2, icg=2899.800um^2, nicg=11.160um^2, l=0.000um^2, total=4380.840um^2
    cell capacitance : b=0.806pF, i=0.047pF, icg=0.661pF, nicg=0.006pF, l=0.000pF, total=1.520pF
    sink capacitance : count=10295, total=8.257pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.684pF, leaf=12.495pF, total=14.179pF
    wire lengths     : top=0.000um, trunk=11566.165um, leaf=83312.455um, total=94878.620um
    hp wire lengths  : top=0.000um, trunk=9961.400um, leaf=33831.000um, total=43792.400um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=14, worst=[0.024ns, 0.021ns, 0.020ns, 0.018ns, 0.015ns, 0.012ns, 0.011ns, 0.010ns, 0.009ns, 0.004ns, ...]} avg=0.011ns sd=0.008ns sum=0.152ns
    Capacitance          : {count=1, worst=[0.007pF]} avg=0.007pF sd=0.000pF sum=0.007pF
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=279 avg=0.040ns sd=0.021ns min=0.007ns max=0.099ns {232 <= 0.063ns, 33 <= 0.084ns, 10 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=383 avg=0.090ns sd=0.013ns min=0.017ns max=0.129ns {12 <= 0.063ns, 84 <= 0.084ns, 152 <= 0.094ns, 73 <= 0.100ns, 48 <= 0.105ns} {5 <= 0.110ns, 2 <= 0.115ns, 5 <= 0.126ns, 2 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 9 CKBD16: 40 BUFFD12: 5 CKBD12: 58 BUFFD8: 1 CKBD8: 12 CKBD6: 3 BUFFD4: 10 CKBD4: 6 CKBD3: 28 BUFFD2: 5 CKBD2: 42 BUFFD1: 36 CKBD1: 16 BUFFD0: 9 CKBD0: 32 
     Invs: CKND16: 2 INVD2: 4 CKND1: 3 INVD0: 3 
     ICGs: CKLNQD16: 13 CKLNQD12: 17 CKLNQD8: 82 CKLNQD6: 20 CKLNQD4: 5 CKLNQD3: 105 CKLNQD2: 42 CKLNQD1: 50 
    NICGs: AN2D8: 1 AN2D4: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.400, max=5.568, avg=0.555, sd=0.499], skew [5.168 vs 0.057*], 66.6% {0.410, 0.467} (wid=0.063 ws=0.046) (gid=5.510 gs=5.138)
    skew_group clk2/CON: insertion delay [min=0.308, max=0.564, avg=0.367, sd=0.031], skew [0.257 vs 0.057*], 87% {0.325, 0.382} (wid=0.041 ws=0.035) (gid=0.546 gs=0.270)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       662 (unrouted=0, trialRouted=0, noStatus=0, routed=662, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 46100 (unrouted=118, trialRouted=0, noStatus=0, routed=45982, fixed=0, [crossesIlmBoundary=0, tooFewTerms=118, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:08.2 real=0:00:05.4)
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 5875.55M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 662 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:43:31.0/3:25:48.0 (1.1), mem = 5875.5M
(I,S,L,T): WC_VIEW: 45.5468, 42.2087, 1.96419, 89.7197
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     3|     6|    -0.02|     0|     0|     0|     0|     0|     0|    -4.94|  -208.76|       0|       0|       0|  95.04|          |         |
|     0|     0|     0.00|     3|     5|    -0.02|     0|     0|     0|     0|     0|     0|    -4.94|  -208.76|       0|       0|       0|  95.04| 0:00:00.0|  6281.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 662 constrained nets 
Layer 5 has 2 constrained nets 
Layer 7 has 113 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:03.9 real=0:00:03.0 mem=6281.0M) ***

(I,S,L,T): WC_VIEW: 45.5468, 42.2087, 1.96419, 89.7197
*** DrvOpt [finish] : cpu/real = 0:00:11.0/0:00:08.9 (1.2), totSession cpu/real = 3:43:41.9/3:25:57.0 (1.1), mem = 6071.6M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:27, real = 0:01:07, mem = 5306.9M, totSessionCpu=3:43:42 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:11, Mem = 5995.56M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=5995.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=5995.6M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=6075.0M
** Profile ** DRVs :  cpu=0:00:01.3, mem=6073.5M

------------------------------------------------------------
     SI Timing Summary (cpu=0.19min real=0.15min mem=5995.6M)                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.942  | -0.986  | -1.113  | -4.942  |
|           TNS (ns):|-208.756 |-117.285 | -6.701  | -84.770 |
|    Violating Paths:|   899   |   827   |   49    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.017   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.079%
       (95.039% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=6073.5M
**optDesign ... cpu = 0:02:30, real = 0:01:08, mem = 5291.5M, totSessionCpu=3:43:44 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:02:37, real = 0:01:10, mem = 5253.5M, totSessionCpu=3:43:51 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=5983.97M, totSessionCpu=3:43:53).
**optDesign ... cpu = 0:02:38, real = 0:01:11, mem = 5253.7M, totSessionCpu=3:43:53 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=5984.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=5984.0M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=6093.9M
** Profile ** DRVs :  cpu=0:00:01.4, mem=6093.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.942  | -0.986  | -1.113  | -4.942  |
|           TNS (ns):|-208.756 |-117.285 | -6.701  | -84.770 |
|    Violating Paths:|   899   |   827   |   49    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.017   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.079%
       (95.039% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=6093.9M
**optDesign ... cpu = 0:02:42, real = 0:01:13, mem = 5244.8M, totSessionCpu=3:43:57 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:43:57 mem=5985.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 6005.7MB
Summary Report:
Instances move: 0 (out of 44352 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.8 REAL: 0:00:02.0 MEM: 6005.7MB
*** Finished refinePlace (3:44:01 mem=6005.7M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 48
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 48

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 11:10:04 2023
#
#num needed restored net=0
#need_extraction net=0 (total=46762)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 28 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 11:10:06 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 46756 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 5148.04 (MB), peak = 5358.68 (MB)
#Merging special wires: starts on Thu Mar 23 11:10:09 2023 with memory = 5148.71 (MB), peak = 5358.68 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.2 GB --0.99 [8]--
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 11:10:10 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 10.51 (MB)
#Total memory = 5149.09 (MB)
#Peak memory = 5358.68 (MB)
#
#
#Start global routing on Thu Mar 23 11:10:10 2023
#
#
#Start global routing initialization on Thu Mar 23 11:10:10 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:06
#Increased memory = 10.52 (MB)
#Total memory = 5149.09 (MB)
#Peak memory = 5358.68 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 17
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1           17       17
#	Totals       17       17
#0.0% of the total area was checked
#   number of violations = 17
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1           17       17
#	Totals       17       17
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 5153.14 (MB), peak = 5358.68 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 22
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 5251.94 (MB), peak = 5358.68 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 774
#Total wire length = 1314083 um.
#Total half perimeter of net bounding box = 1185296 um.
#Total wire length on LAYER M1 = 3428 um.
#Total wire length on LAYER M2 = 252248 um.
#Total wire length on LAYER M3 = 348306 um.
#Total wire length on LAYER M4 = 307545 um.
#Total wire length on LAYER M5 = 124350 um.
#Total wire length on LAYER M6 = 240304 um.
#Total wire length on LAYER M7 = 4625 um.
#Total wire length on LAYER M8 = 33275 um.
#Total number of vias = 351364
#Total number of multi-cut vias = 179163 ( 51.0%)
#Total number of single cut vias = 172201 ( 49.0%)
#Up-Via Summary (total 351364):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103929 ( 74.2%)     36130 ( 25.8%)     140059
# M2             51231 ( 37.0%)     87110 ( 63.0%)     138341
# M3             12356 ( 26.9%)     33504 ( 73.1%)      45860
# M4              3289 ( 20.1%)     13102 ( 79.9%)      16391
# M5              1012 ( 11.6%)      7695 ( 88.4%)       8707
# M6               258 ( 25.2%)       764 ( 74.8%)       1022
# M7               126 ( 12.8%)       858 ( 87.2%)        984
#-----------------------------------------------------------
#               172201 ( 49.0%)    179163 ( 51.0%)     351364 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:09
#Elapsed time = 00:00:03
#Increased memory = 12.57 (MB)
#Total memory = 5161.65 (MB)
#Peak memory = 5358.68 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 5163.20 (MB), peak = 5358.68 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 774
#Total wire length = 1314083 um.
#Total half perimeter of net bounding box = 1185296 um.
#Total wire length on LAYER M1 = 3428 um.
#Total wire length on LAYER M2 = 252248 um.
#Total wire length on LAYER M3 = 348306 um.
#Total wire length on LAYER M4 = 307545 um.
#Total wire length on LAYER M5 = 124350 um.
#Total wire length on LAYER M6 = 240304 um.
#Total wire length on LAYER M7 = 4625 um.
#Total wire length on LAYER M8 = 33275 um.
#Total number of vias = 351364
#Total number of multi-cut vias = 179163 ( 51.0%)
#Total number of single cut vias = 172201 ( 49.0%)
#Up-Via Summary (total 351364):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103929 ( 74.2%)     36130 ( 25.8%)     140059
# M2             51231 ( 37.0%)     87110 ( 63.0%)     138341
# M3             12356 ( 26.9%)     33504 ( 73.1%)      45860
# M4              3289 ( 20.1%)     13102 ( 79.9%)      16391
# M5              1012 ( 11.6%)      7695 ( 88.4%)       8707
# M6               258 ( 25.2%)       764 ( 74.8%)       1022
# M7               126 ( 12.8%)       858 ( 87.2%)        984
#-----------------------------------------------------------
#               172201 ( 49.0%)    179163 ( 51.0%)     351364 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 22
#
#
#Total number of nets with non-default rule or having extra spacing = 774
#Total wire length = 1314083 um.
#Total half perimeter of net bounding box = 1185296 um.
#Total wire length on LAYER M1 = 3428 um.
#Total wire length on LAYER M2 = 252248 um.
#Total wire length on LAYER M3 = 348306 um.
#Total wire length on LAYER M4 = 307545 um.
#Total wire length on LAYER M5 = 124350 um.
#Total wire length on LAYER M6 = 240304 um.
#Total wire length on LAYER M7 = 4625 um.
#Total wire length on LAYER M8 = 33275 um.
#Total number of vias = 351364
#Total number of multi-cut vias = 179163 ( 51.0%)
#Total number of single cut vias = 172201 ( 49.0%)
#Up-Via Summary (total 351364):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103929 ( 74.2%)     36130 ( 25.8%)     140059
# M2             51231 ( 37.0%)     87110 ( 63.0%)     138341
# M3             12356 ( 26.9%)     33504 ( 73.1%)      45860
# M4              3289 ( 20.1%)     13102 ( 79.9%)      16391
# M5              1012 ( 11.6%)      7695 ( 88.4%)       8707
# M6               258 ( 25.2%)       764 ( 74.8%)       1022
# M7               126 ( 12.8%)       858 ( 87.2%)        984
#-----------------------------------------------------------
#               172201 ( 49.0%)    179163 ( 51.0%)     351364 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 22
#
#detailRoute Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:04
#Increased memory = 17.93 (MB)
#Total memory = 5167.02 (MB)
#Peak memory = 5358.68 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:14
#Increased memory = -228.60 (MB)
#Total memory = 5072.13 (MB)
#Peak memory = 5358.68 (MB)
#Number of warnings = 1
#Total number of warnings = 64
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 11:10:17 2023
#
**optDesign ... cpu = 0:03:14, real = 0:01:30, mem = 4891.9M, totSessionCpu=3:44:29 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=78806 and nets=46762 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
 Corner: Cmax
extractDetailRC Option : -outfile /tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/dualcore_26046_g3XV87.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5888.9M)
Extracted 10.0004% (CPU Time= 0:00:02.3  MEM= 5941.4M)
Extracted 20.0003% (CPU Time= 0:00:02.7  MEM= 5941.4M)
Extracted 30.0003% (CPU Time= 0:00:03.1  MEM= 5941.4M)
Extracted 40.0003% (CPU Time= 0:00:03.7  MEM= 5945.4M)
Extracted 50.0003% (CPU Time= 0:00:04.6  MEM= 5945.4M)
Extracted 60.0003% (CPU Time= 0:00:06.0  MEM= 5945.4M)
Extracted 70.0002% (CPU Time= 0:00:07.5  MEM= 5945.4M)
Extracted 80.0002% (CPU Time= 0:00:07.9  MEM= 5945.4M)
Extracted 90.0002% (CPU Time= 0:00:08.8  MEM= 5945.4M)
Extracted 100% (CPU Time= 0:00:10.6  MEM= 5945.4M)
Number of Extracted Resistors     : 933816
Number of Extracted Ground Cap.   : 914596
Number of Extracted Coupling Cap. : 1724800
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
 Corner: Cmax
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 5925.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.8  Real Time: 0:00:14.0  MEM: 5925.344M)
**optDesign ... cpu = 0:03:29, real = 0:01:44, mem = 4889.8M, totSessionCpu=3:44:44 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5971.43)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6340.7 CPU=0:00:31.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=6340.7 CPU=0:00:34.1 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6308.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 6340.7M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6003.91)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  1.4 percent of the nets selected for SI analysis
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47019. 
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  29.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=6277.16 CPU=0:00:14.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6277.16 CPU=0:00:14.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:01:02 real=0:00:12.0 totSessionCpu=3:45:45 mem=6277.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=6277.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=6277.2M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=6285.2M
** Profile ** DRVs :  cpu=0:00:01.7, mem=6307.7M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.943  | -0.986  | -1.113  | -4.943  |
|           TNS (ns):|-208.795 |-117.311 | -6.696  | -84.787 |
|    Violating Paths:|   895   |   823   |   49    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.017   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.079%
       (95.039% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=6307.7M
**optDesign ... cpu = 0:04:34, real = 0:01:58, mem = 5270.5M, totSessionCpu=3:45:48 **
**optDesign ... cpu = 0:04:34, real = 0:01:58, mem = 5270.5M, totSessionCpu=3:45:48 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:38, real = 0:01:58, mem = 5251.8M, totSessionCpu=3:45:52 **
** Profile ** Start :  cpu=0:00:00.0, mem=5973.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=5973.2M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=6083.1M
** Profile ** Total reports :  cpu=0:00:00.6, mem=5983.1M
** Profile ** DRVs :  cpu=0:00:03.2, mem=6003.6M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.943  | -0.986  | -1.113  | -4.943  |
|           TNS (ns):|-208.795 |-117.311 | -6.696  | -84.787 |
|    Violating Paths:|   895   |   823   |   49    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.017   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.079%
       (95.039% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=6003.6M
**optDesign ... cpu = 0:04:43, real = 0:02:03, mem = 5244.4M, totSessionCpu=3:45:57 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
*** Changing analysis mode to hold ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> zoomBox -102276.08900 -88930.90450 88139.19050 87197.07050
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4980.7M, totSessionCpu=3:46:59 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5903.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 5935.7M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-23 11:16:34 (2023-Mar-23 18:16:34 GMT)
2023-Mar-23 11:16:34 (2023-Mar-23 18:16:34 GMT): 10%
2023-Mar-23 11:16:34 (2023-Mar-23 18:16:34 GMT): 20%
2023-Mar-23 11:16:34 (2023-Mar-23 18:16:34 GMT): 30%
2023-Mar-23 11:16:34 (2023-Mar-23 18:16:34 GMT): 40%
2023-Mar-23 11:16:34 (2023-Mar-23 18:16:34 GMT): 50%
2023-Mar-23 11:16:34 (2023-Mar-23 18:16:34 GMT): 60%
2023-Mar-23 11:16:34 (2023-Mar-23 18:16:34 GMT): 70%
2023-Mar-23 11:16:34 (2023-Mar-23 18:16:34 GMT): 80%
2023-Mar-23 11:16:35 (2023-Mar-23 18:16:35 GMT): 90%

Finished Levelizing
2023-Mar-23 11:16:35 (2023-Mar-23 18:16:35 GMT)

Starting Activity Propagation
2023-Mar-23 11:16:35 (2023-Mar-23 18:16:35 GMT)
2023-Mar-23 11:16:35 (2023-Mar-23 18:16:35 GMT): 10%
2023-Mar-23 11:16:35 (2023-Mar-23 18:16:35 GMT): 20%

Finished Activity Propagation
2023-Mar-23 11:16:36 (2023-Mar-23 18:16:36 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:22, real = 0:00:11, mem = 5311.4M, totSessionCpu=3:47:21 **
*** Changing analysis mode to setup ***
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=6149.1M, init mem=6149.1M)
*info: Placed = 78806          (Fixed = 451)
*info: Unplaced = 0           
Placement Density:94.99%(284053/299026)
Placement Density (including fixed std cells):94.99%(284053/299026)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=6145.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 44730

Instance distribution across the VT partitions:

 LVT : inst = 10531 (23.5%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10531 (23.5%)

 HVT : inst = 34199 (76.5%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 34199 (76.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=78806 and nets=46762 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
 Corner: Cmax
extractDetailRC Option : -outfile /tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/dualcore_26046_g3XV87.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 6136.1M)
Extracted 10.0004% (CPU Time= 0:00:02.3  MEM= 6204.5M)
Extracted 20.0003% (CPU Time= 0:00:02.7  MEM= 6204.5M)
Extracted 30.0003% (CPU Time= 0:00:03.1  MEM= 6204.5M)
Extracted 40.0003% (CPU Time= 0:00:03.8  MEM= 6208.5M)
Extracted 50.0003% (CPU Time= 0:00:04.6  MEM= 6208.5M)
Extracted 60.0003% (CPU Time= 0:00:06.0  MEM= 6208.5M)
Extracted 70.0002% (CPU Time= 0:00:07.5  MEM= 6208.5M)
Extracted 80.0002% (CPU Time= 0:00:08.0  MEM= 6208.5M)
Extracted 90.0002% (CPU Time= 0:00:09.0  MEM= 6208.5M)
Extracted 100% (CPU Time= 0:00:10.8  MEM= 6208.5M)
Number of Extracted Resistors     : 933816
Number of Extracted Ground Cap.   : 914596
Number of Extracted Coupling Cap. : 1724800
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
 Corner: Cmax
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 6176.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.0  Real Time: 0:00:14.0  MEM: 6176.508M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47019. 
Total number of fetched objects 47019
End delay calculation. (MEM=173.156 CPU=0:00:08.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=173.156 CPU=0:00:09.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:12.7 real=0:00:03.0 totSessionCpu=0:03:20 mem=141.2M)
Done building cte hold timing graph (HoldAware) cpu=0:00:15.7 real=0:00:04.0 totSessionCpu=0:03:20 mem=141.2M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:17.3/0:00:05.2 (3.4), mem = 171.7M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6234.02)
*** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6608.29 CPU=0:00:33.0 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=6608.29 CPU=0:00:35.1 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6576.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 6608.3M)

Executing IPO callback for view pruning ..

Optimization is working on the following views:
  Setup views: BC_VIEW 
  Hold  views: BC_VIEW 

Active setup views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6263.02)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  1.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=6537.74 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6537.74 CPU=0:00:01.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:52.6 real=0:00:12.0 totSessionCpu=3:48:50 mem=6537.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=6537.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=6537.7M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=6545.7M
** Profile ** DRVs :  cpu=0:00:01.2, mem=6568.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.690  |  0.157  |  0.091  | -1.690  |
|           TNS (ns):| -26.949 |  0.000  |  0.000  | -26.949 |
|    Violating Paths:|   16    |    0    |    0    |   16    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.009   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.079%
       (95.039% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:53, real = 0:00:48, mem = 5516.2M, totSessionCpu=3:48:53 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -1.690
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 662 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:48:57.5/3:33:18.1 (1.1), mem = 6233.7M
(I,S,L,T): BC_VIEW: 44.9245, 37.7156, 1.96419, 84.6044
*info: 662 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.690 TNS Slack -26.949 Density 95.04
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.690|-26.949|
|reg2cgate | 0.091|  0.000|
|reg2reg   | 0.157|  0.000|
|HEPG      | 0.091|  0.000|
|All Paths |-1.690|-26.949|
+----------+------+-------+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=6639.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.690|-26.949|
|reg2cgate | 0.091|  0.000|
|reg2reg   | 0.157|  0.000|
|HEPG      | 0.091|  0.000|
|All Paths |-1.690|-26.949|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.690|-26.949|
|reg2cgate | 0.091|  0.000|
|reg2reg   | 0.157|  0.000|
|HEPG      | 0.091|  0.000|
|All Paths |-1.690|-26.949|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 662 constrained nets 
Layer 5 has 2 constrained nets 
Layer 7 has 113 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=6639.9M) ***
(I,S,L,T): BC_VIEW: 44.9245, 37.7156, 1.96419, 84.6044
*** SetupOpt [finish] : cpu/real = 0:00:14.9/0:00:14.3 (1.0), totSession cpu/real = 3:49:12.3/3:33:32.4 (1.1), mem = 6430.5M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:49:13 mem=6430.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 6440.7MB
Summary Report:
Instances move: 0 (out of 44352 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 6440.7MB
*** Finished refinePlace (3:49:16 mem=6440.7M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 662 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:49:17.0/3:33:35.3 (1.1), mem = 6414.7M
(I,S,L,T): BC_VIEW: 44.9245, 37.7156, 1.96419, 84.6044
*info: 662 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.690 TNS Slack -26.949 Density 95.04
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.690|-26.949|
|reg2cgate | 0.091|  0.000|
|reg2reg   | 0.157|  0.000|
|HEPG      | 0.091|  0.000|
|All Paths |-1.690|-26.949|
+----------+------+-------+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=6630.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.690|-26.949|
|reg2cgate | 0.091|  0.000|
|reg2reg   | 0.157|  0.000|
|HEPG      | 0.091|  0.000|
|All Paths |-1.690|-26.949|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.690|-26.949|
|reg2cgate | 0.091|  0.000|
|reg2reg   | 0.157|  0.000|
|HEPG      | 0.091|  0.000|
|All Paths |-1.690|-26.949|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 662 constrained nets 
Layer 5 has 2 constrained nets 
Layer 7 has 113 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=6630.1M) ***
(I,S,L,T): BC_VIEW: 44.9245, 37.7156, 1.96419, 84.6044
*** SetupOpt [finish] : cpu/real = 0:00:12.2/0:00:11.7 (1.0), totSession cpu/real = 3:49:29.1/3:33:47.1 (1.1), mem = 6420.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:49:29 mem=6420.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 6436.2MB
Summary Report:
Instances move: 0 (out of 44352 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.6 REAL: 0:00:03.0 MEM: 6436.2MB
*** Finished refinePlace (3:49:33 mem=6436.2M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : 0.091 ns

Start Layer Assignment ...
WNS(0.091ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 46762.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 0.0911
        slack threshold: 0.8111
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 250 (0.5%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.690 ns

Start Layer Assignment ...
WNS(-1.690ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 8 cadidates out of 46762.
Total Assign Layers on 0 Nets (cpu 0:00:00.5).
GigaOpt: setting up router preferences
        design wns: -1.6904
        slack threshold: -0.9704
GigaOpt: 2 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 280 (0.6%)
** Profile ** Start :  cpu=0:00:00.0, mem=6487.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=6487.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=6487.0M
** Profile ** DRVs :  cpu=0:00:01.1, mem=6487.0M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.690  |  0.157  |  0.091  | -1.690  |
|           TNS (ns):| -26.949 |  0.000  |  0.000  | -26.949 |
|    Violating Paths:|   16    |    0    |    0    |   16    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.009   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.079%
       (95.039% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=6487.0M
**optDesign ... cpu = 0:02:39, real = 0:01:24, mem = 5623.8M, totSessionCpu=3:49:38 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 11:17:51 2023
#
#num needed restored net=0
#need_extraction net=0 (total=46762)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 11:17:53 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 46756 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 5439.86 (MB), peak = 5797.62 (MB)
#Merging special wires: starts on Thu Mar 23 11:17:56 2023 with memory = 5440.84 (MB), peak = 5797.62 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:5.3 GB, peak:5.7 GB --1.03 [8]--
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 11:17:57 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 11.12 (MB)
#Total memory = 5441.45 (MB)
#Peak memory = 5797.62 (MB)
#
#
#Start global routing on Thu Mar 23 11:17:57 2023
#
#
#Start global routing initialization on Thu Mar 23 11:17:57 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:05
#Increased memory = 11.13 (MB)
#Total memory = 5441.45 (MB)
#Peak memory = 5797.62 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 5444.78 (MB), peak = 5797.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 776
#Total wire length = 1314083 um.
#Total half perimeter of net bounding box = 1185296 um.
#Total wire length on LAYER M1 = 3428 um.
#Total wire length on LAYER M2 = 252248 um.
#Total wire length on LAYER M3 = 348306 um.
#Total wire length on LAYER M4 = 307545 um.
#Total wire length on LAYER M5 = 124350 um.
#Total wire length on LAYER M6 = 240304 um.
#Total wire length on LAYER M7 = 4625 um.
#Total wire length on LAYER M8 = 33275 um.
#Total number of vias = 351364
#Total number of multi-cut vias = 179163 ( 51.0%)
#Total number of single cut vias = 172201 ( 49.0%)
#Up-Via Summary (total 351364):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103929 ( 74.2%)     36130 ( 25.8%)     140059
# M2             51231 ( 37.0%)     87110 ( 63.0%)     138341
# M3             12356 ( 26.9%)     33504 ( 73.1%)      45860
# M4              3289 ( 20.1%)     13102 ( 79.9%)      16391
# M5              1012 ( 11.6%)      7695 ( 88.4%)       8707
# M6               258 ( 25.2%)       764 ( 74.8%)       1022
# M7               126 ( 12.8%)       858 ( 87.2%)        984
#-----------------------------------------------------------
#               172201 ( 49.0%)    179163 ( 51.0%)     351364 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:02
#Increased memory = 1.68 (MB)
#Total memory = 5443.13 (MB)
#Peak memory = 5797.62 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 5451.51 (MB), peak = 5797.62 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 776
#Total wire length = 1314083 um.
#Total half perimeter of net bounding box = 1185296 um.
#Total wire length on LAYER M1 = 3428 um.
#Total wire length on LAYER M2 = 252248 um.
#Total wire length on LAYER M3 = 348306 um.
#Total wire length on LAYER M4 = 307545 um.
#Total wire length on LAYER M5 = 124350 um.
#Total wire length on LAYER M6 = 240304 um.
#Total wire length on LAYER M7 = 4625 um.
#Total wire length on LAYER M8 = 33275 um.
#Total number of vias = 351364
#Total number of multi-cut vias = 179163 ( 51.0%)
#Total number of single cut vias = 172201 ( 49.0%)
#Up-Via Summary (total 351364):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103929 ( 74.2%)     36130 ( 25.8%)     140059
# M2             51231 ( 37.0%)     87110 ( 63.0%)     138341
# M3             12356 ( 26.9%)     33504 ( 73.1%)      45860
# M4              3289 ( 20.1%)     13102 ( 79.9%)      16391
# M5              1012 ( 11.6%)      7695 ( 88.4%)       8707
# M6               258 ( 25.2%)       764 ( 74.8%)       1022
# M7               126 ( 12.8%)       858 ( 87.2%)        984
#-----------------------------------------------------------
#               172201 ( 49.0%)    179163 ( 51.0%)     351364 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 22
#
#
#Total number of nets with non-default rule or having extra spacing = 776
#Total wire length = 1314083 um.
#Total half perimeter of net bounding box = 1185296 um.
#Total wire length on LAYER M1 = 3428 um.
#Total wire length on LAYER M2 = 252248 um.
#Total wire length on LAYER M3 = 348306 um.
#Total wire length on LAYER M4 = 307545 um.
#Total wire length on LAYER M5 = 124350 um.
#Total wire length on LAYER M6 = 240304 um.
#Total wire length on LAYER M7 = 4625 um.
#Total wire length on LAYER M8 = 33275 um.
#Total number of vias = 351364
#Total number of multi-cut vias = 179163 ( 51.0%)
#Total number of single cut vias = 172201 ( 49.0%)
#Up-Via Summary (total 351364):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            103929 ( 74.2%)     36130 ( 25.8%)     140059
# M2             51231 ( 37.0%)     87110 ( 63.0%)     138341
# M3             12356 ( 26.9%)     33504 ( 73.1%)      45860
# M4              3289 ( 20.1%)     13102 ( 79.9%)      16391
# M5              1012 ( 11.6%)      7695 ( 88.4%)       8707
# M6               258 ( 25.2%)       764 ( 74.8%)       1022
# M7               126 ( 12.8%)       858 ( 87.2%)        984
#-----------------------------------------------------------
#               172201 ( 49.0%)    179163 ( 51.0%)     351364 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 22
#
#detailRoute Statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:04
#Increased memory = 12.23 (MB)
#Total memory = 5453.68 (MB)
#Peak memory = 5797.62 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:13
#Increased memory = -234.41 (MB)
#Total memory = 5389.36 (MB)
#Peak memory = 5797.62 (MB)
#Number of warnings = 1
#Total number of warnings = 65
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 11:18:04 2023
#
**optDesign ... cpu = 0:03:04, real = 0:01:37, mem = 5382.4M, totSessionCpu=3:50:03 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=78806 and nets=46762 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
 Corner: Cmax
extractDetailRC Option : -outfile /tmp/innovus_temp_26046_ieng6-ece-03.ucsd.edu_agnaneswaran_RY40X5/dualcore_26046_g3XV87.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 6308.0M)
Extracted 10.0004% (CPU Time= 0:00:02.4  MEM= 6356.4M)
Extracted 20.0003% (CPU Time= 0:00:02.9  MEM= 6356.4M)
Extracted 30.0003% (CPU Time= 0:00:03.3  MEM= 6356.4M)
Extracted 40.0003% (CPU Time= 0:00:04.0  MEM= 6360.4M)
Extracted 50.0003% (CPU Time= 0:00:04.9  MEM= 6360.4M)
Extracted 60.0003% (CPU Time= 0:00:06.3  MEM= 6360.4M)
Extracted 70.0002% (CPU Time= 0:00:07.8  MEM= 6360.4M)
Extracted 80.0002% (CPU Time= 0:00:08.3  MEM= 6360.4M)
Extracted 90.0002% (CPU Time= 0:00:09.2  MEM= 6360.4M)
Extracted 100% (CPU Time= 0:00:11.1  MEM= 6360.4M)
Number of Extracted Resistors     : 933816
Number of Extracted Ground Cap.   : 914596
Number of Extracted Coupling Cap. : 1724800
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
 Corner: Cmax
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 6344.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.3  Real Time: 0:00:15.0  MEM: 6344.406M)
**optDesign ... cpu = 0:03:19, real = 0:01:52, mem = 5183.5M, totSessionCpu=3:50:19 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6271.48)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6645.75 CPU=0:00:15.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6645.75 CPU=0:00:17.2 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6613.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 6645.7M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6304.96)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47019. 
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  1.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=6578.2 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6578.2 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:30.3 real=0:00:09.0 totSessionCpu=3:50:49 mem=6578.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=6578.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=6578.2M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=6586.2M
** Profile ** DRVs :  cpu=0:00:01.2, mem=6608.7M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.690  |  0.157  |  0.091  | -1.690  |
|           TNS (ns):| -26.949 |  0.000  |  0.000  | -26.949 |
|    Violating Paths:|   16    |    0    |    0    |   16    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.009   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.079%
       (95.039% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=6608.7M
**optDesign ... cpu = 0:03:52, real = 0:02:02, mem = 5475.7M, totSessionCpu=3:50:51 **
**optDesign ... cpu = 0:03:52, real = 0:02:02, mem = 5475.7M, totSessionCpu=3:50:51 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -1.690
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 662 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:50:51.7/3:34:31.3 (1.1), mem = 6304.7M
(I,S,L,T): BC_VIEW: 44.9245, 37.7156, 1.96419, 84.6044
*info: 662 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.690 TNS Slack -26.949 Density 95.04
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.690|-26.949|
|reg2cgate | 0.091|  0.000|
|reg2reg   | 0.157|  0.000|
|HEPG      | 0.091|  0.000|
|All Paths |-1.690|-26.949|
+----------+------+-------+

Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=6636.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.690|-26.949|
|reg2cgate | 0.091|  0.000|
|reg2reg   | 0.157|  0.000|
|HEPG      | 0.091|  0.000|
|All Paths |-1.690|-26.949|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.690|-26.949|
|reg2cgate | 0.091|  0.000|
|reg2reg   | 0.157|  0.000|
|HEPG      | 0.091|  0.000|
|All Paths |-1.690|-26.949|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 662 constrained nets 
Layer 5 has 2 constrained nets 
Layer 7 has 113 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=6636.0M) ***
(I,S,L,T): BC_VIEW: 44.9245, 37.7156, 1.96419, 84.6044
*** SetupOpt [finish] : cpu/real = 0:00:13.9/0:00:13.3 (1.0), totSession cpu/real = 3:51:05.7/3:34:44.6 (1.1), mem = 6426.5M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:04:06, real = 0:02:16, mem = 5681.1M, totSessionCpu=3:51:06 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=6398.05M, totSessionCpu=3:51:07).
**optDesign ... cpu = 0:04:08, real = 0:02:17, mem = 5680.2M, totSessionCpu=3:51:07 **

Latch borrow mode reset to max_borrow
*** Enable all active views. ***
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:11, real = 0:02:18, mem = 5474.2M, totSessionCpu=3:51:11 **
** Profile ** Start :  cpu=0:00:00.0, mem=6267.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=6267.5M
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6356.61)
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6751.89 CPU=0:00:30.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=6751.89 CPU=0:00:32.2 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6719.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 6751.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6412.1)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  1.4 percent of the nets selected for SI analysis
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47019. 
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  29.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=6685.34 CPU=0:00:13.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6685.34 CPU=0:00:13.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:57.6 real=0:00:11.0 totSessionCpu=3:52:09 mem=6685.3M)
** Profile ** Overall slacks :  cpu=0:00:58.2, mem=6693.3M
** Profile ** Total reports :  cpu=0:00:00.6, mem=6391.3M
** Profile ** DRVs :  cpu=0:00:03.1, mem=6411.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -4.943  | -0.986  | -1.113  | -4.943  |
|           TNS (ns):|-208.795 |-117.311 | -6.696  | -84.787 |
|    Violating Paths:|   895   |   823   |   49    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.017   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.079%
       (95.039% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=6411.9M
**optDesign ... cpu = 0:05:14, real = 0:02:33, mem = 5702.9M, totSessionCpu=3:52:13 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
*** Changing analysis mode to hold ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> report_timing -max_paths 1000 > ${design}.post_route.timing.rpt
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6388.61)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6745.1 CPU=0:00:13.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6745.1 CPU=0:00:15.3 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6713.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6745.1M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6352.21)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47019. 
Total number of fetched objects 47019
AAE_INFO-618: Total number of nets in the design is 46762,  12.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=6625.46 CPU=0:00:05.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6625.46 CPU=0:00:05.9 REAL=0:00:01.0)
<CMD> zoomBox -303647.47250 -206189.69000 201232.61400 260808.06150
<CMD> zoomBox -93963.14100 -37468.14600 22975.64300 70696.44700
<CMD> zoomBox -63724.97350 -21531.81450 8090.05800 44894.76700
<CMD> zoomBox -43505.88400 -12820.39850 597.52300 27973.82650
<CMD> zoomBox -27081.91500 -8285.09350 3.09000 16767.66000
<CMD> zoomBox -18509.85300 -4945.50450 -1876.27400 10440.01800
<CMD> zoomBox -13245.53550 -2886.27700 -3030.43800 6562.35800
<CMD> zoomBox -18733.03450 -8543.16400 8351.97550 16509.59450
<CMD> zoomBox -21991.41050 -14971.85050 22112.00550 25822.38300
<CMD> zoomBox -12700.63850 -9225.66200 14384.37250 15827.09700
<CMD> zoomBox -3512.75650 -3551.43600 6702.34250 5897.20000
<CMD> zoomBox -1438.57200 -1046.11400 2414.04800 2517.43500
<CMD> zoomBox -765.45400 -598.00950 1600.53650 1590.45500
<CMD> zoomBox -350.89450 -323.99850 1102.11950 1019.99250
<CMD> zoomBox 60.04750 -52.37900 608.05200 454.50750
<CMD> zoomBox -96.30450 -155.72250 796.02950 669.65750
<CMD> zoomBox -382.81200 -324.00050 1070.20550 1019.99350
<CMD> zoomBox -244.27350 -166.60350 648.06100 658.77700
<CMD> zoomBox -159.19350 -69.94250 388.81200 436.94500
<CMD> zoomBox -228.23800 -175.95900 664.09800 649.42300
<CMD> zoomBox -160.97600 -68.60750 387.03050 438.28100
<CMD> zoomBox -228.23900 -175.96100 664.09900 649.42300
<CMD> zoomBox 160.02450 164.84850 496.57000 476.14200
<CMD> zoomBox 334.38850 301.24850 461.31700 418.65350
<CMD> zoomBox 136.64600 19.07300 684.66000 525.96800
<CMD> zoomBox -36.19000 -211.67250 856.15950 613.72200
<CMD> zoomBox -369.85000 -585.95200 1083.19300 758.06600
<CMD> zoomBox -148.61950 -255.19400 743.73050 570.20100
<CMD> zoomBox -404.66700 -536.62850 1048.37650 807.38950
<CMD> zoomBox -169.65450 -313.94750 722.69600 511.44800
<CMD> zoomBox -25.32850 -177.19400 522.68750 329.70300
<CMD> zoomBox -191.92850 -338.00300 700.42400 487.39400
<CMD> zoomBox -457.40700 -592.60100 995.64050 751.42100
<CMD> zoomBox -157.83800 -195.11000 734.51500 630.28750
<CMD> zoomBox 5.19800 -34.30150 553.21500 472.59650
<CMD> zoomBox -157.83900 -195.11100 734.51550 630.28800
<CMD> zoomBox -368.19150 -475.82250 1084.86000 868.20300
<CMD> zoomBox -156.38900 -198.01350 735.96650 627.38650
<CMD> zoomBox -30.77050 -18.04950 517.24750 488.84950
<CMD> zoomBox -156.38950 -198.01450 735.96700 627.38650
<CMD> zoomBox -67.74450 94.20450 480.27450 601.10450
<CMD> zoomBox -37.65250 277.49400 298.90000 588.79400
<CMD> zoomBox -19.17200 390.05600 187.51350 581.23350
<CMD> zoomBox -37.82050 279.67700 298.73250 590.97750
<CMD> zoomBox -118.35150 -183.47750 774.00850 641.92650
<CMD> zoomBox 74.53200 -17.32200 622.55300 489.57950
<CMD> zoomBox -118.35150 -182.58750 774.00900 642.81700
