%YAML 1.2
---
name: Plain Text (Verilog)
scope: source.verilog
hidden: true
file_extensions:
  - v
contexts:
  main: []
