// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP1S25F672C6 Package FBGA672
// 

// 
// This SDF file should be used for ModelSim (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "calc_top")
  (DATE "05/28/2010 12:19:49")
  (VENDOR "Altera")
  (PROGRAM "Quartus II")
  (VERSION "Version 9.1 Build 222 10/21/2009 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (352:352:352))
        (PORT datab (1400:1400:1400) (1400:1400:1400))
        (PORT datac (1229:1229:1229) (1229:1229:1229))
        (PORT datad (1531:1531:1531) (1531:1531:1531))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\ps2_data\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2498:2498:2498) (2498:2498:2498))
        (PORT oe (3995:3995:3995) (3995:3995:3995))
        (IOPATH datain padio (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge oe) padio (577:577:577) (577:577:577))
        (IOPATH padio combout (1141:1141:1141) (1141:1141:1141))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\ps2_clk\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3315:3315:3315) (3315:3315:3315))
        (PORT oe (1652:1652:1652) (1652:1652:1652))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
        (IOPATH (posedge oe) padio (703:703:703) (703:703:703))
        (IOPATH padio combout (1295:1295:1295) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\sys_clk\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (760:760:760) (760:760:760))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\sys_res_n\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1141:1141:1141) (1141:1141:1141))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|sync_inst\|sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (6037:6037:6037) (6037:6037:6037))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|sync_inst\|sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2462:2462:2462) (2462:2462:2462))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|sync_inst\|sync\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (494:494:494))
        (PORT datac (2034:2034:2034) (2034:2034:2034))
        (PORT datad (476:476:476) (476:476:476))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|sync_inst\|sync\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2124:2124:2124) (2124:2124:2124))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2514:2514:2514) (2514:2514:2514))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (668:668:668))
        (PORT datab (1117:1117:1117) (1117:1117:1117))
        (PORT datac (485:485:485) (485:485:485))
        (PORT datad (554:554:554) (554:554:554))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (490:490:490))
        (PORT datab (540:540:540) (540:540:540))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (479:479:479) (479:479:479))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (490:490:490))
        (PORT datab (544:544:544) (544:544:544))
        (PORT datac (481:481:481) (481:481:481))
        (PORT datad (399:399:399) (399:399:399))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2514:2514:2514) (2514:2514:2514))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector2\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (675:675:675))
        (PORT datab (1123:1123:1123) (1123:1123:1123))
        (PORT datac (491:491:491) (491:491:491))
        (PORT datad (539:539:539) (539:539:539))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (490:490:490))
        (PORT datab (389:389:389) (389:389:389))
        (PORT datac (391:391:391) (391:391:391))
        (PORT datad (553:553:553) (553:553:553))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2514:2514:2514) (2514:2514:2514))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (588:588:588) (588:588:588))
        (PORT datad (625:625:625) (625:625:625))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (413:413:413) (413:413:413))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1859:1859:1859) (1859:1859:1859))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (429:429:429))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1859:1859:1859) (1859:1859:1859))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (436:436:436))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1859:1859:1859) (1859:1859:1859))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1859:1859:1859) (1859:1859:1859))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (440:440:440) (440:440:440))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout (533:533:533) (533:533:533))
        (IOPATH cin cout (155:155:155) (155:155:155))
        (IOPATH cin0 cout (219:219:219) (219:219:219))
        (IOPATH cin1 cout (205:205:205) (205:205:205))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1859:1859:1859) (1859:1859:1859))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (427:427:427))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (424:424:424))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin cout (110:110:110) (110:110:110))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (444:444:444) (444:444:444))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (351:351:351) (351:351:351))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (443:443:443) (443:443:443))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1127:1127:1127))
        (PORT datab (441:441:441) (441:441:441))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (641:641:641))
        (PORT datab (619:619:619) (619:619:619))
        (PORT datac (622:622:622) (622:622:622))
        (PORT datad (631:631:631) (631:631:631))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|LessThan0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (631:631:631))
        (PORT datab (848:848:848) (848:848:848))
        (PORT datac (919:919:919) (919:919:919))
        (PORT datad (347:347:347) (347:347:347))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|LessThan0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1127:1127:1127))
        (PORT datab (1051:1051:1051) (1051:1051:1051))
        (PORT datac (1140:1140:1140) (1140:1140:1140))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (533:533:533) (533:533:533))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1859:1859:1859) (1859:1859:1859))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (437:437:437))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1859:1859:1859) (1859:1859:1859))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1859:1859:1859) (1859:1859:1859))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (PORT datab (442:442:442) (442:442:442))
        (PORT datac (609:609:609) (609:609:609))
        (PORT datad (1114:1114:1114) (1114:1114:1114))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1128:1128:1128))
        (PORT datac (1142:1142:1142) (1142:1142:1142))
        (PORT datad (625:625:625) (625:625:625))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (632:632:632))
        (PORT datab (894:894:894) (894:894:894))
        (PORT datac (624:624:624) (624:624:624))
        (PORT datad (633:633:633) (633:633:633))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (554:554:554))
        (PORT datab (335:335:335) (335:335:335))
        (PORT datac (1081:1081:1081) (1081:1081:1081))
        (PORT datad (347:347:347) (347:347:347))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector2\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (673:673:673))
        (PORT datab (1121:1121:1121) (1121:1121:1121))
        (PORT datac (542:542:542) (542:542:542))
        (PORT datad (548:548:548) (548:548:548))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector2\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (393:393:393))
        (PORT datab (1119:1119:1119) (1119:1119:1119))
        (PORT datac (483:483:483) (483:483:483))
        (PORT datad (555:555:555) (555:555:555))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (488:488:488))
        (PORT datab (1122:1122:1122) (1122:1122:1122))
        (PORT datac (490:490:490) (490:490:490))
        (PORT datad (545:545:545) (545:545:545))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (675:675:675))
        (PORT datab (393:393:393) (393:393:393))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2514:2514:2514) (2514:2514:2514))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (615:615:615))
        (PORT datab (619:619:619) (619:619:619))
        (PORT datac (588:588:588) (588:588:588))
        (PORT datad (534:534:534) (534:534:534))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2514:2514:2514) (2514:2514:2514))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|o\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (623:623:623) (623:623:623))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_last\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (943:943:943) (943:943:943))
        (PORT datad (1041:1041:1041) (1041:1041:1041))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_last\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1033:1033:1033) (1033:1033:1033))
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (5630:5630:5630) (5630:5630:5630))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_sync\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (731:731:731))
        (PORT datac (908:908:908) (908:908:908))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_sync\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (998:998:998) (998:998:998))
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_PARITY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1306:1306:1306) (1306:1306:1306))
        (PORT datac (1281:1281:1281) (1281:1281:1281))
        (PORT datad (473:473:473) (473:473:473))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_PARITY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_STOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (1306:1306:1306) (1306:1306:1306))
        (PORT datac (1284:1284:1284) (1284:1284:1284))
        (PORT datad (448:448:448) (448:448:448))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_STOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_STOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (PORT datac (1296:1296:1296) (1296:1296:1296))
        (PORT datad (1318:1318:1318) (1318:1318:1318))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_STOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_ACK1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (485:485:485))
        (PORT datab (1307:1307:1307) (1307:1307:1307))
        (PORT datac (1291:1291:1291) (1291:1291:1291))
        (PORT datad (458:458:458) (458:458:458))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_ACK1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_ACK2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (603:603:603))
        (PORT datab (1310:1310:1310) (1310:1310:1310))
        (PORT datac (1295:1295:1295) (1295:1295:1295))
        (PORT datad (460:460:460) (460:460:460))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_ACK2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector1\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1297:1297:1297))
        (PORT datab (1474:1474:1474) (1474:1474:1474))
        (PORT datad (604:604:604) (604:604:604))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_FINISH\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_FINISH\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (4587:4587:4587) (4587:4587:4587))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3664:3664:3664) (3664:3664:3664))
        (PORT clk (2313:2313:2313) (2313:2313:2313))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector30\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (696:696:696))
        (PORT datab (1035:1035:1035) (1035:1035:1035))
        (PORT datac (727:727:727) (727:727:727))
        (PORT datad (622:622:622) (622:622:622))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_START\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (357:357:357))
        (PORT datab (1108:1108:1108) (1108:1108:1108))
        (PORT datac (588:588:588) (588:588:588))
        (PORT datad (418:418:418) (418:418:418))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_START\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (PORT datab (1277:1277:1277) (1277:1277:1277))
        (PORT datac (1159:1159:1159) (1159:1159:1159))
        (PORT datad (1320:1320:1320) (1320:1320:1320))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1298:1298:1298))
        (PORT datab (1478:1478:1478) (1478:1478:1478))
        (PORT datad (586:586:586) (586:586:586))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1124:1124:1124))
        (PORT datab (1098:1098:1098) (1098:1098:1098))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (1040:1040:1040) (1040:1040:1040))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1122:1122:1122))
        (PORT datac (474:474:474) (474:474:474))
        (PORT datad (1038:1038:1038) (1038:1038:1038))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1120:1120:1120))
        (PORT datab (436:436:436) (436:436:436))
        (PORT datac (462:462:462) (462:462:462))
        (PORT datad (1033:1033:1033) (1033:1033:1033))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1118:1118:1118))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (1032:1032:1032) (1032:1032:1032))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1119:1119:1119))
        (PORT datab (444:444:444) (444:444:444))
        (PORT datac (459:459:459) (459:459:459))
        (PORT datad (1033:1033:1033) (1033:1033:1033))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA3\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1121:1121:1121))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datad (1037:1037:1037) (1037:1037:1037))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA3\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr32\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (459:459:459) (459:459:459))
        (PORT datad (1110:1110:1110) (1110:1110:1110))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1125:1125:1125))
        (PORT datab (1030:1030:1030) (1030:1030:1030))
        (PORT datac (594:594:594) (594:594:594))
        (PORT datad (452:452:452) (452:452:452))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA4\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1108:1108:1108))
        (PORT datab (1572:1572:1572) (1572:1572:1572))
        (PORT datad (1654:1654:1654) (1654:1654:1654))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA4\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datab (1636:1636:1636) (1636:1636:1636))
        (PORT datac (1470:1470:1470) (1470:1470:1470))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA5\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datab (1570:1570:1570) (1570:1570:1570))
        (PORT datad (1652:1652:1652) (1652:1652:1652))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA5\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1478:1478:1478))
        (PORT datab (429:429:429) (429:429:429))
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (1658:1658:1658) (1658:1658:1658))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA6\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1564:1564:1564) (1564:1564:1564))
        (PORT datac (481:481:481) (481:481:481))
        (PORT datad (1647:1647:1647) (1647:1647:1647))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA6\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (1559:1559:1559) (1559:1559:1559))
        (PORT datac (475:475:475) (475:475:475))
        (PORT datad (1648:1648:1648) (1648:1648:1648))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA7\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1574:1574:1574) (1574:1574:1574))
        (PORT datac (482:482:482) (482:482:482))
        (PORT datad (1657:1657:1657) (1657:1657:1657))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA7\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr32\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (460:460:460) (460:460:460))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr32\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (362:362:362) (362:362:362))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (1041:1041:1041) (1041:1041:1041))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (461:461:461) (461:461:461))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (551:551:551) (551:551:551))
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (997:997:997) (997:997:997))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (628:628:628) (628:628:628))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (718:718:718) (718:718:718))
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_PARITY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (PORT datab (1577:1577:1577) (1577:1577:1577))
        (PORT datac (607:607:607) (607:607:607))
        (PORT datad (1659:1659:1659) (1659:1659:1659))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_PARITY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_PARITY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (658:658:658))
        (PORT datab (1475:1475:1475) (1475:1475:1475))
        (PORT datad (1283:1283:1283) (1283:1283:1283))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_PARITY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_STOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (1478:1478:1478) (1478:1478:1478))
        (PORT datac (439:439:439) (439:439:439))
        (PORT datad (1284:1284:1284) (1284:1284:1284))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_STOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_STOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (655:655:655))
        (PORT datab (1013:1013:1013) (1013:1013:1013))
        (PORT datac (1141:1141:1141) (1141:1141:1141))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_STOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|new_data\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (981:981:981) (981:981:981))
        (PORT datad (431:431:431) (431:431:431))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|new_data\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1071:1071:1071) (1071:1071:1071))
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.NEW_DATA_AVAILABLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (424:424:424))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.NEW_DATA_AVAILABLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|Selector4\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (987:987:987) (987:987:987))
        (PORT datad (1005:1005:1005) (1005:1005:1005))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.ENABLE_WAIT_ACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (969:969:969) (969:969:969))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.ENABLE_WAIT_ACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.OPERATIONAL\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (906:906:906))
        (PORT datab (535:535:535) (535:535:535))
        (PORT datac (448:448:448) (448:448:448))
        (PORT datad (890:890:890) (890:890:890))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.OPERATIONAL\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (369:369:369))
        (PORT datab (911:911:911) (911:911:911))
        (PORT datac (464:464:464) (464:464:464))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (554:554:554) (554:554:554))
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (452:452:452) (452:452:452))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (542:542:542) (542:542:542))
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (557:557:557) (557:557:557))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (548:548:548) (548:548:548))
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (429:429:429))
        (PORT datac (625:625:625) (625:625:625))
        (PORT datad (437:437:437) (437:437:437))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (715:715:715) (715:715:715))
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_CMD\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (574:574:574))
        (PORT datab (454:454:454) (454:454:454))
        (PORT datac (982:982:982) (982:982:982))
        (PORT datad (563:563:563) (563:563:563))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_CMD\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_CMD_WAIT_ACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (390:390:390) (390:390:390))
        (PORT datac (971:971:971) (971:971:971))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_CMD_WAIT_ACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_VALUE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (969:969:969) (969:969:969))
        (PORT datac (914:914:914) (914:914:914))
        (PORT datad (957:957:957) (957:957:957))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_VALUE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1048:1048:1048))
        (PORT datab (1076:1076:1076) (1076:1076:1076))
        (PORT datac (1059:1059:1059) (1059:1059:1059))
        (PORT datad (1125:1125:1125) (1125:1125:1125))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_sync\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (692:692:692))
        (PORT datab (340:340:340) (340:340:340))
        (PORT datac (1585:1585:1585) (1585:1585:1585))
        (PORT datad (567:567:567) (567:567:567))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_sync\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1675:1675:1675) (1675:1675:1675))
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector0\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (630:630:630))
        (PORT datab (1017:1017:1017) (1017:1017:1017))
        (PORT datac (655:655:655) (655:655:655))
        (PORT datad (866:866:866) (866:866:866))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.IDLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (524:524:524) (524:524:524))
        (PORT datac (456:456:456) (456:456:456))
        (PORT datad (677:677:677) (677:677:677))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.IDLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector1\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (697:697:697))
        (PORT datab (1019:1019:1019) (1019:1019:1019))
        (PORT datac (656:656:656) (656:656:656))
        (PORT datad (865:865:865) (865:865:865))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_ASSIGN_CLK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1144:1144:1144))
        (PORT datab (424:424:424) (424:424:424))
        (PORT datac (388:388:388) (388:388:388))
        (PORT datad (355:355:355) (355:355:355))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_ASSIGN_CLK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector56\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1537:1537:1537) (1537:1537:1537))
        (PORT datad (942:942:942) (942:942:942))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector58\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1540:1540:1540) (1540:1540:1540))
        (PORT datad (594:594:594) (594:594:594))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector63\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1518:1518:1518))
        (PORT datac (595:595:595) (595:595:595))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector68\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1516:1516:1516) (1516:1516:1516))
        (PORT datad (594:594:594) (594:594:594))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datac (551:551:551) (551:551:551))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH dataa cout (551:551:551) (551:551:551))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2036:2036:2036) (2036:2036:2036))
        (PORT datac (641:641:641) (641:641:641))
        (PORT aclr (3728:3728:3728) (3728:3728:3728))
        (PORT clk (2377:2377:2377) (2377:2377:2377))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector64\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1511:1511:1511) (1511:1511:1511))
        (PORT datad (620:620:620) (620:620:620))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector65\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (1260:1260:1260) (1260:1260:1260))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector66\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1249:1249:1249) (1249:1249:1249))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector67\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (1259:1259:1259) (1259:1259:1259))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (384:384:384) (384:384:384))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2036:2036:2036) (2036:2036:2036))
        (PORT datac (474:474:474) (474:474:474))
        (PORT aclr (3728:3728:3728) (3728:3728:3728))
        (PORT clk (2377:2377:2377) (2377:2377:2377))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (437:437:437))
        (PORT datac (379:379:379) (379:379:379))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2036:2036:2036) (2036:2036:2036))
        (PORT datac (469:469:469) (469:469:469))
        (PORT aclr (3728:3728:3728) (3728:3728:3728))
        (PORT clk (2377:2377:2377) (2377:2377:2377))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datac (555:555:555) (555:555:555))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2036:2036:2036) (2036:2036:2036))
        (PORT datac (645:645:645) (645:645:645))
        (PORT aclr (3728:3728:3728) (3728:3728:3728))
        (PORT clk (2377:2377:2377) (2377:2377:2377))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datac (544:544:544) (544:544:544))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2036:2036:2036) (2036:2036:2036))
        (PORT datac (634:634:634) (634:634:634))
        (PORT aclr (3728:3728:3728) (3728:3728:3728))
        (PORT clk (2377:2377:2377) (2377:2377:2377))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (544:544:544) (544:544:544))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout (533:533:533) (533:533:533))
        (IOPATH cin cout (155:155:155) (155:155:155))
        (IOPATH cin0 cout (219:219:219) (219:219:219))
        (IOPATH cin1 cout (205:205:205) (205:205:205))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2036:2036:2036) (2036:2036:2036))
        (PORT datac (634:634:634) (634:634:634))
        (PORT aclr (3728:3728:3728) (3728:3728:3728))
        (PORT clk (2377:2377:2377) (2377:2377:2377))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector59\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (1218:1218:1218) (1218:1218:1218))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector60\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1208:1208:1208) (1208:1208:1208))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector61\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1541:1541:1541) (1541:1541:1541))
        (PORT datad (641:641:641) (641:641:641))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector62\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1534:1534:1534) (1534:1534:1534))
        (PORT datad (639:639:639) (639:639:639))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (417:417:417))
        (PORT datac (546:546:546) (546:546:546))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2023:2023:2023) (2023:2023:2023))
        (PORT datac (636:636:636) (636:636:636))
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (425:425:425) (425:425:425))
        (PORT datac (535:535:535) (535:535:535))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2023:2023:2023) (2023:2023:2023))
        (PORT datac (625:625:625) (625:625:625))
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (465:465:465))
        (PORT datac (379:379:379) (379:379:379))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2023:2023:2023) (2023:2023:2023))
        (PORT datac (469:469:469) (469:469:469))
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datac (541:541:541) (541:541:541))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2023:2023:2023) (2023:2023:2023))
        (PORT datac (631:631:631) (631:631:631))
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datac (543:543:543) (543:543:543))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin cout (110:110:110) (110:110:110))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2023:2023:2023) (2023:2023:2023))
        (PORT datac (633:633:633) (633:633:633))
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector57\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1535:1535:1535) (1535:1535:1535))
        (PORT datad (588:588:588) (588:588:588))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (546:546:546) (546:546:546))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2023:2023:2023) (2023:2023:2023))
        (PORT datac (636:636:636) (636:636:636))
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (541:541:541) (541:541:541))
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2023:2023:2023) (2023:2023:2023))
        (PORT datac (631:631:631) (631:631:631))
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (468:468:468))
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (466:466:466) (466:466:466))
        (PORT datad (447:447:447) (447:447:447))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (445:445:445) (445:445:445))
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (436:436:436) (436:436:436))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (649:649:649))
        (PORT datab (1099:1099:1099) (1099:1099:1099))
        (PORT datac (1166:1166:1166) (1166:1166:1166))
        (PORT datad (642:642:642) (642:642:642))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (958:958:958))
        (PORT datab (849:849:849) (849:849:849))
        (PORT datac (1066:1066:1066) (1066:1066:1066))
        (PORT datad (341:341:341) (341:341:341))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_WAIT1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (1178:1178:1178) (1178:1178:1178))
        (PORT datad (1295:1295:1295) (1295:1295:1295))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_WAIT1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector1\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (435:435:435) (435:435:435))
        (PORT datad (1293:1293:1293) (1293:1293:1293))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_DATA\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (380:380:380))
        (PORT datab (422:422:422) (422:422:422))
        (PORT datac (1083:1083:1083) (1083:1083:1083))
        (PORT datad (1135:1135:1135) (1135:1135:1135))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_DATA\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector77\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (687:687:687))
        (PORT datad (1296:1296:1296) (1296:1296:1296))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector70\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (600:600:600) (600:600:600))
        (PORT datad (1447:1447:1447) (1447:1447:1447))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector73\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (595:595:595) (595:595:595))
        (PORT datad (1302:1302:1302) (1302:1302:1302))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector74\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (609:609:609) (609:609:609))
        (PORT datad (1295:1295:1295) (1295:1295:1295))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector75\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (608:608:608) (608:608:608))
        (PORT datad (1302:1302:1302) (1302:1302:1302))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector76\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (685:685:685))
        (PORT datad (1299:1299:1299) (1299:1299:1299))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (859:859:859) (859:859:859))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1481:1481:1481) (1481:1481:1481))
        (PORT datac (949:949:949) (949:949:949))
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (424:424:424))
        (PORT datac (558:558:558) (558:558:558))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1481:1481:1481) (1481:1481:1481))
        (PORT datac (648:648:648) (648:648:648))
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datac (545:545:545) (545:545:545))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1481:1481:1481) (1481:1481:1481))
        (PORT datac (635:635:635) (635:635:635))
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datac (538:538:538) (538:538:538))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1481:1481:1481) (1481:1481:1481))
        (PORT datac (628:628:628) (628:628:628))
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datac (870:870:870) (870:870:870))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1481:1481:1481) (1481:1481:1481))
        (PORT datac (960:960:960) (960:960:960))
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector71\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (594:594:594) (594:594:594))
        (PORT datad (1449:1449:1449) (1449:1449:1449))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector72\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (600:600:600))
        (PORT datad (1449:1449:1449) (1449:1449:1449))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (427:427:427))
        (PORT datac (550:550:550) (550:550:550))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1481:1481:1481) (1481:1481:1481))
        (PORT datac (640:640:640) (640:640:640))
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (863:863:863) (863:863:863))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1481:1481:1481) (1481:1481:1481))
        (PORT datac (953:953:953) (953:953:953))
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datac (548:548:548) (548:548:548))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1481:1481:1481) (1481:1481:1481))
        (PORT datac (638:638:638) (638:638:638))
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (440:440:440) (440:440:440))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector69\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (929:929:929) (929:929:929))
        (PORT datad (1294:1294:1294) (1294:1294:1294))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (533:533:533) (533:533:533))
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1481:1481:1481) (1481:1481:1481))
        (PORT datac (623:623:623) (623:623:623))
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal1\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (365:365:365))
        (PORT datab (538:538:538) (538:538:538))
        (PORT datac (930:930:930) (930:930:930))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_WAIT2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1308:1308:1308))
        (PORT datab (343:343:343) (343:343:343))
        (PORT datad (436:436:436) (436:436:436))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_WAIT2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (681:681:681))
        (PORT datab (606:606:606) (606:606:606))
        (PORT datac (606:606:606) (606:606:606))
        (PORT datad (671:671:671) (671:671:671))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector5\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (362:362:362))
        (PORT datab (542:542:542) (542:542:542))
        (PORT datac (930:930:930) (930:930:930))
        (PORT datad (437:437:437) (437:437:437))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_RELEASE_CLK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (679:679:679))
        (PORT datab (1103:1103:1103) (1103:1103:1103))
        (PORT datac (1111:1111:1111) (1111:1111:1111))
        (PORT datad (879:879:879) (879:879:879))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_RELEASE_CLK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1300:1300:1300))
        (PORT datab (444:444:444) (444:444:444))
        (PORT datac (1124:1124:1124) (1124:1124:1124))
        (PORT datad (1299:1299:1299) (1299:1299:1299))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (445:445:445))
        (PORT datac (1286:1286:1286) (1286:1286:1286))
        (PORT datad (1301:1301:1301) (1301:1301:1301))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1295:1295:1295))
        (PORT datab (414:414:414) (414:414:414))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (1299:1299:1299) (1299:1299:1299))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1302:1302:1302))
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (1301:1301:1301) (1301:1301:1301))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datab (1291:1291:1291) (1291:1291:1291))
        (PORT datac (1296:1296:1296) (1296:1296:1296))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datac (1293:1293:1293) (1293:1293:1293))
        (PORT datad (1298:1298:1298) (1298:1298:1298))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1293:1293:1293))
        (PORT datab (439:439:439) (439:439:439))
        (PORT datac (627:627:627) (627:627:627))
        (PORT datad (1300:1300:1300) (1300:1300:1300))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA3\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1349:1349:1349))
        (PORT datab (1303:1303:1303) (1303:1303:1303))
        (PORT datad (582:582:582) (582:582:582))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA3\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (470:470:470))
        (PORT datab (607:607:607) (607:607:607))
        (PORT datac (1312:1312:1312) (1312:1312:1312))
        (PORT datad (1343:1343:1343) (1343:1343:1343))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA4\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datac (1324:1324:1324) (1324:1324:1324))
        (PORT datad (1338:1338:1338) (1338:1338:1338))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA4\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (429:429:429) (429:429:429))
        (PORT datac (1322:1322:1322) (1322:1322:1322))
        (PORT datad (1336:1336:1336) (1336:1336:1336))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA5\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1348:1348:1348))
        (PORT datac (1323:1323:1323) (1323:1323:1323))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA5\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (471:471:471))
        (PORT datab (415:415:415) (415:415:415))
        (PORT datac (1323:1323:1323) (1323:1323:1323))
        (PORT datad (1335:1335:1335) (1335:1335:1335))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA6\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datac (1315:1315:1315) (1315:1315:1315))
        (PORT datad (1343:1343:1343) (1343:1343:1343))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA6\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (613:613:613))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (1314:1314:1314) (1314:1314:1314))
        (PORT datad (1343:1343:1343) (1343:1343:1343))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA7\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1353:1353:1353))
        (PORT datac (1318:1318:1318) (1318:1318:1318))
        (PORT datad (446:446:446) (446:446:446))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA7\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_PARITY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (483:483:483))
        (PORT datab (1305:1305:1305) (1305:1305:1305))
        (PORT datac (1287:1287:1287) (1287:1287:1287))
        (PORT datad (1184:1184:1184) (1184:1184:1184))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_PARITY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (486:486:486))
        (PORT datab (451:451:451) (451:451:451))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (472:472:472) (472:472:472))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (445:445:445) (445:445:445))
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (450:450:450) (450:450:450))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (PORT datab (442:442:442) (442:442:442))
        (PORT datac (479:479:479) (479:479:479))
        (PORT datad (444:444:444) (444:444:444))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector1\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1151:1151:1151))
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (1120:1120:1120) (1120:1120:1120))
        (PORT datad (603:603:603) (603:603:603))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1088:1088:1088))
        (PORT datab (1056:1056:1056) (1056:1056:1056))
        (PORT datac (1070:1070:1070) (1070:1070:1070))
        (PORT datad (1105:1105:1105) (1105:1105:1105))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (598:598:598))
        (PORT datab (449:449:449) (449:449:449))
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (460:460:460) (460:460:460))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (436:436:436) (436:436:436))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (533:533:533) (533:533:533))
        (PORT datac (1141:1141:1141) (1141:1141:1141))
        (PORT datad (1050:1050:1050) (1050:1050:1050))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector1\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (361:361:361))
        (PORT datab (1087:1087:1087) (1087:1087:1087))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (1107:1107:1107) (1107:1107:1107))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector1\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (552:552:552))
        (PORT datab (1057:1057:1057) (1057:1057:1057))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (531:531:531) (531:531:531))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_READ_ACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datac (389:389:389) (389:389:389))
        (PORT datad (1133:1133:1133) (1133:1133:1133))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_READ_ACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (967:967:967) (967:967:967))
        (PORT datac (456:456:456) (456:456:456))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT_WAIT_ACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datab (413:413:413) (413:413:413))
        (PORT datac (968:968:968) (968:968:968))
        (PORT datad (402:402:402) (402:402:402))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT_WAIT_ACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT_WAIT_BAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (602:602:602))
        (PORT datab (914:914:914) (914:914:914))
        (PORT datac (912:912:912) (912:912:912))
        (PORT datad (434:434:434) (434:434:434))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT_WAIT_BAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_VALUE_WAIT_ACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (973:973:973))
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (969:969:969) (969:969:969))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_VALUE_WAIT_ACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.ENABLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (898:898:898) (898:898:898))
        (PORT datac (979:979:979) (979:979:979))
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.ENABLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1143:1143:1143))
        (PORT datab (1167:1167:1167) (1167:1167:1167))
        (PORT datac (1142:1142:1142) (1142:1142:1142))
        (PORT datad (1124:1124:1124) (1124:1124:1124))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (1816:1816:1816))
        (PORT datab (1702:1702:1702) (1702:1702:1702))
        (PORT datac (1598:1598:1598) (1598:1598:1598))
        (PORT datad (1060:1060:1060) (1060:1060:1060))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|parity_next\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1051:1051:1051))
        (PORT datab (1070:1070:1070) (1070:1070:1070))
        (PORT datac (480:480:480) (480:480:480))
        (PORT datad (1127:1127:1127) (1127:1127:1127))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1144:1144:1144))
        (PORT datab (1112:1112:1112) (1112:1112:1112))
        (PORT datac (379:379:379) (379:379:379))
        (PORT datad (1127:1127:1127) (1127:1127:1127))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1140:1140:1140))
        (PORT datab (1069:1069:1069) (1069:1069:1069))
        (PORT datac (481:481:481) (481:481:481))
        (PORT datad (1163:1163:1163) (1163:1163:1163))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1139:1139:1139))
        (PORT datab (1043:1043:1043) (1043:1043:1043))
        (PORT datac (480:480:480) (480:480:480))
        (PORT datad (1156:1156:1156) (1156:1156:1156))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1136:1136:1136))
        (PORT datab (1072:1072:1072) (1072:1072:1072))
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (1144:1144:1144) (1144:1144:1144))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (353:353:353))
        (PORT datab (1165:1165:1165) (1165:1165:1165))
        (PORT datac (376:376:376) (376:376:376))
        (PORT datad (253:253:253) (253:253:253))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1167:1167:1167))
        (PORT datab (2243:2243:2243) (2243:2243:2243))
        (PORT datac (1595:1595:1595) (1595:1595:1595))
        (PORT datad (1128:1128:1128) (1128:1128:1128))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1158:1158:1158) (1158:1158:1158))
        (PORT datad (1142:1142:1142) (1142:1142:1142))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1167:1167:1167))
        (PORT datab (1179:1179:1179) (1179:1179:1179))
        (PORT datac (1126:1126:1126) (1126:1126:1126))
        (PORT datad (1063:1063:1063) (1063:1063:1063))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1142:1142:1142))
        (PORT datab (345:345:345) (345:345:345))
        (PORT datac (1436:1436:1436) (1436:1436:1436))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|parity\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (362:362:362))
        (PORT datab (337:337:337) (337:337:337))
        (PORT datac (388:388:388) (388:388:388))
        (PORT datad (1072:1072:1072) (1072:1072:1072))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|parity\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (485:485:485))
        (PORT datab (449:449:449) (449:449:449))
        (PORT datac (1133:1133:1133) (1133:1133:1133))
        (PORT datad (1113:1113:1113) (1113:1113:1113))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1598:1598:1598))
        (PORT datab (1456:1456:1456) (1456:1456:1456))
        (PORT datac (546:546:546) (546:546:546))
        (PORT datad (1189:1189:1189) (1189:1189:1189))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1597:1597:1597) (1597:1597:1597))
        (PORT datac (1808:1808:1808) (1808:1808:1808))
        (PORT datad (1154:1154:1154) (1154:1154:1154))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1602:1602:1602) (1602:1602:1602))
        (PORT datab (1702:1702:1702) (1702:1702:1702))
        (PORT datac (1133:1133:1133) (1133:1133:1133))
        (PORT datad (253:253:253) (253:253:253))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (PORT datab (569:569:569) (569:569:569))
        (PORT datac (1396:1396:1396) (1396:1396:1396))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_internal\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (350:350:350))
        (PORT datab (349:349:349) (349:349:349))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (346:346:346) (346:346:346))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_internal\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_hz\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1142:1142:1142))
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (1134:1134:1134) (1134:1134:1134))
        (PORT datad (474:474:474) (474:474:474))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_hz\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_internal\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (697:697:697))
        (PORT datab (647:647:647) (647:647:647))
        (PORT datac (681:681:681) (681:681:681))
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_internal\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\btn_a\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1141:1141:1141) (1141:1141:1141))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|sync_inst\|sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (4786:4786:4786) (4786:4786:4786))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|sync_inst\|sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3724:3724:3724) (3724:3724:3724))
        (PORT clk (2373:2373:2373) (2373:2373:2373))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|sync_inst\|sync\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (634:634:634))
        (PORT datac (438:438:438) (438:438:438))
        (PORT datad (946:946:946) (946:946:946))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|sync_inst\|sync\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (528:528:528) (528:528:528))
        (PORT aclr (3724:3724:3724) (3724:3724:3724))
        (PORT clk (2373:2373:2373) (2373:2373:2373))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (633:633:633))
        (PORT datad (945:945:945) (945:945:945))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (466:466:466))
        (PORT datab (524:524:524) (524:524:524))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (3741:3741:3741) (3741:3741:3741))
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (3741:3741:3741) (3741:3741:3741))
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (3741:3741:3741) (3741:3741:3741))
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (422:422:422) (422:422:422))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (3741:3741:3741) (3741:3741:3741))
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (3741:3741:3741) (3741:3741:3741))
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (3741:3741:3741) (3741:3741:3741))
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (3741:3741:3741) (3741:3741:3741))
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (426:426:426))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout (533:533:533) (533:533:533))
        (IOPATH cin cout (155:155:155) (155:155:155))
        (IOPATH cin0 cout (219:219:219) (219:219:219))
        (IOPATH cin1 cout (205:205:205) (205:205:205))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (3741:3741:3741) (3741:3741:3741))
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (3757:3757:3757) (3757:3757:3757))
        (PORT clk (2406:2406:2406) (2406:2406:2406))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (424:424:424))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (3757:3757:3757) (3757:3757:3757))
        (PORT clk (2406:2406:2406) (2406:2406:2406))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (3757:3757:3757) (3757:3757:3757))
        (PORT clk (2406:2406:2406) (2406:2406:2406))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (3757:3757:3757) (3757:3757:3757))
        (PORT clk (2406:2406:2406) (2406:2406:2406))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin cout (110:110:110) (110:110:110))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (3757:3757:3757) (3757:3757:3757))
        (PORT clk (2406:2406:2406) (2406:2406:2406))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (427:427:427))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (3757:3757:3757) (3757:3757:3757))
        (PORT clk (2406:2406:2406) (2406:2406:2406))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (3757:3757:3757) (3757:3757:3757))
        (PORT clk (2406:2406:2406) (2406:2406:2406))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (444:444:444) (444:444:444))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (3757:3757:3757) (3757:3757:3757))
        (PORT clk (2406:2406:2406) (2406:2406:2406))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (454:454:454) (454:454:454))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1099:1099:1099) (1099:1099:1099))
        (PORT datac (643:643:643) (643:643:643))
        (PORT datad (604:604:604) (604:604:604))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|LessThan0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (PORT datab (918:918:918) (918:918:918))
        (PORT datac (928:928:928) (928:928:928))
        (PORT datad (341:341:341) (341:341:341))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|LessThan0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1072:1072:1072))
        (PORT datab (1139:1139:1139) (1139:1139:1139))
        (PORT datac (1167:1167:1167) (1167:1167:1167))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (463:463:463) (463:463:463))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (928:928:928))
        (PORT datab (590:590:590) (590:590:590))
        (PORT datac (638:638:638) (638:638:638))
        (PORT datad (1110:1110:1110) (1110:1110:1110))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1151:1151:1151) (1151:1151:1151))
        (PORT datac (1159:1159:1159) (1159:1159:1159))
        (PORT datad (611:611:611) (611:611:611))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (558:558:558))
        (PORT datab (337:337:337) (337:337:337))
        (PORT datac (1079:1079:1079) (1079:1079:1079))
        (PORT datad (341:341:341) (341:341:341))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (401:401:401))
        (PORT datab (1039:1039:1039) (1039:1039:1039))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (476:476:476) (476:476:476))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3724:3724:3724) (3724:3724:3724))
        (PORT clk (2373:2373:2373) (2373:2373:2373))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector2\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (550:550:550))
        (PORT datab (1024:1024:1024) (1024:1024:1024))
        (PORT datac (1107:1107:1107) (1107:1107:1107))
        (PORT datad (490:490:490) (490:490:490))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector2\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (502:502:502))
        (PORT datab (1036:1036:1036) (1036:1036:1036))
        (PORT datac (1108:1108:1108) (1108:1108:1108))
        (PORT datad (369:369:369) (369:369:369))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector2\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (501:501:501))
        (PORT datab (1027:1027:1027) (1027:1027:1027))
        (PORT datac (1106:1106:1106) (1106:1106:1106))
        (PORT datad (489:489:489) (489:489:489))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (367:367:367))
        (PORT datab (1033:1033:1033) (1033:1033:1033))
        (PORT datac (372:372:372) (372:372:372))
        (PORT datad (444:444:444) (444:444:444))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3724:3724:3724) (3724:3724:3724))
        (PORT clk (2373:2373:2373) (2373:2373:2373))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (500:500:500))
        (PORT datab (1021:1021:1021) (1021:1021:1021))
        (PORT datac (1108:1108:1108) (1108:1108:1108))
        (PORT datad (491:491:491) (491:491:491))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector3\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (636:636:636))
        (PORT datab (353:353:353) (353:353:353))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (1046:1046:1046) (1046:1046:1046))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (400:400:400))
        (PORT datab (1030:1030:1030) (1030:1030:1030))
        (PORT datac (630:630:630) (630:630:630))
        (PORT datad (488:488:488) (488:488:488))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3724:3724:3724) (3724:3724:3724))
        (PORT clk (2373:2373:2373) (2373:2373:2373))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (503:503:503))
        (PORT datab (1091:1091:1091) (1091:1091:1091))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (1049:1049:1049) (1049:1049:1049))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (392:392:392))
        (PORT datab (1038:1038:1038) (1038:1038:1038))
        (PORT datac (376:376:376) (376:376:376))
        (PORT datad (479:479:479) (479:479:479))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3724:3724:3724) (3724:3724:3724))
        (PORT clk (2373:2373:2373) (2373:2373:2373))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|o\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (631:631:631))
        (PORT datac (607:607:607) (607:607:607))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.BLACK_PIXEL\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (1352:1352:1352) (1352:1352:1352))
        (PORT datad (428:428:428) (428:428:428))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.BLACK_PIXEL\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (437:437:437))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1166:1166:1166) (1166:1166:1166))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1261:1261:1261) (1261:1261:1261))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (431:431:431) (431:431:431))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1166:1166:1166) (1166:1166:1166))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1261:1261:1261) (1261:1261:1261))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal4\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (448:448:448) (448:448:448))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (471:471:471))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1166:1166:1166) (1166:1166:1166))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1261:1261:1261) (1261:1261:1261))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1166:1166:1166) (1166:1166:1166))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1261:1261:1261) (1261:1261:1261))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1166:1166:1166) (1166:1166:1166))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1261:1261:1261) (1261:1261:1261))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (352:352:352) (352:352:352))
        (PORT datad (473:473:473) (473:473:473))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK_NEXT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1145:1145:1145) (1145:1145:1145))
        (PORT datac (1079:1079:1079) (1079:1079:1079))
        (PORT datad (1464:1464:1464) (1464:1464:1464))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK_NEXT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Add1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (457:457:457))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr9\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datab (923:923:923) (923:923:923))
        (PORT datac (454:454:454) (454:454:454))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (355:355:355) (355:355:355))
        (PORT datac (1297:1297:1297) (1297:1297:1297))
        (PORT datad (1353:1353:1353) (1353:1353:1353))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3771:3771:3771) (3771:3771:3771))
        (PORT clk (2100:2100:2100) (2100:2100:2100))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (443:443:443))
        (PORT datac (896:896:896) (896:896:896))
        (PORT datad (1462:1462:1462) (1462:1462:1462))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_NEXTLINE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1473:1473:1473))
        (PORT datab (1267:1267:1267) (1267:1267:1267))
        (PORT datac (1416:1416:1416) (1416:1416:1416))
        (PORT datad (453:453:453) (453:453:453))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_NEXTLINE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Add1\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (442:442:442) (442:442:442))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1364:1364:1364))
        (PORT datab (353:353:353) (353:353:353))
        (PORT datac (1299:1299:1299) (1299:1299:1299))
        (PORT datad (445:445:445) (445:445:445))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3771:3771:3771) (3771:3771:3771))
        (PORT clk (2100:2100:2100) (2100:2100:2100))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Add1\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (444:444:444))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (375:375:375))
        (PORT datab (1278:1278:1278) (1278:1278:1278))
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (1354:1354:1354) (1354:1354:1354))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3771:3771:3771) (3771:3771:3771))
        (PORT clk (2100:2100:2100) (2100:2100:2100))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Add1\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1020:1020:1020))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1304:1304:1304))
        (PORT datab (530:530:530) (530:530:530))
        (PORT datac (673:673:673) (673:673:673))
        (PORT datad (1243:1243:1243) (1243:1243:1243))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3771:3771:3771) (3771:3771:3771))
        (PORT clk (2100:2100:2100) (2100:2100:2100))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Add1\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (373:373:373))
        (PORT datab (1279:1279:1279) (1279:1279:1279))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (1354:1354:1354) (1354:1354:1354))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3771:3771:3771) (3771:3771:3771))
        (PORT clk (2100:2100:2100) (2100:2100:2100))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datab (441:441:441) (441:441:441))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (1011:1011:1011) (1011:1011:1011))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector10\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1478:1478:1478))
        (PORT datab (1267:1267:1267) (1267:1267:1267))
        (PORT datac (1420:1420:1420) (1420:1420:1420))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector25\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (975:975:975))
        (PORT datac (457:457:457) (457:457:457))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector26\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (969:969:969) (969:969:969))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector27\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (977:977:977))
        (PORT datac (463:463:463) (463:463:463))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (427:427:427))
        (PORT datac (563:563:563) (563:563:563))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1801:1801:1801) (1801:1801:1801))
        (PORT datac (653:653:653) (653:653:653))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (374:374:374) (374:374:374))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1801:1801:1801) (1801:1801:1801))
        (PORT datac (464:464:464) (464:464:464))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datac (558:558:558) (558:558:558))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1801:1801:1801) (1801:1801:1801))
        (PORT datac (648:648:648) (648:648:648))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector24\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (968:968:968) (968:968:968))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datac (564:564:564) (564:564:564))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1801:1801:1801) (1801:1801:1801))
        (PORT datac (654:654:654) (654:654:654))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (645:645:645))
        (PORT datab (629:629:629) (629:629:629))
        (PORT datac (937:937:937) (937:937:937))
        (PORT datad (650:650:650) (650:650:650))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (946:946:946) (946:946:946))
        (PORT datac (372:372:372) (372:372:372))
        (PORT datad (868:868:868) (868:868:868))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (460:460:460) (460:460:460))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (1502:1502:1502) (1502:1502:1502))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC_NEXT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (569:569:569))
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (1490:1490:1490) (1490:1490:1490))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC_NEXT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1120:1120:1120) (1120:1120:1120))
        (PORT datac (1153:1153:1153) (1153:1153:1153))
        (PORT datad (466:466:466) (466:466:466))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr3\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (377:377:377))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (465:465:465) (465:465:465))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal4\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (479:479:479))
        (PORT datad (472:472:472) (472:472:472))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT_NEXT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (583:583:583) (583:583:583))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (1495:1495:1495) (1495:1495:1495))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT_NEXT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (1151:1151:1151) (1151:1151:1151))
        (PORT datad (1492:1492:1492) (1492:1492:1492))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (468:468:468))
        (PORT datab (585:585:585) (585:585:585))
        (PORT datac (578:578:578) (578:578:578))
        (PORT datad (1499:1499:1499) (1499:1499:1499))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr7\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (600:600:600))
        (PORT datab (1117:1117:1117) (1117:1117:1117))
        (PORT datac (589:589:589) (589:589:589))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (445:445:445) (445:445:445))
        (PORT datac (466:466:466) (466:466:466))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (570:570:570))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (1502:1502:1502) (1502:1502:1502))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (1148:1148:1148) (1148:1148:1148))
        (PORT datad (1501:1501:1501) (1501:1501:1501))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1148:1148:1148) (1148:1148:1148))
        (PORT datac (1077:1077:1077) (1077:1077:1077))
        (PORT datad (1462:1462:1462) (1462:1462:1462))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector23\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (971:971:971) (971:971:971))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (376:376:376) (376:376:376))
        (PORT datad (440:440:440) (440:440:440))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1801:1801:1801) (1801:1801:1801))
        (PORT datac (466:466:466) (466:466:466))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_NEXTCHAR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (949:949:949) (949:949:949))
        (PORT datac (370:370:370) (370:370:370))
        (PORT datad (871:871:871) (871:871:871))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_NEXTCHAR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (952:952:952) (952:952:952))
        (PORT datad (459:459:459) (459:459:459))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (440:440:440) (440:440:440))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1839:1839:1839) (1839:1839:1839))
        (PORT aclr (3678:3678:3678) (3678:3678:3678))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1839:1839:1839) (1839:1839:1839))
        (PORT aclr (3678:3678:3678) (3678:3678:3678))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1839:1839:1839) (1839:1839:1839))
        (PORT aclr (3678:3678:3678) (3678:3678:3678))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (481:481:481))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1839:1839:1839) (1839:1839:1839))
        (PORT aclr (3678:3678:3678) (3678:3678:3678))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (443:443:443))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1839:1839:1839) (1839:1839:1839))
        (PORT aclr (3678:3678:3678) (3678:3678:3678))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1839:1839:1839) (1839:1839:1839))
        (PORT aclr (3678:3678:3678) (3678:3678:3678))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (449:449:449) (449:449:449))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (470:470:470) (470:470:470))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1839:1839:1839) (1839:1839:1839))
        (PORT aclr (3678:3678:3678) (3678:3678:3678))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal6\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (620:620:620))
        (PORT datab (586:586:586) (586:586:586))
        (PORT datac (562:562:562) (562:562:562))
        (PORT datad (602:602:602) (602:602:602))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1076:1076:1076) (1076:1076:1076))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (1129:1129:1129) (1129:1129:1129))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr12\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (597:597:597) (597:597:597))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (445:445:445) (445:445:445))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr12\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (377:377:377))
        (PORT datab (890:890:890) (890:890:890))
        (PORT datac (483:483:483) (483:483:483))
        (PORT datad (1132:1132:1132) (1132:1132:1132))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (620:620:620))
        (PORT datab (587:587:587) (587:587:587))
        (PORT datac (563:563:563) (563:563:563))
        (PORT datad (603:603:603) (603:603:603))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_pll")
    (INSTANCE \\pll_vga_clk\|altpll_component\|pll\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (649:649:649) (649:649:649))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (596:596:596) (596:596:596))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (686:686:686) (686:686:686))
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1174:1174:1174) (1174:1174:1174))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (453:453:453) (453:453:453))
        (PORT datac (1127:1127:1127) (1127:1127:1127))
        (PORT datad (471:471:471) (471:471:471))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1217:1217:1217) (1217:1217:1217))
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (722:722:722) (722:722:722))
        (PORT datac (1131:1131:1131) (1131:1131:1131))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1221:1221:1221) (1221:1221:1221))
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datac (1128:1128:1128) (1128:1128:1128))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1218:1218:1218) (1218:1218:1218))
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (555:555:555))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datac (1364:1364:1364) (1364:1364:1364))
        (PORT datad (374:374:374) (374:374:374))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1454:1454:1454) (1454:1454:1454))
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datab (721:721:721) (721:721:721))
        (PORT datac (1350:1350:1350) (1350:1350:1350))
        (PORT datad (481:481:481) (481:481:481))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1440:1440:1440) (1440:1440:1440))
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (453:453:453) (453:453:453))
        (PORT datac (1379:1379:1379) (1379:1379:1379))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1469:1469:1469) (1469:1469:1469))
        (PORT aclr (3758:3758:3758) (3758:3758:3758))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datac (893:893:893) (893:893:893))
        (PORT datad (1359:1359:1359) (1359:1359:1359))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (983:983:983) (983:983:983))
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1174:1174:1174) (1174:1174:1174))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector14\~26\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1056:1056:1056))
        (PORT datab (527:527:527) (527:527:527))
        (PORT datac (1112:1112:1112) (1112:1112:1112))
        (PORT datad (1018:1018:1018) (1018:1018:1018))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector14\~24\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1009:1009:1009))
        (PORT datab (977:977:977) (977:977:977))
        (PORT datac (1086:1086:1086) (1086:1086:1086))
        (PORT datad (1428:1428:1428) (1428:1428:1428))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector8\~11\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1028:1028:1028) (1028:1028:1028))
        (PORT datad (980:980:980) (980:980:980))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector14\~18\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1118:1118:1118))
        (PORT datab (942:942:942) (942:942:942))
        (PORT datac (722:722:722) (722:722:722))
        (PORT datad (724:724:724) (724:724:724))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector8\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (722:722:722) (722:722:722))
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector8\~13\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (483:483:483))
        (PORT datab (715:715:715) (715:715:715))
        (PORT datac (482:482:482) (482:482:482))
        (PORT datad (948:948:948) (948:948:948))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector8\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (390:390:390))
        (PORT datab (475:475:475) (475:475:475))
        (PORT datac (390:390:390) (390:390:390))
        (PORT datad (944:944:944) (944:944:944))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector8\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1092:1092:1092))
        (PORT datab (366:366:366) (366:366:366))
        (PORT datac (380:380:380) (380:380:380))
        (PORT datad (375:375:375) (375:375:375))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|new_data\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1004:1004:1004))
        (PORT datab (446:446:446) (446:446:446))
        (PORT datac (944:944:944) (944:944:944))
        (PORT datad (984:984:984) (984:984:984))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|new_data\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1034:1034:1034) (1034:1034:1034))
        (PORT aclr (4211:4211:4211) (4211:4211:4211))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector8\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector14\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1323:1323:1323))
        (PORT datab (523:523:523) (523:523:523))
        (PORT datac (1194:1194:1194) (1194:1194:1194))
        (PORT datad (1370:1370:1370) (1370:1370:1370))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector8\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (371:371:371))
        (PORT datab (1281:1281:1281) (1281:1281:1281))
        (PORT datac (379:379:379) (379:379:379))
        (PORT datad (593:593:593) (593:593:593))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector14\~21\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (501:501:501) (501:501:501))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector14\~22\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (595:595:595))
        (PORT datab (336:336:336) (336:336:336))
        (PORT datac (619:619:619) (619:619:619))
        (PORT datad (637:637:637) (637:637:637))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|input_fsm_state\.SPECIAL\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datab (364:364:364) (364:364:364))
        (PORT datac (414:414:414) (414:414:414))
        (PORT datad (1471:1471:1471) (1471:1471:1471))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|input_fsm_state\.SPECIAL\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5453:5453:5453) (5453:5453:5453))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Mux20\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1032:1032:1032))
        (PORT datab (704:704:704) (704:704:704))
        (PORT datac (1117:1117:1117) (1117:1117:1117))
        (PORT datad (1106:1106:1106) (1106:1106:1106))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Mux20\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (592:592:592))
        (PORT datab (948:948:948) (948:948:948))
        (PORT datac (1034:1034:1034) (1034:1034:1034))
        (PORT datad (987:987:987) (987:987:987))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector8\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1140:1140:1140))
        (PORT datac (1192:1192:1192) (1192:1192:1192))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|input_fsm_state\.READY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (588:588:588))
        (PORT datab (443:443:443) (443:443:443))
        (PORT datac (385:385:385) (385:385:385))
        (PORT datad (1094:1094:1094) (1094:1094:1094))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|input_fsm_state\.READY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5453:5453:5453) (5453:5453:5453))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector14\~19\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (361:361:361))
        (PORT datab (526:526:526) (526:526:526))
        (PORT datac (870:870:870) (870:870:870))
        (PORT datad (1054:1054:1054) (1054:1054:1054))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector14\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (370:370:370))
        (PORT datab (1035:1035:1035) (1035:1035:1035))
        (PORT datac (383:383:383) (383:383:383))
        (PORT datad (591:591:591) (591:591:591))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|WideOr1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (PORT datab (604:604:604) (604:604:604))
        (PORT datac (499:499:499) (499:499:499))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector10\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (600:600:600))
        (PORT datac (559:559:559) (559:559:559))
        (PORT datad (952:952:952) (952:952:952))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|input_fsm_state\.RELEASE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (496:496:496))
        (PORT datab (359:359:359) (359:359:359))
        (PORT datac (418:418:418) (418:418:418))
        (PORT datad (1472:1472:1472) (1472:1472:1472))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|input_fsm_state\.RELEASE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5453:5453:5453) (5453:5453:5453))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector8\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (591:591:591))
        (PORT datab (883:883:883) (883:883:883))
        (PORT datac (1190:1190:1190) (1190:1190:1190))
        (PORT datad (984:984:984) (984:984:984))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector8\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (496:496:496))
        (PORT datab (631:631:631) (631:631:631))
        (PORT datac (560:560:560) (560:560:560))
        (PORT datad (1083:1083:1083) (1083:1083:1083))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector9\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1023:1023:1023))
        (PORT datab (1165:1165:1165) (1165:1165:1165))
        (PORT datac (1376:1376:1376) (1376:1376:1376))
        (PORT datad (1207:1207:1207) (1207:1207:1207))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector9\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (543:543:543))
        (PORT datab (1086:1086:1086) (1086:1086:1086))
        (PORT datac (384:384:384) (384:384:384))
        (PORT datad (990:990:990) (990:990:990))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|input_fsm_state\.VALID\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (585:585:585))
        (PORT datab (347:347:347) (347:347:347))
        (PORT datac (380:380:380) (380:380:380))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|input_fsm_state\.VALID\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5453:5453:5453) (5453:5453:5453))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector13\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1031:1031:1031))
        (PORT datab (702:702:702) (702:702:702))
        (PORT datac (1114:1114:1114) (1114:1114:1114))
        (PORT datad (1108:1108:1108) (1108:1108:1108))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector13\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datab (604:604:604) (604:604:604))
        (PORT datac (502:502:502) (502:502:502))
        (PORT datad (579:579:579) (579:579:579))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|input_fsm_state\.BACKSPACE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1299:1299:1299))
        (PORT datab (364:364:364) (364:364:364))
        (PORT datac (416:416:416) (416:416:416))
        (PORT datad (443:443:443) (443:443:443))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|input_fsm_state\.BACKSPACE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5453:5453:5453) (5453:5453:5453))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Selector1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1017:1017:1017) (1017:1017:1017))
        (PORT datac (970:970:970) (970:970:970))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|output_fsm_state\.WAIT_STATE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (375:375:375))
        (PORT datac (1084:1084:1084) (1084:1084:1084))
        (PORT datad (470:470:470) (470:470:470))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|output_fsm_state\.WAIT_STATE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5453:5453:5453) (5453:5453:5453))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[6\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (648:648:648))
        (PORT datac (800:800:800) (800:800:800))
        (PORT datad (686:686:686) (686:686:686))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add0\~25\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1114:1114:1114) (1114:1114:1114))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Selector2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (441:441:441) (441:441:441))
        (PORT datac (1088:1088:1088) (1088:1088:1088))
        (PORT datad (472:472:472) (472:472:472))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|state_after_wait\.WRITE_CHAR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1032:1032:1032) (1032:1032:1032))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|state_after_wait\.WRITE_CHAR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1122:1122:1122) (1122:1122:1122))
        (PORT aclr (5453:5453:5453) (5453:5453:5453))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1106:1106:1106) (1106:1106:1106))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Selector3\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1079:1079:1079) (1079:1079:1079))
        (PORT datad (471:471:471) (471:471:471))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|output_fsm_state\.WRITE_CHAR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (374:374:374))
        (PORT datab (362:362:362) (362:362:362))
        (PORT datac (459:459:459) (459:459:459))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|output_fsm_state\.WRITE_CHAR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5453:5453:5453) (5453:5453:5453))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add1\~25\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (419:419:419))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|position\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1059:1059:1059))
        (PORT datab (1407:1407:1407) (1407:1407:1407))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (1420:1420:1420) (1420:1420:1420))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|position\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5439:5439:5439) (5439:5439:5439))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (2057:2057:2057) (2057:2057:2057))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add0\~30\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1126:1126:1126))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add1\~30\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (438:438:438))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|position\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1075:1075:1075))
        (PORT datab (1405:1405:1405) (1405:1405:1405))
        (PORT datac (1441:1441:1441) (1441:1441:1441))
        (PORT datad (348:348:348) (348:348:348))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|position\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5439:5439:5439) (5439:5439:5439))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (2057:2057:2057) (2057:2057:2057))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add0\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (421:421:421) (421:421:421))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add1\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1119:1119:1119))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|position\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (352:352:352))
        (PORT datab (960:960:960) (960:960:960))
        (PORT datac (986:986:986) (986:986:986))
        (PORT datad (1059:1059:1059) (1059:1059:1059))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|position\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5453:5453:5453) (5453:5453:5453))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add0\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (420:420:420))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout (460:460:460) (460:460:460))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add1\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1085:1085:1085) (1085:1085:1085))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout (460:460:460) (460:460:460))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|position\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (PORT datab (956:956:956) (956:956:956))
        (PORT datac (982:982:982) (982:982:982))
        (PORT datad (1056:1056:1056) (1056:1056:1056))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|position\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5453:5453:5453) (5453:5453:5453))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add1\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1116:1116:1116) (1116:1116:1116))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add0\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|position\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1061:1061:1061))
        (PORT datab (955:955:955) (955:955:955))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (973:973:973) (973:973:973))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|position\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5453:5453:5453) (5453:5453:5453))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add0\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1102:1102:1102) (1102:1102:1102))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|position\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1533:1533:1533))
        (PORT datab (1091:1091:1091) (1091:1091:1091))
        (PORT datac (606:606:606) (606:606:606))
        (PORT datad (1233:1233:1233) (1233:1233:1233))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|position\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5439:5439:5439) (5439:5439:5439))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (2122:2122:2122) (2122:2122:2122))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add1\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (905:905:905) (905:905:905))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1013:1013:1013))
        (PORT datab (453:453:453) (453:453:453))
        (PORT datad (1424:1424:1424) (1424:1424:1424))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1138:1138:1138) (1138:1138:1138))
        (PORT datad (5709:5709:5709) (5709:5709:5709))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[5\]\~14\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1025:1025:1025))
        (PORT datab (1161:1161:1161) (1161:1161:1161))
        (PORT datac (1276:1276:1276) (1276:1276:1276))
        (PORT datad (1210:1210:1210) (1210:1210:1210))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[5\]\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1179:1179:1179) (1179:1179:1179))
        (PORT datac (1275:1275:1275) (1275:1275:1275))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[5\]\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1280:1280:1280))
        (PORT datab (1162:1162:1162) (1162:1162:1162))
        (PORT datac (1198:1198:1198) (1198:1198:1198))
        (PORT datad (1016:1016:1016) (1016:1016:1016))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[5\]\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1327:1327:1327))
        (PORT datab (343:343:343) (343:343:343))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (1370:1370:1370) (1370:1370:1370))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[5\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1024:1024:1024))
        (PORT datab (571:571:571) (571:571:571))
        (PORT datac (1096:1096:1096) (1096:1096:1096))
        (PORT datad (353:353:353) (353:353:353))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|ascii\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (1796:1796:1796) (1796:1796:1796))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data_next\[5\]\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1637:1637:1637) (1637:1637:1637))
        (PORT datad (419:419:419) (419:419:419))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1535:1535:1535))
        (PORT datab (1391:1391:1391) (1391:1391:1391))
        (PORT datac (606:606:606) (606:606:606))
        (PORT datad (840:840:840) (840:840:840))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (6506:6506:6506) (6506:6506:6506))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|ack_sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1457:1457:1457) (1457:1457:1457))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|ack_sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1547:1547:1547) (1547:1547:1547))
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (650:650:650) (650:650:650))
        (PORT datac (801:801:801) (801:801:801))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (6352:6352:6352) (6352:6352:6352))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|state_after_wait\.INIT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5453:5453:5453) (5453:5453:5453))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1106:1106:1106) (1106:1106:1106))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Selector4\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (PORT datab (780:780:780) (780:780:780))
        (PORT datac (646:646:646) (646:646:646))
        (PORT datad (681:681:681) (681:681:681))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|output_fsm_state\.INIT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (591:591:591) (591:591:591))
        (PORT datac (792:792:792) (792:792:792))
        (PORT datad (680:680:680) (680:680:680))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|output_fsm_state\.INIT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5453:5453:5453) (5453:5453:5453))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1092:1092:1092) (1092:1092:1092))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (427:427:427))
        (PORT datac (641:641:641) (641:641:641))
        (PORT datad (687:687:687) (687:687:687))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1570:1570:1570) (1570:1570:1570))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (6352:6352:6352) (6352:6352:6352))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (792:792:792) (792:792:792))
        (PORT datad (428:428:428) (428:428:428))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (6352:6352:6352) (6352:6352:6352))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|Selector1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (1012:1012:1012) (1012:1012:1012))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_WAIT_ACK_RELEASE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (493:493:493))
        (PORT datab (557:557:557) (557:557:557))
        (PORT datac (550:550:550) (550:550:550))
        (PORT datad (482:482:482) (482:482:482))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_WAIT_ACK_RELEASE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|Selector1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (493:493:493))
        (PORT datac (550:550:550) (550:550:550))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_WAIT_ACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (495:495:495))
        (PORT datab (341:341:341) (341:341:341))
        (PORT datac (489:489:489) (489:489:489))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_WAIT_ACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sys\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (492:492:492) (492:492:492))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sys\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (582:582:582) (582:582:582))
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sync\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sync\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2100:2100:2100) (2100:2100:2100))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_latched\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (394:394:394))
        (PORT datab (918:918:918) (918:918:918))
        (PORT datac (1007:1007:1007) (1007:1007:1007))
        (PORT datad (921:921:921) (921:921:921))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_latched\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1097:1097:1097) (1097:1097:1097))
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2388:2388:2388) (2388:2388:2388))
        (PORT ena (1826:1826:1826) (1826:1826:1826))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_latched\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1005:1005:1005) (1005:1005:1005))
        (PORT datad (910:910:910) (910:910:910))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_latched\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1095:1095:1095) (1095:1095:1095))
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2388:2388:2388) (2388:2388:2388))
        (PORT ena (1826:1826:1826) (1826:1826:1826))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1058:1058:1058) (1058:1058:1058))
        (PORT datad (1157:1157:1157) (1157:1157:1157))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1148:1148:1148) (1148:1148:1148))
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector18\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1170:1170:1170))
        (PORT datab (915:915:915) (915:915:915))
        (PORT datac (664:664:664) (664:664:664))
        (PORT datad (931:931:931) (931:931:931))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr9\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1046:1046:1046))
        (PORT datad (708:708:708) (708:708:708))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (498:498:498))
        (PORT datac (1193:1193:1193) (1193:1193:1193))
        (PORT datad (1061:1061:1061) (1061:1061:1061))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (638:638:638))
        (PORT datab (1234:1234:1234) (1234:1234:1234))
        (PORT datac (1192:1192:1192) (1192:1192:1192))
        (PORT datad (508:508:508) (508:508:508))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector9\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (1236:1236:1236) (1236:1236:1236))
        (PORT datac (388:388:388) (388:388:388))
        (PORT datad (510:510:510) (510:510:510))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_COLUMN\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1001:1001:1001))
        (PORT datab (929:929:929) (929:929:929))
        (PORT datac (979:979:979) (979:979:979))
        (PORT datad (925:925:925) (925:925:925))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_COLUMN\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector7\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1063:1063:1063))
        (PORT datac (721:721:721) (721:721:721))
        (PORT datad (715:715:715) (715:715:715))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector7\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (733:733:733))
        (PORT datab (341:341:341) (341:341:341))
        (PORT datac (1113:1113:1113) (1113:1113:1113))
        (PORT datad (1375:1375:1375) (1375:1375:1375))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector7\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1011:1011:1011))
        (PORT datab (1078:1078:1078) (1078:1078:1078))
        (PORT datad (1464:1464:1464) (1464:1464:1464))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (842:842:842))
        (PORT datab (342:342:342) (342:342:342))
        (PORT datac (608:608:608) (608:608:608))
        (PORT datad (1020:1020:1020) (1020:1020:1020))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|ascii\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2040:2040:2040) (2040:2040:2040))
        (PORT datac (698:698:698) (698:698:698))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (2048:2048:2048) (2048:2048:2048))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (PORT datab (1220:1220:1220) (1220:1220:1220))
        (PORT datac (1530:1530:1530) (1530:1530:1530))
        (PORT datad (901:901:901) (901:901:901))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2359:2359:2359) (2359:2359:2359))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (6506:6506:6506) (6506:6506:6506))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1044:1044:1044))
        (PORT datab (1220:1220:1220) (1220:1220:1220))
        (PORT datac (1250:1250:1250) (1250:1250:1250))
        (PORT datad (709:709:709) (709:709:709))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1340:1340:1340) (1340:1340:1340))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2374:2374:2374) (2374:2374:2374))
        (PORT ena (2403:2403:2403) (2403:2403:2403))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector6\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1033:1033:1033))
        (PORT datac (1011:1011:1011) (1011:1011:1011))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector4\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1079:1079:1079) (1079:1079:1079))
        (PORT datad (1465:1465:1465) (1465:1465:1465))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (343:343:343) (343:343:343))
        (PORT datac (607:607:607) (607:607:607))
        (PORT datad (1468:1468:1468) (1468:1468:1468))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|ascii\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2040:2040:2040) (2040:2040:2040))
        (PORT datac (697:697:697) (697:697:697))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (2048:2048:2048) (2048:2048:2048))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (876:876:876))
        (PORT datab (1224:1224:1224) (1224:1224:1224))
        (PORT datac (1532:1532:1532) (1532:1532:1532))
        (PORT datad (956:956:956) (956:956:956))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2359:2359:2359) (2359:2359:2359))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (6506:6506:6506) (6506:6506:6506))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector5\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1012:1012:1012))
        (PORT datab (1463:1463:1463) (1463:1463:1463))
        (PORT datac (1098:1098:1098) (1098:1098:1098))
        (PORT datad (996:996:996) (996:996:996))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1034:1034:1034))
        (PORT datab (341:341:341) (341:341:341))
        (PORT datac (605:605:605) (605:605:605))
        (PORT datad (1472:1472:1472) (1472:1472:1472))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|ascii\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2040:2040:2040) (2040:2040:2040))
        (PORT datac (695:695:695) (695:695:695))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (2048:2048:2048) (2048:2048:2048))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (599:599:599))
        (PORT datab (1225:1225:1225) (1225:1225:1225))
        (PORT datac (1531:1531:1531) (1531:1531:1531))
        (PORT datad (887:887:887) (887:887:887))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2359:2359:2359) (2359:2359:2359))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (6506:6506:6506) (6506:6506:6506))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (440:440:440))
        (PORT datab (659:659:659) (659:659:659))
        (PORT datac (1272:1272:1272) (1272:1272:1272))
        (PORT datad (363:363:363) (363:363:363))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1362:1362:1362) (1362:1362:1362))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2374:2374:2374) (2374:2374:2374))
        (PORT ena (2398:2398:2398) (2398:2398:2398))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (658:658:658) (658:658:658))
        (PORT datac (1064:1064:1064) (1064:1064:1064))
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1154:1154:1154) (1154:1154:1154))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2374:2374:2374) (2374:2374:2374))
        (PORT ena (2398:2398:2398) (2398:2398:2398))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_CARRIAGE_RETURN\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1434:1434:1434))
        (PORT datac (890:890:890) (890:890:890))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_CARRIAGE_RETURN\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr3\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (493:493:493))
        (PORT datad (1111:1111:1111) (1111:1111:1111))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector34\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (437:437:437))
        (PORT datad (987:987:987) (987:987:987))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector35\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datad (986:986:986) (986:986:986))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector36\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (989:989:989) (989:989:989))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector37\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (438:438:438) (438:438:438))
        (PORT datad (990:990:990) (990:990:990))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (427:427:427))
        (PORT datac (379:379:379) (379:379:379))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1803:1803:1803) (1803:1803:1803))
        (PORT datac (469:469:469) (469:469:469))
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (544:544:544) (544:544:544))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1803:1803:1803) (1803:1803:1803))
        (PORT datac (634:634:634) (634:634:634))
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datac (560:560:560) (560:560:560))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1803:1803:1803) (1803:1803:1803))
        (PORT datac (650:650:650) (650:650:650))
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datac (536:536:536) (536:536:536))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1803:1803:1803) (1803:1803:1803))
        (PORT datac (626:626:626) (626:626:626))
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (372:372:372) (372:372:372))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1803:1803:1803) (1803:1803:1803))
        (PORT datac (462:462:462) (462:462:462))
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector10\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (467:467:467) (467:467:467))
        (PORT datac (391:391:391) (391:391:391))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_TOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1070:1070:1070))
        (PORT datab (873:873:873) (873:873:873))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (964:964:964) (964:964:964))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_TOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (1792:1792:1792) (1792:1792:1792))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector38\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (989:989:989) (989:989:989))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|LessThan2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (673:673:673))
        (PORT datab (966:966:966) (966:966:966))
        (PORT datac (939:939:939) (939:939:939))
        (PORT datad (663:663:663) (663:663:663))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_NEXT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1074:1074:1074))
        (PORT datab (872:872:872) (872:872:872))
        (PORT datac (378:378:378) (378:378:378))
        (PORT datad (961:961:961) (961:961:961))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_NEXT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (1792:1792:1792) (1792:1792:1792))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state_next\~22\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (451:451:451) (451:451:451))
        (PORT datad (419:419:419) (419:419:419))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1077:1077:1077) (1077:1077:1077))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3751:3751:3751) (3751:3751:3751))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr9\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (583:583:583))
        (PORT datab (1225:1225:1225) (1225:1225:1225))
        (PORT datac (1140:1140:1140) (1140:1140:1140))
        (PORT datad (1473:1473:1473) (1473:1473:1473))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Add1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1228:1228:1228) (1228:1228:1228))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector14\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1074:1074:1074))
        (PORT datad (1244:1244:1244) (1244:1244:1244))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE_FINISH\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (374:374:374))
        (PORT datab (392:392:392) (392:392:392))
        (PORT datac (393:393:393) (393:393:393))
        (PORT datad (634:634:634) (634:634:634))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE_FINISH\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3751:3751:3751) (3751:3751:3751))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1057:1057:1057) (1057:1057:1057))
        (PORT datac (1217:1217:1217) (1217:1217:1217))
        (PORT datad (1439:1439:1439) (1439:1439:1439))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1307:1307:1307) (1307:1307:1307))
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (2117:2117:2117) (2117:2117:2117))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr9\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1459:1459:1459))
        (PORT datab (422:422:422) (422:422:422))
        (PORT datac (1385:1385:1385) (1385:1385:1385))
        (PORT datad (1288:1288:1288) (1288:1288:1288))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1078:1078:1078))
        (PORT datab (1230:1230:1230) (1230:1230:1230))
        (PORT datac (976:976:976) (976:976:976))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (1082:1082:1082) (1082:1082:1082))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Add1\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1316:1316:1316) (1316:1316:1316))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (353:353:353))
        (PORT datac (1333:1333:1333) (1333:1333:1333))
        (PORT datad (603:603:603) (603:603:603))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1423:1423:1423) (1423:1423:1423))
        (PORT aclr (3751:3751:3751) (3751:3751:3751))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1646:1646:1646) (1646:1646:1646))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1098:1098:1098))
        (PORT datab (1223:1223:1223) (1223:1223:1223))
        (PORT datac (998:998:998) (998:998:998))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (1082:1082:1082) (1082:1082:1082))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Add1\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1389:1389:1389) (1389:1389:1389))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (351:351:351))
        (PORT datac (1622:1622:1622) (1622:1622:1622))
        (PORT datad (602:602:602) (602:602:602))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1712:1712:1712) (1712:1712:1712))
        (PORT aclr (3751:3751:3751) (3751:3751:3751))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1646:1646:1646) (1646:1646:1646))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (952:952:952))
        (PORT datab (421:421:421) (421:421:421))
        (PORT datac (1094:1094:1094) (1094:1094:1094))
        (PORT datad (1240:1240:1240) (1240:1240:1240))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (1082:1082:1082) (1082:1082:1082))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Add1\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1278:1278:1278) (1278:1278:1278))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout (460:460:460) (460:460:460))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1075:1075:1075) (1075:1075:1075))
        (PORT datac (1053:1053:1053) (1053:1053:1053))
        (PORT datad (1448:1448:1448) (1448:1448:1448))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1143:1143:1143) (1143:1143:1143))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector4\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1013:1013:1013))
        (PORT datab (1460:1460:1460) (1460:1460:1460))
        (PORT datac (1096:1096:1096) (1096:1096:1096))
        (PORT datad (994:994:994) (994:994:994))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector4\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1009:1009:1009))
        (PORT datab (1083:1083:1083) (1083:1083:1083))
        (PORT datad (1474:1474:1474) (1474:1474:1474))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (342:342:342) (342:342:342))
        (PORT datac (606:606:606) (606:606:606))
        (PORT datad (1021:1021:1021) (1021:1021:1021))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|ascii\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2040:2040:2040) (2040:2040:2040))
        (PORT datac (696:696:696) (696:696:696))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (2048:2048:2048) (2048:2048:2048))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data_next\[3\]\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1219:1219:1219) (1219:1219:1219))
        (PORT datad (913:913:913) (913:913:913))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1532:1532:1532) (1532:1532:1532))
        (PORT datab (1392:1392:1392) (1392:1392:1392))
        (PORT datac (536:536:536) (536:536:536))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (6506:6506:6506) (6506:6506:6506))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (447:447:447) (447:447:447))
        (PORT datac (1036:1036:1036) (1036:1036:1036))
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1126:1126:1126) (1126:1126:1126))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2374:2374:2374) (2374:2374:2374))
        (PORT ena (2398:2398:2398) (2398:2398:2398))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (352:352:352))
        (PORT datab (1226:1226:1226) (1226:1226:1226))
        (PORT datac (943:943:943) (943:943:943))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (1082:1082:1082) (1082:1082:1082))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Add1\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1230:1230:1230) (1230:1230:1230))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1047:1047:1047) (1047:1047:1047))
        (PORT datac (1235:1235:1235) (1235:1235:1235))
        (PORT datad (1437:1437:1437) (1437:1437:1437))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1325:1325:1325) (1325:1325:1325))
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (2117:2117:2117) (2117:2117:2117))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (932:932:932))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (1076:1076:1076) (1076:1076:1076))
        (PORT datad (1227:1227:1227) (1227:1227:1227))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (1082:1082:1082) (1082:1082:1082))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Add1\~25\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1179:1179:1179) (1179:1179:1179))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1045:1045:1045) (1045:1045:1045))
        (PORT datac (1329:1329:1329) (1329:1329:1329))
        (PORT datad (1432:1432:1432) (1432:1432:1432))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1419:1419:1419) (1419:1419:1419))
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (2117:2117:2117) (2117:2117:2117))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1062:1062:1062))
        (PORT datab (1212:1212:1212) (1212:1212:1212))
        (PORT datac (915:915:915) (915:915:915))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (1082:1082:1082) (1082:1082:1082))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Equal8\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1235:1235:1235) (1235:1235:1235))
        (PORT datad (1183:1183:1183) (1183:1183:1183))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Equal8\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1315:1315:1315) (1315:1315:1315))
        (PORT datac (1293:1293:1293) (1293:1293:1293))
        (PORT datad (1374:1374:1374) (1374:1374:1374))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Equal8\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1192:1192:1192))
        (PORT datab (351:351:351) (351:351:351))
        (PORT datac (1220:1220:1220) (1220:1220:1220))
        (PORT datad (1070:1070:1070) (1070:1070:1070))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE_LOOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (1381:1381:1381) (1381:1381:1381))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE_LOOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1148:1148:1148) (1148:1148:1148))
        (PORT datac (1081:1081:1081) (1081:1081:1081))
        (PORT datad (1129:1129:1129) (1129:1129:1129))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_latched\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (342:342:342) (342:342:342))
        (PORT datac (1025:1025:1025) (1025:1025:1025))
        (PORT datad (385:385:385) (385:385:385))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_latched\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1115:1115:1115) (1115:1115:1115))
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2388:2388:2388) (2388:2388:2388))
        (PORT ena (1826:1826:1826) (1826:1826:1826))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector7\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1140:1140:1140))
        (PORT datab (1061:1061:1061) (1061:1061:1061))
        (PORT datac (1082:1082:1082) (1082:1082:1082))
        (PORT datad (924:924:924) (924:924:924))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_LINE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (357:357:357))
        (PORT datab (562:562:562) (562:562:562))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (595:595:595) (595:595:595))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_LINE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_STATE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1000:1000:1000))
        (PORT datab (926:926:926) (926:926:926))
        (PORT datac (970:970:970) (970:970:970))
        (PORT datad (928:928:928) (928:928:928))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_STATE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|ack\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1102:1102:1102))
        (PORT datab (1110:1110:1110) (1110:1110:1110))
        (PORT datac (1077:1077:1077) (1077:1077:1077))
        (PORT datad (421:421:421) (421:421:421))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|ack\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3751:3751:3751) (3751:3751:3751))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_WAIT_REQ_RELEASE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (567:567:567))
        (PORT datab (484:484:484) (484:484:484))
        (PORT datac (1189:1189:1189) (1189:1189:1189))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_WAIT_REQ_RELEASE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3751:3751:3751) (3751:3751:3751))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (490:490:490) (490:490:490))
        (PORT datac (1187:1187:1187) (1187:1187:1187))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_IDLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (377:377:377))
        (PORT datab (387:387:387) (387:387:387))
        (PORT datac (391:391:391) (391:391:391))
        (PORT datad (477:477:477) (477:477:477))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_IDLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3751:3751:3751) (3751:3751:3751))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (892:892:892))
        (PORT datab (345:345:345) (345:345:345))
        (PORT datac (1434:1434:1434) (1434:1434:1434))
        (PORT datad (1313:1313:1313) (1313:1313:1313))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1047:1047:1047))
        (PORT datab (465:465:465) (465:465:465))
        (PORT datac (1263:1263:1263) (1263:1263:1263))
        (PORT datad (1983:1983:1983) (1983:1983:1983))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1353:1353:1353) (1353:1353:1353))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2374:2374:2374) (2374:2374:2374))
        (PORT ena (2398:2398:2398) (2398:2398:2398))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1105:1105:1105))
        (PORT datab (586:586:586) (586:586:586))
        (PORT datac (583:583:583) (583:583:583))
        (PORT datad (374:374:374) (374:374:374))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_NEW_LINE_SCROLL\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (357:357:357))
        (PORT datab (419:419:419) (419:419:419))
        (PORT datac (957:957:957) (957:957:957))
        (PORT datad (384:384:384) (384:384:384))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_NEW_LINE_SCROLL\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (916:916:916))
        (PORT datab (1149:1149:1149) (1149:1149:1149))
        (PORT datac (1082:1082:1082) (1082:1082:1082))
        (PORT datad (1144:1144:1144) (1144:1144:1144))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|ack_sync\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (444:444:444) (444:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|ack_sync\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (534:534:534) (534:534:534))
        (PORT aclr (3751:3751:3751) (3751:3751:3751))
        (PORT clk (2400:2400:2400) (2400:2400:2400))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_FINISHED\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datac (496:496:496) (496:496:496))
        (PORT datad (482:482:482) (482:482:482))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_FINISHED\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|Selector0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (449:449:449))
        (PORT datab (436:436:436) (436:436:436))
        (PORT datac (466:466:466) (466:466:466))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|Selector0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (415:415:415) (415:415:415))
        (PORT datac (498:498:498) (498:498:498))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_IDLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (496:496:496))
        (PORT datab (523:523:523) (523:523:523))
        (PORT datac (371:371:371) (371:371:371))
        (PORT datad (484:484:484) (484:484:484))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_IDLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3776:3776:3776) (3776:3776:3776))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|output_fsm_state\.READY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (336:336:336) (336:336:336))
        (PORT datac (1085:1085:1085) (1085:1085:1085))
        (PORT datad (470:470:470) (470:470:470))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|output_fsm_state\.READY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5453:5453:5453) (5453:5453:5453))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Selector3\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (1011:1011:1011) (1011:1011:1011))
        (PORT datac (969:969:969) (969:969:969))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|state_after_wait\.DELETE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1034:1034:1034) (1034:1034:1034))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|state_after_wait\.DELETE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5453:5453:5453) (5453:5453:5453))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1106:1106:1106) (1106:1106:1106))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|output_fsm_state\.DELETE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (577:577:577) (577:577:577))
        (PORT datac (800:800:800) (800:800:800))
        (PORT datad (685:685:685) (685:685:685))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|output_fsm_state\.DELETE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5453:5453:5453) (5453:5453:5453))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (1092:1092:1092) (1092:1092:1092))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1029:1029:1029))
        (PORT datab (1363:1363:1363) (1363:1363:1363))
        (PORT datad (723:723:723) (723:723:723))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1029:1029:1029))
        (PORT datab (1365:1365:1365) (1365:1365:1365))
        (PORT datac (721:721:721) (721:721:721))
        (PORT datad (722:722:722) (722:722:722))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (361:361:361))
        (PORT datab (703:703:703) (703:703:703))
        (PORT datac (1115:1115:1115) (1115:1115:1115))
        (PORT datad (348:348:348) (348:348:348))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (669:669:669) (669:669:669))
        (PORT datad (999:999:999) (999:999:999))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (364:364:364))
        (PORT datab (1040:1040:1040) (1040:1040:1040))
        (PORT datac (1086:1086:1086) (1086:1086:1086))
        (PORT datad (5708:5708:5708) (5708:5708:5708))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1020:1020:1020))
        (PORT datab (1165:1165:1165) (1165:1165:1165))
        (PORT datac (1267:1267:1267) (1267:1267:1267))
        (PORT datad (1205:1205:1205) (1205:1205:1205))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\~11\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1274:1274:1274))
        (PORT datab (1165:1165:1165) (1165:1165:1165))
        (PORT datac (1195:1195:1195) (1195:1195:1195))
        (PORT datad (580:580:580) (580:580:580))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (352:352:352))
        (PORT datab (1077:1077:1077) (1077:1077:1077))
        (PORT datac (1019:1019:1019) (1019:1019:1019))
        (PORT datad (354:354:354) (354:354:354))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (363:363:363))
        (PORT datab (541:541:541) (541:541:541))
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (1044:1044:1044) (1044:1044:1044))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|ascii\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data_next\[4\]\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1636:1636:1636) (1636:1636:1636))
        (PORT datad (883:883:883) (883:883:883))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1537:1537:1537) (1537:1537:1537))
        (PORT datab (837:837:837) (837:837:837))
        (PORT datac (1409:1409:1409) (1409:1409:1409))
        (PORT datad (581:581:581) (581:581:581))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (6506:6506:6506) (6506:6506:6506))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1048:1048:1048))
        (PORT datab (466:466:466) (466:466:466))
        (PORT datac (1024:1024:1024) (1024:1024:1024))
        (PORT datad (1984:1984:1984) (1984:1984:1984))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1114:1114:1114) (1114:1114:1114))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2374:2374:2374) (2374:2374:2374))
        (PORT ena (2398:2398:2398) (2398:2398:2398))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_NEW_LINE_SIMPLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (PORT datab (1042:1042:1042) (1042:1042:1042))
        (PORT datac (1420:1420:1420) (1420:1420:1420))
        (PORT datad (1116:1116:1116) (1116:1116:1116))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_NEW_LINE_SIMPLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr8\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (872:872:872) (872:872:872))
        (PORT datac (1129:1129:1129) (1129:1129:1129))
        (PORT datad (710:710:710) (710:710:710))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (427:427:427))
        (PORT datac (938:938:938) (938:938:938))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2282:2282:2282) (2282:2282:2282))
        (PORT datac (1028:1028:1028) (1028:1028:1028))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (422:422:422) (422:422:422))
        (PORT datac (995:995:995) (995:995:995))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2282:2282:2282) (2282:2282:2282))
        (PORT datac (1085:1085:1085) (1085:1085:1085))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datac (946:946:946) (946:946:946))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2282:2282:2282) (2282:2282:2282))
        (PORT datac (1036:1036:1036) (1036:1036:1036))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datac (946:946:946) (946:946:946))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2282:2282:2282) (2282:2282:2282))
        (PORT datac (1036:1036:1036) (1036:1036:1036))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (923:923:923) (923:923:923))
        (PORT datad (447:447:447) (447:447:447))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2282:2282:2282) (2282:2282:2282))
        (PORT datac (1013:1013:1013) (1013:1013:1013))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1113:1113:1113) (1113:1113:1113))
        (PORT datac (1146:1146:1146) (1146:1146:1146))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|LessThan0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1185:1185:1185))
        (PORT datab (1124:1124:1124) (1124:1124:1124))
        (PORT datac (1128:1128:1128) (1128:1128:1128))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1423:1423:1423))
        (PORT datab (1056:1056:1056) (1056:1056:1056))
        (PORT datac (481:481:481) (481:481:481))
        (PORT datad (1121:1121:1121) (1121:1121:1121))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1100:1100:1100) (1100:1100:1100))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|position\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1068:1068:1068))
        (PORT datab (1409:1409:1409) (1409:1409:1409))
        (PORT datac (362:362:362) (362:362:362))
        (PORT datad (1423:1423:1423) (1423:1423:1423))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|position\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5439:5439:5439) (5439:5439:5439))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (2057:2057:2057) (2057:2057:2057))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1535:1535:1535))
        (PORT datab (1394:1394:1394) (1394:1394:1394))
        (PORT datac (598:598:598) (598:598:598))
        (PORT datad (1231:1231:1231) (1231:1231:1231))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (6506:6506:6506) (6506:6506:6506))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1050:1050:1050))
        (PORT datab (462:462:462) (462:462:462))
        (PORT datac (1279:1279:1279) (1279:1279:1279))
        (PORT datad (1978:1978:1978) (1978:1978:1978))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1369:1369:1369) (1369:1369:1369))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2374:2374:2374) (2374:2374:2374))
        (PORT ena (2398:2398:2398) (2398:2398:2398))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Add1\~30\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1198:1198:1198) (1198:1198:1198))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1077:1077:1077))
        (PORT datac (1197:1197:1197) (1197:1197:1197))
        (PORT datad (1439:1439:1439) (1439:1439:1439))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1287:1287:1287) (1287:1287:1287))
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (2117:2117:2117) (2117:2117:2117))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (954:954:954))
        (PORT datab (1230:1230:1230) (1230:1230:1230))
        (PORT datac (1309:1309:1309) (1309:1309:1309))
        (PORT datad (431:431:431) (431:431:431))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (1082:1082:1082) (1082:1082:1082))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|LessThan1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1192:1192:1192))
        (PORT datab (355:355:355) (355:355:355))
        (PORT datac (1214:1214:1214) (1214:1214:1214))
        (PORT datad (1068:1068:1068) (1068:1068:1068))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector7\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1122:1122:1122) (1122:1122:1122))
        (PORT datac (1102:1102:1102) (1102:1102:1102))
        (PORT datad (376:376:376) (376:376:376))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector7\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (898:898:898))
        (PORT datab (586:586:586) (586:586:586))
        (PORT datac (577:577:577) (577:577:577))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1048:1048:1048))
        (PORT datab (1053:1053:1053) (1053:1053:1053))
        (PORT datac (1425:1425:1425) (1425:1425:1425))
        (PORT datad (1111:1111:1111) (1111:1111:1111))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (675:675:675))
        (PORT datab (1112:1112:1112) (1112:1112:1112))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (946:946:946))
        (PORT datab (1120:1120:1120) (1120:1120:1120))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (677:677:677))
        (PORT datab (1122:1122:1122) (1122:1122:1122))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (988:988:988))
        (PORT datab (1100:1100:1100) (1100:1100:1100))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH datab cout (460:460:460) (460:460:460))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~25\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1191:1191:1191))
        (PORT datab (577:577:577) (577:577:577))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|LessThan1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1082:1082:1082) (1082:1082:1082))
        (PORT datad (1063:1063:1063) (1063:1063:1063))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|LessThan1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1053:1053:1053))
        (PORT datab (1046:1046:1046) (1046:1046:1046))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (1068:1068:1068) (1068:1068:1068))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (1052:1052:1052) (1052:1052:1052))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add3\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1049:1049:1049) (1049:1049:1049))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add3\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1079:1079:1079))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add3\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1046:1046:1046) (1046:1046:1046))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1393:1393:1393) (1393:1393:1393))
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1393:1393:1393) (1393:1393:1393))
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1393:1393:1393) (1393:1393:1393))
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1393:1393:1393) (1393:1393:1393))
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (432:432:432))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1393:1393:1393) (1393:1393:1393))
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (429:429:429))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1393:1393:1393) (1393:1393:1393))
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram\.raddr_a\[7\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (652:652:652))
        (PORT datab (1138:1138:1138) (1138:1138:1138))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add0\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1122:1122:1122))
        (PORT datab (632:632:632) (632:632:632))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add0\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (645:645:645))
        (PORT datab (1125:1125:1125) (1125:1125:1125))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add0\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1138:1138:1138))
        (PORT datab (645:645:645) (645:645:645))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH datab cout (460:460:460) (460:460:460))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add0\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (956:956:956))
        (PORT datab (1109:1109:1109) (1109:1109:1109))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1075:1075:1075) (1075:1075:1075))
        (PORT datad (1058:1058:1058) (1058:1058:1058))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|LessThan0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1077:1077:1077))
        (PORT datab (1055:1055:1055) (1055:1055:1055))
        (PORT datac (1085:1085:1085) (1085:1085:1085))
        (PORT datad (347:347:347) (347:347:347))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (PORT datab (1054:1054:1054) (1054:1054:1054))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add1\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1067:1067:1067))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add1\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1055:1055:1055) (1055:1055:1055))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add1\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1076:1076:1076))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2423:2423:2423))
        (PORT clk (2089:2089:2089) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2505:2505:2505))
        (PORT d[1] (4269:4269:4269) (4269:4269:4269))
        (PORT d[2] (2610:2610:2610) (2610:2610:2610))
        (PORT d[3] (2637:2637:2637) (2637:2637:2637))
        (PORT d[4] (2633:2633:2633) (2633:2633:2633))
        (PORT d[5] (3141:3141:3141) (3141:3141:3141))
        (PORT d[6] (3046:3046:3046) (3046:3046:3046))
        (PORT d[7] (2494:2494:2494) (2494:2494:2494))
        (PORT d[8] (4248:4248:4248) (4248:4248:4248))
        (PORT d[9] (3700:3700:3700) (3700:3700:3700))
        (PORT d[10] (3527:3527:3527) (3527:3527:3527))
        (PORT d[11] (2476:2476:2476) (2476:2476:2476))
        (PORT clk (2089:2089:2089) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2650:2650:2650))
        (PORT clk (2089:2089:2089) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2562:2562:2562))
        (PORT d[1] (2541:2541:2541) (2541:2541:2541))
        (PORT d[2] (2589:2589:2589) (2589:2589:2589))
        (PORT d[3] (2291:2291:2291) (2291:2291:2291))
        (PORT d[4] (2930:2930:2930) (2930:2930:2930))
        (PORT d[5] (2862:2862:2862) (2862:2862:2862))
        (PORT d[6] (2573:2573:2573) (2573:2573:2573))
        (PORT d[7] (2538:2538:2538) (2538:2538:2538))
        (PORT d[8] (2591:2591:2591) (2591:2591:2591))
        (PORT d[9] (2604:2604:2604) (2604:2604:2604))
        (PORT d[10] (2597:2597:2597) (2597:2597:2597))
        (PORT d[11] (2242:2242:2242) (2242:2242:2242))
        (PORT clk (2088:2088:2088) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2064:2064:2064) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|data\[1\]\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1993:1993:1993) (1993:1993:1993))
        (PORT datab (464:464:464) (464:464:464))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (1037:1037:1037) (1037:1037:1037))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1468:1468:1468))
        (PORT clk (2096:2096:2096) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1876:1876:1876))
        (PORT d[1] (1945:1945:1945) (1945:1945:1945))
        (PORT d[2] (2022:2022:2022) (2022:2022:2022))
        (PORT d[3] (2338:2338:2338) (2338:2338:2338))
        (PORT d[4] (2491:2491:2491) (2491:2491:2491))
        (PORT d[5] (2072:2072:2072) (2072:2072:2072))
        (PORT d[6] (2455:2455:2455) (2455:2455:2455))
        (PORT d[7] (2688:2688:2688) (2688:2688:2688))
        (PORT d[8] (1893:1893:1893) (1893:1893:1893))
        (PORT d[9] (2798:2798:2798) (2798:2798:2798))
        (PORT d[10] (2062:2062:2062) (2062:2062:2062))
        (PORT d[11] (2059:2059:2059) (2059:2059:2059))
        (PORT clk (2096:2096:2096) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (2037:2037:2037))
        (PORT clk (2096:2096:2096) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2639:2639:2639))
        (PORT d[1] (3090:3090:3090) (3090:3090:3090))
        (PORT d[2] (2240:2240:2240) (2240:2240:2240))
        (PORT d[3] (2645:2645:2645) (2645:2645:2645))
        (PORT d[4] (2857:2857:2857) (2857:2857:2857))
        (PORT d[5] (2013:2013:2013) (2013:2013:2013))
        (PORT d[6] (3054:3054:3054) (3054:3054:3054))
        (PORT d[7] (3218:3218:3218) (3218:3218:3218))
        (PORT d[8] (2611:2611:2611) (2611:2611:2611))
        (PORT d[9] (2480:2480:2480) (2480:2480:2480))
        (PORT d[10] (3087:3087:3087) (3087:3087:3087))
        (PORT d[11] (3197:3197:3197) (3197:3197:3197))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2071:2071:2071) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|data\[2\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1049:1049:1049))
        (PORT datab (624:624:624) (624:624:624))
        (PORT datac (1230:1230:1230) (1230:1230:1230))
        (PORT datad (701:701:701) (701:701:701))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2478:2478:2478))
        (PORT clk (2149:2149:2149) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3585:3585:3585) (3585:3585:3585))
        (PORT d[1] (3813:3813:3813) (3813:3813:3813))
        (PORT d[2] (3745:3745:3745) (3745:3745:3745))
        (PORT d[3] (2841:2841:2841) (2841:2841:2841))
        (PORT d[4] (2749:2749:2749) (2749:2749:2749))
        (PORT d[5] (3184:3184:3184) (3184:3184:3184))
        (PORT d[6] (2654:2654:2654) (2654:2654:2654))
        (PORT d[7] (2910:2910:2910) (2910:2910:2910))
        (PORT d[8] (2567:2567:2567) (2567:2567:2567))
        (PORT d[9] (3070:3070:3070) (3070:3070:3070))
        (PORT d[10] (2617:2617:2617) (2617:2617:2617))
        (PORT d[11] (3578:3578:3578) (3578:3578:3578))
        (PORT clk (2149:2149:2149) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2693:2693:2693))
        (PORT clk (2149:2149:2149) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (2993:2993:2993))
        (PORT d[1] (3617:3617:3617) (3617:3617:3617))
        (PORT d[2] (2812:2812:2812) (2812:2812:2812))
        (PORT d[3] (2781:2781:2781) (2781:2781:2781))
        (PORT d[4] (3932:3932:3932) (3932:3932:3932))
        (PORT d[5] (3206:3206:3206) (3206:3206:3206))
        (PORT d[6] (2660:2660:2660) (2660:2660:2660))
        (PORT d[7] (2454:2454:2454) (2454:2454:2454))
        (PORT d[8] (2553:2553:2553) (2553:2553:2553))
        (PORT d[9] (2491:2491:2491) (2491:2491:2491))
        (PORT d[10] (3053:3053:3053) (3053:3053:3053))
        (PORT d[11] (2519:2519:2519) (2519:2519:2519))
        (PORT clk (2148:2148:2148) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2124:2124:2124) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2615:2615:2615) (2615:2615:2615))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|data\[3\]\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1041:1041:1041))
        (PORT datab (628:628:628) (628:628:628))
        (PORT datac (1237:1237:1237) (1237:1237:1237))
        (PORT datad (710:710:710) (710:710:710))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2494:2494:2494))
        (PORT clk (2156:2156:2156) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3562:3562:3562))
        (PORT d[1] (3808:3808:3808) (3808:3808:3808))
        (PORT d[2] (3722:3722:3722) (3722:3722:3722))
        (PORT d[3] (2870:2870:2870) (2870:2870:2870))
        (PORT d[4] (3244:3244:3244) (3244:3244:3244))
        (PORT d[5] (3779:3779:3779) (3779:3779:3779))
        (PORT d[6] (3130:3130:3130) (3130:3130:3130))
        (PORT d[7] (2936:2936:2936) (2936:2936:2936))
        (PORT d[8] (3111:3111:3111) (3111:3111:3111))
        (PORT d[9] (3060:3060:3060) (3060:3060:3060))
        (PORT d[10] (2596:2596:2596) (2596:2596:2596))
        (PORT d[11] (3606:3606:3606) (3606:3606:3606))
        (PORT clk (2156:2156:2156) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (2711:2711:2711))
        (PORT clk (2156:2156:2156) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2623:2623:2623) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2623:2623:2623) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3952:3952:3952) (3952:3952:3952))
        (PORT d[1] (3627:3627:3627) (3627:3627:3627))
        (PORT d[2] (2821:2821:2821) (2821:2821:2821))
        (PORT d[3] (2812:2812:2812) (2812:2812:2812))
        (PORT d[4] (3901:3901:3901) (3901:3901:3901))
        (PORT d[5] (3205:3205:3205) (3205:3205:3205))
        (PORT d[6] (2662:2662:2662) (2662:2662:2662))
        (PORT d[7] (2589:2589:2589) (2589:2589:2589))
        (PORT d[8] (3043:3043:3043) (3043:3043:3043))
        (PORT d[9] (2925:2925:2925) (2925:2925:2925))
        (PORT d[10] (3063:3063:3063) (3063:3063:3063))
        (PORT d[11] (3260:3260:3260) (3260:3260:3260))
        (PORT clk (2155:2155:2155) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2131:2131:2131) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2622:2622:2622) (2622:2622:2622))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1449:1449:1449))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2834:2834:2834))
        (PORT d[1] (1953:1953:1953) (1953:1953:1953))
        (PORT d[2] (2020:2020:2020) (2020:2020:2020))
        (PORT d[3] (2357:2357:2357) (2357:2357:2357))
        (PORT d[4] (1946:1946:1946) (1946:1946:1946))
        (PORT d[5] (1898:1898:1898) (1898:1898:1898))
        (PORT d[6] (3055:3055:3055) (3055:3055:3055))
        (PORT d[7] (2822:2822:2822) (2822:2822:2822))
        (PORT d[8] (2662:2662:2662) (2662:2662:2662))
        (PORT d[9] (3385:3385:3385) (3385:3385:3385))
        (PORT d[10] (2719:2719:2719) (2719:2719:2719))
        (PORT d[11] (2518:2518:2518) (2518:2518:2518))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (1997:1997:1997))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (2637:2637:2637))
        (PORT d[1] (2843:2843:2843) (2843:2843:2843))
        (PORT d[2] (2208:2208:2208) (2208:2208:2208))
        (PORT d[3] (2083:2083:2083) (2083:2083:2083))
        (PORT d[4] (2088:2088:2088) (2088:2088:2088))
        (PORT d[5] (2169:2169:2169) (2169:2169:2169))
        (PORT d[6] (2631:2631:2631) (2631:2631:2631))
        (PORT d[7] (3275:3275:3275) (3275:3275:3275))
        (PORT d[8] (1914:1914:1914) (1914:1914:1914))
        (PORT d[9] (2068:2068:2068) (2068:2068:2068))
        (PORT d[10] (2109:2109:2109) (2109:2109:2109))
        (PORT d[11] (2106:2106:2106) (2106:2106:2106))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2007:2007:2007) (2007:2007:2007))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1441:1441:1441))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2403:2403:2403))
        (PORT d[1] (1925:1925:1925) (1925:1925:1925))
        (PORT d[2] (2007:2007:2007) (2007:2007:2007))
        (PORT d[3] (1943:1943:1943) (1943:1943:1943))
        (PORT d[4] (1931:1931:1931) (1931:1931:1931))
        (PORT d[5] (1903:1903:1903) (1903:1903:1903))
        (PORT d[6] (2183:2183:2183) (2183:2183:2183))
        (PORT d[7] (2816:2816:2816) (2816:2816:2816))
        (PORT d[8] (2653:2653:2653) (2653:2653:2653))
        (PORT d[9] (3346:3346:3346) (3346:3346:3346))
        (PORT d[10] (3365:3365:3365) (3365:3365:3365))
        (PORT d[11] (2019:2019:2019) (2019:2019:2019))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (1995:1995:1995))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2629:2629:2629))
        (PORT d[1] (2832:2832:2832) (2832:2832:2832))
        (PORT d[2] (2197:2197:2197) (2197:2197:2197))
        (PORT d[3] (2080:2080:2080) (2080:2080:2080))
        (PORT d[4] (2063:2063:2063) (2063:2063:2063))
        (PORT d[5] (2133:2133:2133) (2133:2133:2133))
        (PORT d[6] (1908:1908:1908) (1908:1908:1908))
        (PORT d[7] (3256:3256:3256) (3256:3256:3256))
        (PORT d[8] (1858:1858:1858) (1858:1858:1858))
        (PORT d[9] (2030:2030:2030) (2030:2030:2030))
        (PORT d[10] (2095:2095:2095) (2095:2095:2095))
        (PORT d[11] (2064:2064:2064) (2064:2064:2064))
        (PORT clk (2019:2019:2019) (2019:2019:2019))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (1995:1995:1995) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1488:1488:1488) (1488:1488:1488))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2856:2856:2856))
        (PORT d[1] (2389:2389:2389) (2389:2389:2389))
        (PORT d[2] (2452:2452:2452) (2452:2452:2452))
        (PORT d[3] (2380:2380:2380) (2380:2380:2380))
        (PORT d[4] (2390:2390:2390) (2390:2390:2390))
        (PORT d[5] (1986:1986:1986) (1986:1986:1986))
        (PORT d[6] (3068:3068:3068) (3068:3068:3068))
        (PORT d[7] (2134:2134:2134) (2134:2134:2134))
        (PORT d[8] (2685:2685:2685) (2685:2685:2685))
        (PORT d[9] (3402:3402:3402) (3402:3402:3402))
        (PORT d[10] (2760:2760:2760) (2760:2760:2760))
        (PORT d[11] (2491:2491:2491) (2491:2491:2491))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2423:2423:2423))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2102:2102:2102))
        (PORT d[1] (3711:3711:3711) (3711:3711:3711))
        (PORT d[2] (2229:2229:2229) (2229:2229:2229))
        (PORT d[3] (2093:2093:2093) (2093:2093:2093))
        (PORT d[4] (2099:2099:2099) (2099:2099:2099))
        (PORT d[5] (2164:2164:2164) (2164:2164:2164))
        (PORT d[6] (2657:2657:2657) (2657:2657:2657))
        (PORT d[7] (3281:3281:3281) (3281:3281:3281))
        (PORT d[8] (1885:1885:1885) (1885:1885:1885))
        (PORT d[9] (2115:2115:2115) (2115:2115:2115))
        (PORT d[10] (2119:2119:2119) (2119:2119:2119))
        (PORT d[11] (2088:2088:2088) (2088:2088:2088))
        (PORT clk (2042:2042:2042) (2042:2042:2042))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2018:2018:2018) (2018:2018:2018))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (944:944:944) (944:944:944))
        (PORT clk (2161:2161:2161) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3414:3414:3414) (3414:3414:3414))
        (PORT d[1] (3346:3346:3346) (3346:3346:3346))
        (PORT d[2] (3557:3557:3557) (3557:3557:3557))
        (PORT d[3] (2885:2885:2885) (2885:2885:2885))
        (PORT d[4] (3271:3271:3271) (3271:3271:3271))
        (PORT d[5] (3768:3768:3768) (3768:3768:3768))
        (PORT d[6] (3157:3157:3157) (3157:3157:3157))
        (PORT d[7] (2945:2945:2945) (2945:2945:2945))
        (PORT d[8] (3101:3101:3101) (3101:3101:3101))
        (PORT d[9] (2611:2611:2611) (2611:2611:2611))
        (PORT d[10] (3118:3118:3118) (3118:3118:3118))
        (PORT d[11] (3627:3627:3627) (3627:3627:3627))
        (PORT clk (2161:2161:2161) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2726:2726:2726))
        (PORT clk (2161:2161:2161) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2628:2628:2628) (2628:2628:2628))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2628:2628:2628) (2628:2628:2628))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3991:3991:3991) (3991:3991:3991))
        (PORT d[1] (3644:3644:3644) (3644:3644:3644))
        (PORT d[2] (2658:2658:2658) (2658:2658:2658))
        (PORT d[3] (2823:2823:2823) (2823:2823:2823))
        (PORT d[4] (3874:3874:3874) (3874:3874:3874))
        (PORT d[5] (3214:3214:3214) (3214:3214:3214))
        (PORT d[6] (2670:2670:2670) (2670:2670:2670))
        (PORT d[7] (2603:2603:2603) (2603:2603:2603))
        (PORT d[8] (3021:3021:3021) (3021:3021:3021))
        (PORT d[9] (2953:2953:2953) (2953:2953:2953))
        (PORT d[10] (3332:3332:3332) (3332:3332:3332))
        (PORT d[11] (3305:3305:3305) (3305:3305:3305))
        (PORT clk (2160:2160:2160) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2160:2160:2160))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2627:2627:2627) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (1869:1869:1869))
        (PORT d[1] (1790:1790:1790) (1790:1790:1790))
        (PORT d[2] (1829:1829:1829) (1829:1829:1829))
        (PORT d[3] (1833:1833:1833) (1833:1833:1833))
        (PORT d[4] (2059:2059:2059) (2059:2059:2059))
        (PORT d[5] (3075:3075:3075) (3075:3075:3075))
        (PORT d[6] (1961:1961:1961) (1961:1961:1961))
        (PORT d[7] (1928:1928:1928) (1928:1928:1928))
        (PORT d[8] (2600:2600:2600) (2600:2600:2600))
        (PORT d[9] (2580:2580:2580) (2580:2580:2580))
        (PORT d[10] (3295:3295:3295) (3295:3295:3295))
        (PORT d[11] (2407:2407:2407) (2407:2407:2407))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_STATE_ON\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1210:1210:1210))
        (PORT datac (1432:1432:1432) (1432:1432:1432))
        (PORT datad (1472:1472:1472) (1472:1472:1472))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_STATE_ON\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_STATE_BLINK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1211:1211:1211))
        (PORT datad (1473:1473:1473) (1473:1473:1473))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_STATE_BLINK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_STATE_OFF\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1211:1211:1211))
        (PORT datac (1431:1431:1431) (1431:1431:1431))
        (PORT datad (1473:1473:1473) (1473:1473:1473))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_STATE_OFF\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_state_int\.CURSOR_BLINK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (439:439:439) (439:439:439))
        (PORT datac (462:462:462) (462:462:462))
        (PORT datad (453:453:453) (453:453:453))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_state_int\.CURSOR_BLINK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1151:1151:1151) (1151:1151:1151))
        (PORT aclr (3714:3714:3714) (3714:3714:3714))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1151:1151:1151) (1151:1151:1151))
        (PORT aclr (3714:3714:3714) (3714:3714:3714))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (426:426:426))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1151:1151:1151) (1151:1151:1151))
        (PORT aclr (3714:3714:3714) (3714:3714:3714))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (432:432:432))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1151:1151:1151) (1151:1151:1151))
        (PORT aclr (3714:3714:3714) (3714:3714:3714))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1151:1151:1151) (1151:1151:1151))
        (PORT aclr (3714:3714:3714) (3714:3714:3714))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1151:1151:1151) (1151:1151:1151))
        (PORT aclr (3714:3714:3714) (3714:3714:3714))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datab (440:440:440) (440:440:440))
        (PORT datac (462:462:462) (462:462:462))
        (PORT datad (451:451:451) (451:451:451))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (432:432:432))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout (533:533:533) (533:533:533))
        (IOPATH cin cout (155:155:155) (155:155:155))
        (IOPATH cin0 cout (219:219:219) (219:219:219))
        (IOPATH cin1 cout (205:205:205) (205:205:205))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1151:1151:1151) (1151:1151:1151))
        (PORT aclr (3714:3714:3714) (3714:3714:3714))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1903:1903:1903) (1903:1903:1903))
        (PORT aclr (3704:3704:3704) (3704:3704:3704))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (419:419:419))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1903:1903:1903) (1903:1903:1903))
        (PORT aclr (3704:3704:3704) (3704:3704:3704))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1903:1903:1903) (1903:1903:1903))
        (PORT aclr (3704:3704:3704) (3704:3704:3704))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (437:437:437))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1903:1903:1903) (1903:1903:1903))
        (PORT aclr (3704:3704:3704) (3704:3704:3704))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin cout (110:110:110) (110:110:110))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1903:1903:1903) (1903:1903:1903))
        (PORT aclr (3704:3704:3704) (3704:3704:3704))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (420:420:420))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1903:1903:1903) (1903:1903:1903))
        (PORT aclr (3704:3704:3704) (3704:3704:3704))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (424:424:424))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1903:1903:1903) (1903:1903:1903))
        (PORT aclr (3704:3704:3704) (3704:3704:3704))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (436:436:436))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1903:1903:1903) (1903:1903:1903))
        (PORT aclr (3704:3704:3704) (3704:3704:3704))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1903:1903:1903) (1903:1903:1903))
        (PORT aclr (3704:3704:3704) (3704:3704:3704))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[16\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (426:426:426))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout (533:533:533) (533:533:533))
        (IOPATH cin cout (155:155:155) (155:155:155))
        (IOPATH cin0 cout (219:219:219) (219:219:219))
        (IOPATH cin1 cout (205:205:205) (205:205:205))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[16\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1903:1903:1903) (1903:1903:1903))
        (PORT aclr (3704:3704:3704) (3704:3704:3704))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[17\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (432:432:432))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[17\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1926:1926:1926) (1926:1926:1926))
        (PORT aclr (3691:3691:3691) (3691:3691:3691))
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1120:1120:1120))
        (PORT datab (627:627:627) (627:627:627))
        (PORT datac (1118:1118:1118) (1118:1118:1118))
        (PORT datad (598:598:598) (598:598:598))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (605:605:605))
        (PORT datab (577:577:577) (577:577:577))
        (PORT datac (590:590:590) (590:590:590))
        (PORT datad (343:343:343) (343:343:343))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (352:352:352) (352:352:352))
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (1039:1039:1039) (1039:1039:1039))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[18\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[18\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1926:1926:1926) (1926:1926:1926))
        (PORT aclr (3691:3691:3691) (3691:3691:3691))
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[19\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[19\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1926:1926:1926) (1926:1926:1926))
        (PORT aclr (3691:3691:3691) (3691:3691:3691))
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[20\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[20\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1926:1926:1926) (1926:1926:1926))
        (PORT aclr (3691:3691:3691) (3691:3691:3691))
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[21\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin cout (110:110:110) (110:110:110))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[21\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1926:1926:1926) (1926:1926:1926))
        (PORT aclr (3691:3691:3691) (3691:3691:3691))
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[22\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[22\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1926:1926:1926) (1926:1926:1926))
        (PORT aclr (3691:3691:3691) (3691:3691:3691))
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[23\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (426:426:426))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[23\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1926:1926:1926) (1926:1926:1926))
        (PORT aclr (3691:3691:3691) (3691:3691:3691))
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[24\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[24\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1926:1926:1926) (1926:1926:1926))
        (PORT aclr (3691:3691:3691) (3691:3691:3691))
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (1115:1115:1115) (1115:1115:1115))
        (PORT datad (443:443:443) (443:443:443))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (357:357:357) (357:357:357))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (616:616:616))
        (PORT datab (597:597:597) (597:597:597))
        (PORT datac (937:937:937) (937:937:937))
        (PORT datad (614:614:614) (614:614:614))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1085:1085:1085))
        (PORT datab (625:625:625) (625:625:625))
        (PORT datac (1129:1129:1129) (1129:1129:1129))
        (PORT datad (341:341:341) (341:341:341))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (374:374:374))
        (PORT datab (1104:1104:1104) (1104:1104:1104))
        (PORT datac (1138:1138:1138) (1138:1138:1138))
        (PORT datad (1083:1083:1083) (1083:1083:1083))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|active_int\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (1192:1192:1192) (1192:1192:1192))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|active_int\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_state_int\.CURSOR_ON\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (439:439:439) (439:439:439))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_state_int\.CURSOR_ON\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (441:441:441))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (451:451:451) (451:451:451))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1225:1225:1225))
        (PORT datab (1008:1008:1008) (1008:1008:1008))
        (PORT datac (1288:1288:1288) (1288:1288:1288))
        (PORT datad (1069:1069:1069) (1069:1069:1069))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1275:1275:1275))
        (PORT datab (994:994:994) (994:994:994))
        (PORT datac (962:962:962) (962:962:962))
        (PORT datad (1475:1475:1475) (1475:1475:1475))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (938:938:938) (938:938:938))
        (PORT datac (1505:1505:1505) (1505:1505:1505))
        (PORT datad (654:654:654) (654:654:654))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (918:918:918))
        (PORT datab (904:904:904) (904:904:904))
        (PORT datac (456:456:456) (456:456:456))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (921:921:921))
        (PORT datab (936:936:936) (936:936:936))
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (439:439:439) (439:439:439))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1003:1003:1003))
        (PORT datab (1438:1438:1438) (1438:1438:1438))
        (PORT datac (1503:1503:1503) (1503:1503:1503))
        (PORT datad (1062:1062:1062) (1062:1062:1062))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (373:373:373))
        (PORT datab (345:345:345) (345:345:345))
        (PORT datac (370:370:370) (370:370:370))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (374:374:374))
        (PORT datab (358:358:358) (358:358:358))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (1078:1078:1078) (1078:1078:1078))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (1857:1857:1857))
        (PORT d[1] (1806:1806:1806) (1806:1806:1806))
        (PORT d[2] (1817:1817:1817) (1817:1817:1817))
        (PORT d[3] (1846:1846:1846) (1846:1846:1846))
        (PORT d[4] (2215:2215:2215) (2215:2215:2215))
        (PORT d[5] (3142:3142:3142) (3142:3142:3142))
        (PORT d[6] (1451:1451:1451) (1451:1451:1451))
        (PORT d[7] (1876:1876:1876) (1876:1876:1876))
        (PORT d[8] (3007:3007:3007) (3007:3007:3007))
        (PORT d[9] (2622:2622:2622) (2622:2622:2622))
        (PORT d[10] (2787:2787:2787) (2787:2787:2787))
        (PORT d[11] (1931:1931:1931) (1931:1931:1931))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2121:2121:2121))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2588:2588:2588) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector9\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (414:414:414) (414:414:414))
        (PORT datac (1075:1075:1075) (1075:1075:1075))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1407:1407:1407))
        (PORT d[1] (1344:1344:1344) (1344:1344:1344))
        (PORT d[2] (1370:1370:1370) (1370:1370:1370))
        (PORT d[3] (1379:1379:1379) (1379:1379:1379))
        (PORT d[4] (2078:2078:2078) (2078:2078:2078))
        (PORT d[5] (3104:3104:3104) (3104:3104:3104))
        (PORT d[6] (1467:1467:1467) (1467:1467:1467))
        (PORT d[7] (1896:1896:1896) (1896:1896:1896))
        (PORT d[8] (2597:2597:2597) (2597:2597:2597))
        (PORT d[9] (2633:2633:2633) (2633:2633:2633))
        (PORT d[10] (3267:3267:3267) (3267:3267:3267))
        (PORT d[11] (2386:2386:2386) (2386:2386:2386))
        (PORT clk (2109:2109:2109) (2109:2109:2109))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1665:1665:1665) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1755:1755:1755) (1755:1755:1755))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1695:1695:1695) (1695:1695:1695))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datad (363:363:363) (363:363:363))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (495:495:495))
        (PORT datab (1373:1373:1373) (1373:1373:1373))
        (PORT datac (478:478:478) (478:478:478))
        (PORT datad (1450:1450:1450) (1450:1450:1450))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Add0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1129:1129:1129) (1129:1129:1129))
        (PORT datad (1137:1137:1137) (1137:1137:1137))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (1900:1900:1900))
        (PORT d[1] (1849:1849:1849) (1849:1849:1849))
        (PORT d[2] (1845:1845:1845) (1845:1845:1845))
        (PORT d[3] (1874:1874:1874) (1874:1874:1874))
        (PORT d[4] (2223:2223:2223) (2223:2223:2223))
        (PORT d[5] (3159:3159:3159) (3159:3159:3159))
        (PORT d[6] (1433:1433:1433) (1433:1433:1433))
        (PORT d[7] (1848:1848:1848) (1848:1848:1848))
        (PORT d[8] (3034:3034:3034) (3034:3034:3034))
        (PORT d[9] (2530:2530:2530) (2530:2530:2530))
        (PORT d[10] (3364:3364:3364) (3364:3364:3364))
        (PORT d[11] (1716:1716:1716) (1716:1716:1716))
        (PORT clk (2133:2133:2133) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2133:2133:2133))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2600:2600:2600) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1470:1470:1470) (1470:1470:1470))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1695:1695:1695) (1695:1695:1695))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1125:1125:1125))
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (2157:2157:2157) (2157:2157:2157))
        (PORT datad (1137:1137:1137) (1137:1137:1137))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2247:2247:2247) (2247:2247:2247))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1695:1695:1695) (1695:1695:1695))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datab (360:360:360) (360:360:360))
        (PORT datac (1937:1937:1937) (1937:1937:1937))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2027:2027:2027) (2027:2027:2027))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1695:1695:1695) (1695:1695:1695))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal4\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (494:494:494))
        (PORT datac (483:483:483) (483:483:483))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1462:1462:1462) (1462:1462:1462))
        (PORT datab (354:354:354) (354:354:354))
        (PORT datac (1399:1399:1399) (1399:1399:1399))
        (PORT datad (452:452:452) (452:452:452))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (1921:1921:1921))
        (PORT d[1] (1845:1845:1845) (1845:1845:1845))
        (PORT d[2] (1881:1881:1881) (1881:1881:1881))
        (PORT d[3] (1885:1885:1885) (1885:1885:1885))
        (PORT d[4] (1977:1977:1977) (1977:1977:1977))
        (PORT d[5] (3279:3279:3279) (3279:3279:3279))
        (PORT d[6] (2000:2000:2000) (2000:2000:2000))
        (PORT d[7] (2502:2502:2502) (2502:2502:2502))
        (PORT d[8] (2312:2312:2312) (2312:2312:2312))
        (PORT d[9] (2538:2538:2538) (2538:2538:2538))
        (PORT d[10] (3369:3369:3369) (3369:3369:3369))
        (PORT d[11] (2136:2136:2136) (2136:2136:2136))
        (PORT clk (2078:2078:2078) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1897:1897:1897))
        (PORT d[1] (1820:1820:1820) (1820:1820:1820))
        (PORT d[2] (1857:1857:1857) (1857:1857:1857))
        (PORT d[3] (1861:1861:1861) (1861:1861:1861))
        (PORT d[4] (2041:2041:2041) (2041:2041:2041))
        (PORT d[5] (3036:3036:3036) (3036:3036:3036))
        (PORT d[6] (1991:1991:1991) (1991:1991:1991))
        (PORT d[7] (1936:1936:1936) (1936:1936:1936))
        (PORT d[8] (2584:2584:2584) (2584:2584:2584))
        (PORT d[9] (2551:2551:2551) (2551:2551:2551))
        (PORT d[10] (3320:3320:3320) (3320:3320:3320))
        (PORT d[11] (2420:2420:2420) (2420:2420:2420))
        (PORT clk (2081:2081:2081) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1471:1471:1471) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1561:1561:1561) (1561:1561:1561))
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2176:2176:2176) (2176:2176:2176))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (495:495:495))
        (PORT datab (451:451:451) (451:451:451))
        (PORT datac (1923:1923:1923) (1923:1923:1923))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2013:2013:2013) (2013:2013:2013))
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2176:2176:2176) (2176:2176:2176))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (1914:1914:1914))
        (PORT d[1] (1863:1863:1863) (1863:1863:1863))
        (PORT d[2] (1858:1858:1858) (1858:1858:1858))
        (PORT d[3] (1888:1888:1888) (1888:1888:1888))
        (PORT d[4] (2231:2231:2231) (2231:2231:2231))
        (PORT d[5] (3171:3171:3171) (3171:3171:3171))
        (PORT d[6] (1402:1402:1402) (1402:1402:1402))
        (PORT d[7] (1811:1811:1811) (1811:1811:1811))
        (PORT d[8] (3047:3047:3047) (3047:3047:3047))
        (PORT d[9] (3425:3425:3425) (3425:3425:3425))
        (PORT d[10] (3420:3420:3420) (3420:3420:3420))
        (PORT d[11] (1706:1706:1706) (1706:1706:1706))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2607:2607:2607) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (1912:1912:1912))
        (PORT d[1] (1835:1835:1835) (1835:1835:1835))
        (PORT d[2] (1872:1872:1872) (1872:1872:1872))
        (PORT d[3] (1876:1876:1876) (1876:1876:1876))
        (PORT d[4] (2013:2013:2013) (2013:2013:2013))
        (PORT d[5] (2544:2544:2544) (2544:2544:2544))
        (PORT d[6] (2006:2006:2006) (2006:2006:2006))
        (PORT d[7] (1943:1943:1943) (1943:1943:1943))
        (PORT d[8] (2555:2555:2555) (2555:2555:2555))
        (PORT d[9] (2096:2096:2096) (2096:2096:2096))
        (PORT d[10] (3342:3342:3342) (3342:3342:3342))
        (PORT d[11] (2116:2116:2116) (2116:2116:2116))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1895:1895:1895) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1985:1985:1985) (1985:1985:1985))
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2176:2176:2176) (2176:2176:2176))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1065:1065:1065))
        (PORT datab (359:359:359) (359:359:359))
        (PORT datac (1992:1992:1992) (1992:1992:1992))
        (PORT datad (1160:1160:1160) (1160:1160:1160))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2082:2082:2082) (2082:2082:2082))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1695:1695:1695) (1695:1695:1695))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Mux0\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (368:368:368))
        (PORT datab (1107:1107:1107) (1107:1107:1107))
        (PORT datac (373:373:373) (373:373:373))
        (PORT datad (1081:1081:1081) (1081:1081:1081))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_BG\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (924:924:924))
        (PORT datab (2145:2145:2145) (2145:2145:2145))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (370:370:370) (370:370:370))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_BG\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr5\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (600:600:600))
        (PORT datab (918:918:918) (918:918:918))
        (PORT datac (952:952:952) (952:952:952))
        (PORT datad (1119:1119:1119) (1119:1119:1119))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector6\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datab (1341:1341:1341) (1341:1341:1341))
        (PORT datac (1079:1079:1079) (1079:1079:1079))
        (PORT datad (345:345:345) (345:345:345))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_FG\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (860:860:860) (860:860:860))
        (PORT datac (1513:1513:1513) (1513:1513:1513))
        (PORT datad (919:919:919) (919:919:919))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_FG\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector9\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (457:457:457))
        (PORT datac (456:456:456) (456:456:456))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_FG\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (922:922:922))
        (PORT datab (2146:2146:2146) (2146:2146:2146))
        (PORT datac (376:376:376) (376:376:376))
        (PORT datad (368:368:368) (368:368:368))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_FG\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector13\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (918:918:918) (918:918:918))
        (PORT datac (956:956:956) (956:956:956))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector6\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1136:1136:1136))
        (PORT datab (1170:1170:1170) (1170:1170:1170))
        (PORT datac (1356:1356:1356) (1356:1356:1356))
        (PORT datad (555:555:555) (555:555:555))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector6\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1356:1356:1356) (1356:1356:1356))
        (PORT datac (1185:1185:1185) (1185:1185:1185))
        (PORT datad (1305:1305:1305) (1305:1305:1305))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector6\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (615:615:615))
        (PORT datab (339:339:339) (339:339:339))
        (PORT datac (1355:1355:1355) (1355:1355:1355))
        (PORT datad (348:348:348) (348:348:348))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_BG\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (864:864:864) (864:864:864))
        (PORT datac (1509:1509:1509) (1509:1509:1509))
        (PORT datad (918:918:918) (918:918:918))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_BG\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector13\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1164:1164:1164) (1164:1164:1164))
        (PORT datac (1368:1368:1368) (1368:1368:1368))
        (PORT datad (1122:1122:1122) (1122:1122:1122))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_CURSOR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1074:1074:1074))
        (PORT datab (525:525:525) (525:525:525))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (350:350:350) (350:350:350))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_CURSOR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr13\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datab (433:433:433) (433:433:433))
        (PORT datad (986:986:986) (986:986:986))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr11\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (624:624:624))
        (PORT datac (1359:1359:1359) (1359:1359:1359))
        (PORT datad (1386:1386:1386) (1386:1386:1386))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1393:1393:1393) (1393:1393:1393))
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal5\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (462:462:462) (462:462:462))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal5\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datab (347:347:347) (347:347:347))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (436:436:436) (436:436:436))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector4\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1372:1372:1372) (1372:1372:1372))
        (PORT datad (1349:1349:1349) (1349:1349:1349))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.BLACK_CHAR_NEW\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (437:437:437) (437:437:437))
        (PORT datac (1371:1371:1371) (1371:1371:1371))
        (PORT datad (538:538:538) (538:538:538))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.BLACK_CHAR_NEW\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (493:493:493))
        (PORT datac (1400:1400:1400) (1400:1400:1400))
        (PORT datad (1454:1454:1454) (1454:1454:1454))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal4\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (494:494:494))
        (PORT datac (482:482:482) (482:482:482))
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (364:364:364))
        (PORT datab (1377:1377:1377) (1377:1377:1377))
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (1457:1457:1457) (1457:1457:1457))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal4\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (496:496:496))
        (PORT datab (457:457:457) (457:457:457))
        (PORT datac (456:456:456) (456:456:456))
        (PORT datad (460:460:460) (460:460:460))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_CURSOR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datac (1370:1370:1370) (1370:1370:1370))
        (PORT datad (434:434:434) (434:434:434))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_CURSOR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (619:619:619))
        (PORT datac (468:468:468) (468:468:468))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector10\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (599:599:599))
        (PORT datab (1360:1360:1360) (1360:1360:1360))
        (PORT datac (383:383:383) (383:383:383))
        (PORT datad (1351:1351:1351) (1351:1351:1351))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (599:599:599))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (1376:1376:1376) (1376:1376:1376))
        (PORT datad (344:344:344) (344:344:344))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr9\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (601:601:601))
        (PORT datac (482:482:482) (482:482:482))
        (PORT datad (1131:1131:1131) (1131:1131:1131))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (481:481:481))
        (PORT datab (446:446:446) (446:446:446))
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (471:471:471) (471:471:471))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (388:388:388))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HSYNC\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datac (456:456:456) (456:456:456))
        (PORT datad (1059:1059:1059) (1059:1059:1059))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HSYNC\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector12\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datad (1063:1063:1063) (1063:1063:1063))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector12\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (473:473:473) (473:473:473))
        (PORT datad (1089:1089:1089) (1089:1089:1089))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HBACK_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (385:385:385))
        (PORT datab (544:544:544) (544:544:544))
        (PORT datac (480:480:480) (480:480:480))
        (PORT datad (363:363:363) (363:363:363))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HBACK_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HBACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (478:478:478) (478:478:478))
        (PORT datad (1055:1055:1055) (1055:1055:1055))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HBACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector4\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1181:1181:1181) (1181:1181:1181))
        (PORT datad (1121:1121:1121) (1121:1121:1121))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector12\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (568:568:568))
        (PORT datab (1335:1335:1335) (1335:1335:1335))
        (PORT datac (1189:1189:1189) (1189:1189:1189))
        (PORT datad (1122:1122:1122) (1122:1122:1122))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector12\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1106:1106:1106))
        (PORT datab (543:543:543) (543:543:543))
        (PORT datac (1075:1075:1075) (1075:1075:1075))
        (PORT datad (365:365:365) (365:365:365))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT_LAST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (383:383:383))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (474:474:474) (474:474:474))
        (PORT datad (1090:1090:1090) (1090:1090:1090))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT_LAST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HSYNC_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (622:622:622) (622:622:622))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HSYNC_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3694:3694:3694) (3694:3694:3694))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hsync_n\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (477:477:477) (477:477:477))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[31\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1229:1229:1229) (1229:1229:1229))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[31\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2359:2359:2359) (2359:2359:2359))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT ena (6506:6506:6506) (6506:6506:6506))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[31\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1048:1048:1048))
        (PORT datab (1216:1216:1216) (1216:1216:1216))
        (PORT datac (1072:1072:1072) (1072:1072:1072))
        (PORT datad (704:704:704) (704:704:704))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[31\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1162:1162:1162) (1162:1162:1162))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2374:2374:2374) (2374:2374:2374))
        (PORT ena (2403:2403:2403) (2403:2403:2403))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (1848:1848:1848))
        (PORT clk (2075:2075:2075) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1829:1829:1829))
        (PORT d[1] (1909:1909:1909) (1909:1909:1909))
        (PORT d[2] (1965:1965:1965) (1965:1965:1965))
        (PORT d[3] (2374:2374:2374) (2374:2374:2374))
        (PORT d[4] (1870:1870:1870) (1870:1870:1870))
        (PORT d[5] (1989:1989:1989) (1989:1989:1989))
        (PORT d[6] (1875:1875:1875) (1875:1875:1875))
        (PORT d[7] (1385:1385:1385) (1385:1385:1385))
        (PORT d[8] (2553:2553:2553) (2553:2553:2553))
        (PORT d[9] (2844:2844:2844) (2844:2844:2844))
        (PORT d[10] (2667:2667:2667) (2667:2667:2667))
        (PORT d[11] (2058:2058:2058) (2058:2058:2058))
        (PORT clk (2075:2075:2075) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (1959:1959:1959))
        (PORT clk (2075:2075:2075) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2126:2126:2126))
        (PORT d[1] (2172:2172:2172) (2172:2172:2172))
        (PORT d[2] (2156:2156:2156) (2156:2156:2156))
        (PORT d[3] (2141:2141:2141) (2141:2141:2141))
        (PORT d[4] (2322:2322:2322) (2322:2322:2322))
        (PORT d[5] (2758:2758:2758) (2758:2758:2758))
        (PORT d[6] (2359:2359:2359) (2359:2359:2359))
        (PORT d[7] (2247:2247:2247) (2247:2247:2247))
        (PORT d[8] (3092:3092:3092) (3092:3092:3092))
        (PORT d[9] (1931:1931:1931) (1931:1931:1931))
        (PORT d[10] (3141:3141:3141) (3141:3141:3141))
        (PORT d[11] (2540:2540:2540) (2540:2540:2540))
        (PORT clk (2074:2074:2074) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|rgb\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1208:1208:1208) (1208:1208:1208))
        (PORT datad (634:634:634) (634:634:634))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|rgb\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (438:438:438) (438:438:438))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector39\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (362:362:362))
        (PORT datab (1172:1172:1172) (1172:1172:1172))
        (PORT datac (588:588:588) (588:588:588))
        (PORT datad (593:593:593) (593:593:593))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector39\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1217:1217:1217))
        (PORT datab (1172:1172:1172) (1172:1172:1172))
        (PORT datac (585:585:585) (585:585:585))
        (PORT datad (631:631:631) (631:631:631))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_COLOR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1001:1001:1001))
        (PORT datab (930:930:930) (930:930:930))
        (PORT datac (979:979:979) (979:979:979))
        (PORT datad (925:925:925) (925:925:925))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_COLOR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_color_int\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (420:420:420) (420:420:420))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_color_int\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (1875:1875:1875) (1875:1875:1875))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector39\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (605:605:605))
        (PORT datab (610:610:610) (610:610:610))
        (PORT datac (1211:1211:1211) (1211:1211:1211))
        (PORT datad (632:632:632) (632:632:632))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_BACKGROUND\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (999:999:999))
        (PORT datab (547:547:547) (547:547:547))
        (PORT datac (1158:1158:1158) (1158:1158:1158))
        (PORT datad (958:958:958) (958:958:958))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_BACKGROUND\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3739:3739:3739) (3739:3739:3739))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|background_color_int\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (373:373:373))
        (PORT datab (1110:1110:1110) (1110:1110:1110))
        (PORT datac (1132:1132:1132) (1132:1132:1132))
        (PORT datad (358:358:358) (358:358:358))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|background_color_int\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1222:1222:1222) (1222:1222:1222))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1207:1207:1207) (1207:1207:1207))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (1719:1719:1719) (1719:1719:1719))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector35\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1222:1222:1222))
        (PORT datab (1013:1013:1013) (1013:1013:1013))
        (PORT datac (1008:1008:1008) (1008:1008:1008))
        (PORT datad (426:426:426) (426:426:426))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1354:1354:1354))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1414:1414:1414))
        (PORT d[1] (1415:1415:1415) (1415:1415:1415))
        (PORT d[2] (1480:1480:1480) (1480:1480:1480))
        (PORT d[3] (1425:1425:1425) (1425:1425:1425))
        (PORT d[4] (1441:1441:1441) (1441:1441:1441))
        (PORT d[5] (1403:1403:1403) (1403:1403:1403))
        (PORT d[6] (1414:1414:1414) (1414:1414:1414))
        (PORT d[7] (2016:2016:2016) (2016:2016:2016))
        (PORT d[8] (2587:2587:2587) (2587:2587:2587))
        (PORT d[9] (2863:2863:2863) (2863:2863:2863))
        (PORT d[10] (2679:2679:2679) (2679:2679:2679))
        (PORT d[11] (2082:2082:2082) (2082:2082:2082))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1460:1460:1460))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2119:2119:2119))
        (PORT d[1] (2170:2170:2170) (2170:2170:2170))
        (PORT d[2] (2082:2082:2082) (2082:2082:2082))
        (PORT d[3] (2120:2120:2120) (2120:2120:2120))
        (PORT d[4] (2328:2328:2328) (2328:2328:2328))
        (PORT d[5] (1957:1957:1957) (1957:1957:1957))
        (PORT d[6] (2338:2338:2338) (2338:2338:2338))
        (PORT d[7] (1397:1397:1397) (1397:1397:1397))
        (PORT d[8] (3106:3106:3106) (3106:3106:3106))
        (PORT d[9] (1894:1894:1894) (1894:1894:1894))
        (PORT d[10] (3159:3159:3159) (3159:3159:3159))
        (PORT d[11] (2621:2621:2621) (2621:2621:2621))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1158:1158:1158) (1158:1158:1158))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (1719:1719:1719) (1719:1719:1719))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector34\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1171:1171:1171))
        (PORT datab (1012:1012:1012) (1012:1012:1012))
        (PORT datac (1008:1008:1008) (1008:1008:1008))
        (PORT datad (425:425:425) (425:425:425))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (1965:1965:1965))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2362:2362:2362))
        (PORT d[1] (2459:2459:2459) (2459:2459:2459))
        (PORT d[2] (2537:2537:2537) (2537:2537:2537))
        (PORT d[3] (2357:2357:2357) (2357:2357:2357))
        (PORT d[4] (2556:2556:2556) (2556:2556:2556))
        (PORT d[5] (2128:2128:2128) (2128:2128:2128))
        (PORT d[6] (2489:2489:2489) (2489:2489:2489))
        (PORT d[7] (1947:1947:1947) (1947:1947:1947))
        (PORT d[8] (1925:1925:1925) (1925:1925:1925))
        (PORT d[9] (2699:2699:2699) (2699:2699:2699))
        (PORT d[10] (2123:2123:2123) (2123:2123:2123))
        (PORT d[11] (2101:2101:2101) (2101:2101:2101))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2100:2100:2100))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2659:2659:2659))
        (PORT d[1] (3133:3133:3133) (3133:3133:3133))
        (PORT d[2] (2264:2264:2264) (2264:2264:2264))
        (PORT d[3] (2689:2689:2689) (2689:2689:2689))
        (PORT d[4] (2859:2859:2859) (2859:2859:2859))
        (PORT d[5] (2069:2069:2069) (2069:2069:2069))
        (PORT d[6] (3068:3068:3068) (3068:3068:3068))
        (PORT d[7] (3186:3186:3186) (3186:3186:3186))
        (PORT d[8] (2671:2671:2671) (2671:2671:2671))
        (PORT d[9] (2721:2721:2721) (2721:2721:2721))
        (PORT d[10] (2513:2513:2513) (2513:2513:2513))
        (PORT d[11] (2162:2162:2162) (2162:2162:2162))
        (PORT clk (2110:2110:2110) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2110:2110:2110))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1180:1180:1180) (1180:1180:1180))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1095:1095:1095) (1095:1095:1095))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[23\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (652:652:652))
        (PORT datac (667:667:667) (667:667:667))
        (PORT datad (679:679:679) (679:679:679))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[23\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1570:1570:1570) (1570:1570:1570))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (PORT ena (6352:6352:6352) (6352:6352:6352))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[23\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1047:1047:1047))
        (PORT datab (1217:1217:1217) (1217:1217:1217))
        (PORT datac (1474:1474:1474) (1474:1474:1474))
        (PORT datad (706:706:706) (706:706:706))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[23\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1564:1564:1564) (1564:1564:1564))
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2374:2374:2374) (2374:2374:2374))
        (PORT ena (2403:2403:2403) (2403:2403:2403))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_color_int\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1139:1139:1139) (1139:1139:1139))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_color_int\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (2128:2128:2128) (2128:2128:2128))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|background_color_int\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (373:373:373))
        (PORT datab (419:419:419) (419:419:419))
        (PORT datac (1140:1140:1140) (1140:1140:1140))
        (PORT datad (357:357:357) (357:357:357))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|background_color_int\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1230:1230:1230) (1230:1230:1230))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector33\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (560:560:560) (560:560:560))
        (PORT datac (1181:1181:1181) (1181:1181:1181))
        (PORT datad (904:904:904) (904:904:904))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (1981:1981:1981))
        (PORT clk (2116:2116:2116) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2402:2402:2402))
        (PORT d[1] (2530:2530:2530) (2530:2530:2530))
        (PORT d[2] (2565:2565:2565) (2565:2565:2565))
        (PORT d[3] (2372:2372:2372) (2372:2372:2372))
        (PORT d[4] (2429:2429:2429) (2429:2429:2429))
        (PORT d[5] (2116:2116:2116) (2116:2116:2116))
        (PORT d[6] (2870:2870:2870) (2870:2870:2870))
        (PORT d[7] (2792:2792:2792) (2792:2792:2792))
        (PORT d[8] (1915:1915:1915) (1915:1915:1915))
        (PORT d[9] (3676:3676:3676) (3676:3676:3676))
        (PORT d[10] (2100:2100:2100) (2100:2100:2100))
        (PORT d[11] (2709:2709:2709) (2709:2709:2709))
        (PORT clk (2116:2116:2116) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2096:2096:2096))
        (PORT clk (2116:2116:2116) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2116:2116:2116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3141:3141:3141) (3141:3141:3141))
        (PORT d[1] (2331:2331:2331) (2331:2331:2331))
        (PORT d[2] (2258:2258:2258) (2258:2258:2258))
        (PORT d[3] (2684:2684:2684) (2684:2684:2684))
        (PORT d[4] (2868:2868:2868) (2868:2868:2868))
        (PORT d[5] (2044:2044:2044) (2044:2044:2044))
        (PORT d[6] (2967:2967:2967) (2967:2967:2967))
        (PORT d[7] (2418:2418:2418) (2418:2418:2418))
        (PORT d[8] (2539:2539:2539) (2539:2539:2539))
        (PORT d[9] (2019:2019:2019) (2019:2019:2019))
        (PORT d[10] (2547:2547:2547) (2547:2547:2547))
        (PORT d[11] (2153:2153:2153) (2153:2153:2153))
        (PORT clk (2115:2115:2115) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2091:2091:2091) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1440:1440:1440) (1440:1440:1440))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (1719:1719:1719) (1719:1719:1719))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector38\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1455:1455:1455) (1455:1455:1455))
        (PORT datab (1012:1012:1012) (1012:1012:1012))
        (PORT datac (1007:1007:1007) (1007:1007:1007))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (1930:1930:1930))
        (PORT clk (2104:2104:2104) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (1888:1888:1888))
        (PORT d[1] (1960:1960:1960) (1960:1960:1960))
        (PORT d[2] (2037:2037:2037) (2037:2037:2037))
        (PORT d[3] (2331:2331:2331) (2331:2331:2331))
        (PORT d[4] (2527:2527:2527) (2527:2527:2527))
        (PORT d[5] (2107:2107:2107) (2107:2107:2107))
        (PORT d[6] (1891:1891:1891) (1891:1891:1891))
        (PORT d[7] (1953:1953:1953) (1953:1953:1953))
        (PORT d[8] (1879:1879:1879) (1879:1879:1879))
        (PORT d[9] (2741:2741:2741) (2741:2741:2741))
        (PORT d[10] (2107:2107:2107) (2107:2107:2107))
        (PORT d[11] (2123:2123:2123) (2123:2123:2123))
        (PORT clk (2104:2104:2104) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2061:2061:2061))
        (PORT clk (2104:2104:2104) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2104:2104:2104))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2645:2645:2645))
        (PORT d[1] (2318:2318:2318) (2318:2318:2318))
        (PORT d[2] (2255:2255:2255) (2255:2255:2255))
        (PORT d[3] (2674:2674:2674) (2674:2674:2674))
        (PORT d[4] (2843:2843:2843) (2843:2843:2843))
        (PORT d[5] (2664:2664:2664) (2664:2664:2664))
        (PORT d[6] (3058:3058:3058) (3058:3058:3058))
        (PORT d[7] (2343:2343:2343) (2343:2343:2343))
        (PORT d[8] (2599:2599:2599) (2599:2599:2599))
        (PORT d[9] (2284:2284:2284) (2284:2284:2284))
        (PORT d[10] (2506:2506:2506) (2506:2506:2506))
        (PORT d[11] (3226:3226:3226) (3226:3226:3226))
        (PORT clk (2103:2103:2103) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2079:2079:2079) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1417:1417:1417) (1417:1417:1417))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (1719:1719:1719) (1719:1719:1719))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector37\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1421:1421:1421) (1421:1421:1421))
        (PORT datab (1012:1012:1012) (1012:1012:1012))
        (PORT datac (1006:1006:1006) (1006:1006:1006))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1727:1727:1727) (1727:1727:1727))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2333:2333:2333))
        (PORT d[1] (1907:1907:1907) (1907:1907:1907))
        (PORT d[2] (1989:1989:1989) (1989:1989:1989))
        (PORT d[3] (1908:1908:1908) (1908:1908:1908))
        (PORT d[4] (1913:1913:1913) (1913:1913:1913))
        (PORT d[5] (1887:1887:1887) (1887:1887:1887))
        (PORT d[6] (2473:2473:2473) (2473:2473:2473))
        (PORT d[7] (2791:2791:2791) (2791:2791:2791))
        (PORT d[8] (2639:2639:2639) (2639:2639:2639))
        (PORT d[9] (2867:2867:2867) (2867:2867:2867))
        (PORT d[10] (3382:3382:3382) (3382:3382:3382))
        (PORT d[11] (2542:2542:2542) (2542:2542:2542))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (1958:1958:1958))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2614:2614:2614))
        (PORT d[1] (2807:2807:2807) (2807:2807:2807))
        (PORT d[2] (1460:1460:1460) (1460:1460:1460))
        (PORT d[3] (1366:1366:1366) (1366:1366:1366))
        (PORT d[4] (1670:1670:1670) (1670:1670:1670))
        (PORT d[5] (2814:2814:2814) (2814:2814:2814))
        (PORT d[6] (1713:1713:1713) (1713:1713:1713))
        (PORT d[7] (3245:3245:3245) (3245:3245:3245))
        (PORT d[8] (2518:2518:2518) (2518:2518:2518))
        (PORT d[9] (2017:2017:2017) (2017:2017:2017))
        (PORT d[10] (3268:3268:3268) (3268:3268:3268))
        (PORT d[11] (2049:2049:2049) (2049:2049:2049))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2009:2009:2009) (2009:2009:2009))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1067:1067:1067) (1067:1067:1067))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1095:1095:1095) (1095:1095:1095))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector36\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1084:1084:1084))
        (PORT datab (561:561:561) (561:561:561))
        (PORT datac (900:900:900) (900:900:900))
        (PORT datad (419:419:419) (419:419:419))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_color_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1142:1142:1142) (1142:1142:1142))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_color_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (2128:2128:2128) (2128:2128:2128))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|background_color_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (419:419:419) (419:419:419))
        (PORT datac (1143:1143:1143) (1143:1143:1143))
        (PORT datad (253:253:253) (253:253:253))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|background_color_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1233:1233:1233) (1233:1233:1233))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (1885:1885:1885))
        (PORT clk (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (1860:1860:1860))
        (PORT d[1] (1940:1940:1940) (1940:1940:1940))
        (PORT d[2] (2013:2013:2013) (2013:2013:2013))
        (PORT d[3] (2363:2363:2363) (2363:2363:2363))
        (PORT d[4] (1938:1938:1938) (1938:1938:1938))
        (PORT d[5] (2048:2048:2048) (2048:2048:2048))
        (PORT d[6] (1904:1904:1904) (1904:1904:1904))
        (PORT d[7] (1912:1912:1912) (1912:1912:1912))
        (PORT d[8] (1293:1293:1293) (1293:1293:1293))
        (PORT d[9] (1383:1383:1383) (1383:1383:1383))
        (PORT d[10] (1587:1587:1587) (1587:1587:1587))
        (PORT d[11] (1589:1589:1589) (1589:1589:1589))
        (PORT clk (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2021:2021:2021))
        (PORT clk (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2589:2589:2589))
        (PORT d[1] (2289:2289:2289) (2289:2289:2289))
        (PORT d[2] (2201:2201:2201) (2201:2201:2201))
        (PORT d[3] (2172:2172:2172) (2172:2172:2172))
        (PORT d[4] (2306:2306:2306) (2306:2306:2306))
        (PORT d[5] (2735:2735:2735) (2735:2735:2735))
        (PORT d[6] (3013:3013:3013) (3013:3013:3013))
        (PORT d[7] (2282:2282:2282) (2282:2282:2282))
        (PORT d[8] (3063:3063:3063) (3063:3063:3063))
        (PORT d[9] (2480:2480:2480) (2480:2480:2480))
        (PORT d[10] (2021:2021:2021) (2021:2021:2021))
        (PORT d[11] (2550:2550:2550) (2550:2550:2550))
        (PORT clk (2085:2085:2085) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2061:2061:2061) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1349:1349:1349) (1349:1349:1349))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3744:3744:3744) (3744:3744:3744))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (1719:1719:1719) (1719:1719:1719))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector40\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (950:950:950))
        (PORT datab (1341:1341:1341) (1341:1341:1341))
        (PORT datac (1030:1030:1030) (1030:1030:1030))
        (PORT datad (428:428:428) (428:428:428))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1708:1708:1708))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2305:2305:2305))
        (PORT d[1] (1873:1873:1873) (1873:1873:1873))
        (PORT d[2] (1955:1955:1955) (1955:1955:1955))
        (PORT d[3] (1880:1880:1880) (1880:1880:1880))
        (PORT d[4] (1895:1895:1895) (1895:1895:1895))
        (PORT d[5] (1840:1840:1840) (1840:1840:1840))
        (PORT d[6] (2456:2456:2456) (2456:2456:2456))
        (PORT d[7] (2091:2091:2091) (2091:2091:2091))
        (PORT d[8] (2616:2616:2616) (2616:2616:2616))
        (PORT d[9] (2864:2864:2864) (2864:2864:2864))
        (PORT d[10] (3395:3395:3395) (3395:3395:3395))
        (PORT d[11] (2092:2092:2092) (2092:2092:2092))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1918:1918:1918))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2601:2601:2601))
        (PORT d[1] (2769:2769:2769) (2769:2769:2769))
        (PORT d[2] (2089:2089:2089) (2089:2089:2089))
        (PORT d[3] (2814:2814:2814) (2814:2814:2814))
        (PORT d[4] (2238:2238:2238) (2238:2238:2238))
        (PORT d[5] (2807:2807:2807) (2807:2807:2807))
        (PORT d[6] (2286:2286:2286) (2286:2286:2286))
        (PORT d[7] (3239:3239:3239) (3239:3239:3239))
        (PORT d[8] (3132:3132:3132) (3132:3132:3132))
        (PORT d[9] (1317:1317:1317) (1317:1317:1317))
        (PORT d[10] (1600:1600:1600) (1600:1600:1600))
        (PORT d[11] (2601:2601:2601) (2601:2601:2601))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (574:574:574) (574:574:574))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1095:1095:1095) (1095:1095:1095))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_color_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (1875:1875:1875) (1875:1875:1875))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector39\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1121:1121:1121))
        (PORT datab (1174:1174:1174) (1174:1174:1174))
        (PORT datac (586:586:586) (586:586:586))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector39\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (893:893:893) (893:893:893))
        (PORT datac (549:549:549) (549:549:549))
        (PORT datad (572:572:572) (572:572:572))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|ringbuffer_fsm_state\.WRITE_CHAR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (389:389:389) (389:389:389))
        (PORT datad (484:484:484) (484:484:484))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ringbuffer_inst\|ringbuffer_fsm_state\.WRITE_CHAR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5464:5464:5464) (5464:5464:5464))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ringbuffer_inst\|ringbuffer_fsm_state\.INIT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5464:5464:5464) (5464:5464:5464))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|input_fsm_state\.HISTORY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (365:365:365) (365:365:365))
        (PORT datac (418:418:418) (418:418:418))
        (PORT datad (1290:1290:1290) (1290:1290:1290))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|input_fsm_state\.HISTORY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5453:5453:5453) (5453:5453:5453))
        (PORT clk (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Serial_Handler_fsm_state\.SEND_HISTORY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1195:1195:1195))
        (PORT datab (447:447:447) (447:447:447))
        (PORT datac (474:474:474) (474:474:474))
        (PORT datad (1394:1394:1394) (1394:1394:1394))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\serialhandler_inst\|Serial_Handler_fsm_state\.SEND_HISTORY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5474:5474:5474) (5474:5474:5474))
        (PORT clk (2443:2443:2443) (2443:2443:2443))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|WideOr7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (603:603:603))
        (PORT datab (612:612:612) (612:612:612))
        (PORT datac (473:473:473) (473:473:473))
        (PORT datad (972:972:972) (972:972:972))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|ringbuffer_fsm_state\.LINE_REQ\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (378:378:378))
        (PORT datab (460:460:460) (460:460:460))
        (PORT datac (1090:1090:1090) (1090:1090:1090))
        (PORT datad (485:485:485) (485:485:485))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ringbuffer_inst\|ringbuffer_fsm_state\.LINE_REQ\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5464:5464:5464) (5464:5464:5464))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|ringbuffer_fsm_state\.LINE_RDY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1088:1088:1088) (1088:1088:1088))
        (PORT datad (471:471:471) (471:471:471))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ringbuffer_inst\|ringbuffer_fsm_state\.LINE_RDY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5464:5464:5464) (5464:5464:5464))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|charPointer\[6\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5341:5341:5341) (5341:5341:5341))
        (PORT datab (460:460:460) (460:460:460))
        (PORT datac (444:444:444) (444:444:444))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|charPointer\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (600:600:600))
        (PORT datab (671:671:671) (671:671:671))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ringbuffer_inst\|charPointer\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1408:1408:1408) (1408:1408:1408))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (PORT ena (1253:1253:1253) (1253:1253:1253))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|charPointer\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (977:977:977))
        (PORT datab (439:439:439) (439:439:439))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ringbuffer_inst\|charPointer\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1408:1408:1408) (1408:1408:1408))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (PORT ena (1253:1253:1253) (1253:1253:1253))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|Add0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (454:454:454) (454:454:454))
        (PORT datad (445:445:445) (445:445:445))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|Add0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (623:623:623))
        (PORT datad (420:420:420) (420:420:420))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|charPointer\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (372:372:372))
        (PORT datab (530:530:530) (530:530:530))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ringbuffer_inst\|charPointer\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1408:1408:1408) (1408:1408:1408))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (PORT ena (1253:1253:1253) (1253:1253:1253))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|Add0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (351:351:351) (351:351:351))
        (PORT datac (691:691:691) (691:691:691))
        (PORT datad (610:610:610) (610:610:610))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|charPointer\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (679:679:679) (679:679:679))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ringbuffer_inst\|charPointer\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1408:1408:1408) (1408:1408:1408))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (PORT ena (1253:1253:1253) (1253:1253:1253))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|charPointer\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (679:679:679) (679:679:679))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ringbuffer_inst\|charPointer\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1408:1408:1408) (1408:1408:1408))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (PORT ena (1253:1253:1253) (1253:1253:1253))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|charPointer\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (449:449:449))
        (PORT datab (678:678:678) (678:678:678))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH datab cout (460:460:460) (460:460:460))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ringbuffer_inst\|charPointer\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1408:1408:1408) (1408:1408:1408))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (PORT ena (1253:1253:1253) (1253:1253:1253))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|charPointer\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (PORT datab (673:673:673) (673:673:673))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ringbuffer_inst\|charPointer\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1408:1408:1408) (1408:1408:1408))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (PORT ena (1253:1253:1253) (1253:1253:1253))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|next_state\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datab (445:445:445) (445:445:445))
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|next_state\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (643:643:643))
        (PORT datab (572:572:572) (572:572:572))
        (PORT datac (1450:1450:1450) (1450:1450:1450))
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|Selector1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1089:1089:1089) (1089:1089:1089))
        (PORT datad (1355:1355:1355) (1355:1355:1355))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ringbuffer_inst\|ringbuffer_fsm_state\.READY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (380:380:380))
        (PORT datab (463:463:463) (463:463:463))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (480:480:480) (480:480:480))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ringbuffer_inst\|ringbuffer_fsm_state\.READY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5464:5464:5464) (5464:5464:5464))
        (PORT clk (2433:2433:2433) (2433:2433:2433))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Selector8\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1197:1197:1197))
        (PORT datac (474:474:474) (474:474:474))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|tx_go\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1146:1146:1146) (1146:1146:1146))
        (PORT datac (1446:1446:1446) (1446:1446:1446))
        (PORT datad (673:673:673) (673:673:673))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\uart_rx\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1141:1141:1141) (1141:1141:1141))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|RS232_fsm_state\.TEST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (386:386:386))
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (1006:1006:1006) (1006:1006:1006))
        (PORT datad (5691:5691:5691) (5691:5691:5691))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|RS232_fsm_state\.TEST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5474:5474:5474) (5474:5474:5474))
        (PORT clk (2443:2443:2443) (2443:2443:2443))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|countBaud\[0\]\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (940:940:940) (940:940:940))
        (PORT datad (438:438:438) (438:438:438))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|countBaud\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|countBaud\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1840:1840:1840) (1840:1840:1840))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (5919:5919:5919) (5919:5919:5919))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|countBaud\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (419:419:419))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|countBaud\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1840:1840:1840) (1840:1840:1840))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (5919:5919:5919) (5919:5919:5919))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|countBaud\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|countBaud\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1840:1840:1840) (1840:1840:1840))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (5919:5919:5919) (5919:5919:5919))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|countBaud\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (437:437:437))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|countBaud\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1840:1840:1840) (1840:1840:1840))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (5919:5919:5919) (5919:5919:5919))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|countBaud\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|countBaud\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1840:1840:1840) (1840:1840:1840))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (5919:5919:5919) (5919:5919:5919))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|countBaud\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (420:420:420))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|countBaud\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1840:1840:1840) (1840:1840:1840))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (5919:5919:5919) (5919:5919:5919))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|countBaud\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (422:422:422) (422:422:422))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|countBaud\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1840:1840:1840) (1840:1840:1840))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (5919:5919:5919) (5919:5919:5919))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|countBaud\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (436:436:436))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|countBaud\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1840:1840:1840) (1840:1840:1840))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (5919:5919:5919) (5919:5919:5919))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|LessThan0\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (630:630:630))
        (PORT datab (591:591:591) (591:591:591))
        (PORT datac (605:605:605) (605:605:605))
        (PORT datad (619:619:619) (619:619:619))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|LessThan0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (613:613:613))
        (PORT datab (341:341:341) (341:341:341))
        (PORT datac (612:612:612) (612:612:612))
        (PORT datad (600:600:600) (600:600:600))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|countBaud\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|countBaud\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1840:1840:1840) (1840:1840:1840))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (5919:5919:5919) (5919:5919:5919))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|countBaud\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|countBaud\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1840:1840:1840) (1840:1840:1840))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (5919:5919:5919) (5919:5919:5919))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|LessThan0\~22\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (352:352:352))
        (PORT datab (600:600:600) (600:600:600))
        (PORT datac (631:631:631) (631:631:631))
        (PORT datad (603:603:603) (603:603:603))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1077:1077:1077) (1077:1077:1077))
        (PORT datac (675:675:675) (675:675:675))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector4\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (666:666:666) (666:666:666))
        (PORT datad (5691:5691:5691) (5691:5691:5691))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector4\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (541:541:541) (541:541:541))
        (PORT datac (1003:1003:1003) (1003:1003:1003))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector4\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1451:1451:1451) (1451:1451:1451))
        (PORT datab (1146:1146:1146) (1146:1146:1146))
        (PORT datac (1002:1002:1002) (1002:1002:1002))
        (PORT datad (5693:5693:5693) (5693:5693:5693))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|RS232_fsm_state\.RECV_BIT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (1139:1139:1139) (1139:1139:1139))
        (PORT datac (1336:1336:1336) (1336:1336:1336))
        (PORT datad (642:642:642) (642:642:642))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|RS232_fsm_state\.RECV_BIT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5474:5474:5474) (5474:5474:5474))
        (PORT clk (2443:2443:2443) (2443:2443:2443))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector2\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1080:1080:1080) (1080:1080:1080))
        (PORT datac (684:684:684) (684:684:684))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector2\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1385:1385:1385) (1385:1385:1385))
        (PORT datad (621:621:621) (621:621:621))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|RS232_fsm_state\.SEND_DONE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (377:377:377))
        (PORT datab (436:436:436) (436:436:436))
        (PORT datac (372:372:372) (372:372:372))
        (PORT datad (1144:1144:1144) (1144:1144:1144))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|RS232_fsm_state\.SEND_DONE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5474:5474:5474) (5474:5474:5474))
        (PORT clk (2443:2443:2443) (2443:2443:2443))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector2\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datab (1141:1141:1141) (1141:1141:1141))
        (PORT datac (909:909:909) (909:909:909))
        (PORT datad (447:447:447) (447:447:447))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector2\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (369:369:369))
        (PORT datab (1135:1135:1135) (1135:1135:1135))
        (PORT datac (567:567:567) (567:567:567))
        (PORT datad (353:353:353) (353:353:353))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|RS232_fsm_state\.SEND_BIT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (PORT datab (349:349:349) (349:349:349))
        (PORT datac (561:561:561) (561:561:561))
        (PORT datad (588:588:588) (588:588:588))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|RS232_fsm_state\.SEND_BIT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5474:5474:5474) (5474:5474:5474))
        (PORT clk (2443:2443:2443) (2443:2443:2443))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|WideOr3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (634:634:634) (634:634:634))
        (PORT datac (682:682:682) (682:682:682))
        (PORT datad (662:662:662) (662:662:662))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|countBit\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (889:889:889))
        (PORT datab (451:451:451) (451:451:451))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|countBit\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (5483:5483:5483) (5483:5483:5483))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (1789:1789:1789) (1789:1789:1789))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|countBit\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (448:448:448))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|countBit\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (5483:5483:5483) (5483:5483:5483))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (1789:1789:1789) (1789:1789:1789))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|countBit\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|countBit\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (5483:5483:5483) (5483:5483:5483))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (1789:1789:1789) (1789:1789:1789))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector32\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1138:1138:1138) (1138:1138:1138))
        (PORT datad (662:662:662) (662:662:662))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector2\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (457:457:457))
        (PORT datab (464:464:464) (464:464:464))
        (PORT datac (484:484:484) (484:484:484))
        (PORT datad (1048:1048:1048) (1048:1048:1048))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector4\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datac (1005:1005:1005) (1005:1005:1005))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector4\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (1139:1139:1139) (1139:1139:1139))
        (PORT datac (1337:1337:1337) (1337:1337:1337))
        (PORT datad (665:665:665) (665:665:665))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector4\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1110:1110:1110))
        (PORT datab (425:425:425) (425:425:425))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (534:534:534) (534:534:534))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|RS232_fsm_state\.RECV_INIT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (377:377:377))
        (PORT datab (343:343:343) (343:343:343))
        (PORT datac (371:371:371) (371:371:371))
        (PORT datad (437:437:437) (437:437:437))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|RS232_fsm_state\.RECV_INIT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5474:5474:5474) (5474:5474:5474))
        (PORT clk (2443:2443:2443) (2443:2443:2443))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|countBit_next\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (685:685:685) (685:685:685))
        (PORT datad (646:646:646) (646:646:646))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|countBit\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (438:438:438))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|countBit\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (5483:5483:5483) (5483:5483:5483))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (1789:1789:1789) (1789:1789:1789))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|RS232_fsm_state\.RECV_DONE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1363:1363:1363))
        (PORT datab (618:618:618) (618:618:618))
        (PORT datac (473:473:473) (473:473:473))
        (PORT datad (1150:1150:1150) (1150:1150:1150))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|RS232_fsm_state\.RECV_DONE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5474:5474:5474) (5474:5474:5474))
        (PORT clk (2443:2443:2443) (2443:2443:2443))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datab (1139:1139:1139) (1139:1139:1139))
        (PORT datac (941:941:941) (941:941:941))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|RS232_fsm_state\.SEND_INIT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (384:384:384))
        (PORT datab (988:988:988) (988:988:988))
        (PORT datac (556:556:556) (556:556:556))
        (PORT datad (832:832:832) (832:832:832))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|RS232_fsm_state\.SEND_INIT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5474:5474:5474) (5474:5474:5474))
        (PORT clk (2443:2443:2443) (2443:2443:2443))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector32\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (683:683:683) (683:683:683))
        (PORT datad (661:661:661) (661:661:661))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|countBaud\[0\]\~21\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (370:370:370))
        (PORT datab (580:580:580) (580:580:580))
        (PORT datac (1084:1084:1084) (1084:1084:1084))
        (PORT datad (626:626:626) (626:626:626))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|LessThan2\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (632:632:632))
        (PORT datab (593:593:593) (593:593:593))
        (PORT datac (607:607:607) (607:607:607))
        (PORT datad (621:621:621) (621:621:621))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|LessThan2\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (616:616:616))
        (PORT datab (343:343:343) (343:343:343))
        (PORT datac (633:633:633) (633:633:633))
        (PORT datad (600:600:600) (600:600:600))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|LessThan2\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (353:353:353))
        (PORT datab (603:603:603) (603:603:603))
        (PORT datac (610:610:610) (610:610:610))
        (PORT datad (607:607:607) (607:607:607))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|RS232_fsm_state\.READY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1137:1137:1137) (1137:1137:1137))
        (PORT datad (450:450:450) (450:450:450))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|RS232_fsm_state\.READY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5474:5474:5474) (5474:5474:5474))
        (PORT clk (2443:2443:2443) (2443:2443:2443))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Serial_Handler_fsm_state\.READ_LINE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (579:579:579) (579:579:579))
        (PORT datac (376:376:376) (376:376:376))
        (PORT datad (539:539:539) (539:539:539))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\serialhandler_inst\|Serial_Handler_fsm_state\.READ_LINE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5474:5474:5474) (5474:5474:5474))
        (PORT clk (2443:2443:2443) (2443:2443:2443))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Selector7\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (451:451:451) (451:451:451))
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Serial_Handler_fsm_state\.WAIT_CHAR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (471:471:471))
        (PORT datab (1072:1072:1072) (1072:1072:1072))
        (PORT datac (980:980:980) (980:980:980))
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\serialhandler_inst\|Serial_Handler_fsm_state\.WAIT_CHAR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5474:5474:5474) (5474:5474:5474))
        (PORT clk (2443:2443:2443) (2443:2443:2443))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Selector8\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datab (964:964:964) (964:964:964))
        (PORT datac (1098:1098:1098) (1098:1098:1098))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Serial_Handler_fsm_state\.REQ_LINE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (372:372:372))
        (PORT datab (446:446:446) (446:446:446))
        (PORT datac (396:396:396) (396:396:396))
        (PORT datad (567:567:567) (567:567:567))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\serialhandler_inst\|Serial_Handler_fsm_state\.REQ_LINE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5474:5474:5474) (5474:5474:5474))
        (PORT clk (2443:2443:2443) (2443:2443:2443))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Serial_Handler_fsm_state\.WAIT_LINE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (447:447:447))
        (PORT datac (478:478:478) (478:478:478))
        (PORT datad (1144:1144:1144) (1144:1144:1144))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\serialhandler_inst\|Serial_Handler_fsm_state\.WAIT_LINE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5474:5474:5474) (5474:5474:5474))
        (PORT clk (2443:2443:2443) (2443:2443:2443))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Selector8\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (480:480:480) (480:480:480))
        (PORT datad (1144:1144:1144) (1144:1144:1144))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Selector8\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (362:362:362))
        (PORT datab (446:446:446) (446:446:446))
        (PORT datac (394:394:394) (394:394:394))
        (PORT datad (1396:1396:1396) (1396:1396:1396))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Selector8\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (361:361:361))
        (PORT datab (454:454:454) (454:454:454))
        (PORT datac (477:477:477) (477:477:477))
        (PORT datad (586:586:586) (586:586:586))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Serial_Handler_fsm_state\.WRITE_CHAR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (859:859:859))
        (PORT datab (1072:1072:1072) (1072:1072:1072))
        (PORT datac (373:373:373) (373:373:373))
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\serialhandler_inst\|Serial_Handler_fsm_state\.WRITE_CHAR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5474:5474:5474) (5474:5474:5474))
        (PORT clk (2443:2443:2443) (2443:2443:2443))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Selector15\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (420:420:420))
        (PORT datad (1152:1152:1152) (1152:1152:1152))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Add0\~30\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1202:1202:1202))
        (PORT datab (1146:1146:1146) (1146:1146:1146))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|charPointer\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1506:1506:1506) (1506:1506:1506))
        (PORT datab (341:341:341) (341:341:341))
        (PORT datac (1129:1129:1129) (1129:1129:1129))
        (PORT datad (1252:1252:1252) (1252:1252:1252))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\serialhandler_inst\|charPointer\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (5843:5843:5843) (5843:5843:5843))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Add0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1163:1163:1163) (1163:1163:1163))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Selector14\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (432:432:432))
        (PORT datad (1154:1154:1154) (1154:1154:1154))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|charPointer\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1505:1505:1505) (1505:1505:1505))
        (PORT datab (1110:1110:1110) (1110:1110:1110))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (1251:1251:1251) (1251:1251:1251))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\serialhandler_inst\|charPointer\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (5843:5843:5843) (5843:5843:5843))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Add0\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1201:1201:1201))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Selector13\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (680:680:680) (680:680:680))
        (PORT datad (1157:1157:1157) (1157:1157:1157))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|charPointer\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1497:1497:1497))
        (PORT datab (1072:1072:1072) (1072:1072:1072))
        (PORT datac (372:372:372) (372:372:372))
        (PORT datad (1243:1243:1243) (1243:1243:1243))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\serialhandler_inst\|charPointer\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (5843:5843:5843) (5843:5843:5843))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Equal1\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1264:1264:1264) (1264:1264:1264))
        (PORT datac (1243:1243:1243) (1243:1243:1243))
        (PORT datad (675:675:675) (675:675:675))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Add0\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1121:1121:1121) (1121:1121:1121))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout (460:460:460) (460:460:460))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Selector12\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (648:648:648) (648:648:648))
        (PORT datad (1149:1149:1149) (1149:1149:1149))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|charPointer\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1502:1502:1502) (1502:1502:1502))
        (PORT datab (1107:1107:1107) (1107:1107:1107))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (1248:1248:1248) (1248:1248:1248))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\serialhandler_inst\|charPointer\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (5843:5843:5843) (5843:5843:5843))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Add0\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Add0\~25\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (641:641:641))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Add0\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1404:1404:1404) (1404:1404:1404))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Selector9\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (447:447:447) (447:447:447))
        (PORT datad (1151:1151:1151) (1151:1151:1151))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|charPointer\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1092:1092:1092))
        (PORT datab (1231:1231:1231) (1231:1231:1231))
        (PORT datac (1490:1490:1490) (1490:1490:1490))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\serialhandler_inst\|charPointer\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (5843:5843:5843) (5843:5843:5843))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Equal1\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (353:353:353))
        (PORT datab (1201:1201:1201) (1201:1201:1201))
        (PORT datac (1188:1188:1188) (1188:1188:1188))
        (PORT datad (662:662:662) (662:662:662))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|sendBuffer\[7\]\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (656:656:656))
        (PORT datad (1402:1402:1402) (1402:1402:1402))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|charPointer\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datab (351:351:351) (351:351:351))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (1071:1071:1071) (1071:1071:1071))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\serialhandler_inst\|charPointer\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (6014:6014:6014) (6014:6014:6014))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1184:1184:1184))
        (PORT datab (1265:1265:1265) (1265:1265:1265))
        (PORT datac (1244:1244:1244) (1244:1244:1244))
        (PORT datad (1220:1220:1220) (1220:1220:1220))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|LessThan0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (682:682:682))
        (PORT datab (654:654:654) (654:654:654))
        (PORT datac (1189:1189:1189) (1189:1189:1189))
        (PORT datad (342:342:342) (342:342:342))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Serial_Handler_fsm_state\.DONE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (1073:1073:1073) (1073:1073:1073))
        (PORT datac (591:591:591) (591:591:591))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\serialhandler_inst\|Serial_Handler_fsm_state\.DONE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5474:5474:5474) (5474:5474:5474))
        (PORT clk (2443:2443:2443) (2443:2443:2443))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Serial_Handler_fsm_state\.READY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (604:604:604) (604:604:604))
        (PORT datac (604:604:604) (604:604:604))
        (PORT datad (1401:1401:1401) (1401:1401:1401))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\serialhandler_inst\|Serial_Handler_fsm_state\.READY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5474:5474:5474) (5474:5474:5474))
        (PORT clk (2443:2443:2443) (2443:2443:2443))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|WideOr7\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (611:611:611))
        (PORT datad (460:460:460) (460:460:460))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|WideOr6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (600:600:600))
        (PORT datab (446:446:446) (446:446:446))
        (PORT datac (483:483:483) (483:483:483))
        (PORT datad (618:618:618) (618:618:618))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|charPointer\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1084:1084:1084))
        (PORT datab (349:349:349) (349:349:349))
        (PORT datac (629:629:629) (629:629:629))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\serialhandler_inst\|charPointer\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (6014:6014:6014) (6014:6014:6014))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector12\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1247:1247:1247))
        (PORT datab (1260:1260:1260) (1260:1260:1260))
        (PORT datac (1161:1161:1161) (1161:1161:1161))
        (PORT datad (1214:1214:1214) (1214:1214:1214))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector12\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (683:683:683))
        (PORT datab (655:655:655) (655:655:655))
        (PORT datac (1190:1190:1190) (1190:1190:1190))
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|sendBuffer\[7\]\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1360:1360:1360))
        (PORT datac (583:583:583) (583:583:583))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|WideOr1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1159:1159:1159) (1159:1159:1159))
        (PORT datad (1604:1604:1604) (1604:1604:1604))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|sendBuffer\[7\]\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (PORT datab (1048:1048:1048) (1048:1048:1048))
        (PORT datac (411:411:411) (411:411:411))
        (PORT datad (1376:1376:1376) (1376:1376:1376))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|sendBuffer\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (1148:1148:1148) (1148:1148:1148))
        (PORT datac (1186:1186:1186) (1186:1186:1186))
        (PORT datad (1601:1601:1601) (1601:1601:1601))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|sendBuffer\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5483:5483:5483) (5483:5483:5483))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (1102:1102:1102) (1102:1102:1102))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Mux4\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (683:683:683))
        (PORT datac (1191:1191:1191) (1191:1191:1191))
        (PORT datad (664:664:664) (664:664:664))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Mux3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (993:993:993))
        (PORT datab (693:693:693) (693:693:693))
        (PORT datac (1013:1013:1013) (1013:1013:1013))
        (PORT datad (678:678:678) (678:678:678))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|sendBuffer\[7\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (407:407:407))
        (PORT datab (921:921:921) (921:921:921))
        (PORT datac (1191:1191:1191) (1191:1191:1191))
        (PORT datad (1442:1442:1442) (1442:1442:1442))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|sendBuffer\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (602:602:602))
        (PORT datab (1042:1042:1042) (1042:1042:1042))
        (PORT datac (413:413:413) (413:413:413))
        (PORT datad (401:401:401) (401:401:401))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|sendBuffer\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5483:5483:5483) (5483:5483:5483))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (1102:1102:1102) (1102:1102:1102))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector32\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (611:611:611))
        (PORT datac (601:601:601) (601:601:601))
        (PORT datad (471:471:471) (471:471:471))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Mux4\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (613:613:613))
        (PORT datab (1266:1266:1266) (1266:1266:1266))
        (PORT datac (1245:1245:1245) (1245:1245:1245))
        (PORT datad (1221:1221:1221) (1221:1221:1221))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector12\~22\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1175:1175:1175) (1175:1175:1175))
        (PORT datac (938:938:938) (938:938:938))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|sendBuffer\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (553:553:553))
        (PORT datab (359:359:359) (359:359:359))
        (PORT datac (413:413:413) (413:413:413))
        (PORT datad (403:403:403) (403:403:403))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|sendBuffer\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5483:5483:5483) (5483:5483:5483))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (1102:1102:1102) (1102:1102:1102))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|sendBuffer\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1617:1617:1617))
        (PORT datab (358:358:358) (358:358:358))
        (PORT datac (1162:1162:1162) (1162:1162:1162))
        (PORT datad (402:402:402) (402:402:402))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|sendBuffer\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5483:5483:5483) (5483:5483:5483))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (1102:1102:1102) (1102:1102:1102))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Mux6\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (995:995:995))
        (PORT datab (693:693:693) (693:693:693))
        (PORT datac (1015:1015:1015) (1015:1015:1015))
        (PORT datad (676:676:676) (676:676:676))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|sendBuffer\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (606:606:606))
        (PORT datab (1057:1057:1057) (1057:1057:1057))
        (PORT datac (406:406:406) (406:406:406))
        (PORT datad (398:398:398) (398:398:398))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|sendBuffer\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5483:5483:5483) (5483:5483:5483))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (1102:1102:1102) (1102:1102:1102))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Mux7\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1185:1185:1185))
        (PORT datab (1263:1263:1263) (1263:1263:1263))
        (PORT datac (1241:1241:1241) (1241:1241:1241))
        (PORT datad (1218:1218:1218) (1218:1218:1218))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\serialhandler_inst\|Mux7\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (686:686:686))
        (PORT datab (649:649:649) (649:649:649))
        (PORT datac (1190:1190:1190) (1190:1190:1190))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|sendBuffer\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (408:408:408))
        (PORT datab (355:355:355) (355:355:355))
        (PORT datac (564:564:564) (564:564:564))
        (PORT datad (398:398:398) (398:398:398))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\rs232_inst\|sendBuffer\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5483:5483:5483) (5483:5483:5483))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (PORT ena (1102:1102:1102) (1102:1102:1102))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Mux0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (605:605:605))
        (PORT datab (590:590:590) (590:590:590))
        (PORT datac (483:483:483) (483:483:483))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector32\~11\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (621:621:621))
        (PORT datab (582:582:582) (582:582:582))
        (PORT datac (485:485:485) (485:485:485))
        (PORT datad (367:367:367) (367:367:367))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector32\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (359:359:359))
        (PORT datab (361:361:361) (361:361:361))
        (PORT datac (481:481:481) (481:481:481))
        (PORT datad (443:443:443) (443:443:443))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\rs232_inst\|Selector32\~13\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1053:1053:1053))
        (PORT datab (1141:1141:1141) (1141:1141:1141))
        (PORT datac (678:678:678) (678:678:678))
        (PORT datad (664:664:664) (664:664:664))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\led_a\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2088:2088:2088) (2088:2088:2088))
        (IOPATH datain padio (2504:2504:2504) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\hsync_n\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2623:2623:2623) (2623:2623:2623))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\vsync_n\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2624:2624:2624) (2624:2624:2624))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\r\[0\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2909:2909:2909) (2909:2909:2909))
        (IOPATH datain padio (2504:2504:2504) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\r\[1\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2985:2985:2985) (2985:2985:2985))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\r\[2\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2964:2964:2964) (2964:2964:2964))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\g\[0\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2928:2928:2928) (2928:2928:2928))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\g\[1\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3061:3061:3061) (3061:3061:3061))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\g\[2\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3019:3019:3019) (3019:3019:3019))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\b\[0\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2950:2950:2950) (2950:2950:2950))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\b\[1\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2950:2950:2950) (2950:2950:2950))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\uart_tx\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2806:2806:2806) (2806:2806:2806))
        (IOPATH datain padio (2504:2504:2504) (2504:2504:2504))
      )
    )
  )
)
