$date
	Mon Oct 21 11:07:37 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_shift $end
$scope module f1 $end
$var wire 1 ! clk $end
$var wire 1 " clr $end
$var wire 4 # i [3:0] $end
$var wire 1 $ lin $end
$var wire 1 % rin $end
$var wire 2 & select [1:0] $end
$var reg 4 ' a [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
bx &
x%
x$
bx #
0"
1!
$end
#5
0!
#10
1!
b0 &
1%
0$
b0 #
1"
#15
0!
#20
1!
#25
0!
#30
1!
#35
0!
#40
1!
#45
0!
#50
1!
#55
0!
#60
1!
#65
0!
#70
b1000 '
1!
b1 &
#75
b1100 '
0!
#80
b1110 '
1!
#85
b1111 '
0!
#90
1!
#95
0!
#100
1!
#105
0!
#110
1!
#115
0!
#120
1!
#125
0!
#130
1!
#135
0!
#140
1!
#145
0!
#150
1!
#155
0!
#160
1!
#165
0!
#170
1!
#175
0!
#180
1!
#185
0!
#190
b1110 '
1!
b10 &
#195
b1100 '
0!
#200
b1000 '
1!
#205
b0 '
0!
#210
1!
#215
0!
#220
1!
b11 &
#225
0!
#230
1!
#235
0!
#240
1!
#245
0!
#250
1!
