<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35ticsg324-1L" LaunchTime="1553529660">
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="design_1_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="design_1_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="design_1_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="design_1_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="design_1_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="design_1_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="design_1_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="design_1_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/new/synchronizer.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_projects/counter_4PortUART/counter_1Port.srcs/sources_1/new/synchronizer.vhd"/>
        <Attr Name="ImportTime" Val="1547048596"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/synchronizer_FallingEdge.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_projects/counter_4PortUART/counter_1Port.srcs/sources_1/new/synchronizer_FallingEdge.vhd"/>
        <Attr Name="ImportTime" Val="1547197920"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/syncPulseCounter.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="design_1_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_b.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="design_1_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/pgomez/Downloads/digilent-xdc-master/digilent-xdc-master/Arty-A7-35-Master.xdc"/>
        <Attr Name="ImportTime" Val="1547213518"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_syncPulseCounter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_smc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dist_mem_gen_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dist_mem_gen_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dist_mem_gen_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_2_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_eventCounter2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_mig_7series_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dist_mem_gen_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_lmb_bram_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rst_mig_7series_0_80M_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_eventCounter0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_eventCounter0_0"/>
</GenRun>
