{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.835129",
   "Default View_TopLeft":"-187,-457",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port RFMC_DAC_00_N -pg 1 -lvl 5 -x 2190 -y -30 -defaultsOSRD
preplace port RFMC_DAC_00_P -pg 1 -lvl 5 -x 2190 -y 0 -defaultsOSRD
preplace port RF3_CLKO_A_C_N -pg 1 -lvl 0 -x -170 -y -60 -defaultsOSRD
preplace port RF3_CLKO_A_C_P -pg 1 -lvl 0 -x -170 -y -30 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 170 -y -74 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 670 -y -110 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 670 -y 150 -defaultsOSRD
preplace inst DAC_Controller_0 -pg 1 -lvl 3 -x 1510 -y -100 -defaultsOSRD
preplace inst TimeController_0 -pg 1 -lvl 3 -x 1510 -y 130 -defaultsOSRD
preplace inst usp_rf_data_converter_0 -pg 1 -lvl 4 -x 1990 -y 110 -defaultsOSRD
preplace inst DAC_Controller_1 -pg 1 -lvl 3 -x 1510 -y 360 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 4 -130 -194 480 -300 860 540 1810
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 1 470 -34n
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 3 490 -290 850 210 1730
preplace netloc TimeController_0_auto_start 1 2 2 890 510 1720
preplace netloc TimeController_0_counter 1 2 2 900 520 1710
preplace netloc DAC_Controller_0_dac00_nco_freq 1 3 1 1790 -130n
preplace netloc DAC_Controller_0_dac00_nco_phase 1 3 1 1770 -110n
preplace netloc DAC_Controller_0_dac00_nco_phase_rst 1 3 1 1760 -90n
preplace netloc DAC_Controller_0_dac00_nco_update_en 1 3 1 1750 -70n
preplace netloc DAC_Controller_0_dac0_nco_update_req 1 3 1 1730 -50n
preplace netloc usp_rf_data_converter_0_vout00_n 1 4 1 2160 -30n
preplace netloc usp_rf_data_converter_0_vout00_p 1 4 1 2170 0n
preplace netloc dac0_clk_n_0_1 1 0 4 -150J -320 NJ -320 NJ -320 1810J
preplace netloc dac0_clk_p_0_1 1 0 4 -140J -310 NJ -310 NJ -310 1800J
preplace netloc DAC_Controller_1_dac00_nco_freq 1 3 1 1750 160n
preplace netloc DAC_Controller_1_dac00_nco_phase 1 3 1 1760 180n
preplace netloc DAC_Controller_1_dac00_nco_phase_rst 1 3 1 1770 200n
preplace netloc DAC_Controller_1_dac00_nco_update_en 1 3 1 1780 220n
preplace netloc DAC_Controller_1_dac0_nco_update_req 1 3 1 1800 260n
preplace netloc usp_rf_data_converter_0_dac0_nco_update_busy 1 2 2 900 -250 1780
preplace netloc usp_rf_data_converter_0_dac1_nco_update_busy 1 2 2 910 530 1790
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 840 -80n
preplace netloc DAC_Controller_0_s00_axis 1 3 1 1790 -190n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 470 -230n
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 880 -170n
preplace netloc axi_interconnect_0_M02_AXI 1 2 2 870J 50 1720
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 880 -120n
preplace netloc DAC_Controller_1_s00_axis 1 3 1 1740 -120n
levelinfo -pg 1 -170 170 670 1510 1990 2190
pagesize -pg 1 -db -bbox -sgen -350 -600 2370 830
"
}
{
   "da_board_cnt":"2",
   "da_rf_converter_usp_cnt":"1",
   "da_zynq_ultra_ps_e_cnt":"1"
}
