From: Marek Szyprowski <m.szyprowski@samsung.com>
Subject: RE: [PATCH v9 1/2] ARM: EXYNOS: Change System MMU platform device
 definitions
Date: Thu, 01 Mar 2012 15:57:18 +0100
Message-ID: <011401ccf7bb$98d51c30$ca7f5490$%szyprowski@samsung.com>
References: <001901ccf5e3$6a363320$3ea29960$%cho@samsung.com>
 <CAH9JG2Uvh=_GWFWyBrE-hfGTvrwvs6n37bmKaHbCovJ++EeJ7g@mail.gmail.com>
 <CAHQjnOO1aADVQWxNt-J3nb0bgJvc2dfk+6qTWKWx7w+-LUVSmw@mail.gmail.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=iso-8859-2
Content-Transfer-Encoding: QUOTED-PRINTABLE
Return-path: <linux-samsung-soc-owner@vger.kernel.org>
Received: from mailout1.w1.samsung.com ([210.118.77.11]:17586 "EHLO
	mailout1.w1.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1753475Ab2CAO4T convert rfc822-to-8bit (ORCPT
	<rfc822;linux-samsung-soc@vger.kernel.org>);
	Thu, 1 Mar 2012 09:56:19 -0500
In-reply-to: <CAHQjnOO1aADVQWxNt-J3nb0bgJvc2dfk+6qTWKWx7w+-LUVSmw@mail.gmail.com>
Content-language: pl
Sender: linux-samsung-soc-owner@vger.kernel.org
List-Id: linux-samsung-soc@vger.kernel.org
To: 'KyongHo Cho' <pullip.cho@samsung.com>, 'Kyungmin Park' <kyungmin.park@samsung.com>
Cc: linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, iommu@lists.linux-foundation.org, linux-kernel@vger.kernel.org, 'Kukjin Kim' <kgene.kim@samsung.com>, 'Joerg Roedel' <joro@8bytes.org>, 'Subash Patel' <subash.ramaswamy@linaro.org>, 'Younglak Kim' <younglak1004.kim@samsung.com>, 'Sanghyun Lee' <sanghyun75.lee@samsung.com>

Hello,

On Wednesday, February 29, 2012 1:26 AM KyongHo Cho wrote:

=20
> On Tue, Feb 28, 2012 at 4:20 PM, Kyungmin Park
> <kyungmin.park@samsung.com> wrote:
> > Hi,
> >
> > On 2/28/12, KyongHo Cho <pullip.cho@samsung.com> wrote:
> >> Handling System MMUs with an identifier is not flexible to manage
> >> System MMU platform devices because of the following reasons:
> >> 1. A device driver which needs to handle System MMU must know the =
ID.
> >> 2. A System MMU may not present in some implementations of Exynos =
family.
> >> 3. Handling System MMU with IOMMU API does not require an ID.
> >>
> >> This patch is the result of removing ID of System MMUs.
> >> Instead, a device driver that needs to handle its System MMU must
> >> use IOMMU API while its descriptor of platform device is given.
> >>
> >> This patch also includes the following enhancements:
> >> - A System MMU device becomes a child if its power domain device.
> >> - clkdev
> >>
> >> Signed-off-by: KyongHo Cho <pullip.cho@samsung.com>
> >> ---
> >> =A0arch/arm/mach-exynos/Kconfig =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0=
 =A0| =A0 11 +-
> >> =A0arch/arm/mach-exynos/Makefile =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0=
 | =A0 =A02 +-
> >> =A0arch/arm/mach-exynos/clock-exynos4.c =A0 =A0 =A0 =A0 =A0 =A0| =A0=
 79 ++--
> >> =A0arch/arm/mach-exynos/clock-exynos4.h =A0 =A0 =A0 =A0 =A0 =A0| =A0=
 =A02 +
> >> =A0arch/arm/mach-exynos/clock-exynos4210.c =A0 =A0 =A0 =A0 | =A0 1=
1 +
> >> =A0arch/arm/mach-exynos/clock-exynos4212.c =A0 =A0 =A0 =A0 | =A0 2=
8 ++-
> >> =A0arch/arm/mach-exynos/clock-exynos5.c =A0 =A0 =A0 =A0 =A0 =A0| =A0=
 90 +++++
> >> =A0arch/arm/mach-exynos/dev-sysmmu.c =A0 =A0 =A0 =A0 =A0 =A0 =A0 |=
 =A0451
> >> ++++++++++++-----------
> >> =A0arch/arm/mach-exynos/include/mach/irqs.h =A0 =A0 =A0 =A0| =A017=
9 +++++-----
> >> =A0arch/arm/mach-exynos/include/mach/map.h =A0 =A0 =A0 =A0 | =A0 3=
8 ++
> >> =A0arch/arm/mach-exynos/include/mach/regs-clock.h =A0| =A0 =A05 +
> >> =A0arch/arm/mach-exynos/include/mach/regs-sysmmu.h | =A0 28 --
> >> =A0arch/arm/mach-exynos/include/mach/sysmmu.h =A0 =A0 =A0| =A0 84 =
+++--
> >> =A0arch/arm/mach-exynos/mach-armlex4210.c =A0 =A0 =A0 =A0 =A0| =A0=
 =A01 -
> >> =A0arch/arm/mach-exynos/mach-smdkv310.c =A0 =A0 =A0 =A0 =A0 =A0| =A0=
 =A01 -
> >> =A0arch/arm/plat-s5p/sysmmu.c =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =
=A0 =A0| =A0 13 +-
> >> =A0arch/arm/plat-samsung/include/plat/devs.h =A0 =A0 =A0 | =A0 =A0=
1 -
> >> =A017 files changed, 618 insertions(+), 406 deletions(-)
> > It's too big to cover these changes. Can you make it more small cha=
nges.
> > 1. Remove existing ones since no user at this time.
> > 2. Add new define and data structures.
> > 3. Support new system mmu features based on generic iommu.
> >
>=20
> Your suggestion sounds good. Thank you.
>=20
> >> =A0static int exynos4_clk_hdmiphy_ctrl(struct clk *clk, int enable=
)
> >> =A0{
> >> =A0 =A0 =A0 return s5p_gatectrl(S5P_HDMI_PHY_CONTROL, clk, enable)=
;
> >> @@ -679,61 +684,55 @@ static struct clk exynos4_init_clocks_off[] =
=3D {
> >> =A0 =A0 =A0 =A0 =A0 =A0 =A0 .enable =A0 =A0 =A0 =A0 =3D exynos4_cl=
k_ip_peril_ctrl,
> >> =A0 =A0 =A0 =A0 =A0 =A0 =A0 .ctrlbit =A0 =A0 =A0 =A0=3D (1 << 14),
> >> =A0 =A0 =A0 }, {
> >> - =A0 =A0 =A0 =A0 =A0 =A0 .name =A0 =A0 =A0 =A0 =A0 =3D "SYSMMU_MD=
MA",
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .name =A0 =A0 =A0 =A0 =A0 =3D SYSMMU_CLO=
CK_NAME,
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .devname =A0 =A0 =A0 =A0=3D SYSMMU_CLOCK=
_DEVNAME(mfc_l, 0),
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .enable =A0 =A0 =A0 =A0 =3D exynos4_clk_=
ip_mfc_ctrl,
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .ctrlbit =A0 =A0 =A0 =A0=3D (1 << 1),
> >> + =A0 =A0 }, {
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .name =A0 =A0 =A0 =A0 =A0 =3D SYSMMU_CLO=
CK_NAME,
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .devname =A0 =A0 =A0 =A0=3D SYSMMU_CLOCK=
_DEVNAME(mfc_r, 1),
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .enable =A0 =A0 =A0 =A0 =3D exynos4_clk_=
ip_mfc_ctrl,
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .ctrlbit =A0 =A0 =A0 =A0=3D (1 << 2),
> >> + =A0 =A0 }, {
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .name =A0 =A0 =A0 =A0 =A0 =3D SYSMMU_CLO=
CK_NAME,
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .devname =A0 =A0 =A0 =A0=3D SYSMMU_CLOCK=
_DEVNAME(tv, 2),
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .enable =A0 =A0 =A0 =A0 =3D exynos4_clk_=
ip_tv_ctrl,
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .ctrlbit =A0 =A0 =A0 =A0=3D (1 << 4),
> >> + =A0 =A0 }, {
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .name =A0 =A0 =A0 =A0 =A0 =3D SYSMMU_CLO=
CK_NAME,
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .devname =A0 =A0 =A0 =A0=3D SYSMMU_CLOCK=
_DEVNAME(jpeg, 3),
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .enable =A0 =A0 =A0 =A0 =3D exynos4_clk_=
ip_cam_ctrl,
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .ctrlbit =A0 =A0 =A0 =A0=3D (1 << 11),
> >> + =A0 =A0 }, {
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .name =A0 =A0 =A0 =A0 =A0 =3D SYSMMU_CLO=
CK_NAME,
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .devname =A0 =A0 =A0 =A0=3D SYSMMU_CLOCK=
_DEVNAME(rot, 4),
> >> =A0 =A0 =A0 =A0 =A0 =A0 =A0 .enable =A0 =A0 =A0 =A0 =3D exynos4_cl=
k_ip_image_ctrl,
> >> - =A0 =A0 =A0 =A0 =A0 =A0 .ctrlbit =A0 =A0 =A0 =A0=3D (1 << 5),
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .ctrlbit =A0 =A0 =A0 =A0=3D (1 << 4),
> >> =A0 =A0 =A0 }, {
> >> - =A0 =A0 =A0 =A0 =A0 =A0 .name =A0 =A0 =A0 =A0 =A0 =3D "SYSMMU_FI=
MC0",
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .name =A0 =A0 =A0 =A0 =A0 =3D SYSMMU_CLO=
CK_NAME,
> >> + =A0 =A0 =A0 =A0 =A0 =A0 .devname =A0 =A0 =A0 =A0=3D SYSMMU_CLOCK=
_DEVNAME(gsc0, 5),
> > It's exynos4 series clock and don't have gsc name. I don't know LSI
> > decides to use gsc instead of fimc for both exynos4 and exynos5. bu=
t
> > there's no name gsc at Spec..
>=20
> gsc0 is just a name of the platform device of FIMC0 in Exynos4.
> It is also used for GSclaler0 in Exynos5.
> I wanted to reduce waste of platform device definitions that do not e=
xist
> in an application processor.
>=20
> If it looks confused, I will find another way.
> >> +#define SYSMMU_RESOURCE_NAME(core, ipname) sysmmures_##core##_##i=
pname
> >> +
> >> +#define SYSMMU_RESOURCE(core, ipname) =A0 =A0 =A0 =A0 =A0 =A0 =A0=
 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0\
> >> + =A0 =A0 static struct resource SYSMMU_RESOURCE_NAME(core, ipname=
)[] __initdata =3D
> >> +
> >> +#define DEFINE_SYSMMU_RESOURCE(core, mem, irq) =A0 =A0 =A0 =A0 =A0=
 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 \
> >> + =A0 =A0 DEFINE_RES_MEM_NAMED(core##_PA_SYSMMU_##mem, SZ_4K, #mem=
), =A0 =A0 =A0\
> >> + =A0 =A0 DEFINE_RES_IRQ_NAMED(core##_IRQ_SYSMMU_##irq##_0, #mem)
> >> +
> >> +#define SYSMMU_RESOURCE_DEFINE(core, ipname, mem, irq) =A0 =A0 =A0=
 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 \
> >> + =A0 =A0 SYSMMU_RESOURCE(core, ipname) { =A0 =A0 =A0 =A0 =A0 =A0 =
=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 \
> >> + =A0 =A0 =A0 =A0 =A0 =A0 DEFINE_SYSMMU_RESOURCE(core, mem, irq) =A0=
 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0\
> >> + =A0 =A0 }
> >>
> >> -struct platform_device exynos4_device_sysmmu =3D {
> >> - =A0 =A0 .name =A0 =A0 =A0 =A0 =A0 =3D "s5p-sysmmu",
> >> - =A0 =A0 .id =A0 =A0 =A0 =A0 =A0 =A0 =3D 32,
> >> - =A0 =A0 .num_resources =A0=3D ARRAY_SIZE(exynos4_sysmmu_resource=
),
> >> - =A0 =A0 .resource =A0 =A0 =A0 =3D exynos4_sysmmu_resource,
> >> +struct sysmmu_resource_map {
> >> + =A0 =A0 struct platform_device *pdev;
> >> + =A0 =A0 struct resource *res;
> >> + =A0 =A0 u32 rnum;
> >> + =A0 =A0 struct device *pdd;
> >> + =A0 =A0 char *clocknames;
> >> =A0};
> >> -EXPORT_SYMBOL(exynos4_device_sysmmu);
> >>
> >> -static struct clk *sysmmu_clk[S5P_SYSMMU_TOTAL_IPNUM];
> >> -void sysmmu_clk_init(struct device *dev, sysmmu_ips ips)
> >> -{
> >> - =A0 =A0 sysmmu_clk[ips] =3D clk_get(dev, sysmmu_ips_name[ips]);
> >> - =A0 =A0 if (IS_ERR(sysmmu_clk[ips]))
> >> - =A0 =A0 =A0 =A0 =A0 =A0 sysmmu_clk[ips] =3D NULL;
> >> - =A0 =A0 else
> >> - =A0 =A0 =A0 =A0 =A0 =A0 clk_put(sysmmu_clk[ips]);
> >> +#define SYSMMU_RESOURCE_MAPPING(core, ipname, resname) { =A0 =A0 =
=A0 =A0 =A0 =A0 \
> >> + =A0 =A0 .pdev =3D &SYSMMU_PLATDEV(ipname), =A0 =A0 =A0 =A0 =A0 =A0=
 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0\
> >> + =A0 =A0 .res =3D SYSMMU_RESOURCE_NAME(EXYNOS##core, resname), =A0=
 =A0 =A0 =A0 =A0 =A0 \
> >> + =A0 =A0 .rnum =3D ARRAY_SIZE(SYSMMU_RESOURCE_NAME(EXYNOS##core, =
resname)),\
> >> + =A0 =A0 .clocknames =3D SYSMMU_CLOCK_NAME, =A0 =A0 =A0 =A0 =A0 =A0=
 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0\
> >> =A0}
> >>
> >> -void sysmmu_clk_enable(sysmmu_ips ips)
> >> -{
> >> - =A0 =A0 if (sysmmu_clk[ips])
> >> - =A0 =A0 =A0 =A0 =A0 =A0 clk_enable(sysmmu_clk[ips]);
> >> +#define SYSMMU_RESOURCE_MAPPING_MC(core, ipname, resname, pdata) =
{ =A0 \
> >> + =A0 =A0 .pdev =3D &SYSMMU_PLATDEV(ipname), =A0 =A0 =A0 =A0 =A0 =A0=
 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0\
> >> + =A0 =A0 .res =3D SYSMMU_RESOURCE_NAME(EXYNOS##core, resname), =A0=
 =A0 =A0 =A0 =A0 =A0 \
> >> + =A0 =A0 .rnum =3D ARRAY_SIZE(SYSMMU_RESOURCE_NAME(EXYNOS##core, =
resname)),\
> >> + =A0 =A0 .clocknames =3D SYSMMU_CLOCK_NAME "," SYSMMU_CLOCK_NAME2=
, =A0 =A0 =A0 =A0 \
> >> +}
> >> +
> >> +#ifdef CONFIG_EXYNOS_DEV_PD
> >> +#define SYSMMU_RESOURCE_MAPPING_PD(core, ipname, resname, pd) { =A0=
 =A0 =A0 =A0 =A0 =A0 =A0\
> >> + =A0 =A0 .pdev =3D &SYSMMU_PLATDEV(ipname), =A0 =A0 =A0 =A0 =A0 =A0=
 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0\
> >> + =A0 =A0 .res =3D &SYSMMU_RESOURCE_NAME(EXYNOS##core, resname), =A0=
 =A0 =A0 =A0 =A0 =A0\
> >> + =A0 =A0 .rnum =3D ARRAY_SIZE(SYSMMU_RESOURCE_NAME(EXYNOS##core, =
resname)),\
> >> + =A0 =A0 .clocknames =3D SYSMMU_CLOCK_NAME, =A0 =A0 =A0 =A0 =A0 =A0=
 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0\
> >> + =A0 =A0 .pdd =3D &exynos##core##_device_pd[pd].dev, =A0 =A0 =A0 =
=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 \
> >> +}
> >> +
> >> +#define SYSMMU_RESOURCE_MAPPING_MCPD(core, ipname, resname, pd, p=
data) {\
> >> + =A0 =A0 .pdev =3D &SYSMMU_PLATDEV(ipname), =A0 =A0 =A0 =A0 =A0 =A0=
 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0\
> >> + =A0 =A0 .res =3D &SYSMMU_RESOURCE_NAME(EXYNOS##core, resname), =A0=
 =A0 =A0 =A0 =A0 =A0\
> >> + =A0 =A0 .rnum =3D ARRAY_SIZE(SYSMMU_RESOURCE_NAME(EXYNOS##core, =
resname)),\
> >> + =A0 =A0 .clocknames =3D SYSMMU_CLOCK_NAME "," SYSMMU_CLOCK_NAME2=
, =A0 =A0 =A0 =A0 \
> >> + =A0 =A0 .pdd =3D &exynos##core##_device_pd[pd].dev, =A0 =A0 =A0 =
=A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 \
> >> =A0}
> >> +#else
> >> +#define SYSMMU_RESOURCE_MAPPING_PD(core, ipname, resname, pd) =A0=
 =A0 =A0 =A0 =A0 =A0 =A0 =A0\
> >> + =A0 =A0 =A0 =A0 =A0 =A0 SYSMMU_RESOURCE_MAPPING(core, ipname, re=
sname)
> >> +#define SYSMMU_RESOURCE_MAPPING_MCPD(core, ipname, resname, pd, p=
data) =A0 =A0 =A0 \
> >> + =A0 =A0 =A0 =A0 =A0 =A0 SYSMMU_RESOURCE_MAPPING_MC(core, ipname,=
 resname, pdata)
> >> +
> >> +#endif /* CONFIG_EXYNOS_DEV_PD */
> >> +
> >> +#ifdef CONFIG_ARCH_EXYNOS4
> > Below definitions are almost __initdata. So don't need to use ARCH_=
EXYNOS4.
> > and another reason is that it can detect the duplicated entry if it=
's
> > used both exynos4 and exynos5.

=46IMC devices use s5p-fimc name in the mainline kernel. The driver is =
already there so
there, so please don't change it. 4 more lines with proper 'fimc' name =
will not cause
any problems.

Best regards
--=20
Marek Szyprowski
Samsung Poland R&D Center
