
Selected circuits
===================
 - **Desired bitwidth**: XX
 - **Optimized for**: XX - YY


Parameters of circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul16u_pwr_2_202_wce_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog](mul16u_pwr_2_202_wce_00_0000.v) [C](mul16u_pwr_2_202_wce_00_0000.c) |
| mul16u_pwr_2_176_wce_00_0000 | 4.9 | 10 | 90.625 | 1.54934e-05 |  [Verilog](mul16u_pwr_2_176_wce_00_0000.v) [C](mul16u_pwr_2_176_wce_00_0000.c) |
| mul16u_pwr_2_106_wce_00_0000 | 37.1 | 115 | 97.7172851562 | 0.0001256618 |  [Verilog](mul16u_pwr_2_106_wce_00_0000.v) [C](mul16u_pwr_2_106_wce_00_0000.c) |
| mul16u_pwr_1_893_wce_00_0000 | 370.0 | 1577 | 98.9883422852 | 0.00090615 |  [Verilog](mul16u_pwr_1_893_wce_00_0000.v) [C](mul16u_pwr_1_893_wce_00_0000.c) |
| mul16u_pwr_1_618_wce_00_0004 | 3877.5 | 17873 | 99.9961674213 | 0.0158626914 |  [Verilog](mul16u_pwr_1_618_wce_00_0004.v) [C](mul16u_pwr_1_618_wce_00_0004.c) |
| mul16u_pwr_1_212_wce_00_0052 | 37202.4 | 223273 | 99.9986048788 | 0.1513285167 |  [Verilog](mul16u_pwr_1_212_wce_00_0052.v) [C](mul16u_pwr_1_212_wce_00_0052.c) |
| mul16u_pwr_0_735_wce_00_0614 | 451524.3 | 2636672 | 99.9993646285 | 1.0362698667 |  [Verilog](mul16u_pwr_0_735_wce_00_0614.v) [C](mul16u_pwr_0_735_wce_00_0614.c) |
| mul16u_pwr_0_294_wce_00_6877 | 6315746.8 | 29534962 | 99.9997401377 | 5.4728813234 |  [Verilog](mul16u_pwr_0_294_wce_00_6877.v) [C](mul16u_pwr_0_294_wce_00_6877.c) |
| mul16u_pwr_0_060_wce_07_7610 | 78403520.4 | 333332504 | 99.9999261461 | 90.6169355909 |  [Verilog](mul16u_pwr_0_060_wce_07_7610.v) [C](mul16u_pwr_0_060_wce_07_7610.c) |
| mul16u_pwr_0_000_wce_74_9969 | 805273600.3 | 3221094401 | 99.9969482422 | 87.9880436608 |  [Verilog](mul16u_pwr_0_000_wce_74_9969.v) [C](mul16u_pwr_0_000_wce_74_9969.c) |

Parameters
--------------
![Parameters figure](fig.png)
         