

================================================================
== Vitis HLS Report for 'xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s'
================================================================
* Date:           Sun Feb 25 01:46:24 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.711 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2077921|  2077921|  20.779 ms|  20.779 ms|  2077921|  2077921|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop   |  2077920|  2077920|      1924|          -|          -|  1080|        no|
        | + colLoop  |     1921|     1921|         3|          1|          1|  1920|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx1_mat_43, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady1_mat_46, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %magnitude_mat_48, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %imgheight, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %imgwidth, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %magnitude_mat_48, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady1_mat_46, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx1_mat_43, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%imgheight_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %imgheight"   --->   Operation 15 'read' 'imgheight_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%imgwidth_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %imgwidth"   --->   Operation 16 'read' 'imgwidth_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%br_ln72 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:72]   --->   Operation 17 'br' 'br_ln72' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i11 0, void %entry, i11 %i_2, void %._crit_edge.loopexit.i"   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.63ns)   --->   "%i_2 = add i11 %i, i11 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:72]   --->   Operation 19 'add' 'i_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.88ns)   --->   "%icmp_ln72 = icmp_eq  i11 %i, i11 %imgheight_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:72]   --->   Operation 20 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %.split3.i, void %.exit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:72]   --->   Operation 21 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:65]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:65]   --->   Operation 23 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%br_ln79 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:79]   --->   Operation 24 'br' 'br_ln79' <Predicate = (!icmp_ln72)> <Delay = 1.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%j = phi i11 0, void %.split3.i, i11 %j_2, void %.split.i"   --->   Operation 26 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.63ns)   --->   "%j_2 = add i11 %j, i11 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:79]   --->   Operation 27 'add' 'j_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.88ns)   --->   "%icmp_ln79 = icmp_eq  i11 %j, i11 %imgwidth_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:79]   --->   Operation 28 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %.split.i, void %._crit_edge.loopexit.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:79]   --->   Operation 29 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.71>
ST_4 : Operation 30 [1/1] (3.63ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %gradx1_mat_43" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'read' 'tmp_V' <Predicate = (!icmp_ln79)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 31 [1/1] (3.63ns)   --->   "%tmp_V_9 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %grady1_mat_46" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'tmp_V_9' <Predicate = (!icmp_ln79)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 32 [1/1] (2.07ns)   --->   "%sub_ln98 = sub i16 0, i16 %tmp_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:98]   --->   Operation 32 'sub' 'sub_ln98' <Predicate = (!icmp_ln79)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (2.07ns)   --->   "%sub_ln99 = sub i16 0, i16 %tmp_V_9" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:99]   --->   Operation 33 'sub' 'sub_ln99' <Predicate = (!icmp_ln79)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.71>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:65]   --->   Operation 34 'specpipeline' 'specpipeline_ln65' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:65]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:65]   --->   Operation 36 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V, i32 15" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:98]   --->   Operation 37 'bitselect' 'tmp_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%p_1 = select i1 %tmp_4, i16 %sub_ln98, i16 %tmp_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:98]   --->   Operation 38 'select' 'p_1' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V_9, i32 15" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:99]   --->   Operation 39 'bitselect' 'tmp_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%q_1 = select i1 %tmp_5, i16 %sub_ln99, i16 %tmp_V_9" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:99]   --->   Operation 40 'select' 'q_1' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (2.07ns) (out node of the LUT)   --->   "%tmp = add i16 %q_1, i16 %p_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:102]   --->   Operation 41 'add' 'tmp' <Predicate = (!icmp_ln79)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %magnitude_mat_48, i16 %tmp" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'write' 'write_ln174' <Predicate = (!icmp_ln79)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'imgheight' [14]  (3.63 ns)

 <State 2>: 1.88ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:72) [18]  (0 ns)
	'icmp' operation ('icmp_ln72', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:72) [20]  (1.88 ns)

 <State 3>: 1.88ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:79) [27]  (0 ns)
	'icmp' operation ('icmp_ln79', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:79) [29]  (1.88 ns)

 <State 4>: 5.71ns
The critical path consists of the following:
	fifo read on port 'gradx1_mat_43' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [35]  (3.63 ns)
	'sub' operation ('sub_ln98', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:98) [38]  (2.08 ns)

 <State 5>: 5.71ns
The critical path consists of the following:
	'select' operation ('p', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:98) [39]  (0 ns)
	'add' operation ('tmp', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:102) [43]  (2.08 ns)
	fifo write on port 'magnitude_mat_48' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [44]  (3.63 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
