@N: CD630 :"D:\lattice_fpga_practice\ch2\project_1.vhd":4:7:4:22|Synthesizing work.switches_to_leds.rtl.
Post processing for work.switches_to_leds.rtl
