{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1703083912640 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MaquinaSalgados EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"MaquinaSalgados\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703083912782 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703083912906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703083912907 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703083913965 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1703083914054 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703083915663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703083915663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703083915663 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1703083915663 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4685 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1703083915740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4686 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1703083915740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4687 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1703083915740 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1703083915740 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 95 " "No exact pin location assignment(s) for 43 pins of 95 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[0\] " "Pin estado\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado[0] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 30 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[1\] " "Pin estado\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado[1] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 30 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[2\] " "Pin estado\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado[2] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 30 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valor_inserido\[0\] " "Pin valor_inserido\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { valor_inserido[0] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 91 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valor_inserido[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valor_inserido\[1\] " "Pin valor_inserido\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { valor_inserido[1] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 91 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valor_inserido[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valor_inserido\[2\] " "Pin valor_inserido\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { valor_inserido[2] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 91 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valor_inserido[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valor_inserido\[3\] " "Pin valor_inserido\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { valor_inserido[3] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 91 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valor_inserido[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valor_inserido\[4\] " "Pin valor_inserido\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { valor_inserido[4] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 91 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valor_inserido[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valor_inserido\[5\] " "Pin valor_inserido\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { valor_inserido[5] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 91 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valor_inserido[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valor_inserido\[6\] " "Pin valor_inserido\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { valor_inserido[6] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 91 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valor_inserido[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valor_inserido\[7\] " "Pin valor_inserido\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { valor_inserido[7] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 91 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valor_inserido[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valor_inserido\[8\] " "Pin valor_inserido\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { valor_inserido[8] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 91 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valor_inserido[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valor_inserido\[9\] " "Pin valor_inserido\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { valor_inserido[9] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 91 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valor_inserido[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "preco_salgado\[0\] " "Pin preco_salgado\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { preco_salgado[0] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { preco_salgado[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "preco_salgado\[1\] " "Pin preco_salgado\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { preco_salgado[1] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { preco_salgado[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "preco_salgado\[2\] " "Pin preco_salgado\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { preco_salgado[2] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { preco_salgado[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "preco_salgado\[3\] " "Pin preco_salgado\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { preco_salgado[3] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { preco_salgado[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "preco_salgado\[4\] " "Pin preco_salgado\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { preco_salgado[4] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { preco_salgado[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "preco_salgado\[5\] " "Pin preco_salgado\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { preco_salgado[5] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { preco_salgado[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "preco_salgado\[6\] " "Pin preco_salgado\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { preco_salgado[6] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { preco_salgado[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "preco_salgado\[7\] " "Pin preco_salgado\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { preco_salgado[7] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { preco_salgado[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "preco_salgado\[8\] " "Pin preco_salgado\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { preco_salgado[8] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { preco_salgado[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "preco_salgado\[9\] " "Pin preco_salgado\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { preco_salgado[9] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { preco_salgado[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "troco\[0\] " "Pin troco\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { troco[0] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { troco[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "troco\[1\] " "Pin troco\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { troco[1] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { troco[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "troco\[2\] " "Pin troco\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { troco[2] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { troco[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "troco\[3\] " "Pin troco\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { troco[3] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { troco[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "troco\[4\] " "Pin troco\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { troco[4] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { troco[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "troco\[5\] " "Pin troco\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { troco[5] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { troco[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "troco\[6\] " "Pin troco\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { troco[6] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { troco[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "troco\[7\] " "Pin troco\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { troco[7] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { troco[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "troco\[8\] " "Pin troco\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { troco[8] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { troco[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "troco\[9\] " "Pin troco\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { troco[9] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { troco[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "devolucao\[0\] " "Pin devolucao\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { devolucao[0] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { devolucao[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "devolucao\[1\] " "Pin devolucao\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { devolucao[1] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { devolucao[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "devolucao\[2\] " "Pin devolucao\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { devolucao[2] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { devolucao[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "devolucao\[3\] " "Pin devolucao\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { devolucao[3] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { devolucao[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "devolucao\[4\] " "Pin devolucao\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { devolucao[4] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { devolucao[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "devolucao\[5\] " "Pin devolucao\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { devolucao[5] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { devolucao[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "devolucao\[6\] " "Pin devolucao\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { devolucao[6] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { devolucao[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "devolucao\[7\] " "Pin devolucao\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { devolucao[7] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { devolucao[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "devolucao\[8\] " "Pin devolucao\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { devolucao[8] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { devolucao[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "devolucao\[9\] " "Pin devolucao\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { devolucao[9] } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { devolucao[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703083916026 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1703083916026 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "59 " "TimeQuest Timing Analyzer is analyzing 59 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1703083916638 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MaquinaSalgados.sdc " "Synopsys Design Constraints File file not found: 'MaquinaSalgados.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1703083916677 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703083916706 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "estoque_salgado2\[0\]~4\|combout " "Node \"estoque_salgado2\[0\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703083916750 ""} { "Warning" "WSTA_SCC_NODE" "estoque_salgado2\[0\]~4\|datab " "Node \"estoque_salgado2\[0\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703083916750 ""}  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1703083916750 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "estoque_salgado3\[0\]~5\|combout " "Node \"estoque_salgado3\[0\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703083916751 ""} { "Warning" "WSTA_SCC_NODE" "estoque_salgado3\[0\]~5\|datab " "Node \"estoque_salgado3\[0\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703083916751 ""}  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1703083916751 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "estoque_salgado1\[0\]~4\|combout " "Node \"estoque_salgado1\[0\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703083916751 ""} { "Warning" "WSTA_SCC_NODE" "estoque_salgado1\[0\]~4\|datab " "Node \"estoque_salgado1\[0\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703083916751 ""}  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1703083916751 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "estoque_salgado5\[0\]~5\|combout " "Node \"estoque_salgado5\[0\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703083916751 ""} { "Warning" "WSTA_SCC_NODE" "estoque_salgado5\[0\]~5\|datab " "Node \"estoque_salgado5\[0\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703083916751 ""}  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1703083916751 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "estoque_salgado4\[0\]~4\|combout " "Node \"estoque_salgado4\[0\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703083916751 ""} { "Warning" "WSTA_SCC_NODE" "estoque_salgado4\[0\]~4\|datab " "Node \"estoque_salgado4\[0\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703083916751 ""}  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1703083916751 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1703083916765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN D12 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node clock (placed in PIN D12 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703083916925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado_atual.SelecaoSalgado " "Destination node estado_atual.SelecaoSalgado" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 50 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado_atual.SelecaoSalgado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado_atual.Estoque " "Destination node estado_atual.Estoque" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 50 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado_atual.Estoque } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado_atual.EsperandoMoeda " "Destination node estado_atual.EsperandoMoeda" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 50 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado_atual.EsperandoMoeda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado_atual.LiberaSalgado " "Destination node estado_atual.LiberaSalgado" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 50 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado_atual.LiberaSalgado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "somador~1 " "Destination node somador~1" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { somador~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 1814 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado_atual.Devolve " "Destination node estado_atual.Devolve" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 50 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado_atual.Devolve } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916925 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1703083916925 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703083916925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703083916926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado~0 " "Destination node estado~0" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 30 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 1797 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado~1 " "Destination node estado~1" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 30 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 1798 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado~2 " "Destination node estado~2" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 30 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 1799 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estoque_salgado2\[0\]~4 " "Destination node estoque_salgado2\[0\]~4" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estoque_salgado2[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4212 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estoque_salgado3\[0\]~5 " "Destination node estoque_salgado3\[0\]~5" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estoque_salgado3[0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estoque_salgado1\[0\]~4 " "Destination node estoque_salgado1\[0\]~4" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estoque_salgado1[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4220 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estoque_salgado5\[0\]~5 " "Destination node estoque_salgado5\[0\]~5" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estoque_salgado5[0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4224 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estoque_salgado4\[0\]~4 " "Destination node estoque_salgado4\[0\]~4" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estoque_salgado4[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sem_estoque\$latch " "Destination node sem_estoque\$latch" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sem_estoque$latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "salgado_invalido\$latch " "Destination node salgado_invalido\$latch" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salgado_invalido$latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1703083916926 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1703083916926 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703083916926 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "estado~3  " "Automatically promoted node estado~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703083916927 ""}  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 30 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 1819 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703083916927 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector61~1  " "Automatically promoted node Selector61~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703083916928 ""}  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 135 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector61~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4198 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703083916928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "estado~4  " "Automatically promoted node estado~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703083916928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector115~4 " "Destination node Selector115~4" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 346 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector115~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 3995 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector124~1 " "Destination node Selector124~1" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 346 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector124~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4041 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916928 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1703083916928 ""}  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 30 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 3975 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703083916928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector136~0  " "Automatically promoted node Selector136~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703083916928 ""}  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 135 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector136~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4230 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703083916928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "estoque_salgado1\[2\]~5  " "Automatically promoted node estoque_salgado1\[2\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703083916928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estoque_salgado1\[0\]~4 " "Destination node estoque_salgado1\[0\]~4" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estoque_salgado1[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4220 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916928 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1703083916928 ""}  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estoque_salgado1[2]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4581 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703083916928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "estoque_salgado2\[2\]~5  " "Automatically promoted node estoque_salgado2\[2\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703083916928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estoque_salgado2\[0\]~4 " "Destination node estoque_salgado2\[0\]~4" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estoque_salgado2[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4212 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916928 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1703083916928 ""}  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estoque_salgado2[2]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4579 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703083916928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "estoque_salgado3\[2\]~6  " "Automatically promoted node estoque_salgado3\[2\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703083916929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estoque_salgado3\[0\]~5 " "Destination node estoque_salgado3\[0\]~5" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estoque_salgado3[0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916929 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1703083916929 ""}  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estoque_salgado3[2]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4580 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703083916929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "estoque_salgado4\[2\]~5  " "Automatically promoted node estoque_salgado4\[2\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703083916929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estoque_salgado4\[0\]~4 " "Destination node estoque_salgado4\[0\]~4" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estoque_salgado4[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916929 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1703083916929 ""}  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estoque_salgado4[2]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4583 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703083916929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "estoque_salgado5\[3\]~6  " "Automatically promoted node estoque_salgado5\[3\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703083916929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estoque_salgado5\[0\]~5 " "Destination node estoque_salgado5\[0\]~5" {  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estoque_salgado5[0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4224 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703083916929 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1703083916929 ""}  } { { "MaquinaSalgados.vhd" "" { Text "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/MaquinaSalgados.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estoque_salgado5[3]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 0 { 0 ""} 0 4582 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703083916929 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1703083917442 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703083917444 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703083917444 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703083917447 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703083917448 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1703083917459 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1703083917459 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1703083917461 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1703083917536 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1703083917538 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703083917538 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 3.3V 0 43 0 " "Number of I/O pins in group: 43 (unused VREF, 3.3V VCCIO, 0 input, 43 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1703083917602 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1703083917602 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1703083917602 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703083917604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 31 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703083917604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703083917604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703083917604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703083917604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 16 20 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703083917604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 39 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703083917604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703083917604 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1703083917604 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1703083917604 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703083917776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703083919284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703083920654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703083920767 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703083924761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703083924761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703083925007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1703083928748 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703083928748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703083932476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1703083932478 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1703083932478 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.34 " "Total time spent on timing analysis during the Fitter is 3.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1703083932562 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703083932571 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "82 " "Found 82 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sem_estoque 0 " "Pin \"sem_estoque\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moeda_nao_permitida 0 " "Pin \"moeda_nao_permitida\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salgado_invalido 0 " "Pin \"salgado_invalido\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "devolvido 0 " "Pin \"devolvido\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salgado_liberado 0 " "Pin \"salgado_liberado\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_salgado\[0\] 0 " "Pin \"display_salgado\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_salgado\[1\] 0 " "Pin \"display_salgado\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_salgado\[2\] 0 " "Pin \"display_salgado\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_salgado\[3\] 0 " "Pin \"display_salgado\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_salgado\[4\] 0 " "Pin \"display_salgado\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_salgado\[5\] 0 " "Pin \"display_salgado\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_salgado\[6\] 0 " "Pin \"display_salgado\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_centena\[0\] 0 " "Pin \"display_moeda_centena\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_centena\[1\] 0 " "Pin \"display_moeda_centena\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_centena\[2\] 0 " "Pin \"display_moeda_centena\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_centena\[3\] 0 " "Pin \"display_moeda_centena\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_centena\[4\] 0 " "Pin \"display_moeda_centena\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_centena\[5\] 0 " "Pin \"display_moeda_centena\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_centena\[6\] 0 " "Pin \"display_moeda_centena\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_dezena\[0\] 0 " "Pin \"display_moeda_dezena\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_dezena\[1\] 0 " "Pin \"display_moeda_dezena\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_dezena\[2\] 0 " "Pin \"display_moeda_dezena\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_dezena\[3\] 0 " "Pin \"display_moeda_dezena\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_dezena\[4\] 0 " "Pin \"display_moeda_dezena\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_dezena\[5\] 0 " "Pin \"display_moeda_dezena\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_dezena\[6\] 0 " "Pin \"display_moeda_dezena\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_unidade\[0\] 0 " "Pin \"display_moeda_unidade\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_unidade\[1\] 0 " "Pin \"display_moeda_unidade\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_unidade\[2\] 0 " "Pin \"display_moeda_unidade\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_unidade\[3\] 0 " "Pin \"display_moeda_unidade\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_unidade\[4\] 0 " "Pin \"display_moeda_unidade\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_unidade\[5\] 0 " "Pin \"display_moeda_unidade\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_moeda_unidade\[6\] 0 " "Pin \"display_moeda_unidade\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[0\] 0 " "Pin \"estado\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[1\] 0 " "Pin \"estado\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[2\] 0 " "Pin \"estado\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado_inicial 0 " "Pin \"estado_inicial\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado_selecao_salgado 0 " "Pin \"estado_selecao_salgado\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado_estoque 0 " "Pin \"estado_estoque\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado_esperando_moeda 0 " "Pin \"estado_esperando_moeda\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado_libera_salgado 0 " "Pin \"estado_libera_salgado\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado_devolve 0 " "Pin \"estado_devolve\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valor_inserido\[0\] 0 " "Pin \"valor_inserido\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valor_inserido\[1\] 0 " "Pin \"valor_inserido\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valor_inserido\[2\] 0 " "Pin \"valor_inserido\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valor_inserido\[3\] 0 " "Pin \"valor_inserido\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valor_inserido\[4\] 0 " "Pin \"valor_inserido\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valor_inserido\[5\] 0 " "Pin \"valor_inserido\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valor_inserido\[6\] 0 " "Pin \"valor_inserido\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valor_inserido\[7\] 0 " "Pin \"valor_inserido\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valor_inserido\[8\] 0 " "Pin \"valor_inserido\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valor_inserido\[9\] 0 " "Pin \"valor_inserido\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "preco_salgado\[0\] 0 " "Pin \"preco_salgado\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "preco_salgado\[1\] 0 " "Pin \"preco_salgado\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "preco_salgado\[2\] 0 " "Pin \"preco_salgado\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "preco_salgado\[3\] 0 " "Pin \"preco_salgado\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "preco_salgado\[4\] 0 " "Pin \"preco_salgado\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "preco_salgado\[5\] 0 " "Pin \"preco_salgado\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "preco_salgado\[6\] 0 " "Pin \"preco_salgado\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "preco_salgado\[7\] 0 " "Pin \"preco_salgado\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "preco_salgado\[8\] 0 " "Pin \"preco_salgado\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "preco_salgado\[9\] 0 " "Pin \"preco_salgado\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "troco\[0\] 0 " "Pin \"troco\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "troco\[1\] 0 " "Pin \"troco\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "troco\[2\] 0 " "Pin \"troco\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "troco\[3\] 0 " "Pin \"troco\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "troco\[4\] 0 " "Pin \"troco\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "troco\[5\] 0 " "Pin \"troco\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "troco\[6\] 0 " "Pin \"troco\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "troco\[7\] 0 " "Pin \"troco\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "troco\[8\] 0 " "Pin \"troco\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "troco\[9\] 0 " "Pin \"troco\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "devolucao\[0\] 0 " "Pin \"devolucao\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "devolucao\[1\] 0 " "Pin \"devolucao\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "devolucao\[2\] 0 " "Pin \"devolucao\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "devolucao\[3\] 0 " "Pin \"devolucao\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "devolucao\[4\] 0 " "Pin \"devolucao\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "devolucao\[5\] 0 " "Pin \"devolucao\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "devolucao\[6\] 0 " "Pin \"devolucao\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "devolucao\[7\] 0 " "Pin \"devolucao\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "devolucao\[8\] 0 " "Pin \"devolucao\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "devolucao\[9\] 0 " "Pin \"devolucao\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703083932625 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1703083932625 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703083933172 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703083933252 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703083933775 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703083934007 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1703083934138 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/output_files/MaquinaSalgados.fit.smsg " "Generated suppressed messages file C:/Users/Pichau/OneDrive/Área de Trabalho/UESB   Ciência da Computação/3º Semestre/Circuitos Digitais/ProjetoCircuitos/MaquinaSalgados/output_files/MaquinaSalgados.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703083934406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703083934990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 11:52:14 2023 " "Processing ended: Wed Dec 20 11:52:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703083934990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703083934990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703083934990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703083934990 ""}
