Analysis & Synthesis report for TopLevel
Sun May 12 18:06:56 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|DRsize
 11. State Machine - |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0|altsyncram:the_altsyncram|altsyncram_ddc1:auto_generated
 19. Source assignments for mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a|altsyncram:the_altsyncram|altsyncram_j0g1:auto_generated
 20. Source assignments for mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b|altsyncram:the_altsyncram|altsyncram_k0g1:auto_generated
 21. Source assignments for mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 22. Source assignments for mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6781:auto_generated
 23. Source assignments for mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 24. Source assignments for mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 25. Source assignments for mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 26. Source assignments for mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 27. Source assignments for mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 28. Source assignments for mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 29. Source assignments for mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared|altsyncram:the_altsyncram|altsyncram_1vc1:auto_generated
 30. Source assignments for mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1|altsyncram:the_altsyncram|altsyncram_edc1:auto_generated
 31. Source assignments for mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a|altsyncram:the_altsyncram|altsyncram_l0g1:auto_generated
 32. Source assignments for mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b|altsyncram:the_altsyncram|altsyncram_m0g1:auto_generated
 33. Source assignments for mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 34. Source assignments for mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_7781:auto_generated
 35. Source assignments for mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 36. Source assignments for mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 37. Source assignments for mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 38. Source assignments for mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 39. Source assignments for mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 40. Source assignments for mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 41. Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 42. Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001
 43. Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_002
 44. Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_003
 45. Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
 46. Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001
 47. Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002
 48. Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003
 49. Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_004
 50. Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_005
 51. Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_006
 52. Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_007
 53. Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_008
 54. Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_009
 55. Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_010
 56. Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller
 57. Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 58. Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 59. Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller_001
 60. Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 61. Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 62. Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller_002
 63. Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0
 66. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0|altsyncram:the_altsyncram
 67. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a
 68. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a|altsyncram:the_altsyncram
 69. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b
 70. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b|altsyncram:the_altsyncram
 71. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 72. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram
 73. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram|altsyncram:the_altsyncram
 74. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 75. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 76. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 77. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 78. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy
 79. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo
 80. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo
 81. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared
 82. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared|altsyncram:the_altsyncram
 83. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1
 84. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1|altsyncram:the_altsyncram
 85. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a
 86. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a|altsyncram:the_altsyncram
 87. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b
 88. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b|altsyncram:the_altsyncram
 89. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 90. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram
 91. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram|altsyncram:the_altsyncram
 92. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 93. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 94. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 95. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 96. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mpsoc_cpu1_jtag_debug_module_phy
 97. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo
 98. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo
 99. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator
100. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_data_master_translator
101. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_instruction_master_translator
102. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator
103. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator
104. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ins_mem_c0_s1_translator
105. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_mem_shared_s1_translator
106. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator
107. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator
108. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator
109. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_1_control_slave_translator
110. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ins_mem_c1_s1_translator
111. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
112. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
113. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_0_control_slave_translator
114. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent
115. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent
116. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent
117. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent
118. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent
119. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent
122. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
123. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
124. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_mem_shared_s1_translator_avalon_universal_slave_0_agent
125. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_mem_shared_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
126. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
127. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
128. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_translator_avalon_universal_slave_0_agent
131. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent
134. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent
137. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent
140. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
143. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent
146. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent
149. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router:addr_router|mpsoc_mm_interconnect_0_addr_router_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_001:addr_router_001|mpsoc_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_002:addr_router_002|mpsoc_mm_interconnect_0_addr_router_002_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_003:addr_router_003|mpsoc_mm_interconnect_0_addr_router_003_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router:id_router|mpsoc_mm_interconnect_0_id_router_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router:id_router_001|mpsoc_mm_interconnect_0_id_router_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_002:id_router_002|mpsoc_mm_interconnect_0_id_router_002_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_003:id_router_003|mpsoc_mm_interconnect_0_id_router_003_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_003:id_router_004|mpsoc_mm_interconnect_0_id_router_003_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_005:id_router_005|mpsoc_mm_interconnect_0_id_router_005_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_003:id_router_006|mpsoc_mm_interconnect_0_id_router_003_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_005:id_router_007|mpsoc_mm_interconnect_0_id_router_005_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_008:id_router_008|mpsoc_mm_interconnect_0_id_router_008_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_008:id_router_009|mpsoc_mm_interconnect_0_id_router_008_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_008:id_router_010|mpsoc_mm_interconnect_0_id_router_008_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
167. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
168. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_002|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_003|altera_merlin_arbitrator:arb
183. Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
184. Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller
185. Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
186. Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
187. Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller_001
188. Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
189. Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
190. Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller_002
191. Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
192. Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
193. altsyncram Parameter Settings by Entity Instance
194. scfifo Parameter Settings by Entity Instance
195. Port Connectivity Checks: "mpsoc:inst1|altera_reset_controller:rst_controller_002"
196. Port Connectivity Checks: "mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
197. Port Connectivity Checks: "mpsoc:inst1|altera_reset_controller:rst_controller_001"
198. Port Connectivity Checks: "mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
199. Port Connectivity Checks: "mpsoc:inst1|altera_reset_controller:rst_controller"
200. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
201. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
202. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
203. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
204. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_008:id_router_008|mpsoc_mm_interconnect_0_id_router_008_default_decode:the_default_decode"
205. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_005:id_router_005|mpsoc_mm_interconnect_0_id_router_005_default_decode:the_default_decode"
206. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_003:id_router_003|mpsoc_mm_interconnect_0_id_router_003_default_decode:the_default_decode"
207. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_002:id_router_002|mpsoc_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
208. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router:id_router|mpsoc_mm_interconnect_0_id_router_default_decode:the_default_decode"
209. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_003:addr_router_003|mpsoc_mm_interconnect_0_addr_router_003_default_decode:the_default_decode"
210. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_002:addr_router_002|mpsoc_mm_interconnect_0_addr_router_002_default_decode:the_default_decode"
211. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_001:addr_router_001|mpsoc_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
212. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router:addr_router|mpsoc_mm_interconnect_0_addr_router_default_decode:the_default_decode"
213. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
214. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent"
215. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
216. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent"
217. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
218. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
219. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
220. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent"
221. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
222. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent"
223. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
224. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent"
225. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
226. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_translator_avalon_universal_slave_0_agent"
227. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
228. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
229. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
230. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_mem_shared_s1_translator_avalon_universal_slave_0_agent"
231. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
232. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent"
233. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
234. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
235. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent"
236. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent"
237. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent"
238. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent"
239. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_0_control_slave_translator"
240. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
241. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
242. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ins_mem_c1_s1_translator"
243. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_1_control_slave_translator"
244. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator"
245. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator"
246. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator"
247. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_mem_shared_s1_translator"
248. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ins_mem_c0_s1_translator"
249. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator"
250. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator"
251. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_instruction_master_translator"
252. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_data_master_translator"
253. Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator"
254. Port Connectivity Checks: "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1"
255. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mpsoc_cpu1_jtag_debug_module_phy"
256. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
257. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
258. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_pib:the_mpsoc_cpu1_nios2_oci_pib"
259. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo|mpsoc_cpu1_nios2_oci_fifo_wrptr_inc:the_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc"
260. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_dtrace:the_mpsoc_cpu1_nios2_oci_dtrace|mpsoc_cpu1_nios2_oci_td_mode:mpsoc_cpu1_nios2_oci_trc_ctrl_td_mode"
261. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_itrace:the_mpsoc_cpu1_nios2_oci_itrace"
262. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_dbrk:the_mpsoc_cpu1_nios2_oci_dbrk"
263. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_xbrk:the_mpsoc_cpu1_nios2_oci_xbrk"
264. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug"
265. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci"
266. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_test_bench:the_mpsoc_cpu1_test_bench"
267. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1"
268. Port Connectivity Checks: "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic"
269. Port Connectivity Checks: "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0"
270. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy"
271. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
272. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
273. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_pib:the_mpsoc_cpu0_nios2_oci_pib"
274. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo|mpsoc_cpu0_nios2_oci_fifo_wrptr_inc:the_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc"
275. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_dtrace:the_mpsoc_cpu0_nios2_oci_dtrace|mpsoc_cpu0_nios2_oci_td_mode:mpsoc_cpu0_nios2_oci_trc_ctrl_td_mode"
276. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_itrace:the_mpsoc_cpu0_nios2_oci_itrace"
277. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_dbrk:the_mpsoc_cpu0_nios2_oci_dbrk"
278. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_xbrk:the_mpsoc_cpu0_nios2_oci_xbrk"
279. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug"
280. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci"
281. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_test_bench:the_mpsoc_cpu0_test_bench"
282. Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0"
283. Elapsed Time Per Partition
284. Analysis & Synthesis Messages
285. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 12 18:06:56 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; TopLevel                                   ;
; Top-level Entity Name              ; TopLevel                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 4,130                                      ;
;     Total combinational functions  ; 3,632                                      ;
;     Dedicated logic registers      ; 2,080                                      ;
; Total registers                    ; 2080                                       ;
; Total pins                         ; 1                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 3,168,256                                  ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; TopLevel           ; TopLevel           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                         ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                              ; Library ;
+--------------------------------------------------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; mpsoc/synthesis/mpsoc.v                                                  ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v                                                  ; mpsoc   ;
; mpsoc/synthesis/submodules/altera_reset_controller.v                     ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_controller.v                     ; mpsoc   ;
; mpsoc/synthesis/submodules/altera_reset_synchronizer.v                   ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_synchronizer.v                   ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_irq_mapper.sv                           ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_irq_mapper.sv                           ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v                     ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v                     ; mpsoc   ;
; mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv                   ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv                   ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv   ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv   ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv       ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_003.sv ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_003.sv ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_002.sv ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_002.sv ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux.sv     ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_003.sv   ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_003.sv   ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_002.sv   ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_002.sv   ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv       ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux.sv     ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_008.sv      ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_008.sv      ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_005.sv      ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_005.sv      ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_003.sv      ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_003.sv      ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv      ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv      ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv          ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv          ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv    ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv    ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv    ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv    ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv    ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv    ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv        ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv        ; mpsoc   ;
; mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v                       ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v                       ; mpsoc   ;
; mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv                  ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv                  ; mpsoc   ;
; mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv           ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv           ; mpsoc   ;
; mpsoc/synthesis/submodules/altera_merlin_master_agent.sv                 ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_master_agent.sv                 ; mpsoc   ;
; mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv             ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv             ; mpsoc   ;
; mpsoc/synthesis/submodules/altera_merlin_master_translator.sv            ; yes             ; User SystemVerilog HDL File           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_master_translator.sv            ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_sysid_1.v                               ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_sysid_1.v                               ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu1.v                                  ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v                                  ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_sysclk.v         ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_sysclk.v         ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_tck.v            ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_tck.v            ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v        ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v        ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu1_ociram_default_contents.mif        ; yes             ; User Memory Initialization File       ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_ociram_default_contents.mif        ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu1_oci_test_bench.v                   ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_oci_test_bench.v                   ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu1_rf_ram_a.mif                       ; yes             ; User Memory Initialization File       ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_rf_ram_a.mif                       ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu1_rf_ram_b.mif                       ; yes             ; User Memory Initialization File       ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_rf_ram_b.mif                       ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu1_test_bench.v                       ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_test_bench.v                       ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_ins_mem_c1.hex                          ; yes             ; User Hexadecimal (Intel-Format) File  ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_ins_mem_c1.hex                          ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_ins_mem_c1.v                            ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_ins_mem_c1.v                            ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_data_mem_shared.hex                     ; yes             ; User Hexadecimal (Intel-Format) File  ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_data_mem_shared.hex                     ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_data_mem_shared.v                       ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_data_mem_shared.v                       ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_sysid_0.v                               ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_sysid_0.v                               ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_timer_0.v                               ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_timer_0.v                               ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v                           ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v                           ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu0.v                                  ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v                                  ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_sysclk.v         ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_sysclk.v         ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_tck.v            ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_tck.v            ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v        ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v        ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu0_ociram_default_contents.mif        ; yes             ; User Memory Initialization File       ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_ociram_default_contents.mif        ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu0_oci_test_bench.v                   ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_oci_test_bench.v                   ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu0_rf_ram_a.mif                       ; yes             ; User Memory Initialization File       ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_rf_ram_a.mif                       ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu0_rf_ram_b.mif                       ; yes             ; User Memory Initialization File       ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_rf_ram_b.mif                       ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_cpu0_test_bench.v                       ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_test_bench.v                       ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_ins_mem_c0.hex                          ; yes             ; User Hexadecimal (Intel-Format) File  ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_ins_mem_c0.hex                          ; mpsoc   ;
; mpsoc/synthesis/submodules/mpsoc_ins_mem_c0.v                            ; yes             ; User Verilog HDL File                 ; D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_ins_mem_c0.v                            ; mpsoc   ;
; TopLevel.bdf                                                             ; yes             ; User Block Diagram/Schematic File     ; D:/SEM6/CO503/Lab03/mpsoc_desgin/TopLevel.bdf                                                             ;         ;
; altsyncram.tdf                                                           ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                             ;         ;
; stratix_ram_block.inc                                                    ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;         ;
; lpm_mux.inc                                                              ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                ;         ;
; lpm_decode.inc                                                           ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                             ;         ;
; aglobal131.inc                                                           ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                             ;         ;
; a_rdenreg.inc                                                            ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;         ;
; altrom.inc                                                               ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                 ;         ;
; altram.inc                                                               ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                 ;         ;
; altdpram.inc                                                             ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                               ;         ;
; db/altsyncram_ddc1.tdf                                                   ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_ddc1.tdf                                                   ;         ;
; db/decode_msa.tdf                                                        ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/decode_msa.tdf                                                        ;         ;
; db/mux_job.tdf                                                           ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/mux_job.tdf                                                           ;         ;
; db/altsyncram_j0g1.tdf                                                   ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_j0g1.tdf                                                   ;         ;
; db/altsyncram_k0g1.tdf                                                   ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_k0g1.tdf                                                   ;         ;
; altera_std_synchronizer.v                                                ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                  ;         ;
; db/altsyncram_6781.tdf                                                   ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_6781.tdf                                                   ;         ;
; sld_virtual_jtag_basic.v                                                 ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                   ;         ;
; scfifo.tdf                                                               ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                                 ;         ;
; a_regfifo.inc                                                            ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                              ;         ;
; a_dpfifo.inc                                                             ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                               ;         ;
; a_i2fifo.inc                                                             ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                               ;         ;
; a_fffifo.inc                                                             ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                               ;         ;
; a_f2fifo.inc                                                             ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                               ;         ;
; db/scfifo_jr21.tdf                                                       ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/scfifo_jr21.tdf                                                       ;         ;
; db/a_dpfifo_q131.tdf                                                     ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/a_dpfifo_q131.tdf                                                     ;         ;
; db/a_fefifo_7cf.tdf                                                      ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/a_fefifo_7cf.tdf                                                      ;         ;
; db/cntr_do7.tdf                                                          ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/cntr_do7.tdf                                                          ;         ;
; db/dpram_nl21.tdf                                                        ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/dpram_nl21.tdf                                                        ;         ;
; db/altsyncram_r1m1.tdf                                                   ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_r1m1.tdf                                                   ;         ;
; db/cntr_1ob.tdf                                                          ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/cntr_1ob.tdf                                                          ;         ;
; alt_jtag_atlantic.v                                                      ; yes             ; Encrypted Megafunction                ; c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                        ;         ;
; db/altsyncram_1vc1.tdf                                                   ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_1vc1.tdf                                                   ;         ;
; db/altsyncram_edc1.tdf                                                   ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_edc1.tdf                                                   ;         ;
; db/altsyncram_l0g1.tdf                                                   ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_l0g1.tdf                                                   ;         ;
; db/altsyncram_m0g1.tdf                                                   ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_m0g1.tdf                                                   ;         ;
; db/altsyncram_7781.tdf                                                   ; yes             ; Auto-Generated Megafunction           ; D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_7781.tdf                                                   ;         ;
; sld_hub.vhd                                                              ; yes             ; Encrypted Megafunction                ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                ;         ;
; sld_jtag_hub.vhd                                                         ; yes             ; Encrypted Megafunction                ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;         ;
; sld_rom_sr.vhd                                                           ; yes             ; Encrypted Megafunction                ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;         ;
+--------------------------------------------------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 4,130             ;
;                                             ;                   ;
; Total combinational functions               ; 3632              ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 1966              ;
;     -- 3 input functions                    ; 1017              ;
;     -- <=2 input functions                  ; 649               ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 3292              ;
;     -- arithmetic mode                      ; 340               ;
;                                             ;                   ;
; Total registers                             ; 2080              ;
;     -- Dedicated logic registers            ; 2080              ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 1                 ;
; Total memory bits                           ; 3168256           ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
; Maximum fan-out node                        ; INPUT_CLOCK~input ;
; Maximum fan-out                             ; 2386              ;
; Total fan-out                               ; 29463             ;
; Average fan-out                             ; 4.65              ;
+---------------------------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TopLevel                                                                                                         ; 3632 (1)          ; 2080 (0)     ; 3168256     ; 0            ; 0       ; 0         ; 1    ; 0            ; |TopLevel                                                                                                                                                                                                                                                                                          ; work         ;
;    |mpsoc:inst1|                                                                                                  ; 3427 (0)          ; 1950 (0)     ; 3168256     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1                                                                                                                                                                                                                                                                              ; mpsoc        ;
;       |altera_reset_controller:rst_controller_001|                                                                ; 7 (6)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                   ; mpsoc        ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                         ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                    ; mpsoc        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                        ; mpsoc        ;
;       |altera_reset_controller:rst_controller_002|                                                                ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                   ; mpsoc        ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                         ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                    ; mpsoc        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                        ; mpsoc        ;
;       |altera_reset_controller:rst_controller|                                                                    ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                       ; mpsoc        ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                         ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                        ; mpsoc        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                            ; mpsoc        ;
;       |mpsoc_cpu0:cpu0|                                                                                           ; 979 (691)         ; 581 (311)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0                                                                                                                                                                                                                                                              ; mpsoc        ;
;          |mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|                                                          ; 288 (32)          ; 270 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci                                                                                                                                                                                                                ; mpsoc        ;
;             |mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|                       ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper                                                                                                                                  ; mpsoc        ;
;                |mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|                      ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk                                                      ; mpsoc        ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|                            ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck                                                            ; mpsoc        ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy|                                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy                                                                          ; work         ;
;             |mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|                                         ; 11 (11)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg                                                                                                                                                    ; mpsoc        ;
;             |mpsoc_cpu0_nios2_oci_break:the_mpsoc_cpu0_nios2_oci_break|                                           ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_break:the_mpsoc_cpu0_nios2_oci_break                                                                                                                                                      ; mpsoc        ;
;             |mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug|                                           ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug                                                                                                                                                      ; mpsoc        ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                  ; work         ;
;             |mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|                                                 ; 113 (113)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem                                                                                                                                                            ; mpsoc        ;
;                |mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram                                                                                                   ; mpsoc        ;
;                   |altsyncram:the_altsyncram|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_6781:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6781:auto_generated                                          ; work         ;
;          |mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a|                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a                                                                                                                                                                                                 ; mpsoc        ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                       ; work         ;
;                |altsyncram_j0g1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a|altsyncram:the_altsyncram|altsyncram_j0g1:auto_generated                                                                                                                                        ; work         ;
;          |mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b|                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b                                                                                                                                                                                                 ; mpsoc        ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                       ; work         ;
;                |altsyncram_k0g1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b|altsyncram:the_altsyncram|altsyncram_k0g1:auto_generated                                                                                                                                        ; work         ;
;       |mpsoc_cpu1:cpu1|                                                                                           ; 980 (691)         ; 580 (310)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1                                                                                                                                                                                                                                                              ; mpsoc        ;
;          |mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|                                                          ; 289 (32)          ; 270 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci                                                                                                                                                                                                                ; mpsoc        ;
;             |mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|                       ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper                                                                                                                                  ; mpsoc        ;
;                |mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|                      ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk                                                      ; mpsoc        ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|                            ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck                                                            ; mpsoc        ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:mpsoc_cpu1_jtag_debug_module_phy|                                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mpsoc_cpu1_jtag_debug_module_phy                                                                          ; work         ;
;             |mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|                                         ; 11 (11)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg                                                                                                                                                    ; mpsoc        ;
;             |mpsoc_cpu1_nios2_oci_break:the_mpsoc_cpu1_nios2_oci_break|                                           ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_break:the_mpsoc_cpu1_nios2_oci_break                                                                                                                                                      ; mpsoc        ;
;             |mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug|                                           ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug                                                                                                                                                      ; mpsoc        ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                  ; work         ;
;             |mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|                                                 ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem                                                                                                                                                            ; mpsoc        ;
;                |mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram                                                                                                   ; mpsoc        ;
;                   |altsyncram:the_altsyncram|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_7781:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_7781:auto_generated                                          ; work         ;
;          |mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a|                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a                                                                                                                                                                                                 ; mpsoc        ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                       ; work         ;
;                |altsyncram_l0g1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a|altsyncram:the_altsyncram|altsyncram_l0g1:auto_generated                                                                                                                                        ; work         ;
;          |mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b|                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b                                                                                                                                                                                                 ; mpsoc        ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                       ; work         ;
;                |altsyncram_m0g1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b|altsyncram:the_altsyncram|altsyncram_m0g1:auto_generated                                                                                                                                        ; work         ;
;       |mpsoc_data_mem_shared:data_mem_shared|                                                                     ; 71 (1)            ; 2 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared                                                                                                                                                                                                                                        ; mpsoc        ;
;          |altsyncram:the_altsyncram|                                                                              ; 70 (0)            ; 2 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared|altsyncram:the_altsyncram                                                                                                                                                                                                              ; work         ;
;             |altsyncram_1vc1:auto_generated|                                                                      ; 70 (0)            ; 2 (2)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared|altsyncram:the_altsyncram|altsyncram_1vc1:auto_generated                                                                                                                                                                               ; work         ;
;                |decode_msa:decode3|                                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared|altsyncram:the_altsyncram|altsyncram_1vc1:auto_generated|decode_msa:decode3                                                                                                                                                            ; work         ;
;                |mux_job:mux2|                                                                                     ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared|altsyncram:the_altsyncram|altsyncram_1vc1:auto_generated|mux_job:mux2                                                                                                                                                                  ; work         ;
;       |mpsoc_ins_mem_c0:ins_mem_c0|                                                                               ; 69 (1)            ; 2 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0                                                                                                                                                                                                                                                  ; mpsoc        ;
;          |altsyncram:the_altsyncram|                                                                              ; 68 (0)            ; 2 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; work         ;
;             |altsyncram_ddc1:auto_generated|                                                                      ; 68 (0)            ; 2 (2)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0|altsyncram:the_altsyncram|altsyncram_ddc1:auto_generated                                                                                                                                                                                         ; work         ;
;                |decode_msa:decode3|                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0|altsyncram:the_altsyncram|altsyncram_ddc1:auto_generated|decode_msa:decode3                                                                                                                                                                      ; work         ;
;                |mux_job:mux2|                                                                                     ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0|altsyncram:the_altsyncram|altsyncram_ddc1:auto_generated|mux_job:mux2                                                                                                                                                                            ; work         ;
;       |mpsoc_ins_mem_c1:ins_mem_c1|                                                                               ; 69 (1)            ; 2 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1                                                                                                                                                                                                                                                  ; mpsoc        ;
;          |altsyncram:the_altsyncram|                                                                              ; 68 (0)            ; 2 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; work         ;
;             |altsyncram_edc1:auto_generated|                                                                      ; 68 (0)            ; 2 (2)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1|altsyncram:the_altsyncram|altsyncram_edc1:auto_generated                                                                                                                                                                                         ; work         ;
;                |decode_msa:decode3|                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1|altsyncram:the_altsyncram|altsyncram_edc1:auto_generated|decode_msa:decode3                                                                                                                                                                      ; work         ;
;                |mux_job:mux2|                                                                                     ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1|altsyncram:the_altsyncram|altsyncram_edc1:auto_generated|mux_job:mux2                                                                                                                                                                            ; work         ;
;       |mpsoc_jtag_uart_0:jtag_uart_0|                                                                             ; 144 (38)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                ; mpsoc        ;
;          |alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|                                                  ; 55 (55)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                          ; work         ;
;          |mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r                                                                                                                                                                                      ; mpsoc        ;
;             |scfifo:rfifo|                                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                              ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                 ; work         ;
;                         |cntr_do7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                            ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                   ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                         ; work         ;
;                      |dpram_nl21:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                      ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                          ; work         ;
;          |mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w                                                                                                                                                                                      ; mpsoc        ;
;             |scfifo:wfifo|                                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                              ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                 ; work         ;
;                         |cntr_do7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                            ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                   ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                         ; work         ;
;                      |dpram_nl21:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                      ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                          ; work         ;
;       |mpsoc_jtag_uart_0:jtag_uart_1|                                                                             ; 141 (35)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1                                                                                                                                                                                                                                                ; mpsoc        ;
;          |alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|                                                  ; 55 (55)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                          ; work         ;
;          |mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r                                                                                                                                                                                      ; mpsoc        ;
;             |scfifo:rfifo|                                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                              ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                 ; work         ;
;                         |cntr_do7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                            ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                   ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                         ; work         ;
;                      |dpram_nl21:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                      ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                          ; work         ;
;          |mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w                                                                                                                                                                                      ; mpsoc        ;
;             |scfifo:wfifo|                                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                              ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                 ; work         ;
;                         |cntr_do7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                            ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                   ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                         ; work         ;
;                      |dpram_nl21:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                      ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                          ; work         ;
;       |mpsoc_mm_interconnect_0:mm_interconnect_0|                                                                 ; 699 (0)           ; 269 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                    ; mpsoc        ;
;          |altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                    ; mpsoc        ;
;          |altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 11 (11)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                    ; mpsoc        ;
;          |altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 7 (7)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                        ; mpsoc        ;
;          |altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                             ; mpsoc        ;
;          |altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 8 (8)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                             ; mpsoc        ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                             ; mpsoc        ;
;          |altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                             ; mpsoc        ;
;          |altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                     ; mpsoc        ;
;          |altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                     ; mpsoc        ;
;          |altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                ; mpsoc        ;
;          |altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                ; mpsoc        ;
;          |altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                             ; mpsoc        ;
;          |altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                      ; mpsoc        ;
;          |altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent                                                                                                                                             ; mpsoc        ;
;          |altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                      ; mpsoc        ;
;          |altera_merlin_master_translator:cpu0_data_master_translator|                                            ; 14 (14)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator                                                                                                                                                                        ; mpsoc        ;
;          |altera_merlin_master_translator:cpu0_instruction_master_translator|                                     ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator                                                                                                                                                                 ; mpsoc        ;
;          |altera_merlin_master_translator:cpu1_data_master_translator|                                            ; 14 (14)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_data_master_translator                                                                                                                                                                        ; mpsoc        ;
;          |altera_merlin_master_translator:cpu1_instruction_master_translator|                                     ; 8 (8)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_instruction_master_translator                                                                                                                                                                 ; mpsoc        ;
;          |altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                         ; mpsoc        ;
;          |altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                         ; mpsoc        ;
;          |altera_merlin_slave_agent:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                  ; mpsoc        ;
;          |altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                          ; mpsoc        ;
;          |altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                          ; mpsoc        ;
;          |altera_merlin_slave_translator:cpu0_jtag_debug_module_translator|                                       ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator                                                                                                                                                                   ; mpsoc        ;
;          |altera_merlin_slave_translator:cpu1_jtag_debug_module_translator|                                       ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator                                                                                                                                                                   ; mpsoc        ;
;          |altera_merlin_slave_translator:data_mem_shared_s1_translator|                                           ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_mem_shared_s1_translator                                                                                                                                                                       ; mpsoc        ;
;          |altera_merlin_slave_translator:ins_mem_c0_s1_translator|                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ins_mem_c0_s1_translator                                                                                                                                                                            ; mpsoc        ;
;          |altera_merlin_slave_translator:ins_mem_c1_s1_translator|                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ins_mem_c1_s1_translator                                                                                                                                                                            ; mpsoc        ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                            ; mpsoc        ;
;          |altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|                                ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator                                                                                                                                                            ; mpsoc        ;
;          |altera_merlin_slave_translator:sysid_0_control_slave_translator|                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_0_control_slave_translator                                                                                                                                                                    ; mpsoc        ;
;          |altera_merlin_slave_translator:sysid_1_control_slave_translator|                                        ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_1_control_slave_translator                                                                                                                                                                    ; mpsoc        ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                   ; 8 (8)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                               ; mpsoc        ;
;          |altera_merlin_slave_translator:timer_1_s1_translator|                                                   ; 5 (5)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                               ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_addr_router:addr_router|                                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                    ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_addr_router_001:addr_router_001|                                                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                            ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_addr_router_002:addr_router_002|                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_002:addr_router_002                                                                                                                                                                            ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_addr_router_003:addr_router_003|                                                ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_003:addr_router_003                                                                                                                                                                            ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_002|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_002                                                                                                                                                                          ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                              ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                          ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                      ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_003|                                          ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_003                                                                                                                                                                      ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                                  ; 60 (56)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                              ; mpsoc        ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                 ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|                                                  ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005                                                                                                                                                                              ; mpsoc        ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                 ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_007|                                                  ; 61 (57)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_007                                                                                                                                                                              ; mpsoc        ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                 ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                      ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                  ; mpsoc        ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                     ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|                                              ; 110 (96)          ; 9 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002                                                                                                                                                                          ; mpsoc        ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 14 (9)            ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                             ; mpsoc        ;
;                |altera_merlin_arb_adder:adder|                                                                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                               ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                          ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_005|                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_005                                                                                                                                                                          ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_007|                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_007                                                                                                                                                                          ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                              ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002|                                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002                                                                                                                                                                      ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                  ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                              ; 54 (54)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                          ; mpsoc        ;
;          |mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_003|                                              ; 55 (55)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_003                                                                                                                                                                          ; mpsoc        ;
;       |mpsoc_timer_0:timer_0|                                                                                     ; 129 (129)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_timer_0:timer_0                                                                                                                                                                                                                                                        ; mpsoc        ;
;       |mpsoc_timer_0:timer_1|                                                                                     ; 127 (127)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|mpsoc:inst1|mpsoc_timer_0:timer_1                                                                                                                                                                                                                                                        ; mpsoc        ;
;    |sld_hub:auto_hub|                                                                                             ; 204 (1)           ; 130 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub                                                                                                                                                                                                                                                                         ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                              ; 203 (161)         ; 130 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                            ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                ; 25 (25)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                    ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                              ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                  ; work         ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------+
; Name                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------+
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6781:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; mpsoc_cpu0_ociram_default_contents.mif ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a|altsyncram:the_altsyncram|altsyncram_j0g1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; mpsoc_cpu0_rf_ram_a.mif                ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b|altsyncram:the_altsyncram|altsyncram_k0g1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; mpsoc_cpu0_rf_ram_b.mif                ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_7781:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; mpsoc_cpu1_ociram_default_contents.mif ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a|altsyncram:the_altsyncram|altsyncram_l0g1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; mpsoc_cpu1_rf_ram_a.mif                ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b|altsyncram:the_altsyncram|altsyncram_m0g1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; mpsoc_cpu1_rf_ram_b.mif                ;
; mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared|altsyncram:the_altsyncram|altsyncram_1vc1:auto_generated|ALTSYNCRAM                                                                                                                                      ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; mpsoc_data_mem_shared.hex              ;
; mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0|altsyncram:the_altsyncram|altsyncram_ddc1:auto_generated|ALTSYNCRAM                                                                                                                                                ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; mpsoc_ins_mem_c0.hex                   ;
; mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1|altsyncram:the_altsyncram|altsyncram_edc1:auto_generated|ALTSYNCRAM                                                                                                                                                ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; mpsoc_ins_mem_c1.hex                   ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                   ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                   ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                   ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                           ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                        ; IP Include File                  ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; Altera ; Qsys                               ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1                                                                                                                                                  ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0                                                                                                                                  ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1                                                                                                                                  ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared                                                                                                            ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0                                                                                                                      ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1                                                                                                                      ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_irq_mapper:irq_mapper                                                                                                                      ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_irq_mapper:irq_mapper_001                                                                                                                  ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0                                                                                                                    ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1                                                                                                                    ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0                                                                                                        ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router:addr_router                                                        ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_001:addr_router_001                                                ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_002:addr_router_002                                                ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_003:addr_router_003                                                ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                  ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                          ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_002                                              ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_003                                          ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                      ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                  ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002                                              ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003                                              ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_004                                              ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005                                                  ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_006                                              ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_007                                                  ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_008                                              ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_009                                              ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_010                                              ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator                                            ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent                 ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator                                     ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent          ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator                                       ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent             ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo        ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_data_master_translator                                            ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent                 ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_instruction_master_translator                                     ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent          ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator                                       ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent             ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo        ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_mem_shared_s1_translator                                           ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_mem_shared_s1_translator_avalon_universal_slave_0_agent                 ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo            ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router:id_router                                                            ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router:id_router_001                                                        ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_002:id_router_002                                                    ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_003:id_router_003                                                    ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_003:id_router_004                                                    ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_005:id_router_005                                                    ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_003:id_router_006                                                    ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_005:id_router_007                                                    ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_008:id_router_008                                                    ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_008:id_router_009                                                    ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_008:id_router_010                                                    ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ins_mem_c0_s1_translator                                                ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent                      ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                 ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ins_mem_c1_s1_translator                                                ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent                      ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                 ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent      ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator                                ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent      ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                  ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                              ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002                                          ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003                                          ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_004                                          ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_005                                              ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_006                                          ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_007                                              ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_008                                          ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_009                                          ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_010                                          ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                      ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                              ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_002                                                  ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_003                                              ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_0_control_slave_translator                                        ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent              ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo         ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_1_control_slave_translator                                        ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent              ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo         ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                   ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent                         ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                   ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_translator_avalon_universal_slave_0_agent                         ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|altera_reset_controller:rst_controller                                                                                                           ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|altera_reset_controller:rst_controller_001                                                                                                       ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|altera_reset_controller:rst_controller_002                                                                                                       ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_sysid_0:sysid_0                                                                                                                            ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_sysid_1:sysid_1                                                                                                                            ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_timer                ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_timer_0:timer_0                                                                                                                            ; mpsoc/synthesis/../../mpsoc.qsys ;
; Altera ; altera_avalon_timer                ; 13.1    ; N/A          ; N/A          ; |TopLevel|mpsoc:inst1|mpsoc_timer_0:timer_1                                                                                                                            ; mpsoc/synthesis/../../mpsoc.qsys ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_007|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|locked[0..3]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_0_control_slave_translator|av_readdata_pre[3,5,11,14,16..21,23,24,27,28,31]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ins_mem_c1_s1_translator|av_chipselect_pre                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_1_control_slave_translator|av_readdata_pre[3,5,11,14,16..21,23,24,27,28,31]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_chipselect_pre                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_mem_shared_s1_translator|av_chipselect_pre                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ins_mem_c0_s1_translator|av_chipselect_pre                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[0,2..15,17..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ipending_reg[0,2..15,17..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|R_ctrl_custom                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_im:the_mpsoc_cpu1_nios2_oci_im|trc_im_addr[0..6]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_im:the_mpsoc_cpu1_nios2_oci_im|trc_wrap                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_dbrk:the_mpsoc_cpu1_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_dbrk:the_mpsoc_cpu1_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_dbrk:the_mpsoc_cpu1_nios2_oci_dbrk|dbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_xbrk:the_mpsoc_cpu1_nios2_oci_xbrk|xbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[0,2..15,17..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ipending_reg[0,2..15,17..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|R_ctrl_custom                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_im:the_mpsoc_cpu0_nios2_oci_im|trc_im_addr[0..6]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_im:the_mpsoc_cpu0_nios2_oci_im|trc_wrap                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_dbrk:the_mpsoc_cpu0_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_dbrk:the_mpsoc_cpu0_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_dbrk:the_mpsoc_cpu0_nios2_oci_dbrk|dbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_xbrk:the_mpsoc_cpu0_nios2_oci_xbrk|xbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                         ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[2..15,17..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[2..15,17..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                         ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[2]                                                                                     ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[3]                                                                                     ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[3]                                                                                     ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[4]                                                                                     ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[4]                                                                                     ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[5]                                                                                     ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[5]                                                                                     ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[6]                                                                                     ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[6]                                                                                     ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[7]                                                                                     ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[7]                                                                                     ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[8]                                                                                     ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[8]                                                                                     ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[9]                                                                                     ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[9]                                                                                     ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[10]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[10]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[11]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[11]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[12]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[12]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[13]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[13]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[14]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[14]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[15]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[15]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[17]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[17]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[18]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[18]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[19]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[19]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[20]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[20]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[21]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[21]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[22]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[22]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[23]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[23]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[24]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[24]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[25]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[25]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[26]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[26]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[27]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[27]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[28]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[28]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[29]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[29]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[30]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[30]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[31]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[31]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[0]                                                                                     ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[2]                                                                                     ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[3]                                                                                     ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[3]                                                                                     ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[4]                                                                                     ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[4]                                                                                     ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[5]                                                                                     ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[5]                                                                                     ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[6]                                                                                     ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[6]                                                                                     ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[7]                                                                                     ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[7]                                                                                     ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[8]                                                                                     ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[8]                                                                                     ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[9]                                                                                     ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[9]                                                                                     ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[10]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[10]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[11]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[11]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[12]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[12]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[13]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[13]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[14]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[14]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[15]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[15]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[17]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[17]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[18]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[18]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[19]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[19]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[20]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[20]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[21]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[21]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[22]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[22]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[23]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[23]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[24]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[24]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[25]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[25]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[26]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[26]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[27]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[27]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[28]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[28]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[29]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[29]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[30]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[30]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[31]                                                                                    ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[31]                                                                                    ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[0]                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                          ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                          ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                     ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                     ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                          ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                          ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                     ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                     ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                             ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                             ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                             ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                             ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                             ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                             ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                             ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                             ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_0_control_slave_translator|av_readdata_pre[0..2,4,8..10,12,13,15,22,25,26,29]                                                                 ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_0_control_slave_translator|av_readdata_pre[30]                                                                                                ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_1_control_slave_translator|av_readdata_pre[1,2,4,8..10,12,13,15,22,25,26,29]                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_1_control_slave_translator|av_readdata_pre[30]                                                                                                ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                             ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                             ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                             ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                             ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                             ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                             ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                             ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                             ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                            ; Merged with mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                     ; Merged with mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator|waitrequest_reset_override                                                                                        ; Merged with mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ins_mem_c0_s1_translator|waitrequest_reset_override                                                                                                 ; Merged with mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                 ; Merged with mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_0_control_slave_translator|waitrequest_reset_override                                                                                         ; Merged with mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                    ; Merged with mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                         ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                         ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                            ; Merged with mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                     ; Merged with mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator|waitrequest_reset_override                                                                                        ; Merged with mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ins_mem_c1_s1_translator|waitrequest_reset_override                                                                                                 ; Merged with mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                 ; Merged with mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_1_control_slave_translator|waitrequest_reset_override                                                                                         ; Merged with mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|waitrequest_reset_override                                                                                                    ; Merged with mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]          ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]          ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                   ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                   ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                   ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                   ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_mem_shared_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]              ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_mem_shared_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]              ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_mem_shared_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]              ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_mem_shared_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]              ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]   ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]   ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]   ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                     ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                     ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                      ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                      ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                      ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                      ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                          ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                          ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]           ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]           ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]           ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]           ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]          ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]          ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                   ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                   ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                   ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                   ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                  ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]   ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]   ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]   ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                     ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                     ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                      ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                      ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                      ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                      ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                          ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                          ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]           ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]           ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]           ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]           ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_1_control_slave_translator|av_readdata_pre[6]                                                                                                 ; Merged with mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_1_control_slave_translator|av_readdata_pre[0]                                                                                                 ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_break:the_mpsoc_cpu1_nios2_oci_break|trigger_state                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_break:the_mpsoc_cpu0_nios2_oci_break|trigger_state                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_mem_shared_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_mem_shared_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_dbrk:the_mpsoc_cpu1_nios2_oci_dbrk|dbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_dbrk:the_mpsoc_cpu0_nios2_oci_dbrk|dbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_break:the_mpsoc_cpu1_nios2_oci_break|trigbrktype                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_break:the_mpsoc_cpu0_nios2_oci_break|trigbrktype                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                             ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                         ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|share_count_zero_flag                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_007|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|share_count[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_007|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|DRsize.011 ; Merged with mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|DRsize.001 ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|DRsize.011 ; Merged with mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|DRsize.001 ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 633                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_dbrk:the_mpsoc_cpu1_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_dbrk:the_mpsoc_cpu1_nios2_oci_dbrk|dbrk_break,                                                                                            ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_break:the_mpsoc_cpu1_nios2_oci_break|trigbrktype                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_dbrk:the_mpsoc_cpu0_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_dbrk:the_mpsoc_cpu0_nios2_oci_dbrk|dbrk_break,                                                                                            ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_break:the_mpsoc_cpu0_nios2_oci_break|trigbrktype                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                        ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]           ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                   ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                                    ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                      ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                 ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]   ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                                 ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                   ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                        ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]           ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                       ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                   ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                                    ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                      ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                 ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]   ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                            ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_mem_shared_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]              ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                                 ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                   ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                       ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[19]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[19]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[18]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[18]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[17]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[17]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[15]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[15]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[14]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[14]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[13]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[13]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[12]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[12]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[11]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[11]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[10]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[10]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[9]                                                                                                                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[9]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[8]                                                                                                                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[8]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[7]                                                                                                                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[7]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[6]                                                                                                                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[6]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[5]                                                                                                                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[5]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[4]                                                                                                                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[4]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[3]                                                                                                                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[3]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[2]                                                                                                                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[2]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_dbrk:the_mpsoc_cpu1_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_break:the_mpsoc_cpu1_nios2_oci_break|trigger_state                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[31]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[31]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[30]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[30]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[29]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[29]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[28]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[28]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[27]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[27]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[26]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[26]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[25]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[25]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[24]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[24]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[23]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[23]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[22]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[22]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[21]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[21]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[20]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[20]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[19]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[19]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[18]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[18]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[17]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[17]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[15]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[15]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[14]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[14]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[13]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[13]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[12]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[12]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[11]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[11]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[10]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[10]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[9]                                                                                                                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[9]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[8]                                                                                                                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[8]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[7]                                                                                                                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[7]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[6]                                                                                                                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[6]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[5]                                                                                                                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[5]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[4]                                                                                                                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[4]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[3]                                                                                                                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[3]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|W_ienable_reg[2]                                                                                                                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[2]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_dbrk:the_mpsoc_cpu0_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_break:the_mpsoc_cpu0_nios2_oci_break|trigger_state                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[31]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[31]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                        ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                        ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                        ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                        ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                   ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                   ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                   ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                   ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                        ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                        ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                        ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                        ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                   ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                   ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                   ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                   ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                     ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                  ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                       ; Lost Fanouts              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                         ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[30]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[30]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[29]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[29]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[28]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[28]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[27]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[27]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[26]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[26]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[25]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[25]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[24]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[24]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[23]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[23]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[22]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[22]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[21]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[21]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|W_ienable_reg[20]                                                                                                                                                                                          ; Stuck at GND              ; mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[20]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                       ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                  ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                           ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                             ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                   ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                     ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                        ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                          ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                       ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                  ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                   ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                     ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                        ; Stuck at GND              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                          ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                          ; Stuck at VCC              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                   ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                      ; Stuck at VCC              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                               ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|share_count_zero_flag                                                                                                  ; Stuck at VCC              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|share_count[0]                                                                                                           ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|share_count_zero_flag                                                                                                      ; Stuck at VCC              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|share_count[0]                                                                                                               ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_007|share_count_zero_flag                                                                                                      ; Stuck at VCC              ; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_007|share_count[0]                                                                                                               ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|DRsize.101 ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|DRsize.101 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2080  ;
; Number of registers using Synchronous Clear  ; 115   ;
; Number of registers using Synchronous Load   ; 386   ;
; Number of registers using Asynchronous Clear ; 1450  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 978   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mpsoc:inst1|mpsoc_timer_0:timer_0|internal_counter[0]                                                                                                            ; 3       ;
; mpsoc:inst1|mpsoc_timer_0:timer_0|internal_counter[1]                                                                                                            ; 3       ;
; mpsoc:inst1|mpsoc_timer_0:timer_0|internal_counter[2]                                                                                                            ; 3       ;
; mpsoc:inst1|mpsoc_timer_0:timer_0|internal_counter[3]                                                                                                            ; 3       ;
; mpsoc:inst1|mpsoc_timer_0:timer_0|internal_counter[6]                                                                                                            ; 3       ;
; mpsoc:inst1|mpsoc_timer_0:timer_0|internal_counter[8]                                                                                                            ; 3       ;
; mpsoc:inst1|mpsoc_timer_0:timer_0|internal_counter[9]                                                                                                            ; 3       ;
; mpsoc:inst1|mpsoc_timer_0:timer_0|internal_counter[14]                                                                                                           ; 3       ;
; mpsoc:inst1|mpsoc_timer_0:timer_0|internal_counter[15]                                                                                                           ; 3       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|internal_counter[0]                                                                                                            ; 3       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|internal_counter[1]                                                                                                            ; 3       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|internal_counter[2]                                                                                                            ; 3       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|internal_counter[3]                                                                                                            ; 3       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|internal_counter[6]                                                                                                            ; 3       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|internal_counter[8]                                                                                                            ; 3       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|internal_counter[9]                                                                                                            ; 3       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|internal_counter[14]                                                                                                           ; 3       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|internal_counter[15]                                                                                                           ; 3       ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                         ; 11      ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                         ; 11      ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|hbreak_enabled                                                                                                                       ; 9       ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                  ; 3       ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|hbreak_enabled                                                                                                                       ; 9       ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|t_dav                                                                                                                  ; 3       ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst2                                                             ; 3       ;
; mpsoc:inst1|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                           ; 1       ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst2                                                             ; 3       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|r_sync_rst_chain[1]                                                                                       ; 1       ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|i_read                                                                                                                               ; 8       ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|F_pc[16]                                                                                                                             ; 3       ;
; mpsoc:inst1|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                           ; 2       ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                             ; 13      ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                         ; 7       ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_mem_shared_s1_translator|waitrequest_reset_override                    ; 2       ;
; mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                        ; 1       ;
; mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                        ; 4       ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|i_read                                                                                                                               ; 8       ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|F_pc[15]                                                                                                                             ; 5       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|r_sync_rst_chain[2]                                                                                       ; 2       ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                             ; 14      ;
; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|av_waitrequest                                                                                                         ; 8       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                    ; 1       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                    ; 4       ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]         ; 2       ;
; mpsoc:inst1|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                           ; 1       ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[16]            ; 2       ;
; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg|oci_ienable[1]             ; 2       ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                        ; 1       ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|r_sync_rst_chain[3]                                                                                       ; 1       ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[16]            ; 2       ;
; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg|oci_ienable[1]             ; 2       ;
; mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                    ; 1       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                       ; 1       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                       ; 2       ;
; mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                        ; 1       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                    ; 1       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                    ; 1       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                    ; 4       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                       ; 1       ;
; mpsoc:inst1|mpsoc_timer_0:timer_0|period_l_register[0]                                                                                                           ; 2       ;
; mpsoc:inst1|mpsoc_timer_0:timer_0|period_l_register[1]                                                                                                           ; 2       ;
; mpsoc:inst1|mpsoc_timer_0:timer_0|period_l_register[2]                                                                                                           ; 2       ;
; mpsoc:inst1|mpsoc_timer_0:timer_0|period_l_register[3]                                                                                                           ; 2       ;
; mpsoc:inst1|mpsoc_timer_0:timer_0|period_l_register[6]                                                                                                           ; 2       ;
; mpsoc:inst1|mpsoc_timer_0:timer_0|period_l_register[8]                                                                                                           ; 2       ;
; mpsoc:inst1|mpsoc_timer_0:timer_0|period_l_register[9]                                                                                                           ; 2       ;
; mpsoc:inst1|mpsoc_timer_0:timer_0|period_l_register[14]                                                                                                          ; 2       ;
; mpsoc:inst1|mpsoc_timer_0:timer_0|period_l_register[15]                                                                                                          ; 2       ;
; mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ; 1       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|period_l_register[0]                                                                                                           ; 2       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|period_l_register[1]                                                                                                           ; 2       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|period_l_register[2]                                                                                                           ; 2       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|period_l_register[3]                                                                                                           ; 2       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|period_l_register[6]                                                                                                           ; 2       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|period_l_register[8]                                                                                                           ; 2       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|period_l_register[9]                                                                                                           ; 2       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|period_l_register[14]                                                                                                          ; 2       ;
; mpsoc:inst1|mpsoc_timer_0:timer_1|period_l_register[15]                                                                                                          ; 2       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; 1       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                    ; 1       ;
; mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; 1       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; 1       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                    ; 1       ;
; mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ; 1       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; 1       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; 1       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; 1       ;
; mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                     ; 3       ;
; Total number of inverted registers = 95                                                                                                                          ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|readdata[0]                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|readdata[0]                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|D_iw[13]                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|av_ld_byte0_data[7]                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|av_ld_byte1_data[7]                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|D_iw[4]                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|av_ld_byte0_data[5]                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|av_ld_byte1_data[1]                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|d_byteenable[1]                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_0_control_slave_translator|wait_latency_counter[0]                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|d_byteenable[0]                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_1_control_slave_translator|wait_latency_counter[0]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|E_src2[15]                                                                                                                                                                                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|E_src1[29]                                                                                                                                                                                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|E_src1[18]                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|E_shift_rot_result[18]                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|E_src2[2]                                                                                                                                                                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|E_src1[27]                                                                                                                                                                                               ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|E_src1[15]                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|E_shift_rot_result[17]                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|MonDReg[1]                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|MonDReg[2]                                                                                             ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|MonDReg[23]                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|MonDReg[5]                                                                                             ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|W_alu_result[0]                                                                                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|W_control_rd_data[1]                                                                                                                                                                                     ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|W_alu_result[6]                                                                                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|W_control_rd_data[1]                                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|E_src2[17]                                                                                                                                                                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|E_src2[21]                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|d_writedata[31]                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|d_writedata[24]                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|sr[10] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|sr[21] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|sr[5]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|sr[26] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|MonAReg[10]                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|MonAReg[3]                                                                                             ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|F_pc[10]                                                                                                                                                                                                 ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|W_alu_result[27]                                                                                                                                                                                         ;
; 5:1                ; 13 bits   ; 39 LEs        ; 39 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|W_alu_result[31]                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|F_pc[14]                                                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_break:the_mpsoc_cpu0_nios2_oci_break|break_readreg[15]                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_break:the_mpsoc_cpu1_nios2_oci_break|break_readreg[26]                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|d_byteenable[3]                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|d_byteenable[2]                                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_002:id_router_002|src_channel[0]                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|E_logic_result[26]                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|E_logic_result[15]                                                                                                                                                                                       ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|W_rf_wr_data[20]                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|W_rf_wr_data[16]                                                                                                                                                                                         ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|W_rf_wr_data[14]                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|W_rf_wr_data[1]                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TopLevel|mpsoc:inst1|mpsoc_cpu0:cpu0|D_dst_regnum[4]                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TopLevel|mpsoc:inst1|mpsoc_cpu1:cpu1|D_dst_regnum[4]                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_003:addr_router_003|src_channel[1]                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |TopLevel|mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_001:addr_router_001|src_channel[3]                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                                                                          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5]                                                                                                                                                   ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                     ;
; 12:1               ; 6 bits    ; 48 LEs        ; 18 LEs               ; 30 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                            ;
; 44:1               ; 4 bits    ; 116 LEs       ; 56 LEs               ; 60 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0|altsyncram:the_altsyncram|altsyncram_ddc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a|altsyncram:the_altsyncram|altsyncram_j0g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b|altsyncram:the_altsyncram|altsyncram_k0g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6781:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared|altsyncram:the_altsyncram|altsyncram_1vc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1|altsyncram:the_altsyncram|altsyncram_edc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a|altsyncram:the_altsyncram|altsyncram_l0g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b|altsyncram:the_altsyncram|altsyncram_m0g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_7781:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_008 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_009 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_010 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller_002 ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0 ;
+----------------+----------------------+----------------------------------------------+
; Parameter Name ; Value                ; Type                                         ;
+----------------+----------------------+----------------------------------------------+
; INIT_FILE      ; mpsoc_ins_mem_c0.hex ; String                                       ;
+----------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; mpsoc_ins_mem_c0.hex ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 32768                ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_ddc1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                   ; Type                                                                                       ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
; lpm_file       ; mpsoc_cpu0_rf_ram_a.mif ; String                                                                                     ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                                             ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT               ; Untyped                                                                                          ;
; WIDTH_A                            ; 32                      ; Signed Integer                                                                                   ;
; WIDTHAD_A                          ; 5                       ; Signed Integer                                                                                   ;
; NUMWORDS_A                         ; 32                      ; Signed Integer                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; WIDTH_B                            ; 32                      ; Signed Integer                                                                                   ;
; WIDTHAD_B                          ; 5                       ; Signed Integer                                                                                   ;
; NUMWORDS_B                         ; 32                      ; Signed Integer                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0                  ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0                  ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                       ; Untyped                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                          ;
; INIT_FILE                          ; mpsoc_cpu0_rf_ram_a.mif ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_j0g1         ; Untyped                                                                                          ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                   ; Type                                                                                       ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
; lpm_file       ; mpsoc_cpu0_rf_ram_b.mif ; String                                                                                     ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                                             ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT               ; Untyped                                                                                          ;
; WIDTH_A                            ; 32                      ; Signed Integer                                                                                   ;
; WIDTHAD_A                          ; 5                       ; Signed Integer                                                                                   ;
; NUMWORDS_A                         ; 32                      ; Signed Integer                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; WIDTH_B                            ; 32                      ; Signed Integer                                                                                   ;
; WIDTHAD_B                          ; 5                       ; Signed Integer                                                                                   ;
; NUMWORDS_B                         ; 32                      ; Signed Integer                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0                  ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0                  ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                       ; Untyped                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                          ;
; INIT_FILE                          ; mpsoc_cpu0_rf_ram_b.mif ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_k0g1         ; Untyped                                                                                          ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram ;
+----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                  ; Type                                                                                                                                                                      ;
+----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; mpsoc_cpu0_ociram_default_contents.mif ; String                                                                                                                                                                    ;
+----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                                                                            ;
+------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                            ; Untyped                                                                                                                                                                         ;
; WIDTH_A                            ; 32                                     ; Signed Integer                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                                      ; Signed Integer                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                                    ; Signed Integer                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                                                                         ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                                                                         ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                                      ; Signed Integer                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                                                                         ;
; INIT_FILE                          ; mpsoc_cpu0_ociram_default_contents.mif ; Untyped                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                      ; Signed Integer                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_6781                        ; Untyped                                                                                                                                                                         ;
+------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                            ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                            ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                            ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                    ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                    ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                 ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                              ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                 ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                              ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared ;
+----------------+---------------------------+---------------------------------------------------+
; Parameter Name ; Value                     ; Type                                              ;
+----------------+---------------------------+---------------------------------------------------+
; INIT_FILE      ; mpsoc_data_mem_shared.hex ; String                                            ;
+----------------+---------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                    ;
+------------------------------------+---------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                 ;
; WIDTH_A                            ; 32                        ; Signed Integer                                          ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                          ;
; NUMWORDS_A                         ; 32768                     ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                 ;
; WIDTH_B                            ; 1                         ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 4                         ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                 ;
; INIT_FILE                          ; mpsoc_data_mem_shared.hex ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 32768                     ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_1vc1           ; Untyped                                                 ;
+------------------------------------+---------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1 ;
+----------------+----------------------+----------------------------------------------+
; Parameter Name ; Value                ; Type                                         ;
+----------------+----------------------+----------------------------------------------+
; INIT_FILE      ; mpsoc_ins_mem_c1.hex ; String                                       ;
+----------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; mpsoc_ins_mem_c1.hex ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 32768                ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_edc1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                   ; Type                                                                                       ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
; lpm_file       ; mpsoc_cpu1_rf_ram_a.mif ; String                                                                                     ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                                             ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT               ; Untyped                                                                                          ;
; WIDTH_A                            ; 32                      ; Signed Integer                                                                                   ;
; WIDTHAD_A                          ; 5                       ; Signed Integer                                                                                   ;
; NUMWORDS_A                         ; 32                      ; Signed Integer                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; WIDTH_B                            ; 32                      ; Signed Integer                                                                                   ;
; WIDTHAD_B                          ; 5                       ; Signed Integer                                                                                   ;
; NUMWORDS_B                         ; 32                      ; Signed Integer                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0                  ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0                  ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                       ; Untyped                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                          ;
; INIT_FILE                          ; mpsoc_cpu1_rf_ram_a.mif ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_l0g1         ; Untyped                                                                                          ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                   ; Type                                                                                       ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
; lpm_file       ; mpsoc_cpu1_rf_ram_b.mif ; String                                                                                     ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                                             ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT               ; Untyped                                                                                          ;
; WIDTH_A                            ; 32                      ; Signed Integer                                                                                   ;
; WIDTHAD_A                          ; 5                       ; Signed Integer                                                                                   ;
; NUMWORDS_A                         ; 32                      ; Signed Integer                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; WIDTH_B                            ; 32                      ; Signed Integer                                                                                   ;
; WIDTHAD_B                          ; 5                       ; Signed Integer                                                                                   ;
; NUMWORDS_B                         ; 32                      ; Signed Integer                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0                  ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0                  ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                       ; Untyped                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                          ;
; INIT_FILE                          ; mpsoc_cpu1_rf_ram_b.mif ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_m0g1         ; Untyped                                                                                          ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram ;
+----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                  ; Type                                                                                                                                                                      ;
+----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; mpsoc_cpu1_ociram_default_contents.mif ; String                                                                                                                                                                    ;
+----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                                                                            ;
+------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                            ; Untyped                                                                                                                                                                         ;
; WIDTH_A                            ; 32                                     ; Signed Integer                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                                      ; Signed Integer                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                                    ; Signed Integer                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                                                                         ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                                                                         ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                                      ; Signed Integer                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                                                                         ;
; INIT_FILE                          ; mpsoc_cpu1_ociram_default_contents.mif ; Untyped                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                      ; Signed Integer                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_7781                        ; Untyped                                                                                                                                                                         ;
+------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mpsoc_cpu1_jtag_debug_module_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                            ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                            ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                            ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                    ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                    ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                 ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                              ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                 ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                              ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ins_mem_c0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_mem_shared_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_1_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ins_mem_c1_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                                               ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                               ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                                                                               ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                                                                               ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                                                                               ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                                                                               ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                                               ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                               ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                               ;
; ID                        ; 1     ; Signed Integer                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                        ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                                                                        ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                                                                        ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                                                                        ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                        ;
; ID                        ; 2     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                                               ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                               ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                                                                               ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                                                                               ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                                                                               ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                                                                               ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                                               ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                               ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                               ;
; ID                        ; 3     ; Signed Integer                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                        ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                                                                        ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                                                                        ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                                                                        ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                            ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                       ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                   ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                   ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_mem_shared_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_mem_shared_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                                   ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                                   ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                                                   ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                                   ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                                                   ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                                                   ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                                   ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                                   ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                   ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                              ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                           ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                            ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                       ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                           ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                           ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                      ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                   ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                   ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                                   ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                                   ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                                                   ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                                   ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                                                   ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                                                   ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                                   ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                                   ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                   ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                              ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                           ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                           ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                           ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                      ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router:addr_router|mpsoc_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_001:addr_router_001|mpsoc_mm_interconnect_0_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_002:addr_router_002|mpsoc_mm_interconnect_0_addr_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_003:addr_router_003|mpsoc_mm_interconnect_0_addr_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router:id_router|mpsoc_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router:id_router_001|mpsoc_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_002:id_router_002|mpsoc_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_003:id_router_003|mpsoc_mm_interconnect_0_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_003:id_router_004|mpsoc_mm_interconnect_0_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_005:id_router_005|mpsoc_mm_interconnect_0_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_003:id_router_006|mpsoc_mm_interconnect_0_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_005:id_router_007|mpsoc_mm_interconnect_0_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_008:id_router_008|mpsoc_mm_interconnect_0_id_router_008_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_008:id_router_009|mpsoc_mm_interconnect_0_id_router_008_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_008:id_router_010|mpsoc_mm_interconnect_0_id_router_008_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mpsoc:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                                                                                                                ;
; Entity Instance                           ; mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0|altsyncram:the_altsyncram                                                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
; Entity Instance                           ; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a|altsyncram:the_altsyncram                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
; Entity Instance                           ; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b|altsyncram:the_altsyncram                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
; Entity Instance                           ; mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
; Entity Instance                           ; mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared|altsyncram:the_altsyncram                                                                                                                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
; Entity Instance                           ; mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1|altsyncram:the_altsyncram                                                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
; Entity Instance                           ; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a|altsyncram:the_altsyncram                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
; Entity Instance                           ; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b|altsyncram:the_altsyncram                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
; Entity Instance                           ; mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                            ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                ;
; Entity Instance            ; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                               ;
; Entity Instance            ; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                               ;
; Entity Instance            ; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                               ;
; Entity Instance            ; mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                               ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|altera_reset_controller:rst_controller_002" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_008:id_router_008|mpsoc_mm_interconnect_0_id_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_005:id_router_005|mpsoc_mm_interconnect_0_id_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_003:id_router_003|mpsoc_mm_interconnect_0_id_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_002:id_router_002|mpsoc_mm_interconnect_0_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router:id_router|mpsoc_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_003:addr_router_003|mpsoc_mm_interconnect_0_addr_router_003_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_002:addr_router_002|mpsoc_mm_interconnect_0_addr_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_001:addr_router_001|mpsoc_mm_interconnect_0_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router:addr_router|mpsoc_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                            ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c1_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                            ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_mem_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_mem_shared_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ins_mem_c0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_0_control_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                            ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                       ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                 ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                            ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                    ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                               ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ins_mem_c1_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                    ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                               ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_1_control_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                            ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                       ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                             ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                        ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                 ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                            ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                    ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                               ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_mem_shared_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                         ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                    ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ins_mem_c0_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                    ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                               ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                             ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                        ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                        ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                         ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_instruction_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                               ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_data_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                        ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                         ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                               ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_1"                                                                        ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mpsoc_cpu1_jtag_debug_module_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_pib:the_mpsoc_cpu1_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo|mpsoc_cpu1_nios2_oci_fifo_wrptr_inc:the_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_dtrace:the_mpsoc_cpu1_nios2_oci_dtrace|mpsoc_cpu1_nios2_oci_td_mode:mpsoc_cpu1_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_itrace:the_mpsoc_cpu1_nios2_oci_itrace"                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_dbrk:the_mpsoc_cpu1_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_xbrk:the_mpsoc_cpu1_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                           ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci"                         ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[15..2]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_test_bench:the_mpsoc_cpu1_test_bench" ;
+-----------------+-------+----------+--------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                            ;
+-----------------+-------+----------+--------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                       ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                       ;
+-----------------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu1:cpu1"   ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic"                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0"                                                                        ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_pib:the_mpsoc_cpu0_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo|mpsoc_cpu0_nios2_oci_fifo_wrptr_inc:the_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_dtrace:the_mpsoc_cpu0_nios2_oci_dtrace|mpsoc_cpu0_nios2_oci_td_mode:mpsoc_cpu0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_itrace:the_mpsoc_cpu0_nios2_oci_itrace"                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_dbrk:the_mpsoc_cpu0_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_xbrk:the_mpsoc_cpu0_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                           ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci"                         ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[15..2]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_test_bench:the_mpsoc_cpu0_test_bench" ;
+-----------------+-------+----------+--------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                            ;
+-----------------+-------+----------+--------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                       ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                       ;
+-----------------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "mpsoc:inst1|mpsoc_cpu0:cpu0"   ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:09     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun May 12 18:06:29 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mpsoc_design -c TopLevel
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/mpsoc.v
    Info (12023): Found entity 1: mpsoc
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_irq_mapper.sv
    Info (12023): Found entity 1: mpsoc_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_003.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_rsp_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_003.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_cmd_xbar_mux_003
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_002.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_cmd_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_008.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_id_router_008_default_decode
    Info (12023): Found entity 2: mpsoc_mm_interconnect_0_id_router_008
Info (12021): Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_005.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_id_router_005_default_decode
    Info (12023): Found entity 2: mpsoc_mm_interconnect_0_id_router_005
Info (12021): Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_003.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_id_router_003_default_decode
    Info (12023): Found entity 2: mpsoc_mm_interconnect_0_id_router_003
Info (12021): Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_id_router_002_default_decode
    Info (12023): Found entity 2: mpsoc_mm_interconnect_0_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: mpsoc_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_addr_router_003_default_decode
    Info (12023): Found entity 2: mpsoc_mm_interconnect_0_addr_router_003
Info (12021): Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_addr_router_002_default_decode
    Info (12023): Found entity 2: mpsoc_mm_interconnect_0_addr_router_002
Info (12021): Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: mpsoc_mm_interconnect_0_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: mpsoc_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: mpsoc_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_sysid_1.v
    Info (12023): Found entity 1: mpsoc_sysid_1
Info (12021): Found 21 design units, including 21 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1.v
    Info (12023): Found entity 1: mpsoc_cpu1_register_bank_a_module
    Info (12023): Found entity 2: mpsoc_cpu1_register_bank_b_module
    Info (12023): Found entity 3: mpsoc_cpu1_nios2_oci_debug
    Info (12023): Found entity 4: mpsoc_cpu1_ociram_sp_ram_module
    Info (12023): Found entity 5: mpsoc_cpu1_nios2_ocimem
    Info (12023): Found entity 6: mpsoc_cpu1_nios2_avalon_reg
    Info (12023): Found entity 7: mpsoc_cpu1_nios2_oci_break
    Info (12023): Found entity 8: mpsoc_cpu1_nios2_oci_xbrk
    Info (12023): Found entity 9: mpsoc_cpu1_nios2_oci_dbrk
    Info (12023): Found entity 10: mpsoc_cpu1_nios2_oci_itrace
    Info (12023): Found entity 11: mpsoc_cpu1_nios2_oci_td_mode
    Info (12023): Found entity 12: mpsoc_cpu1_nios2_oci_dtrace
    Info (12023): Found entity 13: mpsoc_cpu1_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: mpsoc_cpu1_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: mpsoc_cpu1_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: mpsoc_cpu1_nios2_oci_fifo
    Info (12023): Found entity 17: mpsoc_cpu1_nios2_oci_pib
    Info (12023): Found entity 18: mpsoc_cpu1_nios2_oci_im
    Info (12023): Found entity 19: mpsoc_cpu1_nios2_performance_monitors
    Info (12023): Found entity 20: mpsoc_cpu1_nios2_oci
    Info (12023): Found entity 21: mpsoc_cpu1
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: mpsoc_cpu1_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_tck.v
    Info (12023): Found entity 1: mpsoc_cpu1_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: mpsoc_cpu1_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1_oci_test_bench.v
    Info (12023): Found entity 1: mpsoc_cpu1_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1_test_bench.v
    Info (12023): Found entity 1: mpsoc_cpu1_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_ins_mem_c1.v
    Info (12023): Found entity 1: mpsoc_ins_mem_c1
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_data_mem_shared.v
    Info (12023): Found entity 1: mpsoc_data_mem_shared
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_sysid_0.v
    Info (12023): Found entity 1: mpsoc_sysid_0
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_timer_0.v
    Info (12023): Found entity 1: mpsoc_timer_0
Info (12021): Found 5 design units, including 5 entities, in source file mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v
    Info (12023): Found entity 1: mpsoc_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: mpsoc_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: mpsoc_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: mpsoc_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: mpsoc_jtag_uart_0
Info (12021): Found 21 design units, including 21 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0.v
    Info (12023): Found entity 1: mpsoc_cpu0_register_bank_a_module
    Info (12023): Found entity 2: mpsoc_cpu0_register_bank_b_module
    Info (12023): Found entity 3: mpsoc_cpu0_nios2_oci_debug
    Info (12023): Found entity 4: mpsoc_cpu0_ociram_sp_ram_module
    Info (12023): Found entity 5: mpsoc_cpu0_nios2_ocimem
    Info (12023): Found entity 6: mpsoc_cpu0_nios2_avalon_reg
    Info (12023): Found entity 7: mpsoc_cpu0_nios2_oci_break
    Info (12023): Found entity 8: mpsoc_cpu0_nios2_oci_xbrk
    Info (12023): Found entity 9: mpsoc_cpu0_nios2_oci_dbrk
    Info (12023): Found entity 10: mpsoc_cpu0_nios2_oci_itrace
    Info (12023): Found entity 11: mpsoc_cpu0_nios2_oci_td_mode
    Info (12023): Found entity 12: mpsoc_cpu0_nios2_oci_dtrace
    Info (12023): Found entity 13: mpsoc_cpu0_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: mpsoc_cpu0_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: mpsoc_cpu0_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: mpsoc_cpu0_nios2_oci_fifo
    Info (12023): Found entity 17: mpsoc_cpu0_nios2_oci_pib
    Info (12023): Found entity 18: mpsoc_cpu0_nios2_oci_im
    Info (12023): Found entity 19: mpsoc_cpu0_nios2_performance_monitors
    Info (12023): Found entity 20: mpsoc_cpu0_nios2_oci
    Info (12023): Found entity 21: mpsoc_cpu0
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: mpsoc_cpu0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: mpsoc_cpu0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: mpsoc_cpu0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0_oci_test_bench.v
    Info (12023): Found entity 1: mpsoc_cpu0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0_test_bench.v
    Info (12023): Found entity 1: mpsoc_cpu0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_ins_mem_c0.v
    Info (12023): Found entity 1: mpsoc_ins_mem_c0
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.bdf
    Info (12023): Found entity 1: TopLevel
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Info (12128): Elaborating entity "mpsoc" for hierarchy "mpsoc:inst1"
Info (12128): Elaborating entity "mpsoc_ins_mem_c0" for hierarchy "mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "mpsoc_ins_mem_c0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ddc1.tdf
    Info (12023): Found entity 1: altsyncram_ddc1
Info (12128): Elaborating entity "altsyncram_ddc1" for hierarchy "mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0|altsyncram:the_altsyncram|altsyncram_ddc1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa
Info (12128): Elaborating entity "decode_msa" for hierarchy "mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0|altsyncram:the_altsyncram|altsyncram_ddc1:auto_generated|decode_msa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_job.tdf
    Info (12023): Found entity 1: mux_job
Info (12128): Elaborating entity "mux_job" for hierarchy "mpsoc:inst1|mpsoc_ins_mem_c0:ins_mem_c0|altsyncram:the_altsyncram|altsyncram_ddc1:auto_generated|mux_job:mux2"
Info (12128): Elaborating entity "mpsoc_cpu0" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0"
Info (12128): Elaborating entity "mpsoc_cpu0_test_bench" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_test_bench:the_mpsoc_cpu0_test_bench"
Info (12128): Elaborating entity "mpsoc_cpu0_register_bank_a_module" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mpsoc_cpu0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j0g1.tdf
    Info (12023): Found entity 1: altsyncram_j0g1
Info (12128): Elaborating entity "altsyncram_j0g1" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a|altsyncram:the_altsyncram|altsyncram_j0g1:auto_generated"
Info (12128): Elaborating entity "mpsoc_cpu0_register_bank_b_module" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mpsoc_cpu0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k0g1.tdf
    Info (12023): Found entity 1: altsyncram_k0g1
Info (12128): Elaborating entity "altsyncram_k0g1" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b|altsyncram:the_altsyncram|altsyncram_k0g1:auto_generated"
Info (12128): Elaborating entity "mpsoc_cpu0_nios2_oci" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci"
Info (12128): Elaborating entity "mpsoc_cpu0_nios2_oci_debug" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "mpsoc_cpu0_nios2_ocimem" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem"
Info (12128): Elaborating entity "mpsoc_cpu0_ociram_sp_ram_module" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "mpsoc_cpu0_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6781.tdf
    Info (12023): Found entity 1: altsyncram_6781
Info (12128): Elaborating entity "altsyncram_6781" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6781:auto_generated"
Info (12128): Elaborating entity "mpsoc_cpu0_nios2_avalon_reg" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg"
Info (12128): Elaborating entity "mpsoc_cpu0_nios2_oci_break" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_break:the_mpsoc_cpu0_nios2_oci_break"
Info (12128): Elaborating entity "mpsoc_cpu0_nios2_oci_xbrk" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_xbrk:the_mpsoc_cpu0_nios2_oci_xbrk"
Info (12128): Elaborating entity "mpsoc_cpu0_nios2_oci_dbrk" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_dbrk:the_mpsoc_cpu0_nios2_oci_dbrk"
Info (12128): Elaborating entity "mpsoc_cpu0_nios2_oci_itrace" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_itrace:the_mpsoc_cpu0_nios2_oci_itrace"
Info (12128): Elaborating entity "mpsoc_cpu0_nios2_oci_dtrace" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_dtrace:the_mpsoc_cpu0_nios2_oci_dtrace"
Info (12128): Elaborating entity "mpsoc_cpu0_nios2_oci_td_mode" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_dtrace:the_mpsoc_cpu0_nios2_oci_dtrace|mpsoc_cpu0_nios2_oci_td_mode:mpsoc_cpu0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "mpsoc_cpu0_nios2_oci_fifo" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo"
Info (12128): Elaborating entity "mpsoc_cpu0_nios2_oci_compute_input_tm_cnt" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo|mpsoc_cpu0_nios2_oci_compute_input_tm_cnt:the_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "mpsoc_cpu0_nios2_oci_fifo_wrptr_inc" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo|mpsoc_cpu0_nios2_oci_fifo_wrptr_inc:the_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "mpsoc_cpu0_nios2_oci_fifo_cnt_inc" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo|mpsoc_cpu0_nios2_oci_fifo_cnt_inc:the_mpsoc_cpu0_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "mpsoc_cpu0_oci_test_bench" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo|mpsoc_cpu0_oci_test_bench:the_mpsoc_cpu0_oci_test_bench"
Warning (12158): Entity "mpsoc_cpu0_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "mpsoc_cpu0_nios2_oci_pib" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_pib:the_mpsoc_cpu0_nios2_oci_pib"
Info (12128): Elaborating entity "mpsoc_cpu0_nios2_oci_im" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_im:the_mpsoc_cpu0_nios2_oci_im"
Info (12128): Elaborating entity "mpsoc_cpu0_jtag_debug_module_wrapper" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "mpsoc_cpu0_jtag_debug_module_tck" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck"
Info (12128): Elaborating entity "mpsoc_cpu0_jtag_debug_module_sysclk" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy"
Info (12128): Elaborating entity "mpsoc_jtag_uart_0" for hierarchy "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "mpsoc_jtag_uart_0_scfifo_w" for hierarchy "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "mpsoc_jtag_uart_0_scfifo_r" for hierarchy "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "mpsoc:inst1|mpsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "mpsoc_timer_0" for hierarchy "mpsoc:inst1|mpsoc_timer_0:timer_0"
Info (12128): Elaborating entity "mpsoc_sysid_0" for hierarchy "mpsoc:inst1|mpsoc_sysid_0:sysid_0"
Info (12128): Elaborating entity "mpsoc_data_mem_shared" for hierarchy "mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "mpsoc_data_mem_shared.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1vc1.tdf
    Info (12023): Found entity 1: altsyncram_1vc1
Info (12128): Elaborating entity "altsyncram_1vc1" for hierarchy "mpsoc:inst1|mpsoc_data_mem_shared:data_mem_shared|altsyncram:the_altsyncram|altsyncram_1vc1:auto_generated"
Info (12128): Elaborating entity "mpsoc_ins_mem_c1" for hierarchy "mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "mpsoc_ins_mem_c1.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_edc1.tdf
    Info (12023): Found entity 1: altsyncram_edc1
Info (12128): Elaborating entity "altsyncram_edc1" for hierarchy "mpsoc:inst1|mpsoc_ins_mem_c1:ins_mem_c1|altsyncram:the_altsyncram|altsyncram_edc1:auto_generated"
Info (12128): Elaborating entity "mpsoc_cpu1" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1"
Info (12128): Elaborating entity "mpsoc_cpu1_test_bench" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_test_bench:the_mpsoc_cpu1_test_bench"
Info (12128): Elaborating entity "mpsoc_cpu1_register_bank_a_module" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mpsoc_cpu1_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l0g1.tdf
    Info (12023): Found entity 1: altsyncram_l0g1
Info (12128): Elaborating entity "altsyncram_l0g1" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a|altsyncram:the_altsyncram|altsyncram_l0g1:auto_generated"
Info (12128): Elaborating entity "mpsoc_cpu1_register_bank_b_module" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mpsoc_cpu1_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m0g1.tdf
    Info (12023): Found entity 1: altsyncram_m0g1
Info (12128): Elaborating entity "altsyncram_m0g1" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b|altsyncram:the_altsyncram|altsyncram_m0g1:auto_generated"
Info (12128): Elaborating entity "mpsoc_cpu1_nios2_oci" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci"
Info (12128): Elaborating entity "mpsoc_cpu1_nios2_oci_debug" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug"
Info (12128): Elaborating entity "mpsoc_cpu1_nios2_ocimem" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem"
Info (12128): Elaborating entity "mpsoc_cpu1_ociram_sp_ram_module" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "mpsoc_cpu1_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7781.tdf
    Info (12023): Found entity 1: altsyncram_7781
Info (12128): Elaborating entity "altsyncram_7781" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_7781:auto_generated"
Info (12128): Elaborating entity "mpsoc_cpu1_nios2_avalon_reg" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg"
Info (12128): Elaborating entity "mpsoc_cpu1_nios2_oci_break" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_break:the_mpsoc_cpu1_nios2_oci_break"
Info (12128): Elaborating entity "mpsoc_cpu1_nios2_oci_xbrk" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_xbrk:the_mpsoc_cpu1_nios2_oci_xbrk"
Info (12128): Elaborating entity "mpsoc_cpu1_nios2_oci_dbrk" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_dbrk:the_mpsoc_cpu1_nios2_oci_dbrk"
Info (12128): Elaborating entity "mpsoc_cpu1_nios2_oci_itrace" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_itrace:the_mpsoc_cpu1_nios2_oci_itrace"
Info (12128): Elaborating entity "mpsoc_cpu1_nios2_oci_dtrace" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_dtrace:the_mpsoc_cpu1_nios2_oci_dtrace"
Info (12128): Elaborating entity "mpsoc_cpu1_nios2_oci_td_mode" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_dtrace:the_mpsoc_cpu1_nios2_oci_dtrace|mpsoc_cpu1_nios2_oci_td_mode:mpsoc_cpu1_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "mpsoc_cpu1_nios2_oci_fifo" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo"
Info (12128): Elaborating entity "mpsoc_cpu1_nios2_oci_compute_input_tm_cnt" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo|mpsoc_cpu1_nios2_oci_compute_input_tm_cnt:the_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "mpsoc_cpu1_nios2_oci_fifo_wrptr_inc" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo|mpsoc_cpu1_nios2_oci_fifo_wrptr_inc:the_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "mpsoc_cpu1_nios2_oci_fifo_cnt_inc" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo|mpsoc_cpu1_nios2_oci_fifo_cnt_inc:the_mpsoc_cpu1_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "mpsoc_cpu1_oci_test_bench" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo|mpsoc_cpu1_oci_test_bench:the_mpsoc_cpu1_oci_test_bench"
Warning (12158): Entity "mpsoc_cpu1_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "mpsoc_cpu1_nios2_oci_pib" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_pib:the_mpsoc_cpu1_nios2_oci_pib"
Info (12128): Elaborating entity "mpsoc_cpu1_nios2_oci_im" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_im:the_mpsoc_cpu1_nios2_oci_im"
Info (12128): Elaborating entity "mpsoc_cpu1_jtag_debug_module_wrapper" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "mpsoc_cpu1_jtag_debug_module_tck" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck"
Info (12128): Elaborating entity "mpsoc_cpu1_jtag_debug_module_sysclk" for hierarchy "mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "mpsoc_sysid_1" for hierarchy "mpsoc:inst1|mpsoc_sysid_1:sysid_1"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ins_mem_c0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_1_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_addr_router" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_addr_router_default_decode" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router:addr_router|mpsoc_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_addr_router_001" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_addr_router_001_default_decode" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_001:addr_router_001|mpsoc_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_addr_router_002" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_002:addr_router_002"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_addr_router_002_default_decode" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_002:addr_router_002|mpsoc_mm_interconnect_0_addr_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_addr_router_003" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_003:addr_router_003"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_addr_router_003_default_decode" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_addr_router_003:addr_router_003|mpsoc_mm_interconnect_0_addr_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_id_router" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_id_router_default_decode" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router:id_router|mpsoc_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_id_router_002" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_002:id_router_002"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_id_router_002_default_decode" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_002:id_router_002|mpsoc_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_id_router_003" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_003:id_router_003"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_id_router_003_default_decode" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_003:id_router_003|mpsoc_mm_interconnect_0_id_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_id_router_005" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_005:id_router_005"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_id_router_005_default_decode" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_005:id_router_005|mpsoc_mm_interconnect_0_id_router_005_default_decode:the_default_decode"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_id_router_008" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_008:id_router_008"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_id_router_008_default_decode" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_id_router_008:id_router_008|mpsoc_mm_interconnect_0_id_router_008_default_decode:the_default_decode"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_cmd_xbar_demux" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_cmd_xbar_demux_001" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_cmd_xbar_mux" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_cmd_xbar_mux_002" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_cmd_xbar_mux_003" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_rsp_xbar_demux" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_rsp_xbar_demux_002" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_rsp_xbar_demux_003" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_rsp_xbar_mux" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "mpsoc_mm_interconnect_0_rsp_xbar_mux_001" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mpsoc:inst1|mpsoc_mm_interconnect_0:mm_interconnect_0|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "mpsoc_irq_mapper" for hierarchy "mpsoc:inst1|mpsoc_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "mpsoc:inst1|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "mpsoc:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "mpsoc:inst1|altera_reset_controller:rst_controller_001"
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 69 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/SEM6/CO503/Lab03/mpsoc_desgin/output_files/TopLevel.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4854 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 4240 logic cells
    Info (21064): Implemented 608 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4827 megabytes
    Info: Processing ended: Sun May 12 18:06:56 2024
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/SEM6/CO503/Lab03/mpsoc_desgin/output_files/TopLevel.map.smsg.


