{
  "module_name": "axg.h",
  "hash_id": "171b2ec68c774ea586e340d1ccd072d0effbda2d22692d2227d15be5aee8c197",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/meson/axg.h",
  "human_readable_source": " \n \n#ifndef __AXG_H\n#define __AXG_H\n\n \n#define HHI_GP0_PLL_CNTL\t\t0x40\n#define HHI_GP0_PLL_CNTL2\t\t0x44\n#define HHI_GP0_PLL_CNTL3\t\t0x48\n#define HHI_GP0_PLL_CNTL4\t\t0x4c\n#define HHI_GP0_PLL_CNTL5\t\t0x50\n#define HHI_GP0_PLL_STS\t\t\t0x54\n#define HHI_GP0_PLL_CNTL1\t\t0x58\n#define HHI_HIFI_PLL_CNTL\t\t0x80\n#define HHI_HIFI_PLL_CNTL2\t\t0x84\n#define HHI_HIFI_PLL_CNTL3\t\t0x88\n#define HHI_HIFI_PLL_CNTL4\t\t0x8C\n#define HHI_HIFI_PLL_CNTL5\t\t0x90\n#define HHI_HIFI_PLL_STS\t\t0x94\n#define HHI_HIFI_PLL_CNTL1\t\t0x98\n\n#define HHI_XTAL_DIVN_CNTL\t\t0xbc\n#define HHI_GCLK2_MPEG0\t\t\t0xc0\n#define HHI_GCLK2_MPEG1\t\t\t0xc4\n#define HHI_GCLK2_MPEG2\t\t\t0xc8\n#define HHI_GCLK2_OTHER\t\t\t0xd0\n#define HHI_GCLK2_AO\t\t\t0xd4\n#define HHI_PCIE_PLL_CNTL\t\t0xd8\n#define HHI_PCIE_PLL_CNTL1\t\t0xdC\n#define HHI_PCIE_PLL_CNTL2\t\t0xe0\n#define HHI_PCIE_PLL_CNTL3\t\t0xe4\n#define HHI_PCIE_PLL_CNTL4\t\t0xe8\n#define HHI_PCIE_PLL_CNTL5\t\t0xec\n#define HHI_PCIE_PLL_CNTL6\t\t0xf0\n#define HHI_PCIE_PLL_STS\t\t0xf4\n\n#define HHI_MEM_PD_REG0\t\t\t0x100\n#define HHI_VPU_MEM_PD_REG0\t\t0x104\n#define HHI_VIID_CLK_DIV\t\t0x128\n#define HHI_VIID_CLK_CNTL\t\t0x12c\n\n#define HHI_GCLK_MPEG0\t\t\t0x140\n#define HHI_GCLK_MPEG1\t\t\t0x144\n#define HHI_GCLK_MPEG2\t\t\t0x148\n#define HHI_GCLK_OTHER\t\t\t0x150\n#define HHI_GCLK_AO\t\t\t0x154\n#define HHI_SYS_CPU_CLK_CNTL1\t\t0x15c\n#define HHI_SYS_CPU_RESET_CNTL\t\t0x160\n#define HHI_VID_CLK_DIV\t\t\t0x164\n#define HHI_SPICC_HCLK_CNTL\t\t0x168\n\n#define HHI_MPEG_CLK_CNTL\t\t0x174\n#define HHI_VID_CLK_CNTL\t\t0x17c\n#define HHI_TS_CLK_CNTL\t\t\t0x190\n#define HHI_VID_CLK_CNTL2\t\t0x194\n#define HHI_SYS_CPU_CLK_CNTL0\t\t0x19c\n#define HHI_VID_PLL_CLK_DIV\t\t0x1a0\n#define HHI_VPU_CLK_CNTL\t\t0x1bC\n\n#define HHI_VAPBCLK_CNTL\t\t0x1F4\n\n#define HHI_GEN_CLK_CNTL\t\t0x228\n\n#define HHI_VDIN_MEAS_CLK_CNTL\t\t0x250\n#define HHI_NAND_CLK_CNTL\t\t0x25C\n#define HHI_SD_EMMC_CLK_CNTL\t\t0x264\n\n#define HHI_MPLL_CNTL\t\t\t0x280\n#define HHI_MPLL_CNTL2\t\t\t0x284\n#define HHI_MPLL_CNTL3\t\t\t0x288\n#define HHI_MPLL_CNTL4\t\t\t0x28C\n#define HHI_MPLL_CNTL5\t\t\t0x290\n#define HHI_MPLL_CNTL6\t\t\t0x294\n#define HHI_MPLL_CNTL7\t\t\t0x298\n#define HHI_MPLL_CNTL8\t\t\t0x29C\n#define HHI_MPLL_CNTL9\t\t\t0x2A0\n#define HHI_MPLL_CNTL10\t\t\t0x2A4\n\n#define HHI_MPLL3_CNTL0\t\t\t0x2E0\n#define HHI_MPLL3_CNTL1\t\t\t0x2E4\n#define HHI_PLL_TOP_MISC\t\t0x2E8\n\n#define HHI_SYS_PLL_CNTL1\t\t0x2FC\n#define HHI_SYS_PLL_CNTL\t\t0x300\n#define HHI_SYS_PLL_CNTL2\t\t0x304\n#define HHI_SYS_PLL_CNTL3\t\t0x308\n#define HHI_SYS_PLL_CNTL4\t\t0x30c\n#define HHI_SYS_PLL_CNTL5\t\t0x310\n#define HHI_SYS_PLL_STS\t\t\t0x314\n#define HHI_DPLL_TOP_I\t\t\t0x318\n#define HHI_DPLL_TOP2_I\t\t\t0x31C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}