--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml somadorSubtrator4bits.twx somadorSubtrator4bits.ncd -o
somadorSubtrator4bits.twr somadorSubtrator4bits.pcf -ucf
ucf_somadorSubtrator4bits.ucf

Design file:              somadorSubtrator4bits.ncd
Physical constraint file: somadorSubtrator4bits.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLR         |    2.493(R)|    0.373(R)|CLK_BUFGP         |   0.000|
EN1         |    1.690(R)|    0.055(R)|CLK_BUFGP         |   0.000|
EN2         |    2.075(R)|    0.159(R)|CLK_BUFGP         |   0.000|
EN3         |    1.938(R)|    0.286(R)|CLK_BUFGP         |   0.000|
INPUT<0>    |    1.017(R)|    0.367(R)|CLK_BUFGP         |   0.000|
INPUT<1>    |    1.028(R)|    0.358(R)|CLK_BUFGP         |   0.000|
INPUT<2>    |    1.176(R)|    0.679(R)|CLK_BUFGP         |   0.000|
INPUT<3>    |    0.978(R)|    0.597(R)|CLK_BUFGP         |   0.000|
SEL         |    3.271(R)|    0.170(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
FLAG_OUTPUT<0>|    7.922(R)|CLK_BUFGP         |   0.000|
FLAG_OUTPUT<2>|    8.556(R)|CLK_BUFGP         |   0.000|
FLAG_OUTPUT<3>|    7.867(R)|CLK_BUFGP         |   0.000|
OUTPUT<0>     |    9.986(R)|CLK_BUFGP         |   0.000|
OUTPUT<1>     |    9.690(R)|CLK_BUFGP         |   0.000|
OUTPUT<2>     |   10.434(R)|CLK_BUFGP         |   0.000|
OUTPUT<3>     |   10.120(R)|CLK_BUFGP         |   0.000|
OUTPUT<4>     |   10.455(R)|CLK_BUFGP         |   0.000|
OUTPUT<5>     |    9.593(R)|CLK_BUFGP         |   0.000|
OUTPUT<6>     |    9.694(R)|CLK_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.952|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 28 20:11:35 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 129 MB



