typedef unsigned long uint64;
OUTPUT_ARCH( "riscv" )
ENTRY( _start )
MEMORY {
    ram (wxa!ri): ORIGIN = 0x0000000080000000 + OPENSBI_SIZE, LENGTH = 128 * 1024 * 1024 - OPENSBI_SIZE
    ramv (wxa!ri): ORIGIN = VM_START + OPENSBI_SIZE, LENGTH = VM_SIZE - OPENSBI_SIZE
}
BASE_ADDR = VM_START + OPENSBI_SIZE;
SECTIONS
{
    . = BASE_ADDR;
    _skernel = .;
    .text : ALIGN(0x1000){
        _stext = .;
        *(.text.init)
        *(.text.entry)
        *(.text .text.*)
        _etext = .;
    } >ramv AT>ram
    .rodata : ALIGN(0x1000){
        _srodata = .;
        *(.srodata .srodata.*)
        *(.rodata .rodata.*)
        _erodata = .;
    } >ramv AT>ram
    .data : ALIGN(0x1000){
        _sdata = .;
        *(.sdata .sdata*)
        *(.data .data.*)
        _edata = .;
    } >ramv AT>ram
    .bss : ALIGN(0x1000){
        _sbss = .;
        *(.bss.stack)
        *(.sbss .sbss.*)
        *(.bss .bss.*)
        _ebss = .;
    } >ramv AT>ram
    _ekernel = .;
}
