

================================================================
== Vivado HLS Report for 'axi_stream_counter'
================================================================
* Date:           Mon Mar 28 23:53:11 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        simple_axi_stream_counter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      2.44|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     33|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      1|
|Register         |        -|      -|      34|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      34|     34|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |counterValue_assign_fu_34_p2  |     +    |      0|  0|  32|          32|           1|
    |ap_sig_bdd_60                 |    and   |      0|  0|   1|           1|           1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|  33|          33|           2|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_sig_ioackin_counter_TREADY  |   1|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |   1|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   1|   0|    1|          0|
    |ap_reg_ioackin_counter_TREADY  |   1|   0|    1|          0|
    |counterValue                   |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |  34|   0|   34|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | axi_stream_counter | return value |
|ap_rst_n        |  in |    1| ap_ctrl_hs | axi_stream_counter | return value |
|ap_start        |  in |    1| ap_ctrl_hs | axi_stream_counter | return value |
|ap_done         | out |    1| ap_ctrl_hs | axi_stream_counter | return value |
|ap_idle         | out |    1| ap_ctrl_hs | axi_stream_counter | return value |
|ap_ready        | out |    1| ap_ctrl_hs | axi_stream_counter | return value |
|ap_return       | out |   32| ap_ctrl_hs | axi_stream_counter | return value |
|counter_TDATA   | out |   32|    axis    |       counter      |    pointer   |
|counter_TVALID  | out |    1|    axis    |       counter      |    pointer   |
|counter_TREADY  |  in |    1|    axis    |       counter      |    pointer   |
+----------------+-----+-----+------------+--------------------+--------------+

