Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:29:05 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : memset
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.076ns  (required time - arrival time)
  Source:                 tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            exitcond_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.624ns (60.348%)  route 0.410ns (39.652%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 2.780 - 1.000 ) 
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.373ns (routing 0.261ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.234ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.373     2.320    clk_IBUF_BUFG
    SLICE_X49Y160                                                     r  tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y160        FDRE (Prop_FDRE_C_Q)         0.102     2.422 f  tmp_reg[15]/Q
                         net (fo=1, routed)           0.207     2.629    tmp[15]
    SLICE_X49Y159                                                     f  exitcond_i_10/I0
    SLICE_X49Y159        LUT3 (Prop_LUT3_I0_O)        0.115     2.744 r  exitcond_i_10/O
                         net (fo=1, routed)           0.001     2.745    n_2_exitcond_i_10
    SLICE_X49Y159                                                     r  exitcond_reg_i_4/S[5]
    SLICE_X49Y159        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.243     2.988 r  exitcond_reg_i_4/CO[7]
                         net (fo=1, routed)           0.000     2.988    n_2_exitcond_reg_i_4
    SLICE_X49Y160                                                     r  exitcond_reg_i_2/CI
    SLICE_X49Y160        CARRY8 (Prop_CARRY8_CI_CO[2])
                                                      0.102     3.090 r  exitcond_reg_i_2/CO[2]
                         net (fo=1, routed)           0.166     3.256    n_7_exitcond_reg_i_2
    SLICE_X49Y161                                                     r  exitcond_i_1/I0
    SLICE_X49Y161        LUT6 (Prop_LUT6_I0_O)        0.062     3.318 r  exitcond_i_1/O
                         net (fo=1, routed)           0.036     3.354    n_2_exitcond_i_1
    SLICE_X49Y161        FDRE                                         r  exitcond_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    G9                                                0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     1.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.513    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.572 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.208     2.780    clk_IBUF_BUFG
    SLICE_X49Y161                                                     r  exitcond_reg/C
                         clock pessimism              0.486     3.266    
                         clock uncertainty           -0.035     3.231    
    SLICE_X49Y161        FDRE (Setup_FDRE_C_D)        0.047     3.278    exitcond_reg
  -------------------------------------------------------------------
                         required time                          3.278    
                         arrival time                          -3.354    
  -------------------------------------------------------------------
                         slack                                 -0.076    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.204ns (24.549%)  route 0.627ns (75.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 2.778 - 1.000 ) 
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.261ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.234ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.393     2.340    clk_IBUF_BUFG
    SLICE_X50Y158                                                     r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y158        FDRE (Prop_FDRE_C_Q)         0.103     2.443 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.272     2.715    cur_state[2]
    SLICE_X51Y160                                                     f  tmp[31]_i_1/I2
    SLICE_X51Y160        LUT5 (Prop_LUT5_I2_O)        0.101     2.816 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.355     3.171    n_2_tmp[31]_i_1
    SLICE_X49Y159        FDRE                                         r  tmp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    G9                                                0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     1.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.513    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.572 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.206     2.778    clk_IBUF_BUFG
    SLICE_X49Y159                                                     r  tmp_reg[0]/C
                         clock pessimism              0.448     3.226    
                         clock uncertainty           -0.035     3.190    
    SLICE_X49Y159        FDRE (Setup_FDRE_C_CE)      -0.040     3.150    tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          3.150    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.204ns (24.549%)  route 0.627ns (75.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 2.778 - 1.000 ) 
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.261ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.234ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.393     2.340    clk_IBUF_BUFG
    SLICE_X50Y158                                                     r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y158        FDRE (Prop_FDRE_C_Q)         0.103     2.443 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.272     2.715    cur_state[2]
    SLICE_X51Y160                                                     f  tmp[31]_i_1/I2
    SLICE_X51Y160        LUT5 (Prop_LUT5_I2_O)        0.101     2.816 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.355     3.171    n_2_tmp[31]_i_1
    SLICE_X49Y159        FDRE                                         r  tmp_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    G9                                                0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     1.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.513    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.572 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.206     2.778    clk_IBUF_BUFG
    SLICE_X49Y159                                                     r  tmp_reg[17]/C
                         clock pessimism              0.448     3.226    
                         clock uncertainty           -0.035     3.190    
    SLICE_X49Y159        FDRE (Setup_FDRE_C_CE)      -0.040     3.150    tmp_reg[17]
  -------------------------------------------------------------------
                         required time                          3.150    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.204ns (24.549%)  route 0.627ns (75.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 2.778 - 1.000 ) 
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.261ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.234ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.393     2.340    clk_IBUF_BUFG
    SLICE_X50Y158                                                     r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y158        FDRE (Prop_FDRE_C_Q)         0.103     2.443 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.272     2.715    cur_state[2]
    SLICE_X51Y160                                                     f  tmp[31]_i_1/I2
    SLICE_X51Y160        LUT5 (Prop_LUT5_I2_O)        0.101     2.816 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.355     3.171    n_2_tmp[31]_i_1
    SLICE_X49Y159        FDRE                                         r  tmp_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    G9                                                0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     1.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.513    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.572 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.206     2.778    clk_IBUF_BUFG
    SLICE_X49Y159                                                     r  tmp_reg[21]/C
                         clock pessimism              0.448     3.226    
                         clock uncertainty           -0.035     3.190    
    SLICE_X49Y159        FDRE (Setup_FDRE_C_CE)      -0.040     3.150    tmp_reg[21]
  -------------------------------------------------------------------
                         required time                          3.150    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.204ns (24.549%)  route 0.627ns (75.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 2.778 - 1.000 ) 
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.261ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.234ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.393     2.340    clk_IBUF_BUFG
    SLICE_X50Y158                                                     r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y158        FDRE (Prop_FDRE_C_Q)         0.103     2.443 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.272     2.715    cur_state[2]
    SLICE_X51Y160                                                     f  tmp[31]_i_1/I2
    SLICE_X51Y160        LUT5 (Prop_LUT5_I2_O)        0.101     2.816 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.355     3.171    n_2_tmp[31]_i_1
    SLICE_X49Y159        FDRE                                         r  tmp_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    G9                                                0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     1.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.513    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.572 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.206     2.778    clk_IBUF_BUFG
    SLICE_X49Y159                                                     r  tmp_reg[9]/C
                         clock pessimism              0.448     3.226    
                         clock uncertainty           -0.035     3.190    
    SLICE_X49Y159        FDRE (Setup_FDRE_C_CE)      -0.040     3.150    tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          3.150    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.204ns (24.608%)  route 0.625ns (75.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 2.778 - 1.000 ) 
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.261ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.234ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.393     2.340    clk_IBUF_BUFG
    SLICE_X50Y158                                                     r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y158        FDRE (Prop_FDRE_C_Q)         0.103     2.443 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.272     2.715    cur_state[2]
    SLICE_X51Y160                                                     f  tmp[31]_i_1/I2
    SLICE_X51Y160        LUT5 (Prop_LUT5_I2_O)        0.101     2.816 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.353     3.169    n_2_tmp[31]_i_1
    SLICE_X49Y159        FDRE                                         r  tmp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    G9                                                0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     1.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.513    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.572 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.206     2.778    clk_IBUF_BUFG
    SLICE_X49Y159                                                     r  tmp_reg[1]/C
                         clock pessimism              0.448     3.226    
                         clock uncertainty           -0.035     3.190    
    SLICE_X49Y159        FDRE (Setup_FDRE_C_CE)      -0.038     3.152    tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.204ns (24.608%)  route 0.625ns (75.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 2.778 - 1.000 ) 
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.261ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.234ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.393     2.340    clk_IBUF_BUFG
    SLICE_X50Y158                                                     r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y158        FDRE (Prop_FDRE_C_Q)         0.103     2.443 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.272     2.715    cur_state[2]
    SLICE_X51Y160                                                     f  tmp[31]_i_1/I2
    SLICE_X51Y160        LUT5 (Prop_LUT5_I2_O)        0.101     2.816 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.353     3.169    n_2_tmp[31]_i_1
    SLICE_X49Y159        FDRE                                         r  tmp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    G9                                                0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     1.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.513    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.572 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.206     2.778    clk_IBUF_BUFG
    SLICE_X49Y159                                                     r  tmp_reg[2]/C
                         clock pessimism              0.448     3.226    
                         clock uncertainty           -0.035     3.190    
    SLICE_X49Y159        FDRE (Setup_FDRE_C_CE)      -0.038     3.152    tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.204ns (24.608%)  route 0.625ns (75.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 2.778 - 1.000 ) 
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.261ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.234ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.393     2.340    clk_IBUF_BUFG
    SLICE_X50Y158                                                     r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y158        FDRE (Prop_FDRE_C_Q)         0.103     2.443 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.272     2.715    cur_state[2]
    SLICE_X51Y160                                                     f  tmp[31]_i_1/I2
    SLICE_X51Y160        LUT5 (Prop_LUT5_I2_O)        0.101     2.816 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.353     3.169    n_2_tmp[31]_i_1
    SLICE_X49Y159        FDRE                                         r  tmp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    G9                                                0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     1.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.513    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.572 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.206     2.778    clk_IBUF_BUFG
    SLICE_X49Y159                                                     r  tmp_reg[4]/C
                         clock pessimism              0.448     3.226    
                         clock uncertainty           -0.035     3.190    
    SLICE_X49Y159        FDRE (Setup_FDRE_C_CE)      -0.038     3.152    tmp_reg[4]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.204ns (24.908%)  route 0.615ns (75.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.776ns = ( 2.776 - 1.000 ) 
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.261ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.234ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.393     2.340    clk_IBUF_BUFG
    SLICE_X50Y158                                                     r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y158        FDRE (Prop_FDRE_C_Q)         0.103     2.443 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.272     2.715    cur_state[2]
    SLICE_X51Y160                                                     f  tmp[31]_i_1/I2
    SLICE_X51Y160        LUT5 (Prop_LUT5_I2_O)        0.101     2.816 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.343     3.159    n_2_tmp[31]_i_1
    SLICE_X49Y159        FDRE                                         r  tmp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    G9                                                0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     1.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.513    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.572 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.204     2.776    clk_IBUF_BUFG
    SLICE_X49Y159                                                     r  tmp_reg[3]/C
                         clock pessimism              0.448     3.224    
                         clock uncertainty           -0.035     3.188    
    SLICE_X49Y159        FDRE (Setup_FDRE_C_CE)      -0.038     3.150    tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          3.150    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.204ns (24.908%)  route 0.615ns (75.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.776ns = ( 2.776 - 1.000 ) 
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.261ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.234ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.393     2.340    clk_IBUF_BUFG
    SLICE_X50Y158                                                     r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y158        FDRE (Prop_FDRE_C_Q)         0.103     2.443 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.272     2.715    cur_state[2]
    SLICE_X51Y160                                                     f  tmp[31]_i_1/I2
    SLICE_X51Y160        LUT5 (Prop_LUT5_I2_O)        0.101     2.816 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.343     3.159    n_2_tmp[31]_i_1
    SLICE_X49Y159        FDRE                                         r  tmp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    G9                                                0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     1.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.513    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.572 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          1.204     2.776    clk_IBUF_BUFG
    SLICE_X49Y159                                                     r  tmp_reg[5]/C
                         clock pessimism              0.448     3.224    
                         clock uncertainty           -0.035     3.188    
    SLICE_X49Y159        FDRE (Setup_FDRE_C_CE)      -0.038     3.150    tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          3.150    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                 -0.008    




