(peripheral
    ; signature: 992803400be8b2ef
    (group-name ADC)
    (address-block
        (offset 0x0)
        (size 0x400)
        (usage registers)
    )
    (description "Analog to Digital Converter instance 1")
    (register
        (name ISR)
        (offset 0x0)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC interrupt and status register")
        (field
            (name JQOVF)
            (bit-offset 10)
            (bit-width 1)
            (description "ADC group injected contexts queue overflow flag")
        )
        (field
            (name AWD3)
            (bit-offset 9)
            (bit-width 1)
            (description "ADC analog watchdog 3 flag")
        )
        (field
            (name AWD2)
            (bit-offset 8)
            (bit-width 1)
            (description "ADC analog watchdog 2 flag")
        )
        (field
            (name AWD1)
            (bit-offset 7)
            (bit-width 1)
            (description "ADC analog watchdog 1 flag")
        )
        (field
            (name JEOS)
            (bit-offset 6)
            (bit-width 1)
            (description "ADC group injected end of sequence conversions flag")
        )
        (field
            (name JEOC)
            (bit-offset 5)
            (bit-width 1)
            (description "ADC group injected end of unitary conversion flag")
        )
        (field
            (name OVR)
            (bit-offset 4)
            (bit-width 1)
            (description "ADC group regular overrun flag")
        )
        (field
            (name EOS)
            (bit-offset 3)
            (bit-width 1)
            (description "ADC group regular end of sequence conversions flag")
        )
        (field
            (name EOC)
            (bit-offset 2)
            (bit-width 1)
            (description "ADC group regular end of unitary conversion flag")
        )
        (field
            (name EOSMP)
            (bit-offset 1)
            (bit-width 1)
            (description "ADC group regular end of sampling flag")
        )
        (field
            (name ADRDY)
            (bit-offset 0)
            (bit-width 1)
            (description "ADC ready flag")
        )
    )
    (register
        (name IER)
        (offset 0x4)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC interrupt enable register")
        (field
            (name JQOVFIE)
            (bit-offset 10)
            (bit-width 1)
            (description "ADC group injected contexts queue overflow interrupt")
        )
        (field
            (name AWD3IE)
            (bit-offset 9)
            (bit-width 1)
            (description "ADC analog watchdog 3 interrupt")
        )
        (field
            (name AWD2IE)
            (bit-offset 8)
            (bit-width 1)
            (description "ADC analog watchdog 2 interrupt")
        )
        (field
            (name AWD1IE)
            (bit-offset 7)
            (bit-width 1)
            (description "ADC analog watchdog 1 interrupt")
        )
        (field
            (name JEOSIE)
            (bit-offset 6)
            (bit-width 1)
            (description "ADC group injected end of sequence conversions interrupt")
        )
        (field
            (name JEOCIE)
            (bit-offset 5)
            (bit-width 1)
            (description "ADC group injected end of unitary conversion interrupt")
        )
        (field
            (name OVRIE)
            (bit-offset 4)
            (bit-width 1)
            (description "ADC group regular overrun interrupt")
        )
        (field
            (name EOSIE)
            (bit-offset 3)
            (bit-width 1)
            (description "ADC group regular end of sequence conversions interrupt")
        )
        (field
            (name EOCIE)
            (bit-offset 2)
            (bit-width 1)
            (description "ADC group regular end of unitary conversion interrupt")
        )
        (field
            (name EOSMPIE)
            (bit-offset 1)
            (bit-width 1)
            (description "ADC group regular end of sampling interrupt")
        )
        (field
            (name ADRDYIE)
            (bit-offset 0)
            (bit-width 1)
            (description "ADC ready interrupt")
        )
    )
    (register
        (name CR)
        (offset 0x8)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC control register")
        (field
            (name ADCAL)
            (bit-offset 31)
            (bit-width 1)
            (description "ADC calibration")
        )
        (field
            (name ADCALDIF)
            (bit-offset 30)
            (bit-width 1)
            (description "ADC differential mode for calibration")
        )
        (field
            (name DEEPPWD)
            (bit-offset 29)
            (bit-width 1)
            (description "ADC deep power down enable")
        )
        (field
            (name ADVREGEN)
            (bit-offset 28)
            (bit-width 1)
            (description "ADC voltage regulator enable")
        )
        (field
            (name JADSTP)
            (bit-offset 5)
            (bit-width 1)
            (description "ADC group injected conversion stop")
        )
        (field
            (name ADSTP)
            (bit-offset 4)
            (bit-width 1)
            (description "ADC group regular conversion stop")
        )
        (field
            (name JADSTART)
            (bit-offset 3)
            (bit-width 1)
            (description "ADC group injected conversion start")
        )
        (field
            (name ADSTART)
            (bit-offset 2)
            (bit-width 1)
            (description "ADC group regular conversion start")
        )
        (field
            (name ADDIS)
            (bit-offset 1)
            (bit-width 1)
            (description "ADC disable")
        )
        (field
            (name ADEN)
            (bit-offset 0)
            (bit-width 1)
            (description "ADC enable")
        )
    )
    (register
        (name CFGR)
        (offset 0xc)
        (size 0x20)
        (access read-write)
        (reset-value 0x80000000)
        (description "ADC configuration register 1")
        (field
            (name JQDIS)
            (bit-offset 31)
            (bit-width 1)
            (description "ADC group injected contexts queue disable")
        )
        (field
            (name AWDCH1CH)
            (bit-offset 26)
            (bit-width 5)
            (description "ADC analog watchdog 1 monitored channel selection")
        )
        (field
            (name JAUTO)
            (bit-offset 25)
            (bit-width 1)
            (description "ADC group injected automatic trigger mode")
        )
        (field
            (name JAWD1EN)
            (bit-offset 24)
            (bit-width 1)
            (description "ADC analog watchdog 1 enable on scope ADC group injected")
        )
        (field
            (name AWD1EN)
            (bit-offset 23)
            (bit-width 1)
            (description "ADC analog watchdog 1 enable on scope ADC group regular")
        )
        (field
            (name AWD1SGL)
            (bit-offset 22)
            (bit-width 1)
            (description "ADC analog watchdog 1 monitoring a single channel or all channels")
        )
        (field
            (name JQM)
            (bit-offset 21)
            (bit-width 1)
            (description "ADC group injected contexts queue mode")
        )
        (field
            (name JDISCEN)
            (bit-offset 20)
            (bit-width 1)
            (description "ADC group injected sequencer discontinuous mode")
        )
        (field
            (name DISCNUM)
            (bit-offset 17)
            (bit-width 3)
            (description "ADC group regular sequencer discontinuous number of ranks")
        )
        (field
            (name DISCEN)
            (bit-offset 16)
            (bit-width 1)
            (description "ADC group regular sequencer discontinuous mode")
        )
        (field
            (name AUTDLY)
            (bit-offset 14)
            (bit-width 1)
            (description "ADC low power auto wait")
        )
        (field
            (name CONT)
            (bit-offset 13)
            (bit-width 1)
            (description "ADC group regular continuous conversion mode")
        )
        (field
            (name OVRMOD)
            (bit-offset 12)
            (bit-width 1)
            (description "ADC group regular overrun configuration")
        )
        (field
            (name EXTEN)
            (bit-offset 10)
            (bit-width 2)
            (description "ADC group regular external trigger polarity")
        )
        (field
            (name EXTSEL)
            (bit-offset 6)
            (bit-width 4)
            (description "ADC group regular external trigger source")
        )
        (field
            (name ALIGN)
            (bit-offset 5)
            (bit-width 1)
            (description "ADC data alignement")
        )
        (field
            (name RES)
            (bit-offset 3)
            (bit-width 2)
            (description "ADC data resolution")
        )
        (field
            (name DMACFG)
            (bit-offset 1)
            (bit-width 1)
            (description "ADC DMA transfer configuration")
        )
        (field
            (name DMAEN)
            (bit-offset 0)
            (bit-width 1)
            (description "ADC DMA transfer enable")
        )
    )
    (register
        (name CFGR2)
        (offset 0x10)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC configuration register 2")
        (field
            (name ROVSM)
            (bit-offset 10)
            (bit-width 1)
            (description "ADC oversampling mode managing interlaced conversions of ADC group regular and group injected")
        )
        (field
            (name TOVS)
            (bit-offset 9)
            (bit-width 1)
            (description "ADC oversampling discontinuous mode (triggered mode) for ADC group regular")
        )
        (field
            (name OVSS)
            (bit-offset 5)
            (bit-width 4)
            (description "ADC oversampling shift")
        )
        (field
            (name OVSR)
            (bit-offset 2)
            (bit-width 3)
            (description "ADC oversampling ratio")
        )
        (field
            (name JOVSE)
            (bit-offset 1)
            (bit-width 1)
            (description "ADC oversampler enable on scope ADC group injected")
        )
        (field
            (name ROVSE)
            (bit-offset 0)
            (bit-width 1)
            (description "ADC oversampler enable on scope ADC group regular")
        )
    )
    (register
        (name SMPR1)
        (offset 0x14)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC sampling time register 1")
        (field
            (name SMP9)
            (bit-offset 27)
            (bit-width 3)
            (description "ADC channel 9 sampling time selection")
        )
        (field
            (name SMP8)
            (bit-offset 24)
            (bit-width 3)
            (description "ADC channel 8 sampling time selection")
        )
        (field
            (name SMP7)
            (bit-offset 21)
            (bit-width 3)
            (description "ADC channel 7 sampling time selection")
        )
        (field
            (name SMP6)
            (bit-offset 18)
            (bit-width 3)
            (description "ADC channel 6 sampling time selection")
        )
        (field
            (name SMP5)
            (bit-offset 15)
            (bit-width 3)
            (description "ADC channel 5 sampling time selection")
        )
        (field
            (name SMP4)
            (bit-offset 12)
            (bit-width 3)
            (description "ADC channel 4 sampling time selection")
        )
        (field
            (name SMP3)
            (bit-offset 9)
            (bit-width 3)
            (description "ADC channel 3 sampling time selection")
        )
        (field
            (name SMP2)
            (bit-offset 6)
            (bit-width 3)
            (description "ADC channel 2 sampling time selection")
        )
        (field
            (name SMP1)
            (bit-offset 3)
            (bit-width 3)
            (description "ADC channel 1 sampling time selection")
        )
    )
    (register
        (name SMPR2)
        (offset 0x18)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC sampling time register 2")
        (field
            (name SMP18)
            (bit-offset 24)
            (bit-width 3)
            (description "ADC channel 18 sampling time selection")
        )
        (field
            (name SMP17)
            (bit-offset 21)
            (bit-width 3)
            (description "ADC channel 17 sampling time selection")
        )
        (field
            (name SMP16)
            (bit-offset 18)
            (bit-width 3)
            (description "ADC channel 16 sampling time selection")
        )
        (field
            (name SMP15)
            (bit-offset 15)
            (bit-width 3)
            (description "ADC channel 15 sampling time selection")
        )
        (field
            (name SMP14)
            (bit-offset 12)
            (bit-width 3)
            (description "ADC channel 14 sampling time selection")
        )
        (field
            (name SMP13)
            (bit-offset 9)
            (bit-width 3)
            (description "ADC channel 13 sampling time selection")
        )
        (field
            (name SMP12)
            (bit-offset 6)
            (bit-width 3)
            (description "ADC channel 12 sampling time selection")
        )
        (field
            (name SMP11)
            (bit-offset 3)
            (bit-width 3)
            (description "ADC channel 11 sampling time selection")
        )
        (field
            (name SMP10)
            (bit-offset 0)
            (bit-width 3)
            (description "ADC channel 10 sampling time selection")
        )
    )
    (register
        (name TR1)
        (offset 0x20)
        (size 0x20)
        (access read-write)
        (reset-value 0xfff0000)
        (description "ADC analog watchdog 1 threshold register")
        (field
            (name HT1)
            (bit-offset 16)
            (bit-width 12)
            (description "ADC analog watchdog 1 threshold high")
        )
        (field
            (name LT1)
            (bit-offset 0)
            (bit-width 12)
            (description "ADC analog watchdog 1 threshold low")
        )
    )
    (register
        (name TR2)
        (offset 0x24)
        (size 0x20)
        (access read-write)
        (reset-value 0xfff0000)
        (description "ADC analog watchdog 2 threshold register")
        (field
            (name HT2)
            (bit-offset 16)
            (bit-width 8)
            (description "ADC analog watchdog 2 threshold high")
        )
        (field
            (name LT2)
            (bit-offset 0)
            (bit-width 8)
            (description "ADC analog watchdog 2 threshold low")
        )
    )
    (register
        (name TR3)
        (offset 0x28)
        (size 0x20)
        (access read-write)
        (reset-value 0xfff0000)
        (description "ADC analog watchdog 3 threshold register")
        (field
            (name HT3)
            (bit-offset 16)
            (bit-width 8)
            (description "ADC analog watchdog 3 threshold high")
        )
        (field
            (name LT3)
            (bit-offset 0)
            (bit-width 8)
            (description "ADC analog watchdog 3 threshold low")
        )
    )
    (register
        (name SQR1)
        (offset 0x30)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC group regular sequencer ranks register 1")
        (field
            (name SQ4)
            (bit-offset 24)
            (bit-width 5)
            (description "ADC group regular sequencer rank 4")
        )
        (field
            (name SQ3)
            (bit-offset 18)
            (bit-width 5)
            (description "ADC group regular sequencer rank 3")
        )
        (field
            (name SQ2)
            (bit-offset 12)
            (bit-width 5)
            (description "ADC group regular sequencer rank 2")
        )
        (field
            (name SQ1)
            (bit-offset 6)
            (bit-width 5)
            (description "ADC group regular sequencer rank 1")
        )
        (field
            (name L3)
            (bit-offset 0)
            (bit-width 4)
            (description "L3")
        )
    )
    (register
        (name SQR2)
        (offset 0x34)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC group regular sequencer ranks register 2")
        (field
            (name SQ9)
            (bit-offset 24)
            (bit-width 5)
            (description "ADC group regular sequencer rank 9")
        )
        (field
            (name SQ8)
            (bit-offset 18)
            (bit-width 5)
            (description "ADC group regular sequencer rank 8")
        )
        (field
            (name SQ7)
            (bit-offset 12)
            (bit-width 5)
            (description "ADC group regular sequencer rank 7")
        )
        (field
            (name SQ6)
            (bit-offset 6)
            (bit-width 5)
            (description "ADC group regular sequencer rank 6")
        )
        (field
            (name SQ5)
            (bit-offset 0)
            (bit-width 5)
            (description "ADC group regular sequencer rank 5")
        )
    )
    (register
        (name SQR3)
        (offset 0x38)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC group regular sequencer ranks register 3")
        (field
            (name SQ14)
            (bit-offset 24)
            (bit-width 5)
            (description "ADC group regular sequencer rank 14")
        )
        (field
            (name SQ13)
            (bit-offset 18)
            (bit-width 5)
            (description "ADC group regular sequencer rank 13")
        )
        (field
            (name SQ12)
            (bit-offset 12)
            (bit-width 5)
            (description "ADC group regular sequencer rank 12")
        )
        (field
            (name SQ11)
            (bit-offset 6)
            (bit-width 5)
            (description "ADC group regular sequencer rank 11")
        )
        (field
            (name SQ10)
            (bit-offset 0)
            (bit-width 5)
            (description "ADC group regular sequencer rank 10")
        )
    )
    (register
        (name SQR4)
        (offset 0x3c)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC group regular sequencer ranks register 4")
        (field
            (name SQ16)
            (bit-offset 6)
            (bit-width 5)
            (description "ADC group regular sequencer rank 16")
        )
        (field
            (name SQ15)
            (bit-offset 0)
            (bit-width 5)
            (description "ADC group regular sequencer rank 15")
        )
    )
    (register
        (name DR)
        (offset 0x40)
        (size 0x20)
        (reset-value 0x0)
        (description "ADC group regular conversion data register")
        (field
            (name RDATA_0_6)
            (bit-offset 0)
            (bit-width 6)
            (access read-write)
            (description "Regular Data converted 0_6")
        )
        (field
            (name RDATA_7_15)
            (bit-offset 7)
            (bit-width 9)
            (access read-only)
            (description "15")
        )
    )
    (register
        (name JSQR)
        (offset 0x4c)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC group injected sequencer register")
        (field
            (name JSQ4)
            (bit-offset 26)
            (bit-width 5)
            (description "ADC group injected sequencer rank 4")
        )
        (field
            (name JSQ3)
            (bit-offset 20)
            (bit-width 5)
            (description "ADC group injected sequencer rank 3")
        )
        (field
            (name JSQ2)
            (bit-offset 14)
            (bit-width 5)
            (description "ADC group injected sequencer rank 2")
        )
        (field
            (name JSQ1)
            (bit-offset 8)
            (bit-width 5)
            (description "ADC group injected sequencer rank 1")
        )
        (field
            (name JEXTEN)
            (bit-offset 6)
            (bit-width 2)
            (description "ADC group injected external trigger polarity")
        )
        (field
            (name JEXTSEL)
            (bit-offset 2)
            (bit-width 4)
            (description "ADC group injected external trigger source")
        )
        (field
            (name JL)
            (bit-offset 0)
            (bit-width 2)
            (description "ADC group injected sequencer scan length")
        )
    )
    (register
        (name OFR1)
        (offset 0x60)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC offset number 1 register")
        (field
            (name OFFSET1_EN)
            (bit-offset 31)
            (bit-width 1)
            (description "ADC offset number 1 enable")
        )
        (field
            (name OFFSET1_CH)
            (bit-offset 26)
            (bit-width 5)
            (description "ADC offset number 1 channel selection")
        )
        (field
            (name OFFSET1)
            (bit-offset 0)
            (bit-width 12)
            (description "ADC offset number 1 offset level")
        )
    )
    (register
        (name OFR2)
        (offset 0x64)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC offset number 2 register")
        (field
            (name OFFSET2_EN)
            (bit-offset 31)
            (bit-width 1)
            (description "ADC offset number 2 enable")
        )
        (field
            (name OFFSET2_CH)
            (bit-offset 26)
            (bit-width 5)
            (description "ADC offset number 2 channel selection")
        )
        (field
            (name OFFSET2)
            (bit-offset 0)
            (bit-width 12)
            (description "ADC offset number 2 offset level")
        )
    )
    (register
        (name OFR3)
        (offset 0x68)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC offset number 3 register")
        (field
            (name OFFSET3_EN)
            (bit-offset 31)
            (bit-width 1)
            (description "ADC offset number 3 enable")
        )
        (field
            (name OFFSET3_CH)
            (bit-offset 26)
            (bit-width 5)
            (description "ADC offset number 3 channel selection")
        )
        (field
            (name OFFSET3)
            (bit-offset 0)
            (bit-width 12)
            (description "ADC offset number 3 offset level")
        )
    )
    (register
        (name OFR4)
        (offset 0x6c)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC offset number 4 register")
        (field
            (name OFFSET4_EN)
            (bit-offset 31)
            (bit-width 1)
            (description "ADC offset number 4 enable")
        )
        (field
            (name OFFSET4_CH)
            (bit-offset 26)
            (bit-width 5)
            (description "ADC offset number 4 channel selection")
        )
        (field
            (name OFFSET4)
            (bit-offset 0)
            (bit-width 12)
            (description "ADC offset number 4 offset level")
        )
    )
    (register
        (name JDR1)
        (offset 0x80)
        (size 0x20)
        (access read-only)
        (reset-value 0x0)
        (description "ADC group injected sequencer rank 1 register")
        (field
            (name JDATA1)
            (bit-offset 0)
            (bit-width 16)
            (description "ADC group injected sequencer rank 1 conversion data")
        )
    )
    (register
        (name JDR2)
        (offset 0x84)
        (size 0x20)
        (access read-only)
        (reset-value 0x0)
        (description "ADC group injected sequencer rank 2 register")
        (field
            (name JDATA2)
            (bit-offset 0)
            (bit-width 16)
            (description "ADC group injected sequencer rank 2 conversion data")
        )
    )
    (register
        (name JDR3)
        (offset 0x88)
        (size 0x20)
        (access read-only)
        (reset-value 0x0)
        (description "ADC group injected sequencer rank 3 register")
        (field
            (name JDATA3)
            (bit-offset 0)
            (bit-width 16)
            (description "ADC group injected sequencer rank 3 conversion data")
        )
    )
    (register
        (name JDR4)
        (offset 0x8c)
        (size 0x20)
        (access read-only)
        (reset-value 0x0)
        (description "ADC group injected sequencer rank 4 register")
        (field
            (name JDATA4)
            (bit-offset 0)
            (bit-width 16)
            (description "ADC group injected sequencer rank 4 conversion data")
        )
    )
    (register
        (name AWD2CR)
        (offset 0xa0)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC analog watchdog 2 configuration register")
        (field
            (name AWD2CH)
            (bit-offset 0)
            (bit-width 19)
            (description "ADC analog watchdog 2 monitored channel selection")
        )
    )
    (register
        (name AWD3CR)
        (offset 0xa4)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC analog watchdog 3 configuration register")
        (field
            (name AWD3CH)
            (bit-offset 0)
            (bit-width 19)
            (description "ADC analog watchdog 3 monitored channel selection")
        )
    )
    (register
        (name DIFSEL)
        (offset 0xb0)
        (size 0x20)
        (reset-value 0x0)
        (description "ADC channel differential or single-ended mode selection register")
        (field
            (name DIFSEL_0)
            (bit-offset 0)
            (bit-width 1)
            (access read-only)
            (description "ADC channel differential or single-ended mode for channel 0")
        )
        (field
            (name DIFSEL_1_15)
            (bit-offset 1)
            (bit-width 15)
            (access read-write)
            (description "ADC channel differential or single-ended mode for channels 1 to 15")
        )
        (field
            (name DIFSEL_16_18)
            (bit-offset 16)
            (bit-width 3)
            (access read-only)
            (description "ADC channel differential or single-ended mode for channels 18 to 16")
        )
    )
    (register
        (name CALFACT)
        (offset 0xb4)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC calibration factors register")
        (field
            (name CALFACT_D)
            (bit-offset 16)
            (bit-width 7)
            (description "ADC calibration factor in differential mode")
        )
        (field
            (name CALFACT_S)
            (bit-offset 0)
            (bit-width 7)
            (description "ADC calibration factor in single-ended mode")
        )
    )
    (register
        (name CCR)
        (offset 0x308)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "ADC common control register")
        (field
            (name VBATEN)
            (bit-offset 24)
            (bit-width 1)
            (description "VBAT enable")
        )
        (field
            (name TSEN)
            (bit-offset 23)
            (bit-width 1)
            (description "Temperature sensor enable")
        )
        (field
            (name VREFEN)
            (bit-offset 22)
            (bit-width 1)
            (description "VREFEN")
        )
        (field
            (name PRESC)
            (bit-offset 18)
            (bit-width 4)
            (description "ADC prescaler")
        )
        (field
            (name CKMODE)
            (bit-offset 16)
            (bit-width 2)
            (description "ADC clock mode")
        )
    )
)
