Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Tobias\Desktop\8 - EV19_RISCV (dzeta) (con VGA)\VGASubsystem.qsys" --block-symbol-file --output-directory="C:\Users\Tobias\Desktop\8 - EV19_RISCV (dzeta) (con VGA)\Bloques\VGASubsystem" --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading 8 - EV19_RISCV (dzeta) (con VGA)/VGASubsystem.qsys
Progress: Reading input file
Progress: Adding Alpha_Blender [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module Alpha_Blender
Progress: Adding Character_Buffer [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module Character_Buffer
Progress: Adding Clock_System [clock_source 18.1]
Progress: Parameterizing module Clock_System
Progress: Adding Clock_VGA [clock_source 18.1]
Progress: Parameterizing module Clock_VGA
Progress: Adding Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module Dual_Clock_FIFO
Progress: Adding Pixel_Buffer [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module Pixel_Buffer
Progress: Adding Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module Resampler
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 18.1]
Warning: altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1
Progress: Parameterizing module VGA_Controller
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: VGASubsystem.Character_Buffer: Character Resolution: 80 x 60
Warning: VGASubsystem.Clock_System: The input clock frequency must be known or set by the parent if this is a subsystem.
Warning: VGASubsystem.Clock_VGA: The input clock frequency must be known or set by the parent if this is a subsystem.
Info: VGASubsystem.Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Warning: VGASubsystem.VGA_Controller: Unable to verify clock frequency. Make sure the VGA clock has a frequency of 25.0 MHz.
Info: VGASubsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Tobias\Desktop\8 - EV19_RISCV (dzeta) (con VGA)\VGASubsystem.qsys" --synthesis=VHDL --output-directory="C:\Users\Tobias\Desktop\8 - EV19_RISCV (dzeta) (con VGA)\Bloques\VGASubsystem\synthesis" --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading 8 - EV19_RISCV (dzeta) (con VGA)/VGASubsystem.qsys
Progress: Reading input file
Progress: Adding Alpha_Blender [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module Alpha_Blender
Progress: Adding Character_Buffer [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module Character_Buffer
Progress: Adding Clock_System [clock_source 18.1]
Progress: Parameterizing module Clock_System
Progress: Adding Clock_VGA [clock_source 18.1]
Progress: Parameterizing module Clock_VGA
Progress: Adding Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module Dual_Clock_FIFO
Progress: Adding Pixel_Buffer [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module Pixel_Buffer
Progress: Adding Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module Resampler
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 18.1]
Progress: Parameterizing module VGA_Controller
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: VGASubsystem.Character_Buffer: Character Resolution: 80 x 60
Warning: VGASubsystem.Clock_System: The input clock frequency must be known or set by the parent if this is a subsystem.
Warning: VGASubsystem.Clock_VGA: The input clock frequency must be known or set by the parent if this is a subsystem.
Info: VGASubsystem.Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Warning: VGASubsystem.VGA_Controller: Unable to verify clock frequency. Make sure the VGA clock has a frequency of 25.0 MHz.
Info: VGASubsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: VGASubsystem: Generating VGASubsystem "VGASubsystem" for QUARTUS_SYNTH
Info: Alpha_Blender: Starting Generation of the Alpha Blender
Info: Alpha_Blender: "VGASubsystem" instantiated altera_up_avalon_video_alpha_blender "Alpha_Blender"
Info: Character_Buffer: Starting Generation of Character Buffer
Info: Character_Buffer: "VGASubsystem" instantiated altera_up_avalon_video_character_buffer_with_dma "Character_Buffer"
Info: Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: Dual_Clock_FIFO: "VGASubsystem" instantiated altera_up_avalon_video_dual_clock_buffer "Dual_Clock_FIFO"
Info: Pixel_Buffer: Starting Generation of VGA Pixel Buffer
Info: Pixel_Buffer: "VGASubsystem" instantiated altera_up_avalon_video_pixel_buffer_dma "Pixel_Buffer"
Info: Resampler: Starting Generation of Video RGB Resampler
Info: Resampler: "VGASubsystem" instantiated altera_up_avalon_video_rgb_resampler "Resampler"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "VGASubsystem" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: rst_controller: "VGASubsystem" instantiated altera_reset_controller "rst_controller"
Info: VGASubsystem: Done "VGASubsystem" with 8 modules, 17 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
