$version Generated by VerilatedVcd $end
$date Fri Mar 31 11:26:32 2023
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 K F $end
  $var wire  1 3 X $end
  $var wire  1 ; Y $end
  $var wire  1 C Z $end
  $var wire  1 # clk $end
  $var wire  1 + rst $end
  $scope module test $end
   $var wire  1 K F $end
   $var wire  1 3 X $end
   $var wire  1 ; Y $end
   $var wire  1 C Z $end
   $var wire  1 # clk $end
   $var wire  1 + rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1+
03
0;
0C
0K
#0
#5
1#
#10
0#
#15
1#
#20
0#
#25
1#
#30
0#
#35
1#
#40
0#
#45
1#
#50
0#
0+
#55
1#
#60
0#
13
1C
#65
1#
#70
0#
03
1;
0C
#75
1#
1K
#80
0#
13
0;
1C
#85
1#
0K
#90
0#
03
1;
0C
#95
1#
1K
#100
0#
13
0;
1C
#105
1#
0K
#110
0#
03
1;
0C
#115
1#
1K
#120
0#
13
0;
1C
#125
1#
0K
#130
0#
03
1;
0C
#135
1#
1K
#140
0#
13
0;
1C
#145
1#
0K
