Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Sep 27 10:45:50 2020
| Host         : Gertrude running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (13)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[0].cd/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[10].cd/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[11].cd/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[12].cd/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[13].cd/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[14].cd/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[15].cd/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[16].cd/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[17].cd/clkOut_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DATAMEM/genblk1[18].cd/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[1].cd/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[2].cd/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[3].cd/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[4].cd/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[5].cd/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[6].cd/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[7].cd/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[8].cd/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[9].cd/clkOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.281   -13830.239                   4197                21199        0.647        0.000                      0                21199        3.750        0.000                       0                  2188  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.281   -13830.239                   4197                21199        0.647        0.000                      0                21199        3.750        0.000                       0                  2188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         4197  Failing Endpoints,  Worst Slack       -5.281ns,  Total Violation   -13830.239ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.281ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.959ns  (logic 4.125ns (27.576%)  route 10.834ns (72.424%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.556     5.077    CPU/clk_IBUF_BUFG
    SLICE_X47Y18         FDRE                                         r  CPU/pc_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  CPU/pc_reg[2]_replica_2/Q
                         net (fo=22, routed)          1.036     6.569    CPU/REGFILE/p_address[2]_repN_2_alias
    SLICE_X47Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.038     7.732    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X46Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.606     8.486    CPU/REGFILE/B[0]
    SLICE_X47Y22         LUT4 (Prop_lut4_I3_O)        0.328     8.814 r  CPU/REGFILE/mem_reg_0_255_0_0_i_30/O
                         net (fo=15, routed)          0.689     9.503    CPU/REGFILE/B_selected[0]
    SLICE_X47Y23         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.101 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/O[1]
                         net (fo=1, routed)           0.436    10.537    CPU/ALU/mem_reg_22528_22783_3_3_i_1[1]
    SLICE_X47Y21         LUT6 (Prop_lut6_I3_O)        0.303    10.840 r  CPU/ALU/mem_reg_0_255_0_0_i_27/O
                         net (fo=13, routed)          0.541    11.381    CPU/REGFILE/nums_reg[0]
    SLICE_X47Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.505 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=159, routed)         2.336    13.841    DATAMEM/mem_reg_3072_3327_1_1/A1
    SLICE_X60Y3          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    13.965 r  DATAMEM/mem_reg_3072_3327_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.965    DATAMEM/mem_reg_3072_3327_1_1/OD
    SLICE_X60Y3          MUXF7 (Prop_muxf7_I0_O)      0.241    14.206 r  DATAMEM/mem_reg_3072_3327_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.206    DATAMEM/mem_reg_3072_3327_1_1/O0
    SLICE_X60Y3          MUXF8 (Prop_muxf8_I0_O)      0.098    14.304 r  DATAMEM/mem_reg_3072_3327_1_1/F8/O
                         net (fo=1, routed)           1.144    15.449    DATAMEM/mem_reg_3072_3327_1_1_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.319    15.768 r  DATAMEM/nums[13]_i_66/O
                         net (fo=1, routed)           0.000    15.768    DATAMEM/nums[13]_i_66_n_0
    SLICE_X57Y12         MUXF7 (Prop_muxf7_I1_O)      0.217    15.985 r  DATAMEM/nums_reg[13]_i_34/O
                         net (fo=1, routed)           0.000    15.985    DATAMEM/nums_reg[13]_i_34_n_0
    SLICE_X57Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    16.079 r  DATAMEM/nums_reg[13]_i_17/O
                         net (fo=1, routed)           0.691    16.769    DATAMEM/nums_reg[13]_i_17_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.316    17.085 r  DATAMEM/nums[13]_i_9/O
                         net (fo=1, routed)           0.000    17.085    CPU/REGFILE/nums[13]_i_4_0
    SLICE_X57Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    17.297 r  CPU/REGFILE/nums_reg[13]_i_5/O
                         net (fo=1, routed)           0.621    17.919    CPU/REGFILE/nums_reg[13]_i_5_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.299    18.218 r  CPU/REGFILE/nums[13]_i_1_comp_1/O
                         net (fo=518, routed)         1.072    19.290    CPU/REGFILE/d_data[1]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.124    19.414 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.622    20.036    CPU/REGFILE/regs_reg_r2_0_31_0_5/DIA1
    SLICE_X46Y23         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.433    14.774    CPU/REGFILE/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X46Y23         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X46Y23         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.755    CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -20.036    
  -------------------------------------------------------------------
                         slack                                 -5.281    

Slack (VIOLATED) :        -5.248ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_3584_3839_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.464ns  (logic 4.001ns (27.661%)  route 10.463ns (72.339%))
  Logic Levels:           15  (CARRY4=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.556     5.077    CPU/clk_IBUF_BUFG
    SLICE_X47Y18         FDRE                                         r  CPU/pc_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  CPU/pc_reg[2]_replica_2/Q
                         net (fo=22, routed)          1.036     6.569    CPU/REGFILE/p_address[2]_repN_2_alias
    SLICE_X47Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.038     7.732    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X46Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.606     8.486    CPU/REGFILE/B[0]
    SLICE_X47Y22         LUT4 (Prop_lut4_I3_O)        0.328     8.814 r  CPU/REGFILE/mem_reg_0_255_0_0_i_30/O
                         net (fo=15, routed)          0.689     9.503    CPU/REGFILE/B_selected[0]
    SLICE_X47Y23         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.101 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/O[1]
                         net (fo=1, routed)           0.436    10.537    CPU/ALU/mem_reg_22528_22783_3_3_i_1[1]
    SLICE_X47Y21         LUT6 (Prop_lut6_I3_O)        0.303    10.840 r  CPU/ALU/mem_reg_0_255_0_0_i_27/O
                         net (fo=13, routed)          0.541    11.381    CPU/REGFILE/nums_reg[0]
    SLICE_X47Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.505 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=159, routed)         2.336    13.841    DATAMEM/mem_reg_3072_3327_1_1/A1
    SLICE_X60Y3          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    13.965 r  DATAMEM/mem_reg_3072_3327_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.965    DATAMEM/mem_reg_3072_3327_1_1/OD
    SLICE_X60Y3          MUXF7 (Prop_muxf7_I0_O)      0.241    14.206 r  DATAMEM/mem_reg_3072_3327_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.206    DATAMEM/mem_reg_3072_3327_1_1/O0
    SLICE_X60Y3          MUXF8 (Prop_muxf8_I0_O)      0.098    14.304 r  DATAMEM/mem_reg_3072_3327_1_1/F8/O
                         net (fo=1, routed)           1.144    15.449    DATAMEM/mem_reg_3072_3327_1_1_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.319    15.768 r  DATAMEM/nums[13]_i_66/O
                         net (fo=1, routed)           0.000    15.768    DATAMEM/nums[13]_i_66_n_0
    SLICE_X57Y12         MUXF7 (Prop_muxf7_I1_O)      0.217    15.985 r  DATAMEM/nums_reg[13]_i_34/O
                         net (fo=1, routed)           0.000    15.985    DATAMEM/nums_reg[13]_i_34_n_0
    SLICE_X57Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    16.079 r  DATAMEM/nums_reg[13]_i_17/O
                         net (fo=1, routed)           0.691    16.769    DATAMEM/nums_reg[13]_i_17_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.316    17.085 r  DATAMEM/nums[13]_i_9/O
                         net (fo=1, routed)           0.000    17.085    CPU/REGFILE/nums[13]_i_4_0
    SLICE_X57Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    17.297 r  CPU/REGFILE/nums_reg[13]_i_5/O
                         net (fo=1, routed)           0.621    17.919    CPU/REGFILE/nums_reg[13]_i_5_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.299    18.218 r  CPU/REGFILE/nums[13]_i_1_comp_1/O
                         net (fo=518, routed)         1.324    19.541    DATAMEM/mem_reg_3584_3839_1_1/D
    SLICE_X50Y2          RAMS64E                                      r  DATAMEM/mem_reg_3584_3839_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.453    14.794    DATAMEM/mem_reg_3584_3839_1_1/WCLK
    SLICE_X50Y2          RAMS64E                                      r  DATAMEM/mem_reg_3584_3839_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X50Y2          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.294    DATAMEM/mem_reg_3584_3839_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -19.541    
  -------------------------------------------------------------------
                         slack                                 -5.248    

Slack (VIOLATED) :        -5.245ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_0_255_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.461ns  (logic 4.035ns (27.905%)  route 10.426ns (72.095%))
  Logic Levels:           14  (CARRY4=1 LUT4=1 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.556     5.077    CPU/clk_IBUF_BUFG
    SLICE_X47Y18         FDRE                                         r  CPU/pc_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  CPU/pc_reg[2]_replica_2/Q
                         net (fo=22, routed)          1.036     6.569    CPU/REGFILE/p_address[2]_repN_2_alias
    SLICE_X47Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.038     7.732    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X46Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.606     8.486    CPU/REGFILE/B[0]
    SLICE_X47Y22         LUT4 (Prop_lut4_I3_O)        0.328     8.814 r  CPU/REGFILE/mem_reg_0_255_0_0_i_30/O
                         net (fo=15, routed)          0.689     9.503    CPU/REGFILE/B_selected[0]
    SLICE_X47Y23         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.087 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/O[2]
                         net (fo=1, routed)           0.592    10.679    CPU/ALU/mem_reg_22528_22783_3_3_i_1[2]
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.302    10.981 r  CPU/ALU/mem_reg_0_255_0_0_i_25/O
                         net (fo=13, routed)          0.786    11.767    CPU/REGFILE/nums_reg[8]_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.891 r  CPU/REGFILE/mem_reg_22528_22783_3_3_i_2/O
                         net (fo=149, routed)         1.381    13.272    DATAMEM/mem_reg_27136_27391_3_3/A2
    SLICE_X46Y39         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.559    13.832 r  DATAMEM/mem_reg_27136_27391_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.832    DATAMEM/mem_reg_27136_27391_3_3/OC
    SLICE_X46Y39         MUXF7 (Prop_muxf7_I1_O)      0.247    14.079 r  DATAMEM/mem_reg_27136_27391_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.079    DATAMEM/mem_reg_27136_27391_3_3/O0
    SLICE_X46Y39         MUXF8 (Prop_muxf8_I0_O)      0.098    14.177 r  DATAMEM/mem_reg_27136_27391_3_3/F8/O
                         net (fo=1, routed)           1.003    15.179    DATAMEM/mem_reg_27136_27391_3_3_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.319    15.498 r  DATAMEM/nums[15]_i_58/O
                         net (fo=1, routed)           0.000    15.498    DATAMEM/nums[15]_i_58_n_0
    SLICE_X45Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    15.710 r  DATAMEM/nums_reg[15]_i_36/O
                         net (fo=1, routed)           0.000    15.710    DATAMEM/nums_reg[15]_i_36_n_0
    SLICE_X45Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    15.804 r  DATAMEM/nums_reg[15]_i_21/O
                         net (fo=1, routed)           1.173    16.978    DATAMEM/nums_reg[15]_i_21_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.316    17.294 r  DATAMEM/nums[15]_i_14/O
                         net (fo=1, routed)           0.623    17.916    CPU/REGFILE/nums[15]_i_5_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I2_O)        0.124    18.040 r  CPU/REGFILE/nums[15]_i_2_comp_1/O
                         net (fo=518, routed)         1.498    19.538    DATAMEM/mem_reg_0_255_3_3/D
    SLICE_X50Y47         RAMS64E                                      r  DATAMEM/mem_reg_0_255_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.453    14.794    DATAMEM/mem_reg_0_255_3_3/WCLK
    SLICE_X50Y47         RAMS64E                                      r  DATAMEM/mem_reg_0_255_3_3/RAMS64E_A/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X50Y47         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.294    DATAMEM/mem_reg_0_255_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -19.538    
  -------------------------------------------------------------------
                         slack                                 -5.245    

Slack (VIOLATED) :        -5.242ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_4608_4863_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.458ns  (logic 4.001ns (27.672%)  route 10.457ns (72.328%))
  Logic Levels:           15  (CARRY4=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.556     5.077    CPU/clk_IBUF_BUFG
    SLICE_X47Y18         FDRE                                         r  CPU/pc_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  CPU/pc_reg[2]_replica_2/Q
                         net (fo=22, routed)          1.036     6.569    CPU/REGFILE/p_address[2]_repN_2_alias
    SLICE_X47Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.038     7.732    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X46Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.606     8.486    CPU/REGFILE/B[0]
    SLICE_X47Y22         LUT4 (Prop_lut4_I3_O)        0.328     8.814 r  CPU/REGFILE/mem_reg_0_255_0_0_i_30/O
                         net (fo=15, routed)          0.689     9.503    CPU/REGFILE/B_selected[0]
    SLICE_X47Y23         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.101 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/O[1]
                         net (fo=1, routed)           0.436    10.537    CPU/ALU/mem_reg_22528_22783_3_3_i_1[1]
    SLICE_X47Y21         LUT6 (Prop_lut6_I3_O)        0.303    10.840 r  CPU/ALU/mem_reg_0_255_0_0_i_27/O
                         net (fo=13, routed)          0.541    11.381    CPU/REGFILE/nums_reg[0]
    SLICE_X47Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.505 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=159, routed)         2.336    13.841    DATAMEM/mem_reg_3072_3327_1_1/A1
    SLICE_X60Y3          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    13.965 r  DATAMEM/mem_reg_3072_3327_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.965    DATAMEM/mem_reg_3072_3327_1_1/OD
    SLICE_X60Y3          MUXF7 (Prop_muxf7_I0_O)      0.241    14.206 r  DATAMEM/mem_reg_3072_3327_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.206    DATAMEM/mem_reg_3072_3327_1_1/O0
    SLICE_X60Y3          MUXF8 (Prop_muxf8_I0_O)      0.098    14.304 r  DATAMEM/mem_reg_3072_3327_1_1/F8/O
                         net (fo=1, routed)           1.144    15.449    DATAMEM/mem_reg_3072_3327_1_1_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.319    15.768 r  DATAMEM/nums[13]_i_66/O
                         net (fo=1, routed)           0.000    15.768    DATAMEM/nums[13]_i_66_n_0
    SLICE_X57Y12         MUXF7 (Prop_muxf7_I1_O)      0.217    15.985 r  DATAMEM/nums_reg[13]_i_34/O
                         net (fo=1, routed)           0.000    15.985    DATAMEM/nums_reg[13]_i_34_n_0
    SLICE_X57Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    16.079 r  DATAMEM/nums_reg[13]_i_17/O
                         net (fo=1, routed)           0.691    16.769    DATAMEM/nums_reg[13]_i_17_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.316    17.085 r  DATAMEM/nums[13]_i_9/O
                         net (fo=1, routed)           0.000    17.085    CPU/REGFILE/nums[13]_i_4_0
    SLICE_X57Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    17.297 r  CPU/REGFILE/nums_reg[13]_i_5/O
                         net (fo=1, routed)           0.621    17.919    CPU/REGFILE/nums_reg[13]_i_5_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.299    18.218 r  CPU/REGFILE/nums[13]_i_1_comp_1/O
                         net (fo=518, routed)         1.318    19.536    DATAMEM/mem_reg_4608_4863_1_1/D
    SLICE_X52Y0          RAMS64E                                      r  DATAMEM/mem_reg_4608_4863_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.453    14.794    DATAMEM/mem_reg_4608_4863_1_1/WCLK
    SLICE_X52Y0          RAMS64E                                      r  DATAMEM/mem_reg_4608_4863_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y0          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.294    DATAMEM/mem_reg_4608_4863_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -19.536    
  -------------------------------------------------------------------
                         slack                                 -5.242    

Slack (VIOLATED) :        -5.238ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_30976_31231_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.356ns  (logic 4.035ns (28.110%)  route 10.320ns (71.890%))
  Logic Levels:           14  (CARRY4=1 LUT4=1 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.556     5.077    CPU/clk_IBUF_BUFG
    SLICE_X47Y18         FDRE                                         r  CPU/pc_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  CPU/pc_reg[2]_replica_2/Q
                         net (fo=22, routed)          1.036     6.569    CPU/REGFILE/p_address[2]_repN_2_alias
    SLICE_X47Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.038     7.732    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X46Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.606     8.486    CPU/REGFILE/B[0]
    SLICE_X47Y22         LUT4 (Prop_lut4_I3_O)        0.328     8.814 r  CPU/REGFILE/mem_reg_0_255_0_0_i_30/O
                         net (fo=15, routed)          0.689     9.503    CPU/REGFILE/B_selected[0]
    SLICE_X47Y23         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.087 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/O[2]
                         net (fo=1, routed)           0.592    10.679    CPU/ALU/mem_reg_22528_22783_3_3_i_1[2]
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.302    10.981 r  CPU/ALU/mem_reg_0_255_0_0_i_25/O
                         net (fo=13, routed)          0.786    11.767    CPU/REGFILE/nums_reg[8]_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.891 r  CPU/REGFILE/mem_reg_22528_22783_3_3_i_2/O
                         net (fo=149, routed)         1.381    13.272    DATAMEM/mem_reg_27136_27391_3_3/A2
    SLICE_X46Y39         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.559    13.832 r  DATAMEM/mem_reg_27136_27391_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.832    DATAMEM/mem_reg_27136_27391_3_3/OC
    SLICE_X46Y39         MUXF7 (Prop_muxf7_I1_O)      0.247    14.079 r  DATAMEM/mem_reg_27136_27391_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.079    DATAMEM/mem_reg_27136_27391_3_3/O0
    SLICE_X46Y39         MUXF8 (Prop_muxf8_I0_O)      0.098    14.177 r  DATAMEM/mem_reg_27136_27391_3_3/F8/O
                         net (fo=1, routed)           1.003    15.179    DATAMEM/mem_reg_27136_27391_3_3_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.319    15.498 r  DATAMEM/nums[15]_i_58/O
                         net (fo=1, routed)           0.000    15.498    DATAMEM/nums[15]_i_58_n_0
    SLICE_X45Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    15.710 r  DATAMEM/nums_reg[15]_i_36/O
                         net (fo=1, routed)           0.000    15.710    DATAMEM/nums_reg[15]_i_36_n_0
    SLICE_X45Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    15.804 r  DATAMEM/nums_reg[15]_i_21/O
                         net (fo=1, routed)           1.173    16.978    DATAMEM/nums_reg[15]_i_21_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.316    17.294 r  DATAMEM/nums[15]_i_14/O
                         net (fo=1, routed)           0.623    17.916    CPU/REGFILE/nums[15]_i_5_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I2_O)        0.124    18.040 r  CPU/REGFILE/nums[15]_i_2_comp_1/O
                         net (fo=518, routed)         1.393    19.433    DATAMEM/mem_reg_30976_31231_3_3/D
    SLICE_X34Y51         RAMS64E                                      r  DATAMEM/mem_reg_30976_31231_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.435    14.776    DATAMEM/mem_reg_30976_31231_3_3/WCLK
    SLICE_X34Y51         RAMS64E                                      r  DATAMEM/mem_reg_30976_31231_3_3/RAMS64E_A/CLK
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.195    DATAMEM/mem_reg_30976_31231_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -19.433    
  -------------------------------------------------------------------
                         slack                                 -5.238    

Slack (VIOLATED) :        -5.237ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_1792_2047_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.453ns  (logic 4.001ns (27.683%)  route 10.452ns (72.318%))
  Logic Levels:           15  (CARRY4=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.556     5.077    CPU/clk_IBUF_BUFG
    SLICE_X47Y18         FDRE                                         r  CPU/pc_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  CPU/pc_reg[2]_replica_2/Q
                         net (fo=22, routed)          1.036     6.569    CPU/REGFILE/p_address[2]_repN_2_alias
    SLICE_X47Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.038     7.732    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X46Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.606     8.486    CPU/REGFILE/B[0]
    SLICE_X47Y22         LUT4 (Prop_lut4_I3_O)        0.328     8.814 r  CPU/REGFILE/mem_reg_0_255_0_0_i_30/O
                         net (fo=15, routed)          0.689     9.503    CPU/REGFILE/B_selected[0]
    SLICE_X47Y23         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.101 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/O[1]
                         net (fo=1, routed)           0.436    10.537    CPU/ALU/mem_reg_22528_22783_3_3_i_1[1]
    SLICE_X47Y21         LUT6 (Prop_lut6_I3_O)        0.303    10.840 r  CPU/ALU/mem_reg_0_255_0_0_i_27/O
                         net (fo=13, routed)          0.541    11.381    CPU/REGFILE/nums_reg[0]
    SLICE_X47Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.505 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=159, routed)         2.336    13.841    DATAMEM/mem_reg_3072_3327_1_1/A1
    SLICE_X60Y3          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    13.965 r  DATAMEM/mem_reg_3072_3327_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.965    DATAMEM/mem_reg_3072_3327_1_1/OD
    SLICE_X60Y3          MUXF7 (Prop_muxf7_I0_O)      0.241    14.206 r  DATAMEM/mem_reg_3072_3327_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.206    DATAMEM/mem_reg_3072_3327_1_1/O0
    SLICE_X60Y3          MUXF8 (Prop_muxf8_I0_O)      0.098    14.304 r  DATAMEM/mem_reg_3072_3327_1_1/F8/O
                         net (fo=1, routed)           1.144    15.449    DATAMEM/mem_reg_3072_3327_1_1_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.319    15.768 r  DATAMEM/nums[13]_i_66/O
                         net (fo=1, routed)           0.000    15.768    DATAMEM/nums[13]_i_66_n_0
    SLICE_X57Y12         MUXF7 (Prop_muxf7_I1_O)      0.217    15.985 r  DATAMEM/nums_reg[13]_i_34/O
                         net (fo=1, routed)           0.000    15.985    DATAMEM/nums_reg[13]_i_34_n_0
    SLICE_X57Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    16.079 r  DATAMEM/nums_reg[13]_i_17/O
                         net (fo=1, routed)           0.691    16.769    DATAMEM/nums_reg[13]_i_17_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.316    17.085 r  DATAMEM/nums[13]_i_9/O
                         net (fo=1, routed)           0.000    17.085    CPU/REGFILE/nums[13]_i_4_0
    SLICE_X57Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    17.297 r  CPU/REGFILE/nums_reg[13]_i_5/O
                         net (fo=1, routed)           0.621    17.919    CPU/REGFILE/nums_reg[13]_i_5_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.299    18.218 r  CPU/REGFILE/nums[13]_i_1_comp_1/O
                         net (fo=518, routed)         1.313    19.530    DATAMEM/mem_reg_1792_2047_1_1/D
    SLICE_X52Y1          RAMS64E                                      r  DATAMEM/mem_reg_1792_2047_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.453    14.794    DATAMEM/mem_reg_1792_2047_1_1/WCLK
    SLICE_X52Y1          RAMS64E                                      r  DATAMEM/mem_reg_1792_2047_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y1          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.294    DATAMEM/mem_reg_1792_2047_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -19.530    
  -------------------------------------------------------------------
                         slack                                 -5.237    

Slack (VIOLATED) :        -5.229ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_5376_5631_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.510ns  (logic 3.971ns (27.365%)  route 10.540ns (72.635%))
  Logic Levels:           14  (CARRY4=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.556     5.077    CPU/clk_IBUF_BUFG
    SLICE_X47Y18         FDRE                                         r  CPU/pc_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  CPU/pc_reg[2]_replica_2/Q
                         net (fo=22, routed)          1.036     6.569    CPU/REGFILE/p_address[2]_repN_2_alias
    SLICE_X47Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.038     7.732    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X46Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.606     8.486    CPU/REGFILE/B[0]
    SLICE_X47Y22         LUT4 (Prop_lut4_I3_O)        0.328     8.814 r  CPU/REGFILE/mem_reg_0_255_0_0_i_30/O
                         net (fo=15, routed)          0.689     9.503    CPU/REGFILE/B_selected[0]
    SLICE_X47Y23         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    10.145 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/O[3]
                         net (fo=1, routed)           0.457    10.602    CPU/ALU/mem_reg_22528_22783_3_3_i_1[3]
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.306    10.908 r  CPU/ALU/mem_reg_0_255_0_0_i_23/O
                         net (fo=13, routed)          0.783    11.690    CPU/REGFILE/nums_reg[12]_2
    SLICE_X51Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.814 r  CPU/REGFILE/mem_reg_12288_12543_0_0_i_2/O
                         net (fo=164, routed)         1.395    13.209    DATAMEM/mem_reg_20480_20735_0_0/A3
    SLICE_X54Y34         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.438    13.647 r  DATAMEM/mem_reg_20480_20735_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.647    DATAMEM/mem_reg_20480_20735_0_0/OA
    SLICE_X54Y34         MUXF7 (Prop_muxf7_I1_O)      0.214    13.861 r  DATAMEM/mem_reg_20480_20735_0_0/F7.A/O
                         net (fo=1, routed)           0.000    13.861    DATAMEM/mem_reg_20480_20735_0_0/O1
    SLICE_X54Y34         MUXF8 (Prop_muxf8_I1_O)      0.088    13.949 r  DATAMEM/mem_reg_20480_20735_0_0/F8/O
                         net (fo=1, routed)           0.940    14.889    DATAMEM/mem_reg_20480_20735_0_0_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.319    15.208 r  DATAMEM/nums[12]_i_37/O
                         net (fo=1, routed)           0.000    15.208    DATAMEM/nums[12]_i_37_n_0
    SLICE_X51Y25         MUXF7 (Prop_muxf7_I0_O)      0.238    15.446 r  DATAMEM/nums_reg[12]_i_20/O
                         net (fo=1, routed)           0.812    16.258    DATAMEM/nums_reg[12]_i_20_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I1_O)        0.298    16.556 r  DATAMEM/nums[12]_i_11/O
                         net (fo=1, routed)           0.633    17.189    DATAMEM/nums[12]_i_11_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  DATAMEM/nums[12]_i_6/O
                         net (fo=1, routed)           0.637    17.949    CPU/REGFILE/nums[12]_i_2_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I2_O)        0.124    18.073 r  CPU/REGFILE/nums[12]_i_1_comp_1/O
                         net (fo=518, routed)         1.514    19.588    DATAMEM/mem_reg_5376_5631_0_0/D
    SLICE_X64Y41         RAMS64E                                      r  DATAMEM/mem_reg_5376_5631_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.518    14.859    DATAMEM/mem_reg_5376_5631_0_0/WCLK
    SLICE_X64Y41         RAMS64E                                      r  DATAMEM/mem_reg_5376_5631_0_0/RAMS64E_A/CLK
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y41         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.359    DATAMEM/mem_reg_5376_5631_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                         -19.588    
  -------------------------------------------------------------------
                         slack                                 -5.229    

Slack (VIOLATED) :        -5.220ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_5888_6143_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.502ns  (logic 3.971ns (27.381%)  route 10.531ns (72.619%))
  Logic Levels:           14  (CARRY4=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.556     5.077    CPU/clk_IBUF_BUFG
    SLICE_X47Y18         FDRE                                         r  CPU/pc_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  CPU/pc_reg[2]_replica_2/Q
                         net (fo=22, routed)          1.036     6.569    CPU/REGFILE/p_address[2]_repN_2_alias
    SLICE_X47Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.038     7.732    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X46Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.606     8.486    CPU/REGFILE/B[0]
    SLICE_X47Y22         LUT4 (Prop_lut4_I3_O)        0.328     8.814 r  CPU/REGFILE/mem_reg_0_255_0_0_i_30/O
                         net (fo=15, routed)          0.689     9.503    CPU/REGFILE/B_selected[0]
    SLICE_X47Y23         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    10.145 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/O[3]
                         net (fo=1, routed)           0.457    10.602    CPU/ALU/mem_reg_22528_22783_3_3_i_1[3]
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.306    10.908 r  CPU/ALU/mem_reg_0_255_0_0_i_23/O
                         net (fo=13, routed)          0.783    11.690    CPU/REGFILE/nums_reg[12]_2
    SLICE_X51Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.814 r  CPU/REGFILE/mem_reg_12288_12543_0_0_i_2/O
                         net (fo=164, routed)         1.395    13.209    DATAMEM/mem_reg_20480_20735_0_0/A3
    SLICE_X54Y34         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.438    13.647 r  DATAMEM/mem_reg_20480_20735_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.647    DATAMEM/mem_reg_20480_20735_0_0/OA
    SLICE_X54Y34         MUXF7 (Prop_muxf7_I1_O)      0.214    13.861 r  DATAMEM/mem_reg_20480_20735_0_0/F7.A/O
                         net (fo=1, routed)           0.000    13.861    DATAMEM/mem_reg_20480_20735_0_0/O1
    SLICE_X54Y34         MUXF8 (Prop_muxf8_I1_O)      0.088    13.949 r  DATAMEM/mem_reg_20480_20735_0_0/F8/O
                         net (fo=1, routed)           0.940    14.889    DATAMEM/mem_reg_20480_20735_0_0_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.319    15.208 r  DATAMEM/nums[12]_i_37/O
                         net (fo=1, routed)           0.000    15.208    DATAMEM/nums[12]_i_37_n_0
    SLICE_X51Y25         MUXF7 (Prop_muxf7_I0_O)      0.238    15.446 r  DATAMEM/nums_reg[12]_i_20/O
                         net (fo=1, routed)           0.812    16.258    DATAMEM/nums_reg[12]_i_20_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I1_O)        0.298    16.556 r  DATAMEM/nums[12]_i_11/O
                         net (fo=1, routed)           0.633    17.189    DATAMEM/nums[12]_i_11_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  DATAMEM/nums[12]_i_6/O
                         net (fo=1, routed)           0.637    17.949    CPU/REGFILE/nums[12]_i_2_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I2_O)        0.124    18.073 r  CPU/REGFILE/nums[12]_i_1_comp_1/O
                         net (fo=518, routed)         1.506    19.579    DATAMEM/mem_reg_5888_6143_0_0/D
    SLICE_X60Y43         RAMS64E                                      r  DATAMEM/mem_reg_5888_6143_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.518    14.859    DATAMEM/mem_reg_5888_6143_0_0/WCLK
    SLICE_X60Y43         RAMS64E                                      r  DATAMEM/mem_reg_5888_6143_0_0/RAMS64E_A/CLK
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y43         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.359    DATAMEM/mem_reg_5888_6143_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                         -19.579    
  -------------------------------------------------------------------
                         slack                                 -5.220    

Slack (VIOLATED) :        -5.219ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_7936_8191_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.499ns  (logic 3.971ns (27.386%)  route 10.529ns (72.614%))
  Logic Levels:           14  (CARRY4=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.556     5.077    CPU/clk_IBUF_BUFG
    SLICE_X47Y18         FDRE                                         r  CPU/pc_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  CPU/pc_reg[2]_replica_2/Q
                         net (fo=22, routed)          1.036     6.569    CPU/REGFILE/p_address[2]_repN_2_alias
    SLICE_X47Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.038     7.732    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X46Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.606     8.486    CPU/REGFILE/B[0]
    SLICE_X47Y22         LUT4 (Prop_lut4_I3_O)        0.328     8.814 r  CPU/REGFILE/mem_reg_0_255_0_0_i_30/O
                         net (fo=15, routed)          0.689     9.503    CPU/REGFILE/B_selected[0]
    SLICE_X47Y23         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    10.145 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/O[3]
                         net (fo=1, routed)           0.457    10.602    CPU/ALU/mem_reg_22528_22783_3_3_i_1[3]
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.306    10.908 r  CPU/ALU/mem_reg_0_255_0_0_i_23/O
                         net (fo=13, routed)          0.783    11.690    CPU/REGFILE/nums_reg[12]_2
    SLICE_X51Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.814 r  CPU/REGFILE/mem_reg_12288_12543_0_0_i_2/O
                         net (fo=164, routed)         1.395    13.209    DATAMEM/mem_reg_20480_20735_0_0/A3
    SLICE_X54Y34         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.438    13.647 r  DATAMEM/mem_reg_20480_20735_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.647    DATAMEM/mem_reg_20480_20735_0_0/OA
    SLICE_X54Y34         MUXF7 (Prop_muxf7_I1_O)      0.214    13.861 r  DATAMEM/mem_reg_20480_20735_0_0/F7.A/O
                         net (fo=1, routed)           0.000    13.861    DATAMEM/mem_reg_20480_20735_0_0/O1
    SLICE_X54Y34         MUXF8 (Prop_muxf8_I1_O)      0.088    13.949 r  DATAMEM/mem_reg_20480_20735_0_0/F8/O
                         net (fo=1, routed)           0.940    14.889    DATAMEM/mem_reg_20480_20735_0_0_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.319    15.208 r  DATAMEM/nums[12]_i_37/O
                         net (fo=1, routed)           0.000    15.208    DATAMEM/nums[12]_i_37_n_0
    SLICE_X51Y25         MUXF7 (Prop_muxf7_I0_O)      0.238    15.446 r  DATAMEM/nums_reg[12]_i_20/O
                         net (fo=1, routed)           0.812    16.258    DATAMEM/nums_reg[12]_i_20_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I1_O)        0.298    16.556 r  DATAMEM/nums[12]_i_11/O
                         net (fo=1, routed)           0.633    17.189    DATAMEM/nums[12]_i_11_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  DATAMEM/nums[12]_i_6/O
                         net (fo=1, routed)           0.637    17.949    CPU/REGFILE/nums[12]_i_2_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I2_O)        0.124    18.073 r  CPU/REGFILE/nums[12]_i_1_comp_1/O
                         net (fo=518, routed)         1.503    19.577    DATAMEM/mem_reg_7936_8191_0_0/D
    SLICE_X64Y39         RAMS64E                                      r  DATAMEM/mem_reg_7936_8191_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.517    14.858    DATAMEM/mem_reg_7936_8191_0_0/WCLK
    SLICE_X64Y39         RAMS64E                                      r  DATAMEM/mem_reg_7936_8191_0_0/RAMS64E_A/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y39         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.358    DATAMEM/mem_reg_7936_8191_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                         -19.577    
  -------------------------------------------------------------------
                         slack                                 -5.219    

Slack (VIOLATED) :        -5.218ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_30464_30719_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.500ns  (logic 4.001ns (27.593%)  route 10.499ns (72.407%))
  Logic Levels:           15  (CARRY4=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.556     5.077    CPU/clk_IBUF_BUFG
    SLICE_X47Y18         FDRE                                         r  CPU/pc_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  CPU/pc_reg[2]_replica_2/Q
                         net (fo=22, routed)          1.036     6.569    CPU/REGFILE/p_address[2]_repN_2_alias
    SLICE_X47Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.038     7.732    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X46Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.606     8.486    CPU/REGFILE/B[0]
    SLICE_X47Y22         LUT4 (Prop_lut4_I3_O)        0.328     8.814 r  CPU/REGFILE/mem_reg_0_255_0_0_i_30/O
                         net (fo=15, routed)          0.689     9.503    CPU/REGFILE/B_selected[0]
    SLICE_X47Y23         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.101 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/O[1]
                         net (fo=1, routed)           0.436    10.537    CPU/ALU/mem_reg_22528_22783_3_3_i_1[1]
    SLICE_X47Y21         LUT6 (Prop_lut6_I3_O)        0.303    10.840 r  CPU/ALU/mem_reg_0_255_0_0_i_27/O
                         net (fo=13, routed)          0.541    11.381    CPU/REGFILE/nums_reg[0]
    SLICE_X47Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.505 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=159, routed)         2.336    13.841    DATAMEM/mem_reg_3072_3327_1_1/A1
    SLICE_X60Y3          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    13.965 r  DATAMEM/mem_reg_3072_3327_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.965    DATAMEM/mem_reg_3072_3327_1_1/OD
    SLICE_X60Y3          MUXF7 (Prop_muxf7_I0_O)      0.241    14.206 r  DATAMEM/mem_reg_3072_3327_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.206    DATAMEM/mem_reg_3072_3327_1_1/O0
    SLICE_X60Y3          MUXF8 (Prop_muxf8_I0_O)      0.098    14.304 r  DATAMEM/mem_reg_3072_3327_1_1/F8/O
                         net (fo=1, routed)           1.144    15.449    DATAMEM/mem_reg_3072_3327_1_1_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.319    15.768 r  DATAMEM/nums[13]_i_66/O
                         net (fo=1, routed)           0.000    15.768    DATAMEM/nums[13]_i_66_n_0
    SLICE_X57Y12         MUXF7 (Prop_muxf7_I1_O)      0.217    15.985 r  DATAMEM/nums_reg[13]_i_34/O
                         net (fo=1, routed)           0.000    15.985    DATAMEM/nums_reg[13]_i_34_n_0
    SLICE_X57Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    16.079 r  DATAMEM/nums_reg[13]_i_17/O
                         net (fo=1, routed)           0.691    16.769    DATAMEM/nums_reg[13]_i_17_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.316    17.085 r  DATAMEM/nums[13]_i_9/O
                         net (fo=1, routed)           0.000    17.085    CPU/REGFILE/nums[13]_i_4_0
    SLICE_X57Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    17.297 r  CPU/REGFILE/nums_reg[13]_i_5/O
                         net (fo=1, routed)           0.621    17.919    CPU/REGFILE/nums_reg[13]_i_5_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.299    18.218 r  CPU/REGFILE/nums[13]_i_1_comp_1/O
                         net (fo=518, routed)         1.360    19.577    DATAMEM/mem_reg_30464_30719_1_1/D
    SLICE_X60Y2          RAMS64E                                      r  DATAMEM/mem_reg_30464_30719_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        1.519    14.860    DATAMEM/mem_reg_30464_30719_1_1/WCLK
    SLICE_X60Y2          RAMS64E                                      r  DATAMEM/mem_reg_30464_30719_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y2          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.360    DATAMEM/mem_reg_30464_30719_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                         -19.577    
  -------------------------------------------------------------------
                         slack                                 -5.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_26368_26623_3_3/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.433ns (37.594%)  route 0.719ns (62.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.551     1.434    CPU/REGFILE/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X46Y24         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.822 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=18, routed)          0.282     2.104    CPU/REGFILE/pc_reg[3][3]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.149 r  CPU/REGFILE/mem_reg_22528_22783_3_3_i_1/O
                         net (fo=148, routed)         0.437     2.586    DATAMEM/mem_reg_26368_26623_3_3/A3
    SLICE_X34Y30         RAMS64E                                      r  DATAMEM/mem_reg_26368_26623_3_3/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.821     1.948    DATAMEM/mem_reg_26368_26623_3_3/WCLK
    SLICE_X34Y30         RAMS64E                                      r  DATAMEM/mem_reg_26368_26623_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.249     1.699    
    SLICE_X34Y30         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.939    DATAMEM/mem_reg_26368_26623_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_26368_26623_3_3/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.433ns (37.594%)  route 0.719ns (62.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.551     1.434    CPU/REGFILE/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X46Y24         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.822 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=18, routed)          0.282     2.104    CPU/REGFILE/pc_reg[3][3]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.149 r  CPU/REGFILE/mem_reg_22528_22783_3_3_i_1/O
                         net (fo=148, routed)         0.437     2.586    DATAMEM/mem_reg_26368_26623_3_3/A3
    SLICE_X34Y30         RAMS64E                                      r  DATAMEM/mem_reg_26368_26623_3_3/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.821     1.948    DATAMEM/mem_reg_26368_26623_3_3/WCLK
    SLICE_X34Y30         RAMS64E                                      r  DATAMEM/mem_reg_26368_26623_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.249     1.699    
    SLICE_X34Y30         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.939    DATAMEM/mem_reg_26368_26623_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_26368_26623_3_3/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.433ns (37.594%)  route 0.719ns (62.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.551     1.434    CPU/REGFILE/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X46Y24         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.822 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=18, routed)          0.282     2.104    CPU/REGFILE/pc_reg[3][3]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.149 r  CPU/REGFILE/mem_reg_22528_22783_3_3_i_1/O
                         net (fo=148, routed)         0.437     2.586    DATAMEM/mem_reg_26368_26623_3_3/A3
    SLICE_X34Y30         RAMS64E                                      r  DATAMEM/mem_reg_26368_26623_3_3/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.821     1.948    DATAMEM/mem_reg_26368_26623_3_3/WCLK
    SLICE_X34Y30         RAMS64E                                      r  DATAMEM/mem_reg_26368_26623_3_3/RAMS64E_C/CLK
                         clock pessimism             -0.249     1.699    
    SLICE_X34Y30         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.939    DATAMEM/mem_reg_26368_26623_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_26368_26623_3_3/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.433ns (37.594%)  route 0.719ns (62.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.551     1.434    CPU/REGFILE/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X46Y24         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.822 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=18, routed)          0.282     2.104    CPU/REGFILE/pc_reg[3][3]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.149 r  CPU/REGFILE/mem_reg_22528_22783_3_3_i_1/O
                         net (fo=148, routed)         0.437     2.586    DATAMEM/mem_reg_26368_26623_3_3/A3
    SLICE_X34Y30         RAMS64E                                      r  DATAMEM/mem_reg_26368_26623_3_3/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.821     1.948    DATAMEM/mem_reg_26368_26623_3_3/WCLK
    SLICE_X34Y30         RAMS64E                                      r  DATAMEM/mem_reg_26368_26623_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.249     1.699    
    SLICE_X34Y30         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.939    DATAMEM/mem_reg_26368_26623_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 DATAMEM/genblk1[0].cd/clkOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/genblk1[0].cd/clkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.392%)  route 0.577ns (75.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.593     1.476    DATAMEM/genblk1[0].cd/clk_IBUF_BUFG
    SLICE_X62Y39         FDRE                                         r  DATAMEM/genblk1[0].cd/clkOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  DATAMEM/genblk1[0].cd/clkOut_reg/Q
                         net (fo=2, routed)           0.577     2.194    DATAMEM/genblk1[0].cd/clkOut
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     2.239 r  DATAMEM/genblk1[0].cd/clkOut_i_1/O
                         net (fo=1, routed)           0.000     2.239    DATAMEM/genblk1[0].cd/clkOut_i_1_n_0
    SLICE_X62Y39         FDRE                                         r  DATAMEM/genblk1[0].cd/clkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.864     1.991    DATAMEM/genblk1[0].cd/clk_IBUF_BUFG
    SLICE_X62Y39         FDRE                                         r  DATAMEM/genblk1[0].cd/clkOut_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y39         FDRE (Hold_fdre_C_D)         0.091     1.567    DATAMEM/genblk1[0].cd/clkOut_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.433ns (36.388%)  route 0.757ns (63.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.551     1.434    CPU/REGFILE/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X46Y24         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.822 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=18, routed)          0.415     2.237    CPU/REGFILE/pc_reg[3][3]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.282 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1/O
                         net (fo=164, routed)         0.342     2.624    DATAMEM/mem_reg_8448_8703_3_3/A3
    SLICE_X34Y25         RAMS64E                                      r  DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.815     1.942    DATAMEM/mem_reg_8448_8703_3_3/WCLK
    SLICE_X34Y25         RAMS64E                                      r  DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.249     1.693    
    SLICE_X34Y25         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.933    DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.433ns (36.388%)  route 0.757ns (63.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.551     1.434    CPU/REGFILE/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X46Y24         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.822 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=18, routed)          0.415     2.237    CPU/REGFILE/pc_reg[3][3]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.282 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1/O
                         net (fo=164, routed)         0.342     2.624    DATAMEM/mem_reg_8448_8703_3_3/A3
    SLICE_X34Y25         RAMS64E                                      r  DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.815     1.942    DATAMEM/mem_reg_8448_8703_3_3/WCLK
    SLICE_X34Y25         RAMS64E                                      r  DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.249     1.693    
    SLICE_X34Y25         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.933    DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.433ns (36.388%)  route 0.757ns (63.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.551     1.434    CPU/REGFILE/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X46Y24         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.822 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=18, routed)          0.415     2.237    CPU/REGFILE/pc_reg[3][3]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.282 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1/O
                         net (fo=164, routed)         0.342     2.624    DATAMEM/mem_reg_8448_8703_3_3/A3
    SLICE_X34Y25         RAMS64E                                      r  DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.815     1.942    DATAMEM/mem_reg_8448_8703_3_3/WCLK
    SLICE_X34Y25         RAMS64E                                      r  DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_C/CLK
                         clock pessimism             -0.249     1.693    
    SLICE_X34Y25         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.933    DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.433ns (36.388%)  route 0.757ns (63.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.551     1.434    CPU/REGFILE/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X46Y24         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.822 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=18, routed)          0.415     2.237    CPU/REGFILE/pc_reg[3][3]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.282 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1/O
                         net (fo=164, routed)         0.342     2.624    DATAMEM/mem_reg_8448_8703_3_3/A3
    SLICE_X34Y25         RAMS64E                                      r  DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.815     1.942    DATAMEM/mem_reg_8448_8703_3_3/WCLK
    SLICE_X34Y25         RAMS64E                                      r  DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.249     1.693    
    SLICE_X34Y25         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.933    DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[6]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.464ns (57.278%)  route 0.346ns (42.722%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.556     1.439    CPU/clk_IBUF_BUFG
    SLICE_X45Y19         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  CPU/pc_reg[2]/Q
                         net (fo=20, routed)          0.151     1.731    CPU/PCADDER/Q[0]
    SLICE_X47Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.892 r  CPU/PCADDER/S0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.892    CPU/PCADDER/S0_carry_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.946 r  CPU/PCADDER/S0_carry__0/O[0]
                         net (fo=1, routed)           0.195     2.141    CPU/PCADDER/in0[4]
    SLICE_X44Y21         LUT3 (Prop_lut3_I2_O)        0.108     2.249 r  CPU/PCADDER/pc[6]_i_1/O
                         net (fo=5, routed)           0.000     2.249    CPU/PCADDER_n_6
    SLICE_X44Y21         FDRE                                         r  CPU/pc_reg[6]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2187, routed)        0.822     1.949    CPU/clk_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  CPU/pc_reg[6]_replica_1/C
                         clock pessimism             -0.498     1.451    
    SLICE_X44Y21         FDRE (Hold_fdre_C_D)         0.101     1.552    CPU/pc_reg[6]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.697    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y22   CPU/c_flag_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y19   CPU/pc_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y22   CPU/pc_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y20   CPU/pc_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y20   CPU/pc_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y20   CPU/pc_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y19   CPU/pc_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y39   DATAMEM/genblk1[0].cd/clkOut_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y31   DATAMEM/nums_reg[0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   DATAMEM/mem_reg_10752_11007_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y30   DATAMEM/mem_reg_11008_11263_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    DATAMEM/mem_reg_6656_6911_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    DATAMEM/mem_reg_6656_6911_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    DATAMEM/mem_reg_6656_6911_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y30   DATAMEM/mem_reg_11008_11263_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y30   DATAMEM/mem_reg_11008_11263_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y30   DATAMEM/mem_reg_11008_11263_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y45   DATAMEM/mem_reg_29696_29951_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y45   DATAMEM/mem_reg_29696_29951_3_3/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y27   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y27   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y27   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y27   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y36   DATAMEM/mem_reg_1280_1535_3_3/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y36   DATAMEM/mem_reg_1280_1535_3_3/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y36   DATAMEM/mem_reg_1280_1535_3_3/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y36   DATAMEM/mem_reg_1280_1535_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y40   DATAMEM/mem_reg_13056_13311_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y40   DATAMEM/mem_reg_13056_13311_0_0/RAMS64E_B/CLK



