$date
	Tue Nov  5 19:04:28 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fibonnacci_tb $end
$var wire 6 ! number [5:0] $end
$var reg 4 " a [3:0] $end
$scope module sequence $end
$var wire 4 # a [3:0] $end
$var wire 6 $ number [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#10000
b1 !
b1 $
b1 "
b1 #
#20000
b10 "
b10 #
#30000
b10 !
b10 $
b11 "
b11 #
#40000
b11 !
b11 $
b100 "
b100 #
#50000
b101 !
b101 $
b101 "
b101 #
#60000
b1000 !
b1000 $
b110 "
b110 #
#70000
b1101 !
b1101 $
b111 "
b111 #
#80000
b10101 !
b10101 $
b1000 "
b1000 #
#90000
b100010 !
b100010 $
b1001 "
b1001 #
#100000
b0 !
b0 $
b0 "
b0 #
#110000
b1 !
b1 $
b1 "
b1 #
#120000
b10 "
b10 #
#130000
b10 !
b10 $
b11 "
b11 #
#140000
b11 !
b11 $
b100 "
b100 #
#150000
b101 !
b101 $
b101 "
b101 #
#160000
b1000 !
b1000 $
b110 "
b110 #
#170000
b1101 !
b1101 $
b111 "
b111 #
#180000
b10101 !
b10101 $
b1000 "
b1000 #
#190000
b100010 !
b100010 $
b1001 "
b1001 #
#200000
b0 !
b0 $
b0 "
b0 #
