// 4-bit Up-down Counter Synchronous
module up_down_4bit_synchronous(
    input clk,
    input m,
    output reg [3:0]q= 4'b0000
    );
	 
	 always@(posedge clk)
	 begin
		if(m==0)
			q=q+1;
		else
			q=q-1;
	 end
endmodule





// 4-bit Up-down Counter Asynchronous
module up_down_4bit_asynchronous(
    input clk,
    input reset,
    input m,
    output reg [3:0]q
    );

	 always@(posedge clk)
	 begin
		if(reset)
			q=0;
		else if(m==0)
			q=q+1;
		else
			q=q-1;
	 end
endmodule