// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module a0_read_from_ddr_3 (
        input_r_dout,
        input_r_empty_n,
        input_r_read,
        buffer_r_address0,
        buffer_r_ce0,
        buffer_r_d0,
        buffer_r_q0,
        buffer_r_we0,
        buffer_r_address1,
        buffer_r_ce1,
        buffer_r_d1,
        buffer_r_q1,
        buffer_r_we1,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [7:0] input_r_dout;
input   input_r_empty_n;
output   input_r_read;
output  [16:0] buffer_r_address0;
output   buffer_r_ce0;
output  [7:0] buffer_r_d0;
input  [7:0] buffer_r_q0;
output   buffer_r_we0;
output  [16:0] buffer_r_address1;
output   buffer_r_ce1;
output  [7:0] buffer_r_d1;
input  [7:0] buffer_r_q1;
output   buffer_r_we1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    read_from_ddr_3_Loop_U0_ap_start;
wire    read_from_ddr_3_Loop_U0_ap_done;
wire    read_from_ddr_3_Loop_U0_ap_continue;
wire    read_from_ddr_3_Loop_U0_ap_idle;
wire    read_from_ddr_3_Loop_U0_ap_ready;
wire    read_from_ddr_3_Loop_U0_input_r_read;
wire   [16:0] read_from_ddr_3_Loop_U0_buffer_r_address0;
wire    read_from_ddr_3_Loop_U0_buffer_r_ce0;
wire    read_from_ddr_3_Loop_U0_buffer_r_we0;
wire   [7:0] read_from_ddr_3_Loop_U0_buffer_r_d0;
wire    ap_sync_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    read_from_ddr_3_Loop_U0_start_full_n;
wire    read_from_ddr_3_Loop_U0_start_write;

a0_read_from_ddr_3_Loop read_from_ddr_3_Loop_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(read_from_ddr_3_Loop_U0_ap_start),
    .ap_done(read_from_ddr_3_Loop_U0_ap_done),
    .ap_continue(read_from_ddr_3_Loop_U0_ap_continue),
    .ap_idle(read_from_ddr_3_Loop_U0_ap_idle),
    .ap_ready(read_from_ddr_3_Loop_U0_ap_ready),
    .input_r_dout(input_r_dout),
    .input_r_empty_n(input_r_empty_n),
    .input_r_read(read_from_ddr_3_Loop_U0_input_r_read),
    .buffer_r_address0(read_from_ddr_3_Loop_U0_buffer_r_address0),
    .buffer_r_ce0(read_from_ddr_3_Loop_U0_buffer_r_ce0),
    .buffer_r_we0(read_from_ddr_3_Loop_U0_buffer_r_we0),
    .buffer_r_d0(read_from_ddr_3_Loop_U0_buffer_r_d0)
);

assign ap_done = read_from_ddr_3_Loop_U0_ap_done;

assign ap_idle = read_from_ddr_3_Loop_U0_ap_idle;

assign ap_ready = read_from_ddr_3_Loop_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = read_from_ddr_3_Loop_U0_ap_done;

assign ap_sync_ready = read_from_ddr_3_Loop_U0_ap_ready;

assign buffer_r_address0 = read_from_ddr_3_Loop_U0_buffer_r_address0;

assign buffer_r_address1 = 17'd0;

assign buffer_r_ce0 = read_from_ddr_3_Loop_U0_buffer_r_ce0;

assign buffer_r_ce1 = 1'b0;

assign buffer_r_d0 = read_from_ddr_3_Loop_U0_buffer_r_d0;

assign buffer_r_d1 = 8'd0;

assign buffer_r_we0 = read_from_ddr_3_Loop_U0_buffer_r_we0;

assign buffer_r_we1 = 1'b0;

assign input_r_read = read_from_ddr_3_Loop_U0_input_r_read;

assign read_from_ddr_3_Loop_U0_ap_continue = ap_continue;

assign read_from_ddr_3_Loop_U0_ap_start = ap_start;

assign read_from_ddr_3_Loop_U0_start_full_n = 1'b1;

assign read_from_ddr_3_Loop_U0_start_write = 1'b0;

endmodule //a0_read_from_ddr_3
