\hypertarget{group___d_m_a_m_u_x___register___masks}{}\section{D\+M\+A\+M\+UX Register Masks}
\label{group___d_m_a_m_u_x___register___masks}\index{DMAMUX Register Masks@{DMAMUX Register Masks}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___d_m_a_m_u_x___register___masks_ga142bd4d929a1397622dd8a716558f3bb}\label{group___d_m_a_m_u_x___register___masks_ga142bd4d929a1397622dd8a716558f3bb}} 
\#define {\bfseries D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+C\+O\+U\+NT}~(4\+U)
\end{DoxyCompactItemize}
\subsection*{C\+H\+C\+FG -\/ Channel Configuration register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___d_m_a_m_u_x___register___masks_ga35b279ba0b1c9e817901494cdac305c5}\label{group___d_m_a_m_u_x___register___masks_ga35b279ba0b1c9e817901494cdac305c5}} 
\#define {\bfseries D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+M\+A\+SK}~(0x3\+F\+U)
\item 
\mbox{\Hypertarget{group___d_m_a_m_u_x___register___masks_gac2b7553c4599d8e919750598dd03f8a3}\label{group___d_m_a_m_u_x___register___masks_gac2b7553c4599d8e919750598dd03f8a3}} 
\#define {\bfseries D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___d_m_a_m_u_x___register___masks_ga26ed125b670223f11ea326335729bb9b}{D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+S\+O\+U\+R\+CE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+S\+H\+I\+FT)) \& D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___d_m_a_m_u_x___register___masks_gafd2b6158f86bedffb640e73c40cdd0f5}\label{group___d_m_a_m_u_x___register___masks_gafd2b6158f86bedffb640e73c40cdd0f5}} 
\#define {\bfseries D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+T\+R\+I\+G\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___d_m_a_m_u_x___register___masks_ga714a6b142fde49d701e3f624bb2417e1}\label{group___d_m_a_m_u_x___register___masks_ga714a6b142fde49d701e3f624bb2417e1}} 
\#define {\bfseries D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+T\+R\+I\+G\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___d_m_a_m_u_x___register___masks_ga7f31af225c1b0eca76b430ba76b5e516}{D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+T\+R\+IG}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+T\+R\+I\+G\+\_\+\+S\+H\+I\+FT)) \& D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+T\+R\+I\+G\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___d_m_a_m_u_x___register___masks_ga311ccb0a9a00f29da44f8c41b33ba79f}\label{group___d_m_a_m_u_x___register___masks_ga311ccb0a9a00f29da44f8c41b33ba79f}} 
\#define {\bfseries D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+E\+N\+B\+L\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___d_m_a_m_u_x___register___masks_ga23d6f41370761b5c68e4d49f419aaee9}\label{group___d_m_a_m_u_x___register___masks_ga23d6f41370761b5c68e4d49f419aaee9}} 
\#define {\bfseries D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+E\+N\+B\+L\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___d_m_a_m_u_x___register___masks_gaa2db13a0c108bf15d36830b42495686c}{D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+E\+N\+BL}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+E\+N\+B\+L\+\_\+\+S\+H\+I\+FT)) \& D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+E\+N\+B\+L\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_m_a_m_u_x___register___masks_gaa2db13a0c108bf15d36830b42495686c}\label{group___d_m_a_m_u_x___register___masks_gaa2db13a0c108bf15d36830b42495686c}} 
\index{DMAMUX Register Masks@{DMAMUX Register Masks}!DMAMUX\_CHCFG\_ENBL@{DMAMUX\_CHCFG\_ENBL}}
\index{DMAMUX\_CHCFG\_ENBL@{DMAMUX\_CHCFG\_ENBL}!DMAMUX Register Masks@{DMAMUX Register Masks}}
\subsubsection{\texorpdfstring{DMAMUX\_CHCFG\_ENBL}{DMAMUX\_CHCFG\_ENBL}}
{\footnotesize\ttfamily \#define D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+E\+N\+BL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+E\+N\+B\+L\+\_\+\+S\+H\+I\+FT)) \& D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+E\+N\+B\+L\+\_\+\+M\+A\+SK)}

E\+N\+BL -\/ D\+MA Channel Enable 0b0..D\+MA channel is disabled. This mode is primarily used during configuration of the D\+M\+A\+Mux. The D\+MA has separate channel enables/disables, which should be used to disable or reconfigure a D\+MA channel. 0b1..D\+MA channel is enabled \mbox{\Hypertarget{group___d_m_a_m_u_x___register___masks_ga26ed125b670223f11ea326335729bb9b}\label{group___d_m_a_m_u_x___register___masks_ga26ed125b670223f11ea326335729bb9b}} 
\index{DMAMUX Register Masks@{DMAMUX Register Masks}!DMAMUX\_CHCFG\_SOURCE@{DMAMUX\_CHCFG\_SOURCE}}
\index{DMAMUX\_CHCFG\_SOURCE@{DMAMUX\_CHCFG\_SOURCE}!DMAMUX Register Masks@{DMAMUX Register Masks}}
\subsubsection{\texorpdfstring{DMAMUX\_CHCFG\_SOURCE}{DMAMUX\_CHCFG\_SOURCE}}
{\footnotesize\ttfamily \#define D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+S\+O\+U\+R\+CE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+S\+H\+I\+FT)) \& D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+M\+A\+SK)}

S\+O\+U\+R\+CE -\/ D\+MA Channel Source (Slot) 0b000000..Disable\+\_\+\+Signal 0b000010..L\+P\+U\+A\+R\+T0\+\_\+\+Rx\+\_\+\+Signal 0b000011..L\+P\+U\+A\+R\+T0\+\_\+\+Tx\+\_\+\+Signal 0b000100..L\+P\+U\+A\+R\+T1\+\_\+\+Rx\+\_\+\+Signal 0b000101..L\+P\+U\+A\+R\+T1\+\_\+\+Tx\+\_\+\+Signal 0b000110..U\+A\+R\+T2\+\_\+\+Rx\+\_\+\+Signal 0b000111..U\+A\+R\+T2\+\_\+\+Tx\+\_\+\+Signal 0b001010..Flex\+I\+O\+\_\+\+Channel0\+\_\+\+Signal 0b001011..Flex\+I\+O\+\_\+\+Channel1\+\_\+\+Signal 0b001100..Flex\+I\+O\+\_\+\+Channel2\+\_\+\+Signal 0b001101..Flex\+I\+O\+\_\+\+Channel3\+\_\+\+Signal 0b010000..S\+P\+I0\+\_\+\+Rx\+\_\+\+Signal 0b010001..S\+P\+I0\+\_\+\+Tx\+\_\+\+Signal 0b010010..S\+P\+I1\+\_\+\+Rx\+\_\+\+Signal 0b010011..S\+P\+I1\+\_\+\+Tx\+\_\+\+Signal 0b010110..I2\+C0\+\_\+\+Signal 0b010111..I2\+C1\+\_\+\+Signal 0b011000..T\+P\+M0\+\_\+\+Channel0\+\_\+\+Signal 0b011001..T\+P\+M0\+\_\+\+Channel1\+\_\+\+Signal 0b011010..T\+P\+M0\+\_\+\+Channel2\+\_\+\+Signal 0b011011..T\+P\+M0\+\_\+\+Channel3\+\_\+\+Signal 0b011100..T\+P\+M0\+\_\+\+Channel4\+\_\+\+Signal 0b011101..T\+P\+M0\+\_\+\+Channel5\+\_\+\+Signal 0b100000..T\+P\+M1\+\_\+\+Channel0\+\_\+\+Signal 0b100001..T\+P\+M1\+\_\+\+Channel1\+\_\+\+Signal 0b100010..T\+P\+M2\+\_\+\+Channel0\+\_\+\+Signal 0b100011..T\+P\+M2\+\_\+\+Channel1\+\_\+\+Signal 0b101000..A\+D\+C0\+\_\+\+Signal 0b101010..C\+M\+P0\+\_\+\+Signal 0b101101..D\+A\+C0\+\_\+\+Signal 0b110001..Port\+\_\+\+A\+\_\+\+Signal 0b110011..Port\+\_\+\+C\+\_\+\+Signal 0b110100..Port\+\_\+\+D\+\_\+\+Signal 0b110110..T\+P\+M0\+\_\+\+Overflow\+\_\+\+Signal 0b110111..T\+P\+M1\+\_\+\+Overflow\+\_\+\+Signal 0b111000..T\+P\+M2\+\_\+\+Overflow\+\_\+\+Signal 0b111100..Always\+On60\+\_\+\+Signal 0b111101..Always\+On61\+\_\+\+Signal 0b111110..Always\+On62\+\_\+\+Signal 0b111111..Always\+On63\+\_\+\+Signal \mbox{\Hypertarget{group___d_m_a_m_u_x___register___masks_ga7f31af225c1b0eca76b430ba76b5e516}\label{group___d_m_a_m_u_x___register___masks_ga7f31af225c1b0eca76b430ba76b5e516}} 
\index{DMAMUX Register Masks@{DMAMUX Register Masks}!DMAMUX\_CHCFG\_TRIG@{DMAMUX\_CHCFG\_TRIG}}
\index{DMAMUX\_CHCFG\_TRIG@{DMAMUX\_CHCFG\_TRIG}!DMAMUX Register Masks@{DMAMUX Register Masks}}
\subsubsection{\texorpdfstring{DMAMUX\_CHCFG\_TRIG}{DMAMUX\_CHCFG\_TRIG}}
{\footnotesize\ttfamily \#define D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+T\+R\+IG(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+T\+R\+I\+G\+\_\+\+S\+H\+I\+FT)) \& D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+T\+R\+I\+G\+\_\+\+M\+A\+SK)}

T\+R\+IG -\/ D\+MA Channel Trigger Enable 0b0..Triggering is disabled. If triggering is disabled and E\+N\+BL is set, the D\+MA Channel will simply route the specified source to the D\+MA channel. (Normal mode) 0b1..Triggering is enabled. If triggering is enabled and E\+N\+BL is set, the D\+M\+A\+M\+UX is in Periodic Trigger mode. 