FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * Generic SH-4 / SH-4A PCIC operations (SH7751, SH7780).
 *
 * Copyright (C) 2002 - 2009  Paul Mundt
 */
#include <linux/pci.h>
#include <linux/io.h>
#include <linux/spinlock.h>
#include <asm/addrspace.h>
#include "pci-sh4.h"

/*
 * Direct access to PCI hardware...
 */
#define CONFIG_CMD(bus, devfn, where) \
	(0x80000000 | (bus->number << 16) | (devfn << 8) | (where & ~3))

/*
/* bench 10321.1.0 627cd6546a33 */
/* bench 10321.1.1 52657a8497db */
/* bench 10321.1.2 a87b3b1d29f0 */
/* bench 10321.1.3 ad75cf474083 */
/* bench 10321.1.4 2f8917d22fbc */
/* bench 10321.1.5 c765907471d0 */
/* bench 10321.1.6 1eb2835e61b4 */
/* bench 10321.1.7 fc43c7638470 */
static int sh4_pci_read(struct pci_bus *bus, unsigned int devfn,
			   int where, int size, u32 *val)
{
	struct pci_channel *chan = bus->sysdata;
	unsigned long flags;
	u32 data;

	/*
	 * PCIPDR may only be accessed as 32 bit words,
	 * so we must do byte alignment by hand
	 */
	raw_spin_lock_irqsave(&pci_config_lock, flags);
	pci_write_reg(chan, CONFIG_CMD(bus, devfn, where), SH4_PCIPAR);
	data = pci_read_reg(chan, SH4_PCIPDR);
	raw_spin_unlock_irqrestore(&pci_config_lock, flags);

	switch (size) {
	case 1:
		*val = (data >> ((where & 3) << 3)) & 0xff;
		break;
	case 2:
		*val = (data >> ((where & 2) << 3)) & 0xffff;
		break;
	case 4:
		*val = data;
		break;
	default:
/* bench 13713.1.0 015d224d5100 */
/* bench 13713.1.1 7b3a4b57f74d */
/* bench 13713.1.2 7122d1d4adf4 */
/* bench 13713.1.3 687d45a03a93 */
/* bench 13713.1.4 e56d41760fbb */
/* bench 13713.1.5 cb51c3b5c95b */
/* bench 13713.1.6 f3b01437d17e */

	return PCIBIOS_SUCCESSFUL;
}

/*
 * Since SH4 only does 32bit access we'll have to do a read,
 * mask,write operation.
 * We'll allow an odd byte offset, though it should be illegal.
 */
static int sh4_pci_write(struct pci_bus *bus, unsigned int devfn,
			 int where, int size, u32 val)
{
	struct pci_channel *chan = bus->sysdata;
	unsigned long flags;
	int shift;
	u32 data;

	raw_spin_lock_irqsave(&pci_config_lock, flags);
	pci_write_reg(chan, CONFIG_CMD(bus, devfn, where), SH4_PCIPAR);
	data = pci_read_reg(chan, SH4_PCIPDR);
	raw_spin_unlock_irqrestore(&pci_config_lock, flags);

	switch (size) {
	case 1:
		shift = (where & 3) << 3;
		data &= ~(0xff << shift);
		data |= ((val & 0xff) << shift);
		break;
	case 2:
		shift = (where & 2) << 3;
		data &= ~(0xffff << shift);
		data |= ((val & 0xffff) << shift);
		break;
	case 4:
		data = val;
		break;
	default:
		return PCIBIOS_FUNC_NOT_SUPPORTED;
	}

	pci_write_reg(chan, data, SH4_PCIPDR);

	return PCIBIOS_SUCCESSFUL;
}
/* bench 19479.2.0 d6964382b335 */
/* bench 19479.2.1 b812638b3180 */
/* bench 19479.2.2 014f48fdcd0b */
/* bench 19479.2.3 3fe989699cc5 */
/* bench 23136.1.0 d4766481a164 */
/* bench 23136.1.1 13783092309a */
/* bench 23136.1.2 106de7961405 */
/* bench 23136.1.3 80b0a2113f07 */
/* bench 23136.1.4 9e1f8fdd2dec */
/* bench 23136.1.5 51bc8c14fa90 */
/* bench 19479.2.5 dbd6d3c6a0bf */
struct pci_ops sh4_pci_ops = {
	.read		= sh4_pci_read,
	.write		= sh4_pci_write,
};

int __attribute__((weak)) pci_fixup_pcic(struct pci_channel *chan)
{
	/* Nothing to do. */
	return 0;
}
