 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:04:48 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              24.00
  Critical Path Length:          4.70
  Critical Path Slack:           0.64
  Critical Path Clk Period:      5.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1203
  Buf/Inv Cell Count:             128
  Buf Cell Count:                   7
  Inv Cell Count:                 121
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1008
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2388.953578
  Noncombinational Area:  1290.034986
  Buf/Inv Area:            169.259905
  Total Buffer Area:            15.25
  Total Inverter Area:         154.01
  Macro/Black Box Area:      0.000000
  Net Area:                794.624776
  -----------------------------------
  Cell Area:              3678.988564
  Design Area:            4473.613340


  Design Rules
  -----------------------------------
  Total Number of Nets:          1357
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.27
  Logic Optimization:                  1.18
  Mapping Optimization:                1.47
  -----------------------------------------
  Overall Compile Time:               10.40
  Overall Compile Wall Clock Time:    11.08

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
