 
****************************************
check_design summary:
Version:     T-2022.03-SP3
Date:        Sat Mar 25 02:01:11 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    213
    Unconnected ports (LINT-28)                                    90
    Feedthrough (LINT-29)                                          40
    Shorted outputs (LINT-31)                                      81
    Constant outputs (LINT-52)                                      2
--------------------------------------------------------------------------------

Warning: In design 'CNN_controller', port 'SRAM_out1_A_Data_[7]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out1_A_Data_[6]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out1_A_Data_[5]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out1_A_Data_[4]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out1_A_Data_[3]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out1_A_Data_[2]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out1_A_Data_[1]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out1_A_Data_[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out2_A_Data_[7]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out2_A_Data_[6]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out2_A_Data_[5]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out2_A_Data_[4]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out2_A_Data_[3]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out2_A_Data_[2]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out2_A_Data_[1]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out2_A_Data_[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out3_A_Data_[7]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out3_A_Data_[6]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out3_A_Data_[5]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out3_A_Data_[4]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out3_A_Data_[3]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out3_A_Data_[2]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out3_A_Data_[1]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out3_A_Data_[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out4_A_Data_[7]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out4_A_Data_[6]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out4_A_Data_[5]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out4_A_Data_[4]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out4_A_Data_[3]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out4_A_Data_[2]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out4_A_Data_[1]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_out4_A_Data_[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in1_Data__7_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in1_Data__6_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in1_Data__5_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in1_Data__4_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in1_Data__3_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in1_Data__2_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in1_Data__1_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in1_Data__0_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in1_WEN_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in2_Data__7_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in2_Data__6_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in2_Data__5_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in2_Data__4_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in2_Data__3_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in2_Data__2_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in2_Data__1_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in2_Data__0_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'DRAM_in2_WEN_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in1_A_Data__7_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in1_A_Data__6_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in1_A_Data__5_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in1_A_Data__4_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in1_A_Data__3_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in1_A_Data__2_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in1_A_Data__1_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in1_A_Data__0_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in1_A_WEN_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in2_A_Data__7_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in2_A_Data__6_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in2_A_Data__5_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in2_A_Data__4_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in2_A_Data__3_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in2_A_Data__2_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in2_A_Data__1_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in2_A_Data__0_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in2_A_WEN_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in3_A_Data__7_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in3_A_Data__6_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in3_A_Data__5_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in3_A_Data__4_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in3_A_Data__3_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in3_A_Data__2_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in3_A_Data__1_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in3_A_Data__0_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in3_A_WEN_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in4_A_Data__7_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in4_A_Data__6_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in4_A_Data__5_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in4_A_Data__4_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in4_A_Data__3_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in4_A_Data__2_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in4_A_Data__1_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in4_A_Data__0_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in4_A_WEN_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in1_B_WEN_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in2_B_WEN_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in3_B_WEN_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', port 'SRAM_in4_B_WEN_' is not connected to any nets. (LINT-28)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[7]' is connected directly to output port 'SRAM_in3_B_Data__7_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[7]' is connected directly to output port 'SRAM_in1_B_Data__7_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[7]' is connected directly to output port 'wrb_data[7]'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[6]' is connected directly to output port 'SRAM_in3_B_Data__6_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[6]' is connected directly to output port 'SRAM_in1_B_Data__6_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[6]' is connected directly to output port 'wrb_data[6]'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[5]' is connected directly to output port 'SRAM_in3_B_Data__5_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[5]' is connected directly to output port 'SRAM_in1_B_Data__5_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[5]' is connected directly to output port 'wrb_data[5]'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[4]' is connected directly to output port 'SRAM_in3_B_Data__4_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[4]' is connected directly to output port 'SRAM_in1_B_Data__4_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[4]' is connected directly to output port 'wrb_data[4]'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[3]' is connected directly to output port 'SRAM_in3_B_Data__3_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[3]' is connected directly to output port 'SRAM_in1_B_Data__3_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[3]' is connected directly to output port 'wrb_data[3]'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[2]' is connected directly to output port 'SRAM_in3_B_Data__2_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[2]' is connected directly to output port 'SRAM_in1_B_Data__2_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[2]' is connected directly to output port 'wrb_data[2]'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[1]' is connected directly to output port 'SRAM_in3_B_Data__1_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[1]' is connected directly to output port 'SRAM_in1_B_Data__1_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[1]' is connected directly to output port 'wrb_data[1]'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[0]' is connected directly to output port 'SRAM_in3_B_Data__0_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[0]' is connected directly to output port 'SRAM_in1_B_Data__0_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out1_Data_[0]' is connected directly to output port 'wrb_data[0]'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out2_Data_[7]' is connected directly to output port 'SRAM_in4_B_Data__7_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out2_Data_[7]' is connected directly to output port 'SRAM_in2_B_Data__7_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out2_Data_[6]' is connected directly to output port 'SRAM_in4_B_Data__6_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out2_Data_[6]' is connected directly to output port 'SRAM_in2_B_Data__6_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out2_Data_[5]' is connected directly to output port 'SRAM_in4_B_Data__5_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out2_Data_[5]' is connected directly to output port 'SRAM_in2_B_Data__5_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out2_Data_[4]' is connected directly to output port 'SRAM_in4_B_Data__4_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out2_Data_[4]' is connected directly to output port 'SRAM_in2_B_Data__4_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out2_Data_[3]' is connected directly to output port 'SRAM_in4_B_Data__3_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out2_Data_[3]' is connected directly to output port 'SRAM_in2_B_Data__3_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out2_Data_[2]' is connected directly to output port 'SRAM_in4_B_Data__2_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out2_Data_[2]' is connected directly to output port 'SRAM_in2_B_Data__2_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out2_Data_[1]' is connected directly to output port 'SRAM_in4_B_Data__1_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out2_Data_[1]' is connected directly to output port 'SRAM_in2_B_Data__1_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out2_Data_[0]' is connected directly to output port 'SRAM_in4_B_Data__0_'. (LINT-29)
Warning: In design 'CNN_controller', input port 'DRAM_out2_Data_[0]' is connected directly to output port 'SRAM_in2_B_Data__0_'. (LINT-29)
Warning: In design 'CNN_controller', output port 'wrb_data[7]' is connected directly to output port 'SRAM_in3_B_Data__7_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'wrb_data[7]' is connected directly to output port 'SRAM_in1_B_Data__7_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'wrb_data[6]' is connected directly to output port 'SRAM_in3_B_Data__6_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'wrb_data[6]' is connected directly to output port 'SRAM_in1_B_Data__6_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'wrb_data[5]' is connected directly to output port 'SRAM_in3_B_Data__5_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'wrb_data[5]' is connected directly to output port 'SRAM_in1_B_Data__5_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'wrb_data[4]' is connected directly to output port 'SRAM_in3_B_Data__4_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'wrb_data[4]' is connected directly to output port 'SRAM_in1_B_Data__4_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'wrb_data[3]' is connected directly to output port 'SRAM_in3_B_Data__3_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'wrb_data[3]' is connected directly to output port 'SRAM_in1_B_Data__3_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'wrb_data[2]' is connected directly to output port 'SRAM_in3_B_Data__2_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'wrb_data[2]' is connected directly to output port 'SRAM_in1_B_Data__2_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'wrb_data[1]' is connected directly to output port 'SRAM_in3_B_Data__1_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'wrb_data[1]' is connected directly to output port 'SRAM_in1_B_Data__1_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'wrb_data[0]' is connected directly to output port 'SRAM_in3_B_Data__0_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'wrb_data[0]' is connected directly to output port 'SRAM_in1_B_Data__0_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__9_' is connected directly to output port 'SRAM_in4_A_Addr__9_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__9_' is connected directly to output port 'SRAM_in3_A_Addr__9_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__9_' is connected directly to output port 'SRAM_in2_A_Addr__9_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__8_' is connected directly to output port 'SRAM_in3_A_Addr__8_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__8_' is connected directly to output port 'SRAM_in2_A_Addr__8_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__8_' is connected directly to output port 'SRAM_in4_A_Addr__8_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__7_' is connected directly to output port 'SRAM_in2_A_Addr__7_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__7_' is connected directly to output port 'SRAM_in3_A_Addr__7_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__7_' is connected directly to output port 'SRAM_in4_A_Addr__7_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__6_' is connected directly to output port 'SRAM_in2_A_Addr__6_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__6_' is connected directly to output port 'SRAM_in3_A_Addr__6_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__5_' is connected directly to output port 'SRAM_in3_A_Addr__5_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__5_' is connected directly to output port 'SRAM_in2_A_Addr__5_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__5_' is connected directly to output port 'SRAM_in4_A_Addr__5_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__4_' is connected directly to output port 'SRAM_in2_A_Addr__4_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__4_' is connected directly to output port 'SRAM_in3_A_Addr__4_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__4_' is connected directly to output port 'SRAM_in4_A_Addr__4_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__3_' is connected directly to output port 'SRAM_in4_A_Addr__3_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__3_' is connected directly to output port 'SRAM_in2_A_Addr__3_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__3_' is connected directly to output port 'SRAM_in3_A_Addr__3_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__2_' is connected directly to output port 'SRAM_in3_A_Addr__2_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__2_' is connected directly to output port 'SRAM_in2_A_Addr__2_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__2_' is connected directly to output port 'SRAM_in4_A_Addr__2_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__1_' is connected directly to output port 'SRAM_in3_A_Addr__1_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__1_' is connected directly to output port 'SRAM_in2_A_Addr__1_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__1_' is connected directly to output port 'SRAM_in4_A_Addr__1_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__0_' is connected directly to output port 'SRAM_in4_A_Addr__0_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__0_' is connected directly to output port 'SRAM_in2_A_Addr__0_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_A_Addr__0_' is connected directly to output port 'SRAM_in3_A_Addr__0_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__9_' is connected directly to output port 'SRAM_in2_B_Addr__9_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__9_' is connected directly to output port 'SRAM_in3_B_Addr__9_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__9_' is connected directly to output port 'SRAM_in4_B_Addr__9_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__8_' is connected directly to output port 'SRAM_in4_B_Addr__8_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__8_' is connected directly to output port 'SRAM_in3_B_Addr__8_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__8_' is connected directly to output port 'SRAM_in2_B_Addr__8_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__7_' is connected directly to output port 'SRAM_in3_B_Addr__7_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__6_' is connected directly to output port 'SRAM_in4_B_Addr__6_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__6_' is connected directly to output port 'SRAM_in2_B_Addr__6_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__6_' is connected directly to output port 'SRAM_in3_B_Addr__6_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__5_' is connected directly to output port 'SRAM_in3_B_Addr__5_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__5_' is connected directly to output port 'SRAM_in2_B_Addr__5_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__5_' is connected directly to output port 'SRAM_in4_B_Addr__5_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__4_' is connected directly to output port 'SRAM_in3_B_Addr__4_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__4_' is connected directly to output port 'SRAM_in4_B_Addr__4_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__4_' is connected directly to output port 'SRAM_in2_B_Addr__4_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__3_' is connected directly to output port 'SRAM_in4_B_Addr__3_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__3_' is connected directly to output port 'SRAM_in3_B_Addr__3_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__3_' is connected directly to output port 'SRAM_in2_B_Addr__3_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__2_' is connected directly to output port 'SRAM_in2_B_Addr__2_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__2_' is connected directly to output port 'SRAM_in3_B_Addr__2_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__2_' is connected directly to output port 'SRAM_in4_B_Addr__2_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__1_' is connected directly to output port 'SRAM_in3_B_Addr__1_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in1_B_Addr__0_' is connected directly to output port 'SRAM_in3_B_Addr__0_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in2_B_Addr__7_' is connected directly to output port 'SRAM_in4_B_Addr__7_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in2_B_Addr__1_' is connected directly to output port 'SRAM_in4_B_Addr__1_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in2_B_Addr__0_' is connected directly to output port 'SRAM_in4_B_Addr__0_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in2_B_Data__7_' is connected directly to output port 'SRAM_in4_B_Data__7_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in2_B_Data__6_' is connected directly to output port 'SRAM_in4_B_Data__6_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in2_B_Data__5_' is connected directly to output port 'SRAM_in4_B_Data__5_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in2_B_Data__4_' is connected directly to output port 'SRAM_in4_B_Data__4_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in2_B_Data__3_' is connected directly to output port 'SRAM_in4_B_Data__3_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in2_B_Data__2_' is connected directly to output port 'SRAM_in4_B_Data__2_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in2_B_Data__1_' is connected directly to output port 'SRAM_in4_B_Data__1_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_in2_B_Data__0_' is connected directly to output port 'SRAM_in4_B_Data__0_'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_WENA12' is connected directly to output port 'SRAM_WENA34'. (LINT-31)
Warning: In design 'CNN_controller', output port 'SRAM_WENA12' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CNN_controller', output port 'SRAM_WENA34' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
Report : area
Design : CNN_controller
Version: T-2022.03-SP3
Date   : Sat Mar 25 02:01:12 2023
****************************************

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Number of ports:                          296
Number of nets:                          2042
Number of cells:                         1985
Number of combinational cells:           1802
Number of sequential cells:               176
Number of macros/black boxes:               0
Number of buf/inv:                        407
Number of references:                     131

Combinational area:              24527.520031
Buf/Inv area:                     4288.320087
Noncombinational area:            7266.239960
Macro/Black Box area:                0.000000
Net Interconnect area:          200014.346710

Total cell area:                 31793.759991
Total area:                     231808.106701
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : CNN_controller
Version: T-2022.03-SP3
Date   : Sat Mar 25 02:01:12 2023
****************************************


Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
CNN_controller         ibm13_wl10        typical


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
CNN_controller                            2.261    8.408 1.32e+06   10.671 100.0
1
 
****************************************
Report : design
Design : CNN_controller
Version: T-2022.03-SP3
Date   : Sat Mar 25 02:01:12 2023
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Local Link Library:

    {typical.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : typical
    Library : typical
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   ibm13_wl10
Location       :   typical
Resistance     :   8.5e-08
Capacitance    :   0.00015
Area           :   0.7
Slope          :   66.667
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    66.67



Wire Loading Model Mode: segmented.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : CNN_controller
Version: T-2022.03-SP3
Date   : Sat Mar 25 02:01:12 2023
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
R_1                       DFFHQX8TR       typical         47.520000 n
R_2                       DFFQX1TR        typical         24.480000 n
R_3                       DFFHQX8TR       typical         47.520000 n
R_5                       DFFHQX8TR       typical         47.520000 n
R_6                       DFFHQX4TR       typical         41.759998 n
R_7                       DFFHQX4TR       typical         41.759998 n
R_8                       DFFHQX4TR       typical         41.759998 n
R_9                       DFFHQX4TR       typical         41.759998 n
R_10                      DFFHQX4TR       typical         41.759998 n
R_11                      DFFHQX8TR       typical         47.520000 n
R_12                      DFFHQX4TR       typical         41.759998 n
R_13                      DFFHQX4TR       typical         41.759998 n
R_14                      DFFHQX4TR       typical         41.759998 n
R_15                      DFFHQX8TR       typical         47.520000 n
R_16                      DFFHQX4TR       typical         41.759998 n
R_17                      DFFHQX4TR       typical         41.759998 n
R_18                      DFFHQX8TR       typical         47.520000 n
R_19                      DFFHQX4TR       typical         41.759998 n
R_21                      DFFQX1TR        typical         24.480000 n
R_23                      DFFQX1TR        typical         24.480000 n
R_25                      DFFHQX8TR       typical         47.520000 n
R_26                      DFFHQX8TR       typical         47.520000 n
R_28                      DFFHQX4TR       typical         41.759998 n
R_29                      DFFHQX4TR       typical         41.759998 n
R_30                      DFFHQX4TR       typical         41.759998 n
R_31                      DFFHQX4TR       typical         41.759998 n
R_32                      DFFHQX4TR       typical         41.759998 n
R_33                      DFFHQX4TR       typical         41.759998 n
R_34                      DFFHQX4TR       typical         41.759998 n
R_35                      DFFHQX4TR       typical         41.759998 n
R_36                      DFFQX1TR        typical         24.480000 n
R_37                      DFFHQX4TR       typical         41.759998 n
R_38                      DFFHQX8TR       typical         47.520000 n
R_40                      DFFQX1TR        typical         24.480000 n
R_41                      DFFHQX4TR       typical         41.759998 n
R_44                      DFFQX1TR        typical         24.480000 n
R_45                      DFFQX1TR        typical         24.480000 n
R_46                      DFFHQX4TR       typical         41.759998 n
R_47                      DFFHQX8TR       typical         47.520000 n
R_48                      DFFHQX8TR       typical         47.520000 n
R_50                      DFFQX1TR        typical         24.480000 n
R_51                      DFFHQX4TR       typical         41.759998 n
R_52                      DFFHQX4TR       typical         41.759998 n
R_54                      DFFHQX4TR       typical         41.759998 n
R_55                      DFFHQX4TR       typical         41.759998 n
R_56                      DFFHQX4TR       typical         41.759998 n
R_57                      DFFHQX4TR       typical         41.759998 n
R_58                      DFFQX1TR        typical         24.480000 n
R_59                      DFFQX1TR        typical         24.480000 n
R_60                      DFFQX1TR        typical         24.480000 n
R_61                      DFFHQX8TR       typical         47.520000 n
R_62                      DFFHQX8TR       typical         47.520000 n
R_63                      DFFHQX8TR       typical         47.520000 n
R_65                      DFFHQX4TR       typical         41.759998 n
R_66                      DFFHQX4TR       typical         41.759998 n
R_67                      DFFHQX4TR       typical         41.759998 n
R_69                      DFFHQX8TR       typical         47.520000 n
R_70                      DFFHQX4TR       typical         41.759998 n
R_71                      DFFHQX8TR       typical         47.520000 n
R_73                      DFFHQX8TR       typical         47.520000 n
R_74                      DFFHQX8TR       typical         47.520000 n
R_75                      DFFHQX4TR       typical         41.759998 n
R_76                      DFFQX1TR        typical         24.480000 n
R_77                      DFFQX1TR        typical         24.480000 n
R_78                      DFFQX1TR        typical         24.480000 n
R_79                      DFFQX1TR        typical         24.480000 n
R_80                      DFFHQX4TR       typical         41.759998 n
R_81                      DFFHQX4TR       typical         41.759998 n
R_82                      DFFHQX8TR       typical         47.520000 n
R_83                      DFFHQX4TR       typical         41.759998 n
R_84                      DFFHQX8TR       typical         47.520000 n
R_85                      DFFQX1TR        typical         24.480000 n
R_87                      DFFQX1TR        typical         24.480000 n
R_88                      DFFHQX4TR       typical         41.759998 n
R_90                      DFFHQX8TR       typical         47.520000 n
R_91                      DFFHQX8TR       typical         47.520000 n
R_92                      DFFHQX8TR       typical         47.520000 n
R_93                      DFFHQX8TR       typical         47.520000 n
R_94                      DFFHQX8TR       typical         47.520000 n
R_95                      DFFHQX8TR       typical         47.520000 n
R_96                      DFFHQX4TR       typical         41.759998 n
R_97                      DFFHQX8TR       typical         47.520000 n
R_98                      DFFQX1TR        typical         24.480000 n
R_99                      DFFQX1TR        typical         24.480000 n
R_100                     DFFQX1TR        typical         24.480000 n
R_101                     DFFQX1TR        typical         24.480000 n
R_102                     DFFHQX4TR       typical         41.759998 n
R_103                     DFFQX1TR        typical         24.480000 n
R_104                     DFFQX1TR        typical         24.480000 n
R_105                     DFFHQX4TR       typical         41.759998 n
R_106                     DFFHQX4TR       typical         41.759998 n
R_107                     DFFHQX4TR       typical         41.759998 n
R_108                     DFFHQX4TR       typical         41.759998 n
R_109                     DFFHQX4TR       typical         41.759998 n
R_110                     DFFHQX4TR       typical         41.759998 n
R_116                     DFFHQX8TR       typical         47.520000 n
R_117                     DFFQX1TR        typical         24.480000 n
SRAMB_h4_reg_2_           DFFHQX8TR       typical         47.520000 n
SRAMB_h4_reg_3_           DFFHQX8TR       typical         47.520000 n
SRAMB_l4_reg_0_           DFFHQX8TR       typical         47.520000 n
SRAMB_l4_reg_1_           DFFX4TR         typical         38.880001 n
SRAMB_l4_reg_2_           MDFFHQX4TR      typical         54.720001 n
SRAMB_l4_reg_3_           DFFHQX8TR       typical         47.520000 n
U2466                     CLKMX2X4TR      typical         14.400000 
U2467                     OAI21X2TR       typical         12.960000 
U2468                     NAND2X4TR       typical         11.520000 
U2469                     NAND3X2TR       typical         10.080000 
U2470                     MXI2X1TR        typical         11.520000 
U2471                     NAND3X2TR       typical         10.080000 
U2472                     NAND2X4TR       typical         11.520000 
U2473                     NOR3X2TR        typical         10.080000 
U2474                     OAI21X2TR       typical         12.960000 
U2475                     OAI21X2TR       typical         12.960000 
U2476                     AOI2BB1X1TR     typical         8.640000  
U2477                     NOR2X1TR        typical         5.760000  
U2478                     MXI2X1TR        typical         11.520000 
U2479                     CLKBUFX2TR      typical         5.760000  
U2480                     NOR2X1TR        typical         5.760000  
U2481                     NAND2X1TR       typical         5.760000  
U2482                     NOR2X1TR        typical         5.760000  
U2483                     NAND2X2TR       typical         7.200000  
U2484                     OR3X1TR         typical         8.640000  
U2485                     AND2X1TR        typical         7.200000  
U2486                     NAND2X1TR       typical         5.760000  
U2487                     NAND2X1TR       typical         5.760000  
U2488                     NAND2X1TR       typical         5.760000  
U2489                     NAND3BX1TR      typical         8.640000  
U2490                     NOR2X4TR        typical         11.520000 
U2491                     NAND2X1TR       typical         5.760000  
U2492                     NOR2X1TR        typical         5.760000  
U2493                     AOI2BB2X1TR     typical         10.080000 
U2494                     INVX12TR        typical         12.960000 
U2495                     OR2X2TR         typical         7.200000  
U2496                     OR2X2TR         typical         7.200000  
U2497                     NAND2X2TR       typical         7.200000  
U2498                     AND3X2TR        typical         8.640000  
U2499                     NOR2X4TR        typical         11.520000 
U2500                     CLKINVX1TR      typical         4.320000  
U2501                     NAND2X4TR       typical         11.520000 
U2502                     AOI21X1TR       typical         7.200000  
U2503                     MXI2X1TR        typical         11.520000 
U2504                     OAI21X2TR       typical         12.960000 
U2505                     NOR2BX2TR       typical         10.080000 
U2506                     NAND2X6TR       typical         14.400000 
U2507                     NAND2X6TR       typical         14.400000 
U2508                     NOR2X2TR        typical         7.200000  
U2509                     NAND2X6TR       typical         14.400000 
U2510                     OAI21X2TR       typical         12.960000 
U2511                     OR2X2TR         typical         7.200000  
U2512                     OR2X2TR         typical         7.200000  
U2513                     MXI2X1TR        typical         11.520000 
U2514                     NAND2X2TR       typical         7.200000  
U2515                     NAND3X4TR       typical         15.840000 
U2516                     AOI2BB2X2TR     typical         15.840000 
U2517                     OR2X1TR         typical         7.200000  
U2518                     INVX8TR         typical         10.080000 
U2519                     NOR2X6TR        typical         14.400000 
U2520                     AOI21X2TR       typical         12.960000 
U2521                     OR3X1TR         typical         8.640000  
U2522                     NAND2X2TR       typical         7.200000  
U2523                     NOR2X2TR        typical         7.200000  
U2524                     NAND2BX2TR      typical         10.080000 
U2525                     AOI2BB2X1TR     typical         10.080000 
U2526                     OAI21X2TR       typical         12.960000 
U2527                     NAND2X2TR       typical         7.200000  
U2528                     NOR3X4TR        typical         18.719999 
U2529                     MXI2X2TR        typical         14.400000 
U2530                     NAND2X1TR       typical         5.760000  
U2531                     NOR2X2TR        typical         7.200000  
U2532                     NAND2X4TR       typical         11.520000 
U2533                     NAND2X2TR       typical         7.200000  
U2534                     NAND2X1TR       typical         5.760000  
U2535                     INVX1TR         typical         4.320000  
U2536                     NOR2X2TR        typical         7.200000  
U2537                     AND2X6TR        typical         14.400000 
U2538                     NAND2X1TR       typical         5.760000  
U2539                     NAND3X1TR       typical         7.200000  
U2540                     NAND2X1TR       typical         5.760000  
U2541                     AO21X1TR        typical         8.640000  
U2542                     NAND2X1TR       typical         5.760000  
U2543                     NAND2X1TR       typical         5.760000  
U2544                     INVX2TR         typical         4.320000  
U2545                     NOR2X1TR        typical         5.760000  
U2546                     NOR2X2TR        typical         7.200000  
U2547                     NAND2X1TR       typical         5.760000  
U2548                     NOR2X1TR        typical         5.760000  
U2549                     NAND2X1TR       typical         5.760000  
U2550                     AND2X2TR        typical         7.200000  
U2551                     NAND2BX1TR      typical         7.200000  
U2552                     NAND2X1TR       typical         5.760000  
U2553                     CLKINVX1TR      typical         4.320000  
U2554                     INVX1TR         typical         4.320000  
U2555                     NAND2X1TR       typical         5.760000  
U2556                     INVX8TR         typical         10.080000 
U2557                     NOR2X2TR        typical         7.200000  
U2558                     NAND2BX1TR      typical         7.200000  
U2559                     NAND2X4TR       typical         11.520000 
U2560                     INVX2TR         typical         4.320000  
U2561                     NAND2X4TR       typical         11.520000 
U2562                     INVX2TR         typical         4.320000  
U2563                     CLKINVX1TR      typical         4.320000  
U2564                     AND2X1TR        typical         7.200000  
U2565                     AND2X2TR        typical         7.200000  
U2566                     AOI21X2TR       typical         12.960000 
U2567                     XNOR2X2TR       typical         18.719999 
U2568                     NAND2X2TR       typical         7.200000  
U2569                     OAI21X2TR       typical         12.960000 
U2570                     CLKINVX2TR      typical         4.320000  
U2571                     AND2X1TR        typical         7.200000  
U2572                     CLKINVX2TR      typical         4.320000  
U2573                     AND2X4TR        typical         10.080000 
U2574                     OR2X2TR         typical         7.200000  
U2575                     AND2X2TR        typical         7.200000  
U2576                     NOR2BX2TR       typical         10.080000 
U2577                     AND2X1TR        typical         7.200000  
U2578                     NAND3X4TR       typical         15.840000 
U2579                     NAND2X6TR       typical         14.400000 
U2580                     NAND2X6TR       typical         14.400000 
U2581                     CLKBUFX2TR      typical         5.760000  
U2582                     AND2X4TR        typical         10.080000 
U2583                     OR2X4TR         typical         10.080000 
U2584                     NAND2X6TR       typical         14.400000 
U2585                     OAI21X2TR       typical         12.960000 
U2586                     NOR2BX1TR       typical         7.200000  
U2587                     AND2X2TR        typical         7.200000  
U2588                     NOR2X2TR        typical         7.200000  
U2589                     OR2X4TR         typical         10.080000 
U2590                     AND2X4TR        typical         10.080000 
U2591                     NAND3X2TR       typical         10.080000 
U2592                     XNOR2X1TR       typical         11.520000 
U2593                     OAI2BB2X1TR     typical         11.520000 
U2594                     NAND2X4TR       typical         11.520000 
U2595                     XNOR2X2TR       typical         18.719999 
U2596                     INVX2TR         typical         4.320000  
U2597                     AND2X6TR        typical         14.400000 
U2598                     AND2X6TR        typical         14.400000 
U2599                     NAND2X1TR       typical         5.760000  
U2600                     NAND2X1TR       typical         5.760000  
U2601                     AND2X6TR        typical         14.400000 
U2602                     AND3X2TR        typical         8.640000  
U2603                     CLKINVX2TR      typical         4.320000  
U2604                     OR2X6TR         typical         14.400000 
U2605                     NAND2X1TR       typical         5.760000  
U2606                     NAND2X1TR       typical         5.760000  
U2607                     INVX2TR         typical         4.320000  
U2608                     INVX2TR         typical         4.320000  
U2609                     NOR2X6TR        typical         14.400000 
U2610                     INVX2TR         typical         4.320000  
U2611                     AND3X6TR        typical         17.280001 
U2612                     NOR2X6TR        typical         14.400000 
U2613                     NAND2X4TR       typical         11.520000 
U2614                     NOR2X4TR        typical         11.520000 
U2615                     NOR2BX2TR       typical         10.080000 
U2616                     NAND2X4TR       typical         11.520000 
U2617                     INVX2TR         typical         4.320000  
U2618                     INVX6TR         typical         8.640000  
U2619                     AND2X1TR        typical         7.200000  
U2620                     NOR2X6TR        typical         14.400000 
U2621                     CLKINVX2TR      typical         4.320000  
U2622                     NAND2X4TR       typical         11.520000 
U2623                     NAND2BX1TR      typical         7.200000  
U2624                     OR2X2TR         typical         7.200000  
U2625                     NAND2X2TR       typical         7.200000  
U2626                     NAND2X2TR       typical         7.200000  
U2627                     INVX3TR         typical         5.760000  
U2628                     CLKINVX2TR      typical         4.320000  
U2629                     OR2X2TR         typical         7.200000  
U2630                     AND2X4TR        typical         10.080000 
U2631                     NAND2X2TR       typical         7.200000  
U2632                     OR2X4TR         typical         10.080000 
U2633                     NAND2X4TR       typical         11.520000 
U2634                     CLKBUFX2TR      typical         5.760000  
U2635                     AND2X2TR        typical         7.200000  
U2636                     NAND2X1TR       typical         5.760000  
U2637                     NAND2BX1TR      typical         7.200000  
U2638                     OAI21X1TR       typical         7.200000  
U2639                     OR2X6TR         typical         14.400000 
U2640                     BUFX3TR         typical         7.200000  
U2641                     BUFX6TR         typical         11.520000 
U2642                     INVX6TR         typical         8.640000  
U2643                     NAND2X1TR       typical         5.760000  
U2644                     NAND2X1TR       typical         5.760000  
U2645                     NAND2X4TR       typical         11.520000 
U2646                     INVX1TR         typical         4.320000  
U2647                     NAND2X6TR       typical         14.400000 
U2648                     NAND2X4TR       typical         11.520000 
U2649                     NOR2X1TR        typical         5.760000  
U2650                     NAND2X6TR       typical         14.400000 
U2651                     INVX2TR         typical         4.320000  
U2652                     NAND2X2TR       typical         7.200000  
U2653                     INVX6TR         typical         8.640000  
U2654                     INVX1TR         typical         4.320000  
U2655                     NAND2X2TR       typical         7.200000  
U2656                     AND2X4TR        typical         10.080000 
U2657                     NAND2X2TR       typical         7.200000  
U2658                     NAND3X4TR       typical         15.840000 
U2659                     NAND2X4TR       typical         11.520000 
U2660                     AND2X2TR        typical         7.200000  
U2661                     NAND2X4TR       typical         11.520000 
U2662                     CLKINVX6TR      typical         7.200000  
U2663                     NOR2X6TR        typical         14.400000 
U2664                     NAND2BX1TR      typical         7.200000  
U2665                     INVX4TR         typical         5.760000  
U2666                     INVX8TR         typical         10.080000 
U2667                     NAND2X4TR       typical         11.520000 
U2668                     NAND2X2TR       typical         7.200000  
U2669                     INVX4TR         typical         5.760000  
U2670                     BUFX8TR         typical         12.960000 
U2671                     AND2X4TR        typical         10.080000 
U2672                     OAI2BB1X1TR     typical         8.640000  
U2673                     NOR3BX2TR       typical         11.520000 
U2674                     NAND2X2TR       typical         7.200000  
U2675                     INVX12TR        typical         12.960000 
U2676                     NOR2X1TR        typical         5.760000  
U2677                     NAND2BX1TR      typical         7.200000  
U2678                     CLKINVX6TR      typical         7.200000  
U2679                     CLKINVX6TR      typical         7.200000  
U2680                     OR2X6TR         typical         14.400000 
U2681                     INVX2TR         typical         4.320000  
U2682                     AND2X6TR        typical         14.400000 
U2683                     AND2X6TR        typical         14.400000 
U2684                     AND2X2TR        typical         7.200000  
U2685                     INVX6TR         typical         8.640000  
U2686                     NAND2X1TR       typical         5.760000  
U2687                     CLKINVX6TR      typical         7.200000  
U2688                     INVX2TR         typical         4.320000  
U2689                     NAND2X4TR       typical         11.520000 
U2690                     NOR2X1TR        typical         5.760000  
U2691                     NAND2X4TR       typical         11.520000 
U2692                     INVX4TR         typical         5.760000  
U2693                     INVX12TR        typical         12.960000 
U2694                     NAND3X4TR       typical         15.840000 
U2695                     INVX12TR        typical         12.960000 
U2696                     AND2X4TR        typical         10.080000 
U2697                     INVX6TR         typical         8.640000  
U2698                     INVX4TR         typical         5.760000  
U2699                     INVX2TR         typical         4.320000  
U2700                     INVX2TR         typical         4.320000  
U2701                     INVX2TR         typical         4.320000  
U2702                     INVX12TR        typical         12.960000 
U2703                     AND2X4TR        typical         10.080000 
U2704                     INVX4TR         typical         5.760000  
U2705                     BUFX4TR         typical         8.640000  
U2706                     NAND2X2TR       typical         7.200000  
U2707                     OR2X4TR         typical         10.080000 
U2708                     INVX3TR         typical         5.760000  
U2709                     NAND2X8TR       typical         18.719999 
U2710                     NAND2X4TR       typical         11.520000 
U2711                     INVX2TR         typical         4.320000  
U2712                     NAND2X4TR       typical         11.520000 
U2713                     INVX12TR        typical         12.960000 
U2714                     OR2X4TR         typical         10.080000 
U2715                     NAND2X4TR       typical         11.520000 
U2716                     INVX2TR         typical         4.320000  
U2717                     INVX12TR        typical         12.960000 
U2718                     NAND2X4TR       typical         11.520000 
U2719                     NAND2X4TR       typical         11.520000 
U2720                     NAND2X4TR       typical         11.520000 
U2721                     NOR2X2TR        typical         7.200000  
U2722                     CLKINVX2TR      typical         4.320000  
U2723                     NAND4X6TR       typical         33.119999 
U2724                     NOR2X6TR        typical         14.400000 
U2725                     INVX2TR         typical         4.320000  
U2726                     BUFX6TR         typical         11.520000 
U2727                     NAND2X4TR       typical         11.520000 
U2728                     OR2X4TR         typical         10.080000 
U2729                     NAND2X2TR       typical         7.200000  
U2730                     AND2X4TR        typical         10.080000 
U2731                     NAND2X2TR       typical         7.200000  
U2732                     NAND2X2TR       typical         7.200000  
U2733                     OR2X2TR         typical         7.200000  
U2734                     CLKINVX3TR      typical         5.760000  
U2735                     AND2X4TR        typical         10.080000 
U2736                     NOR2X2TR        typical         7.200000  
U2737                     INVX2TR         typical         4.320000  
U2738                     AND2X6TR        typical         14.400000 
U2739                     AND2X6TR        typical         14.400000 
U2740                     NAND2X4TR       typical         11.520000 
U2741                     NAND2X1TR       typical         5.760000  
U2742                     BUFX8TR         typical         12.960000 
U2743                     BUFX6TR         typical         11.520000 
U2744                     INVX6TR         typical         8.640000  
U2745                     NOR2X6TR        typical         14.400000 
U2746                     NAND2X6TR       typical         14.400000 
U2747                     NAND3X4TR       typical         15.840000 
U2748                     NAND2X6TR       typical         14.400000 
U2749                     INVX8TR         typical         10.080000 
U2750                     BUFX12TR        typical         15.840000 
U2751                     INVX4TR         typical         5.760000  
U2752                     INVX8TR         typical         10.080000 
U2753                     INVX8TR         typical         10.080000 
U2754                     BUFX8TR         typical         12.960000 
U2755                     OR2X2TR         typical         7.200000  
U2756                     INVX6TR         typical         8.640000  
U2757                     INVX6TR         typical         8.640000  
U2758                     INVX8TR         typical         10.080000 
U2759                     BUFX6TR         typical         11.520000 
U2760                     AND2X4TR        typical         10.080000 
U2761                     AND2X4TR        typical         10.080000 
U2762                     CLKINVX2TR      typical         4.320000  
U2763                     INVX6TR         typical         8.640000  
U2764                     INVX8TR         typical         10.080000 
U2765                     BUFX8TR         typical         12.960000 
U2766                     AND2X4TR        typical         10.080000 
U2767                     AND2X2TR        typical         7.200000  
U2768                     INVX2TR         typical         4.320000  
U2769                     NOR2X6TR        typical         14.400000 
U2770                     NAND2X1TR       typical         5.760000  
U2771                     NOR2X4TR        typical         11.520000 
U2772                     BUFX4TR         typical         8.640000  
U2773                     OAI2BB1X2TR     typical         11.520000 
U2774                     OR2X6TR         typical         14.400000 
U2775                     NAND2X1TR       typical         5.760000  
U2776                     INVX8TR         typical         10.080000 
U2777                     NAND2X4TR       typical         11.520000 
U2778                     INVX12TR        typical         12.960000 
U2779                     NAND2X4TR       typical         11.520000 
U2780                     INVX8TR         typical         10.080000 
U2781                     NAND2X6TR       typical         14.400000 
U2782                     INVX3TR         typical         5.760000  
U2783                     INVX8TR         typical         10.080000 
U2784                     NAND2X2TR       typical         7.200000  
U2785                     NAND2X6TR       typical         14.400000 
U2786                     INVX8TR         typical         10.080000 
U2787                     NAND2X6TR       typical         14.400000 
U2788                     NAND2X4TR       typical         11.520000 
U2789                     NAND4X6TR       typical         33.119999 
U2790                     INVX2TR         typical         4.320000  
U2791                     BUFX3TR         typical         7.200000  
U2792                     NAND2X4TR       typical         11.520000 
U2793                     OR2X6TR         typical         14.400000 
U2794                     INVX2TR         typical         4.320000  
U2795                     INVX2TR         typical         4.320000  
U2796                     INVX8TR         typical         10.080000 
U2797                     AND2X4TR        typical         10.080000 
U2798                     BUFX12TR        typical         15.840000 
U2799                     NAND2X6TR       typical         14.400000 
U2800                     NAND2X4TR       typical         11.520000 
U2801                     NAND2X4TR       typical         11.520000 
U2802                     INVX4TR         typical         5.760000  
U2803                     NAND2X6TR       typical         14.400000 
U2804                     INVX8TR         typical         10.080000 
U2805                     BUFX16TR        typical         21.600000 
U2806                     NOR2X6TR        typical         14.400000 
U2807                     INVX8TR         typical         10.080000 
U2808                     INVX12TR        typical         12.960000 
U2809                     CLKAND2X3TR     typical         8.640000  
U2810                     INVX12TR        typical         12.960000 
U2811                     INVX6TR         typical         8.640000  
U2812                     INVX4TR         typical         5.760000  
U2813                     BUFX6TR         typical         11.520000 
U2814                     NAND2X4TR       typical         11.520000 
U2815                     BUFX6TR         typical         11.520000 
U2816                     NAND2X6TR       typical         14.400000 
U2817                     AND2X6TR        typical         14.400000 
U2818                     BUFX4TR         typical         8.640000  
U2819                     INVX8TR         typical         10.080000 
U2820                     INVX6TR         typical         8.640000  
U2821                     NAND2X4TR       typical         11.520000 
U2822                     INVX6TR         typical         8.640000  
U2823                     INVX12TR        typical         12.960000 
U2824                     NAND2X6TR       typical         14.400000 
U2825                     BUFX8TR         typical         12.960000 
U2826                     INVX8TR         typical         10.080000 
U2827                     AND2X4TR        typical         10.080000 
U2828                     INVX6TR         typical         8.640000  
U2829                     INVX4TR         typical         5.760000  
U2830                     AND2X6TR        typical         14.400000 
U2831                     CLKINVX6TR      typical         7.200000  
U2832                     CLKINVX1TR      typical         4.320000  
U2833                     NOR2X6TR        typical         14.400000 
U2834                     BUFX16TR        typical         21.600000 
U2835                     INVX12TR        typical         12.960000 
U2836                     INVX12TR        typical         12.960000 
U2837                     INVX12TR        typical         12.960000 
U2838                     BUFX16TR        typical         21.600000 
U2839                     INVX2TR         typical         4.320000  
U2840                     BUFX16TR        typical         21.600000 
U2841                     INVX2TR         typical         4.320000  
U2842                     NAND2X6TR       typical         14.400000 
U2843                     NAND2X8TR       typical         18.719999 
U2844                     INVX4TR         typical         5.760000  
U2845                     NOR2X4TR        typical         11.520000 
U2846                     NAND4X6TR       typical         33.119999 
U2847                     NAND2X6TR       typical         14.400000 
U2848                     NAND2X6TR       typical         14.400000 
U2849                     BUFX8TR         typical         12.960000 
U2850                     INVX12TR        typical         12.960000 
U2851                     NAND2X4TR       typical         11.520000 
U2852                     OAI21X2TR       typical         12.960000 
U2853                     NAND3BX1TR      typical         8.640000  
U2854                     NAND3BX1TR      typical         8.640000  
U2855                     NAND3BX1TR      typical         8.640000  
U2856                     NAND2X6TR       typical         14.400000 
U2857                     AO21X4TR        typical         12.960000 
U2858                     BUFX20TR        typical         27.360001 
U2859                     NAND2X8TR       typical         18.719999 
U2860                     XOR2X2TR        typical         18.719999 
U2861                     NAND2X4TR       typical         11.520000 
U2862                     NAND2X4TR       typical         11.520000 
U2863                     NOR2X6TR        typical         14.400000 
U2864                     INVX12TR        typical         12.960000 
U2865                     NAND3X4TR       typical         15.840000 
U2866                     NAND2X8TR       typical         18.719999 
U2867                     INVX16TR        typical         17.280001 
U2868                     OAI21X2TR       typical         12.960000 
U2869                     NAND2X6TR       typical         14.400000 
U2870                     NAND2X6TR       typical         14.400000 
U2871                     NAND2X4TR       typical         11.520000 
U2872                     NAND2X8TR       typical         18.719999 
U2873                     INVX16TR        typical         17.280001 
U2874                     NAND2X8TR       typical         18.719999 
U2875                     NAND2X8TR       typical         18.719999 
U2876                     NAND3X8TR       typical         31.680000 
U2877                     NOR2X8TR        typical         18.719999 
U2878                     NAND2X8TR       typical         18.719999 
U2879                     NAND2X2TR       typical         7.200000  
U2880                     NAND2X2TR       typical         7.200000  
U2881                     NAND2X1TR       typical         5.760000  
U2882                     INVX4TR         typical         5.760000  
U2883                     NAND2X4TR       typical         11.520000 
U2884                     CLKINVX1TR      typical         4.320000  
U2885                     CLKINVX1TR      typical         4.320000  
U2886                     CLKINVX1TR      typical         4.320000  
U2887                     INVX6TR         typical         8.640000  
U2888                     NAND2X1TR       typical         5.760000  
U2889                     NAND2X1TR       typical         5.760000  
U2890                     CLKINVX1TR      typical         4.320000  
U2891                     AND2X4TR        typical         10.080000 
U2892                     CLKINVX1TR      typical         4.320000  
U2893                     CLKINVX1TR      typical         4.320000  
U2894                     CLKINVX1TR      typical         4.320000  
U2895                     AND2X2TR        typical         7.200000  
U2896                     NAND2X1TR       typical         5.760000  
U2897                     NAND3X1TR       typical         7.200000  
U2898                     NAND2X2TR       typical         7.200000  
U2899                     MXI2X1TR        typical         11.520000 
U2900                     NAND2X4TR       typical         11.520000 
U2901                     CLKINVX1TR      typical         4.320000  
U2902                     NOR2X1TR        typical         5.760000  
U2903                     AND2X8TR        typical         15.840000 
U2904                     AND3X6TR        typical         17.280001 
U2905                     INVX12TR        typical         12.960000 
U2906                     NAND2X6TR       typical         14.400000 
U2907                     NAND2X6TR       typical         14.400000 
U2908                     NAND2X4TR       typical         11.520000 
U2909                     INVX3TR         typical         5.760000  
U2910                     AND2X4TR        typical         10.080000 
U2911                     BUFX20TR        typical         27.360001 
U2912                     NAND2X6TR       typical         14.400000 
U2913                     INVX2TR         typical         4.320000  
U2914                     INVX4TR         typical         5.760000  
U2915                     NAND3X4TR       typical         15.840000 
U2916                     NAND2X6TR       typical         14.400000 
U2917                     INVX4TR         typical         5.760000  
U2918                     NAND2X2TR       typical         7.200000  
U2919                     INVX4TR         typical         5.760000  
U2920                     INVX2TR         typical         4.320000  
U2921                     INVX2TR         typical         4.320000  
U2922                     OR2X4TR         typical         10.080000 
U2923                     INVX8TR         typical         10.080000 
U2924                     NAND2X6TR       typical         14.400000 
U2925                     INVX2TR         typical         4.320000  
U2926                     INVX2TR         typical         4.320000  
U2927                     CLKINVX2TR      typical         4.320000  
U2928                     AND2X4TR        typical         10.080000 
U2929                     INVX6TR         typical         8.640000  
U2930                     INVX2TR         typical         4.320000  
U2931                     INVX16TR        typical         17.280001 
U2932                     INVX2TR         typical         4.320000  
U2933                     CLKINVX2TR      typical         4.320000  
U2934                     INVX4TR         typical         5.760000  
U2935                     CLKINVX2TR      typical         4.320000  
U2936                     NAND3BX4TR      typical         17.280001 
U2937                     NAND2X4TR       typical         11.520000 
U2938                     INVX4TR         typical         5.760000  
U2939                     CLKINVX2TR      typical         4.320000  
U2940                     NAND2X6TR       typical         14.400000 
U2941                     INVX6TR         typical         8.640000  
U2942                     AO21X4TR        typical         12.960000 
U2943                     CLKINVX2TR      typical         4.320000  
U2944                     INVX8TR         typical         10.080000 
U2945                     BUFX8TR         typical         12.960000 
U2946                     CLKINVX2TR      typical         4.320000  
U2947                     INVX2TR         typical         4.320000  
U2948                     NAND3X2TR       typical         10.080000 
U2949                     NAND2X6TR       typical         14.400000 
U2950                     NAND2X4TR       typical         11.520000 
U2951                     NAND2X6TR       typical         14.400000 
U2952                     INVX3TR         typical         5.760000  
U2953                     NAND2X4TR       typical         11.520000 
U2954                     NAND3X4TR       typical         15.840000 
U2955                     NAND4X2TR       typical         12.960000 
U2956                     NAND2X6TR       typical         14.400000 
U2957                     NAND3X6TR       typical         21.600000 
U2958                     NAND2X6TR       typical         14.400000 
U2959                     NAND2X6TR       typical         14.400000 
U2960                     NAND2X6TR       typical         14.400000 
U2961                     NAND2X6TR       typical         14.400000 
U2962                     NAND3X6TR       typical         21.600000 
U2963                     MX2X2TR         typical         14.400000 
U2964                     OR2X4TR         typical         10.080000 
U2965                     NAND2X6TR       typical         14.400000 
U2966                     INVX3TR         typical         5.760000  
U2967                     INVX6TR         typical         8.640000  
U2968                     NAND2X6TR       typical         14.400000 
U2969                     INVX12TR        typical         12.960000 
U2970                     MX2X2TR         typical         14.400000 
U2971                     NAND2X6TR       typical         14.400000 
U2972                     INVX6TR         typical         8.640000  
U2973                     MXI2X2TR        typical         14.400000 
U2974                     NAND2X6TR       typical         14.400000 
U2975                     CLKINVX2TR      typical         4.320000  
U2976                     INVX12TR        typical         12.960000 
U2977                     XNOR2X4TR       typical         27.360001 
U2978                     INVX6TR         typical         8.640000  
U2979                     INVX6TR         typical         8.640000  
U2980                     CLKINVX6TR      typical         7.200000  
U2981                     INVX8TR         typical         10.080000 
U2982                     INVX2TR         typical         4.320000  
U2983                     INVX12TR        typical         12.960000 
U2984                     INVX12TR        typical         12.960000 
U2985                     XOR2X1TR        typical         11.520000 
U2986                     NOR2X4TR        typical         11.520000 
U2987                     INVX6TR         typical         8.640000  
U2988                     NAND2X6TR       typical         14.400000 
U2989                     NAND2X6TR       typical         14.400000 
U2990                     INVX8TR         typical         10.080000 
U2991                     NAND2BX2TR      typical         10.080000 
U2992                     INVX4TR         typical         5.760000  
U2993                     INVX2TR         typical         4.320000  
U2994                     INVX3TR         typical         5.760000  
U2995                     INVX12TR        typical         12.960000 
U2996                     NAND2X6TR       typical         14.400000 
U2997                     INVX8TR         typical         10.080000 
U2998                     INVX12TR        typical         12.960000 
U2999                     NAND2X6TR       typical         14.400000 
U3000                     INVX12TR        typical         12.960000 
U3001                     INVX6TR         typical         8.640000  
U3002                     NAND4BX2TR      typical         14.400000 
U3003                     INVX2TR         typical         4.320000  
U3004                     OR2X2TR         typical         7.200000  
U3005                     INVX8TR         typical         10.080000 
U3006                     INVX12TR        typical         12.960000 
U3007                     NAND3X2TR       typical         10.080000 
U3008                     NAND3X2TR       typical         10.080000 
U3009                     NAND3X2TR       typical         10.080000 
U3010                     NAND3X2TR       typical         10.080000 
U3011                     NAND4BX2TR      typical         14.400000 
U3012                     NAND3X2TR       typical         10.080000 
U3013                     INVX2TR         typical         4.320000  
U3014                     CLKINVX2TR      typical         4.320000  
U3015                     BUFX8TR         typical         12.960000 
U3016                     CLKINVX2TR      typical         4.320000  
U3017                     NAND2X8TR       typical         18.719999 
U3018                     NAND2X8TR       typical         18.719999 
U3019                     XOR2X4TR        typical         28.799999 
U3020                     NAND2X8TR       typical         18.719999 
U3021                     XNOR2X4TR       typical         27.360001 
U3022                     MXI2X4TR        typical         23.040001 
U3023                     BUFX20TR        typical         27.360001 
U3024                     AOI22X4TR       typical         23.040001 
U3025                     BUFX12TR        typical         15.840000 
U3026                     NAND2BX4TR      typical         14.400000 
U3027                     OAI2BB1X4TR     typical         14.400000 
U3028                     BUFX12TR        typical         15.840000 
U3029                     NAND2X6TR       typical         14.400000 
U3030                     NAND4BX4TR      typical         25.920000 
U3031                     BUFX12TR        typical         15.840000 
U3032                     BUFX6TR         typical         11.520000 
U3033                     INVX6TR         typical         8.640000  
U3034                     INVX8TR         typical         10.080000 
U3035                     CLKINVX2TR      typical         4.320000  
U3036                     OR2X8TR         typical         15.840000 
U3037                     INVX8TR         typical         10.080000 
U3038                     INVX6TR         typical         8.640000  
U3039                     AND2X2TR        typical         7.200000  
U3040                     NAND3X6TR       typical         21.600000 
U3041                     NOR2X8TR        typical         18.719999 
U3042                     NAND2BX4TR      typical         14.400000 
U3043                     NAND2X8TR       typical         18.719999 
U3044                     NAND2X6TR       typical         14.400000 
U3045                     OR2X8TR         typical         15.840000 
U3046                     BUFX6TR         typical         11.520000 
U3047                     XOR2X4TR        typical         28.799999 
U3048                     BUFX20TR        typical         27.360001 
U3049                     MXI2X2TR        typical         14.400000 
U3050                     AND2X8TR        typical         15.840000 
U3051                     NAND2X8TR       typical         18.719999 
U3052                     XOR2X4TR        typical         28.799999 
U3053                     XOR2X4TR        typical         28.799999 
U3054                     NAND2X8TR       typical         18.719999 
U3055                     NAND2X8TR       typical         18.719999 
U3056                     NAND2X8TR       typical         18.719999 
U3057                     NAND2X8TR       typical         18.719999 
U3058                     OAI21X2TR       typical         12.960000 
U3059                     OAI2BB1X4TR     typical         14.400000 
U3060                     INVX8TR         typical         10.080000 
U3061                     NAND3X6TR       typical         21.600000 
U3062                     CLKINVX12TR     typical         14.400000 
U3063                     NAND3X6TR       typical         21.600000 
U3064                     NAND2X8TR       typical         18.719999 
U3065                     NAND2X8TR       typical         18.719999 
U3066                     NAND2X6TR       typical         14.400000 
U3067                     AOI21X4TR       typical         17.280001 
U3068                     NAND2X4TR       typical         11.520000 
U3069                     BUFX20TR        typical         27.360001 
U3070                     NOR2X8TR        typical         18.719999 
U3071                     XOR2X4TR        typical         28.799999 
U3072                     XOR2X4TR        typical         28.799999 
U3073                     INVX16TR        typical         17.280001 
U3074                     XOR2X4TR        typical         28.799999 
U3075                     NAND3X6TR       typical         21.600000 
U3076                     NAND2X8TR       typical         18.719999 
U3077                     NAND2X6TR       typical         14.400000 
U3078                     XOR2X4TR        typical         28.799999 
U3079                     XOR2X4TR        typical         28.799999 
U3080                     AND3X8TR        typical         21.600000 
U3081                     OAI22X4TR       typical         23.040001 
U3082                     INVX4TR         typical         5.760000  
U3083                     OAI21X4TR       typical         17.280001 
U3084                     NAND2BX2TR      typical         10.080000 
U3085                     BUFX20TR        typical         27.360001 
U3086                     XOR2X4TR        typical         28.799999 
U3087                     CLKINVX12TR     typical         14.400000 
U3088                     NAND2X6TR       typical         14.400000 
U3089                     NAND2X8TR       typical         18.719999 
U3090                     XNOR2X4TR       typical         27.360001 
U3091                     XNOR2X4TR       typical         27.360001 
U3092                     XOR2X4TR        typical         28.799999 
U3093                     NAND3X6TR       typical         21.600000 
U3094                     XOR2X4TR        typical         28.799999 
U3095                     OAI21X2TR       typical         12.960000 
U3096                     NAND3X2TR       typical         10.080000 
U3097                     NAND3X6TR       typical         21.600000 
U3098                     BUFX8TR         typical         12.960000 
U3099                     NAND2X2TR       typical         7.200000  
U3100                     NAND3X4TR       typical         15.840000 
U3101                     NAND2X2TR       typical         7.200000  
U3102                     OR2X6TR         typical         14.400000 
U3103                     INVX8TR         typical         10.080000 
U3104                     NOR2X8TR        typical         18.719999 
U3105                     CLKAND2X3TR     typical         8.640000  
U3106                     NAND3X6TR       typical         21.600000 
U3107                     INVX16TR        typical         17.280001 
U3108                     AND2X8TR        typical         15.840000 
U3109                     NAND2X1TR       typical         5.760000  
U3110                     NAND2X2TR       typical         7.200000  
U3111                     XOR2X4TR        typical         28.799999 
U3112                     BUFX6TR         typical         11.520000 
U3113                     INVX8TR         typical         10.080000 
U3114                     NAND2X6TR       typical         14.400000 
U3115                     NAND3X8TR       typical         31.680000 
U3116                     AOI21X2TR       typical         12.960000 
U3117                     OR2X4TR         typical         10.080000 
U3118                     NAND2X4TR       typical         11.520000 
U3119                     XOR2X4TR        typical         28.799999 
U3120                     NOR2X4TR        typical         11.520000 
U3121                     NAND2X8TR       typical         18.719999 
U3122                     NOR3X6TR        typical         25.920000 
U3123                     NAND2X8TR       typical         18.719999 
U3124                     OAI22X4TR       typical         23.040001 
U3125                     NAND2X6TR       typical         14.400000 
U3126                     NAND2X6TR       typical         14.400000 
U3127                     BUFX20TR        typical         27.360001 
U3128                     INVX4TR         typical         5.760000  
U3129                     NAND2X6TR       typical         14.400000 
U3130                     INVX16TR        typical         17.280001 
U3131                     NAND2X4TR       typical         11.520000 
U3132                     NAND4BX4TR      typical         25.920000 
U3133                     NAND3X4TR       typical         15.840000 
U3134                     CLKINVX6TR      typical         7.200000  
U3135                     XNOR2X4TR       typical         27.360001 
U3136                     NAND2X6TR       typical         14.400000 
U3137                     NAND3X6TR       typical         21.600000 
U3138                     INVX16TR        typical         17.280001 
U3139                     NAND3X4TR       typical         15.840000 
U3140                     AOI2BB2X2TR     typical         15.840000 
U3141                     NAND2X2TR       typical         7.200000  
U3142                     BUFX8TR         typical         12.960000 
U3143                     INVX16TR        typical         17.280001 
U3144                     AOI22X2TR       typical         15.840000 
U3145                     NOR2X2TR        typical         7.200000  
U3146                     OAI21X1TR       typical         7.200000  
U3147                     NAND3X6TR       typical         21.600000 
U3148                     XOR2X2TR        typical         18.719999 
U3149                     AOI21X4TR       typical         17.280001 
U3150                     NAND2X4TR       typical         11.520000 
U3151                     NAND2X4TR       typical         11.520000 
U3152                     XNOR2X4TR       typical         27.360001 
U3153                     AND3X2TR        typical         8.640000  
U3154                     NAND2X4TR       typical         11.520000 
U3155                     NAND4X4TR       typical         25.920000 
U3156                     AOI21X4TR       typical         17.280001 
U3157                     INVX4TR         typical         5.760000  
U3158                     OAI21X1TR       typical         7.200000  
U3159                     BUFX16TR        typical         21.600000 
U3160                     NAND2X8TR       typical         18.719999 
U3161                     NOR2X8TR        typical         18.719999 
U3162                     NOR2X6TR        typical         14.400000 
U3163                     NAND2X6TR       typical         14.400000 
U3164                     NAND2X1TR       typical         5.760000  
U3165                     NOR2X6TR        typical         14.400000 
U3166                     AOI2BB2X4TR     typical         24.480000 
U3167                     XNOR2X1TR       typical         11.520000 
U3168                     NAND2X6TR       typical         14.400000 
U3169                     BUFX12TR        typical         15.840000 
U3170                     XOR2X4TR        typical         28.799999 
U3171                     BUFX8TR         typical         12.960000 
U3172                     AND4X8TR        typical         24.480000 
U3173                     NAND3X4TR       typical         15.840000 
U3174                     NAND2BX4TR      typical         14.400000 
U3175                     OAI21X2TR       typical         12.960000 
U3176                     OR2X6TR         typical         14.400000 
U3177                     NAND2X6TR       typical         14.400000 
U3178                     NOR2X8TR        typical         18.719999 
U3179                     OAI21X1TR       typical         7.200000  
U3180                     AND3X6TR        typical         17.280001 
U3181                     MXI2X8TR        typical         57.599998 
U3182                     NOR2X8TR        typical         18.719999 
U3183                     NAND2X8TR       typical         18.719999 
U3184                     NOR2X4TR        typical         11.520000 
U3185                     NAND2X4TR       typical         11.520000 
U3186                     BUFX20TR        typical         27.360001 
U3187                     NAND2X4TR       typical         11.520000 
U3188                     MXI2X2TR        typical         14.400000 
U3189                     NAND2X4TR       typical         11.520000 
U3190                     NOR2X8TR        typical         18.719999 
U3191                     AND2X8TR        typical         15.840000 
U3192                     INVX4TR         typical         5.760000  
U3193                     AOI21X4TR       typical         17.280001 
U3194                     OAI2BB1X2TR     typical         11.520000 
U3195                     AOI22X4TR       typical         23.040001 
U3196                     NAND2X4TR       typical         11.520000 
U3197                     NOR2X2TR        typical         7.200000  
U3198                     NAND2X6TR       typical         14.400000 
U3199                     XOR2X4TR        typical         28.799999 
U3200                     NAND3X6TR       typical         21.600000 
U3201                     AND3X6TR        typical         17.280001 
U3202                     INVX8TR         typical         10.080000 
U3203                     NAND2X4TR       typical         11.520000 
U3204                     OAI21X2TR       typical         12.960000 
U3205                     NOR2X2TR        typical         7.200000  
U3206                     OAI2BB2X2TR     typical         15.840000 
U3207                     INVX4TR         typical         5.760000  
U3208                     INVX12TR        typical         12.960000 
U3209                     INVX12TR        typical         12.960000 
U3210                     NAND2X2TR       typical         7.200000  
U3211                     NAND2X4TR       typical         11.520000 
U3212                     NAND2X6TR       typical         14.400000 
U3213                     INVX4TR         typical         5.760000  
U3214                     NAND2X2TR       typical         7.200000  
U3215                     INVX4TR         typical         5.760000  
U3216                     OR2X6TR         typical         14.400000 
U3217                     OAI21X2TR       typical         12.960000 
U3218                     INVX4TR         typical         5.760000  
U3219                     CLKINVX3TR      typical         5.760000  
U3220                     INVX4TR         typical         5.760000  
U3221                     NOR2X1TR        typical         5.760000  
U3222                     CLKINVX2TR      typical         4.320000  
U3223                     INVX4TR         typical         5.760000  
U3224                     NOR2X1TR        typical         5.760000  
U3225                     NAND2X2TR       typical         7.200000  
U3226                     NOR2X2TR        typical         7.200000  
U3227                     NAND2X6TR       typical         14.400000 
U3228                     NAND2X6TR       typical         14.400000 
U3229                     NOR2X4TR        typical         11.520000 
U3230                     NOR2X4TR        typical         11.520000 
U3231                     NAND2X6TR       typical         14.400000 
U3232                     AND2X2TR        typical         7.200000  
U3233                     MXI2X2TR        typical         14.400000 
U3234                     NAND4X2TR       typical         12.960000 
U3235                     OAI21X2TR       typical         12.960000 
U3236                     NAND4X1TR       typical         8.640000  
U3237                     MXI2X1TR        typical         11.520000 
U3238                     NAND2X4TR       typical         11.520000 
U3239                     NOR2X4TR        typical         11.520000 
U3240                     INVX4TR         typical         5.760000  
U3241                     NAND2X2TR       typical         7.200000  
U3242                     NAND2X4TR       typical         11.520000 
U3243                     INVX4TR         typical         5.760000  
U3244                     NAND2X6TR       typical         14.400000 
U3245                     NAND2X2TR       typical         7.200000  
U3246                     AND2X4TR        typical         10.080000 
U3247                     INVX6TR         typical         8.640000  
U3248                     NAND2X4TR       typical         11.520000 
U3249                     INVX4TR         typical         5.760000  
U3250                     NAND3X2TR       typical         10.080000 
U3251                     NAND2X6TR       typical         14.400000 
U3252                     NOR2X2TR        typical         7.200000  
U3253                     NOR3X2TR        typical         10.080000 
U3254                     NOR2X2TR        typical         7.200000  
U3255                     AND2X2TR        typical         7.200000  
U3256                     CLKINVX2TR      typical         4.320000  
U3257                     CLKINVX2TR      typical         4.320000  
U3258                     INVX4TR         typical         5.760000  
U3259                     NAND2X6TR       typical         14.400000 
U3260                     NOR2X6TR        typical         14.400000 
U3261                     NOR2X2TR        typical         7.200000  
U3262                     NAND2X4TR       typical         11.520000 
U3263                     CLKINVX2TR      typical         4.320000  
U3264                     NAND2X6TR       typical         14.400000 
U3265                     NOR2X4TR        typical         11.520000 
U3266                     INVX4TR         typical         5.760000  
U3267                     NOR2X2TR        typical         7.200000  
U3268                     AOI21X2TR       typical         12.960000 
U3269                     NOR2X1TR        typical         5.760000  
U3270                     NOR2X6TR        typical         14.400000 
U3271                     NAND3X2TR       typical         10.080000 
U3272                     INVX2TR         typical         4.320000  
U3273                     AND2X2TR        typical         7.200000  
U3274                     NAND3X1TR       typical         7.200000  
U3275                     AND3X2TR        typical         8.640000  
U3276                     XOR2X1TR        typical         11.520000 
U3277                     CLKINVX2TR      typical         4.320000  
U3278                     AOI22X2TR       typical         15.840000 
U3279                     INVX4TR         typical         5.760000  
U3280                     OAI21X2TR       typical         12.960000 
U3281                     NAND2X4TR       typical         11.520000 
U3282                     NAND2X4TR       typical         11.520000 
U3283                     NAND3X1TR       typical         7.200000  
U3284                     MXI2X2TR        typical         14.400000 
U3285                     NAND4X4TR       typical         25.920000 
U3286                     NAND3X2TR       typical         10.080000 
U3287                     OAI21X2TR       typical         12.960000 
U3288                     NOR2X2TR        typical         7.200000  
U3289                     INVX4TR         typical         5.760000  
U3290                     INVX4TR         typical         5.760000  
U3291                     NAND3X2TR       typical         10.080000 
U3292                     CLKMX2X3TR      typical         14.400000 
U3293                     NAND2X6TR       typical         14.400000 
U3294                     NAND4X2TR       typical         12.960000 
U3295                     MXI2X1TR        typical         11.520000 
U3296                     NAND2X2TR       typical         7.200000  
U3297                     AND2X4TR        typical         10.080000 
U3298                     AOI21X2TR       typical         12.960000 
U3299                     NAND4X2TR       typical         12.960000 
U3300                     NAND2X2TR       typical         7.200000  
U3301                     NAND3X2TR       typical         10.080000 
U3302                     NAND2X4TR       typical         11.520000 
U3303                     OAI21X1TR       typical         7.200000  
U3304                     XOR2X1TR        typical         11.520000 
U3305                     NAND2X4TR       typical         11.520000 
U3306                     AND2X2TR        typical         7.200000  
U3307                     NOR2X1TR        typical         5.760000  
U3308                     NAND2BX2TR      typical         10.080000 
U3309                     OAI21X2TR       typical         12.960000 
U3310                     NAND2X4TR       typical         11.520000 
U3311                     INVX4TR         typical         5.760000  
U3312                     NAND2X4TR       typical         11.520000 
U3313                     MX2X4TR         typical         17.280001 
U3314                     CLKINVX2TR      typical         4.320000  
U3315                     MXI2X1TR        typical         11.520000 
U3316                     NAND2X4TR       typical         11.520000 
U3317                     NAND2X4TR       typical         11.520000 
U3318                     NAND2X4TR       typical         11.520000 
U3319                     NAND2X4TR       typical         11.520000 
U3320                     OAI21X2TR       typical         12.960000 
U3321                     BUFX12TR        typical         15.840000 
U3322                     OR2X4TR         typical         10.080000 
U3323                     OA21X4TR        typical         12.960000 
U3324                     AND2X8TR        typical         15.840000 
U3325                     NAND2X2TR       typical         7.200000  
U3326                     OR2X8TR         typical         15.840000 
U3327                     INVX12TR        typical         12.960000 
U3328                     AND2X2TR        typical         7.200000  
U3329                     OR2X8TR         typical         15.840000 
U3330                     AND4X4TR        typical         17.280001 
U3331                     AND2X8TR        typical         15.840000 
U3332                     NAND2X2TR       typical         7.200000  
U3333                     INVX6TR         typical         8.640000  
U3334                     NAND2X6TR       typical         14.400000 
U3335                     INVX6TR         typical         8.640000  
U3336                     OR2X6TR         typical         14.400000 
U3337                     AND2X4TR        typical         10.080000 
U3338                     AND2X2TR        typical         7.200000  
U3339                     XOR2X1TR        typical         11.520000 
U3340                     AND3X2TR        typical         8.640000  
U3341                     AND2X2TR        typical         7.200000  
U3342                     INVX6TR         typical         8.640000  
U3343                     INVX8TR         typical         10.080000 
U3344                     INVX12TR        typical         12.960000 
U3345                     BUFX12TR        typical         15.840000 
U3346                     INVX2TR         typical         4.320000  
U3347                     NAND2X6TR       typical         14.400000 
U3348                     OR2X2TR         typical         7.200000  
U3349                     NAND2X4TR       typical         11.520000 
U3350                     AND2X2TR        typical         7.200000  
U3351                     INVX2TR         typical         4.320000  
U3352                     AND2X2TR        typical         7.200000  
U3353                     CLKINVX2TR      typical         4.320000  
U3354                     INVX4TR         typical         5.760000  
U3355                     INVX4TR         typical         5.760000  
U3356                     XNOR2X4TR       typical         27.360001 
U3357                     CLKINVX12TR     typical         14.400000 
U3358                     INVX4TR         typical         5.760000  
U3359                     NOR2X8TR        typical         18.719999 
U3360                     NAND2X8TR       typical         18.719999 
U3361                     NAND2X8TR       typical         18.719999 
U3362                     NOR2X8TR        typical         18.719999 
U3363                     MXI2X1TR        typical         11.520000 
U3364                     NAND2X8TR       typical         18.719999 
U3365                     NAND2X8TR       typical         18.719999 
U3366                     NAND2X8TR       typical         18.719999 
U3367                     XOR2X4TR        typical         28.799999 
U3368                     AND4X8TR        typical         24.480000 
U3369                     NAND2X8TR       typical         18.719999 
U3370                     NAND3X6TR       typical         21.600000 
U3371                     NAND4X6TR       typical         33.119999 
U3372                     NAND2BX4TR      typical         14.400000 
U3373                     XOR2X4TR        typical         28.799999 
U3374                     XOR2X4TR        typical         28.799999 
U3375                     OAI21X4TR       typical         17.280001 
U3376                     NAND2X8TR       typical         18.719999 
U3377                     AND2X8TR        typical         15.840000 
U3378                     INVX16TR        typical         17.280001 
U3379                     NAND2X8TR       typical         18.719999 
U3380                     NOR2X8TR        typical         18.719999 
U3381                     NAND2X8TR       typical         18.719999 
U3382                     NAND2X8TR       typical         18.719999 
U3383                     XNOR2X4TR       typical         27.360001 
U3384                     NOR2X8TR        typical         18.719999 
U3385                     NAND2X8TR       typical         18.719999 
U3386                     MXI2X4TR        typical         23.040001 
U3387                     NAND2X8TR       typical         18.719999 
U3388                     NAND3X8TR       typical         31.680000 
U3389                     NAND3X6TR       typical         21.600000 
U3390                     NAND2BX4TR      typical         14.400000 
U3391                     AOI21X4TR       typical         17.280001 
U3392                     NAND2X8TR       typical         18.719999 
U3393                     AND2X8TR        typical         15.840000 
U3394                     NAND2X8TR       typical         18.719999 
U3395                     OAI21X4TR       typical         17.280001 
U3396                     NOR2X8TR        typical         18.719999 
U3397                     NAND2X8TR       typical         18.719999 
U3398                     NAND3X2TR       typical         10.080000 
U3399                     NOR2X8TR        typical         18.719999 
U3400                     OAI2BB1X4TR     typical         14.400000 
U3401                     CLKINVX12TR     typical         14.400000 
U3402                     NAND2X8TR       typical         18.719999 
U3403                     NAND2X8TR       typical         18.719999 
U3404                     AND2X8TR        typical         15.840000 
U3405                     NAND3X2TR       typical         10.080000 
U3406                     NAND2X8TR       typical         18.719999 
U3407                     NAND2X8TR       typical         18.719999 
U3408                     NAND3X6TR       typical         21.600000 
U3409                     NAND2X8TR       typical         18.719999 
U3410                     NAND2X8TR       typical         18.719999 
U3411                     NOR2X8TR        typical         18.719999 
U3412                     NAND2X8TR       typical         18.719999 
U3413                     NAND2X4TR       typical         11.520000 
U3414                     OR2X8TR         typical         15.840000 
U3415                     INVX16TR        typical         17.280001 
U3416                     OAI21X4TR       typical         17.280001 
U3417                     BUFX16TR        typical         21.600000 
U3418                     NAND2X1TR       typical         5.760000  
U3419                     MXI2X1TR        typical         11.520000 
U3420                     NAND2X2TR       typical         7.200000  
U3421                     INVX4TR         typical         5.760000  
U3422                     XOR2X2TR        typical         18.719999 
U3423                     AND2X8TR        typical         15.840000 
U3424                     INVX12TR        typical         12.960000 
U3425                     NAND2X4TR       typical         11.520000 
U3426                     NAND2X4TR       typical         11.520000 
U3427                     INVX8TR         typical         10.080000 
U3428                     NAND3X8TR       typical         31.680000 
U3429                     AOI2BB1X4TR     typical         15.840000 
U3430                     XNOR2X4TR       typical         27.360001 
U3431                     XNOR2X2TR       typical         18.719999 
U3432                     OAI2BB1X2TR     typical         11.520000 
U3433                     NOR2X4TR        typical         11.520000 
U3434                     MX2X4TR         typical         17.280001 
U3435                     NAND2X2TR       typical         7.200000  
U3436                     INVX4TR         typical         5.760000  
U3437                     INVX8TR         typical         10.080000 
U3438                     BUFX20TR        typical         27.360001 
U3439                     INVX8TR         typical         10.080000 
U3440                     INVX4TR         typical         5.760000  
U3441                     BUFX20TR        typical         27.360001 
U3442                     NAND3X8TR       typical         31.680000 
U3443                     INVX8TR         typical         10.080000 
U3444                     NOR2X6TR        typical         14.400000 
U3445                     INVX6TR         typical         8.640000  
U3446                     NAND2X4TR       typical         11.520000 
U3447                     MXI2X4TR        typical         23.040001 
U3448                     AOI2BB2X4TR     typical         24.480000 
U3449                     MXI2X2TR        typical         14.400000 
U3450                     INVX12TR        typical         12.960000 
U3451                     NAND3X4TR       typical         15.840000 
U3452                     XNOR2X4TR       typical         27.360001 
U3453                     NAND3X4TR       typical         15.840000 
U3454                     NAND2X4TR       typical         11.520000 
U3455                     OAI21X2TR       typical         12.960000 
U3456                     NAND2X8TR       typical         18.719999 
U3457                     AND3X6TR        typical         17.280001 
U3458                     NAND2X8TR       typical         18.719999 
U3459                     NAND2X6TR       typical         14.400000 
U3460                     AOI2BB1X2TR     typical         10.080000 
U3461                     XNOR2X4TR       typical         27.360001 
U3462                     XNOR2X4TR       typical         27.360001 
U3463                     XOR2X4TR        typical         28.799999 
U3464                     XNOR2X4TR       typical         27.360001 
U3465                     NAND4X4TR       typical         25.920000 
U3466                     AOI21X4TR       typical         17.280001 
U3467                     OAI2BB1X4TR     typical         14.400000 
U3468                     AND2X8TR        typical         15.840000 
U3469                     NAND2X8TR       typical         18.719999 
U3470                     NAND2X8TR       typical         18.719999 
U3471                     NAND2X6TR       typical         14.400000 
U3472                     INVX12TR        typical         12.960000 
U3473                     BUFX12TR        typical         15.840000 
U3474                     BUFX8TR         typical         12.960000 
U3475                     NAND2X6TR       typical         14.400000 
U3476                     BUFX20TR        typical         27.360001 
U3477                     AND2X8TR        typical         15.840000 
U3478                     OAI2BB1X4TR     typical         14.400000 
U3479                     MXI2X2TR        typical         14.400000 
U3480                     MXI2X4TR        typical         23.040001 
U3481                     INVX16TR        typical         17.280001 
U3482                     XOR2X4TR        typical         28.799999 
U3483                     OAI22X2TR       typical         15.840000 
U3484                     AND2X8TR        typical         15.840000 
U3485                     NAND2BX4TR      typical         14.400000 
U3486                     MXI2X4TR        typical         23.040001 
U3487                     NAND2BX4TR      typical         14.400000 
U3488                     NAND3X2TR       typical         10.080000 
U3489                     MXI2X2TR        typical         14.400000 
U3490                     NAND3X8TR       typical         31.680000 
U3491                     NAND2X8TR       typical         18.719999 
U3492                     CLKINVX12TR     typical         14.400000 
U3493                     AOI21X4TR       typical         17.280001 
U3494                     NOR2X4TR        typical         11.520000 
U3495                     OAI2BB1X4TR     typical         14.400000 
U3496                     BUFX16TR        typical         21.600000 
U3497                     INVX12TR        typical         12.960000 
U3498                     NAND2X8TR       typical         18.719999 
U3499                     NAND2BX4TR      typical         14.400000 
U3500                     BUFX6TR         typical         11.520000 
U3501                     NOR2X8TR        typical         18.719999 
U3502                     NAND2BX4TR      typical         14.400000 
U3503                     NAND2X8TR       typical         18.719999 
U3504                     XNOR2X4TR       typical         27.360001 
U3505                     XOR2X4TR        typical         28.799999 
U3506                     INVX4TR         typical         5.760000  
U3507                     NAND3BX4TR      typical         17.280001 
U3508                     INVX16TR        typical         17.280001 
U3509                     NAND2X8TR       typical         18.719999 
U3510                     NOR2X8TR        typical         18.719999 
U3511                     BUFX8TR         typical         12.960000 
U3512                     OAI21X4TR       typical         17.280001 
U3513                     NAND2X8TR       typical         18.719999 
U3514                     XOR2X4TR        typical         28.799999 
U3515                     XOR2X4TR        typical         28.799999 
U3516                     XNOR2X4TR       typical         27.360001 
U3517                     XOR2X4TR        typical         28.799999 
U3518                     NAND2X8TR       typical         18.719999 
U3519                     NAND4X4TR       typical         25.920000 
U3520                     AOI2BB1X2TR     typical         10.080000 
U3521                     XOR2X4TR        typical         28.799999 
U3522                     AND2X8TR        typical         15.840000 
U3523                     OAI21X4TR       typical         17.280001 
U3524                     XNOR2X4TR       typical         27.360001 
U3525                     NAND2X8TR       typical         18.719999 
U3526                     NAND3X8TR       typical         31.680000 
U3527                     BUFX16TR        typical         21.600000 
U3528                     NAND4X4TR       typical         25.920000 
U3529                     MXI2X4TR        typical         23.040001 
U3530                     MXI2X4TR        typical         23.040001 
U3531                     NAND3BX4TR      typical         17.280001 
U3532                     NAND4X8TR       typical         44.639999 
U3533                     INVX12TR        typical         12.960000 
U3534                     NAND2X8TR       typical         18.719999 
U3535                     AND2X8TR        typical         15.840000 
U3536                     INVX16TR        typical         17.280001 
U3537                     NAND2X8TR       typical         18.719999 
U3538                     NAND2X4TR       typical         11.520000 
U3539                     NAND2BX4TR      typical         14.400000 
U3540                     CLKINVX6TR      typical         7.200000  
U3541                     NAND3X4TR       typical         15.840000 
U3542                     NAND3X4TR       typical         15.840000 
U3543                     OAI2BB1X4TR     typical         14.400000 
U3544                     NAND2X1TR       typical         5.760000  
U3545                     NAND2X8TR       typical         18.719999 
U3546                     NAND3X4TR       typical         15.840000 
U3547                     INVX12TR        typical         12.960000 
U3548                     NAND2X8TR       typical         18.719999 
U3549                     NAND3X4TR       typical         15.840000 
U3550                     INVX16TR        typical         17.280001 
U3551                     NAND2X8TR       typical         18.719999 
U3552                     AOI2BB1X4TR     typical         15.840000 
U3553                     NOR2X8TR        typical         18.719999 
U3554                     BUFX8TR         typical         12.960000 
U3555                     NAND4X6TR       typical         33.119999 
U3556                     NAND3X4TR       typical         15.840000 
U3557                     NAND4X6TR       typical         33.119999 
U3558                     BUFX6TR         typical         11.520000 
U3559                     NAND2X8TR       typical         18.719999 
U3560                     NAND2X6TR       typical         14.400000 
U3561                     AOI2BB2X4TR     typical         24.480000 
U3562                     BUFX12TR        typical         15.840000 
U3563                     OR2X6TR         typical         14.400000 
U3564                     NAND2X8TR       typical         18.719999 
U3565                     NAND2X8TR       typical         18.719999 
U3566                     NAND3X4TR       typical         15.840000 
U3567                     OAI22X2TR       typical         15.840000 
U3568                     AOI21X4TR       typical         17.280001 
U3569                     NAND2X2TR       typical         7.200000  
U3570                     NOR2BX4TR       typical         12.960000 
U3571                     BUFX6TR         typical         11.520000 
U3572                     OR2X8TR         typical         15.840000 
U3573                     NAND2X8TR       typical         18.719999 
U3574                     NOR2X8TR        typical         18.719999 
U3575                     BUFX20TR        typical         27.360001 
U3576                     NAND2X2TR       typical         7.200000  
U3577                     NAND2X8TR       typical         18.719999 
U3578                     INVX16TR        typical         17.280001 
U3579                     NAND2X8TR       typical         18.719999 
U3580                     NOR2X8TR        typical         18.719999 
U3581                     NAND2X8TR       typical         18.719999 
U3582                     OAI2BB1X4TR     typical         14.400000 
U3583                     NAND2BX1TR      typical         7.200000  
U3584                     INVX16TR        typical         17.280001 
U3585                     NAND2X8TR       typical         18.719999 
U3586                     NAND2X8TR       typical         18.719999 
U3587                     NAND3X8TR       typical         31.680000 
U3588                     BUFX20TR        typical         27.360001 
U3589                     NAND2X8TR       typical         18.719999 
U3590                     OAI21X4TR       typical         17.280001 
U3591                     NAND2X1TR       typical         5.760000  
U3592                     NAND2X6TR       typical         14.400000 
U3593                     NAND2X8TR       typical         18.719999 
U3594                     NAND2X8TR       typical         18.719999 
U3595                     NOR2X2TR        typical         7.200000  
U3596                     NAND2BX2TR      typical         10.080000 
U3597                     NAND2X8TR       typical         18.719999 
U3598                     OAI2BB1X4TR     typical         14.400000 
U3599                     XNOR2X4TR       typical         27.360001 
U3600                     NAND2X8TR       typical         18.719999 
U3601                     AND2X8TR        typical         15.840000 
U3602                     NAND3X4TR       typical         15.840000 
U3603                     AOI2BB2X4TR     typical         24.480000 
U3604                     CLKINVX12TR     typical         14.400000 
U3605                     XNOR2X4TR       typical         27.360001 
U3606                     OAI21X4TR       typical         17.280001 
U3607                     NOR2X8TR        typical         18.719999 
U3608                     NAND4X6TR       typical         33.119999 
U3609                     AND2X8TR        typical         15.840000 
U3610                     XOR2X4TR        typical         28.799999 
U3611                     OAI21X4TR       typical         17.280001 
U3612                     NAND2X8TR       typical         18.719999 
U3613                     NAND3X6TR       typical         21.600000 
U3614                     XOR2X4TR        typical         28.799999 
U3615                     XNOR2X4TR       typical         27.360001 
U3616                     AND2X8TR        typical         15.840000 
U3617                     NAND2BX2TR      typical         10.080000 
U3618                     NAND2X4TR       typical         11.520000 
U3619                     NAND3X2TR       typical         10.080000 
U3620                     OAI21X4TR       typical         17.280001 
U3621                     XOR2X4TR        typical         28.799999 
U3622                     NAND2X2TR       typical         7.200000  
U3623                     AOI21X4TR       typical         17.280001 
U3624                     INVX4TR         typical         5.760000  
U3625                     NOR2X8TR        typical         18.719999 
U3626                     INVX16TR        typical         17.280001 
U3627                     MXI2X4TR        typical         23.040001 
U3628                     NAND3X6TR       typical         21.600000 
U3629                     AOI2BB1X4TR     typical         15.840000 
U3630                     NAND2X4TR       typical         11.520000 
U3631                     AOI21X4TR       typical         17.280001 
U3632                     OAI21X4TR       typical         17.280001 
U3633                     ACHCONX2TR      typical         28.799999 
U3634                     MXI2X4TR        typical         23.040001 
U3635                     NAND2X8TR       typical         18.719999 
U3636                     NAND3X6TR       typical         21.600000 
U3637                     NAND2BX4TR      typical         14.400000 
U3638                     OR2X8TR         typical         15.840000 
U3639                     OA21X4TR        typical         12.960000 
U3640                     NOR2X8TR        typical         18.719999 
U3641                     OAI21X1TR       typical         7.200000  
U3642                     XOR2X4TR        typical         28.799999 
U3643                     XOR2X4TR        typical         28.799999 
U3644                     XNOR2X4TR       typical         27.360001 
U3645                     AOI2BB2X4TR     typical         24.480000 
U3646                     XNOR2X4TR       typical         27.360001 
U3647                     XOR2X4TR        typical         28.799999 
U3648                     OAI2BB1X4TR     typical         14.400000 
U3649                     NAND2X8TR       typical         18.719999 
U3650                     OAI21X4TR       typical         17.280001 
U3651                     NOR2X8TR        typical         18.719999 
U3652                     OAI21X4TR       typical         17.280001 
U3653                     NAND3X4TR       typical         15.840000 
U3654                     NAND2X4TR       typical         11.520000 
U3655                     NAND2X4TR       typical         11.520000 
U3656                     NAND3X8TR       typical         31.680000 
U3657                     NAND2X4TR       typical         11.520000 
U3658                     CLKINVX2TR      typical         4.320000  
U3659                     NAND3X8TR       typical         31.680000 
U3660                     AND3X8TR        typical         21.600000 
U3661                     NOR2X8TR        typical         18.719999 
U3662                     NOR2X8TR        typical         18.719999 
U3663                     NAND2X8TR       typical         18.719999 
U3664                     AND2X8TR        typical         15.840000 
U3665                     CLKINVX12TR     typical         14.400000 
U3666                     NAND2X8TR       typical         18.719999 
U3667                     NAND3X8TR       typical         31.680000 
U3668                     NOR2X8TR        typical         18.719999 
U3669                     NAND2X4TR       typical         11.520000 
U3670                     NAND3X4TR       typical         15.840000 
U3671                     NAND4X6TR       typical         33.119999 
U3672                     AOI21X4TR       typical         17.280001 
U3673                     CLKINVX12TR     typical         14.400000 
U3674                     OAI2BB1X4TR     typical         14.400000 
U3675                     NAND3X8TR       typical         31.680000 
U3676                     INVX16TR        typical         17.280001 
U3677                     OAI2BB1X4TR     typical         14.400000 
U3678                     NOR2X8TR        typical         18.719999 
U3679                     BUFX8TR         typical         12.960000 
U3680                     OAI2BB1X4TR     typical         14.400000 
U3681                     NOR2X6TR        typical         14.400000 
U3682                     NAND2X8TR       typical         18.719999 
U3683                     AO21X4TR        typical         12.960000 
U3684                     AND2X8TR        typical         15.840000 
U3685                     NAND4X4TR       typical         25.920000 
U3686                     AND2X8TR        typical         15.840000 
U3687                     AO21X4TR        typical         12.960000 
U3688                     NAND3X8TR       typical         31.680000 
U3689                     NAND2X6TR       typical         14.400000 
U3690                     INVX16TR        typical         17.280001 
U3691                     NAND2X8TR       typical         18.719999 
U3692                     NAND3X4TR       typical         15.840000 
U3693                     INVX16TR        typical         17.280001 
U3694                     NAND2X6TR       typical         14.400000 
U3695                     NAND2X2TR       typical         7.200000  
U3696                     OAI21X4TR       typical         17.280001 
U3697                     AND4X6TR        typical         20.160000 
U3698                     OR2X8TR         typical         15.840000 
U3699                     XOR2X4TR        typical         28.799999 
U3700                     NAND3X6TR       typical         21.600000 
U3701                     NOR2X8TR        typical         18.719999 
U3702                     OR2X8TR         typical         15.840000 
U3703                     NAND3X6TR       typical         21.600000 
U3704                     AOI2BB2X4TR     typical         24.480000 
U3705                     CLKINVX12TR     typical         14.400000 
U3706                     AND2X8TR        typical         15.840000 
U3707                     NOR2X8TR        typical         18.719999 
U3708                     NAND2X8TR       typical         18.719999 
U3709                     CLKINVX12TR     typical         14.400000 
U3710                     NAND2X1TR       typical         5.760000  
U3711                     NOR2X8TR        typical         18.719999 
U3712                     NAND3X8TR       typical         31.680000 
U3713                     NAND3X4TR       typical         15.840000 
U3714                     NAND3X6TR       typical         21.600000 
U3715                     XNOR2X4TR       typical         27.360001 
U3716                     NAND2X1TR       typical         5.760000  
U3717                     NAND2X4TR       typical         11.520000 
U3718                     OAI21X4TR       typical         17.280001 
U3719                     XNOR2X4TR       typical         27.360001 
U3720                     NAND3X6TR       typical         21.600000 
U3721                     NAND2X8TR       typical         18.719999 
U3722                     AOI2BB1X4TR     typical         15.840000 
U3723                     NAND2X1TR       typical         5.760000  
U3724                     CLKINVX12TR     typical         14.400000 
U3725                     NAND2X8TR       typical         18.719999 
U3726                     AND2X8TR        typical         15.840000 
U3727                     OAI21X4TR       typical         17.280001 
U3728                     NOR2X8TR        typical         18.719999 
U3729                     AND2X8TR        typical         15.840000 
U3730                     NOR2X8TR        typical         18.719999 
U3731                     NAND2X8TR       typical         18.719999 
U3732                     NAND3X6TR       typical         21.600000 
U3733                     MXI2X4TR        typical         23.040001 
U3734                     INVX16TR        typical         17.280001 
U3735                     NAND2X8TR       typical         18.719999 
U3736                     NOR2X8TR        typical         18.719999 
U3737                     NAND3X4TR       typical         15.840000 
U3738                     AND2X8TR        typical         15.840000 
U3739                     NOR2X8TR        typical         18.719999 
U3740                     NAND2X8TR       typical         18.719999 
U3741                     INVX16TR        typical         17.280001 
U3742                     XNOR2X4TR       typical         27.360001 
U3743                     NAND2X8TR       typical         18.719999 
U3744                     AOI2BB2X4TR     typical         24.480000 
U3745                     NOR2X4TR        typical         11.520000 
U3746                     NAND2X6TR       typical         14.400000 
U3747                     NAND2X8TR       typical         18.719999 
U3748                     NAND2BX2TR      typical         10.080000 
U3749                     NAND3X8TR       typical         31.680000 
U3750                     OR2X8TR         typical         15.840000 
U3751                     NAND2BX4TR      typical         14.400000 
U3752                     MXI2X4TR        typical         23.040001 
U3753                     AO21X4TR        typical         12.960000 
U3754                     NAND3X6TR       typical         21.600000 
U3755                     NAND3X6TR       typical         21.600000 
U3756                     AND4X8TR        typical         24.480000 
U3757                     NAND2X8TR       typical         18.719999 
U3758                     NOR2X8TR        typical         18.719999 
U3759                     NAND2BX4TR      typical         14.400000 
U3760                     NAND2X4TR       typical         11.520000 
U3761                     OR2X8TR         typical         15.840000 
U3762                     OR2X8TR         typical         15.840000 
U3763                     NAND2X8TR       typical         18.719999 
U3764                     NAND2X8TR       typical         18.719999 
U3765                     AND2X8TR        typical         15.840000 
U3766                     XOR2X4TR        typical         28.799999 
U3767                     OR2X8TR         typical         15.840000 
U3768                     NAND2X8TR       typical         18.719999 
U3769                     INVX8TR         typical         10.080000 
U3770                     AND2X8TR        typical         15.840000 
U3771                     NOR2X8TR        typical         18.719999 
U3772                     OAI2BB1X4TR     typical         14.400000 
U3773                     AOI22X4TR       typical         23.040001 
U3774                     NAND3X4TR       typical         15.840000 
U3775                     NAND3X6TR       typical         21.600000 
U3776                     NAND3X6TR       typical         21.600000 
U3777                     NAND2BX4TR      typical         14.400000 
U3778                     AOI21X4TR       typical         17.280001 
U3779                     NAND2X8TR       typical         18.719999 
U3780                     NAND2X8TR       typical         18.719999 
U3781                     NAND3X4TR       typical         15.840000 
U3782                     AOI21X4TR       typical         17.280001 
U3783                     XOR2X4TR        typical         28.799999 
U3784                     XOR2X4TR        typical         28.799999 
U3785                     NAND2X4TR       typical         11.520000 
U3786                     NAND3X6TR       typical         21.600000 
U3787                     AND2X8TR        typical         15.840000 
U3788                     NAND3X6TR       typical         21.600000 
U3789                     NOR2X8TR        typical         18.719999 
U3790                     INVX16TR        typical         17.280001 
U3791                     NAND2BX4TR      typical         14.400000 
U3792                     NAND2X8TR       typical         18.719999 
U3793                     NAND2X8TR       typical         18.719999 
U3794                     OR3X2TR         typical         10.080000 
U3795                     INVX4TR         typical         5.760000  
U3796                     OR3X2TR         typical         10.080000 
U3797                     NOR2X1TR        typical         5.760000  
U3798                     OAI21X2TR       typical         12.960000 
U3799                     MXI2X2TR        typical         14.400000 
U3800                     MXI2X1TR        typical         11.520000 
U3807                     BUFX20TR        typical         27.360001 
U3808                     BUFX20TR        typical         27.360001 
U3809                     BUFX20TR        typical         27.360001 
U3810                     INVX6TR         typical         8.640000  
U3811                     AOI21X2TR       typical         12.960000 
U3812                     NAND2X4TR       typical         11.520000 
U3813                     BUFX20TR        typical         27.360001 
U3814                     NOR2X2TR        typical         7.200000  
U3815                     NAND2X1TR       typical         5.760000  
U3816                     XOR2X4TR        typical         28.799999 
U3817                     INVX16TR        typical         17.280001 
U3818                     NAND3BX4TR      typical         17.280001 
U3819                     INVX16TR        typical         17.280001 
U3820                     NAND2X2TR       typical         7.200000  
U3821                     INVX16TR        typical         17.280001 
U3822                     BUFX20TR        typical         27.360001 
U3823                     BUFX20TR        typical         27.360001 
U3824                     BUFX6TR         typical         11.520000 
U3825                     BUFX20TR        typical         27.360001 
U3826                     BUFX20TR        typical         27.360001 
U3827                     NOR2X2TR        typical         7.200000  
U3828                     NAND2X6TR       typical         14.400000 
U3829                     NAND3X1TR       typical         7.200000  
U3830                     AND4X4TR        typical         17.280001 
U3831                     AOI21X4TR       typical         17.280001 
U3832                     INVX12TR        typical         12.960000 
U3833                     BUFX20TR        typical         27.360001 
U3834                     XOR2X4TR        typical         28.799999 
U3835                     BUFX20TR        typical         27.360001 
U3836                     OAI21X4TR       typical         17.280001 
U3837                     NAND2BX4TR      typical         14.400000 
U3838                     AND2X4TR        typical         10.080000 
U3839                     INVX16TR        typical         17.280001 
U3840                     INVX8TR         typical         10.080000 
U3841                     INVX1TR         typical         4.320000  
U3842                     NAND2X6TR       typical         14.400000 
U3843                     OA21X2TR        typical         10.080000 
U3844                     AND2X6TR        typical         14.400000 
U3845                     NAND2X8TR       typical         18.719999 
U3846                     BUFX20TR        typical         27.360001 
U3847                     BUFX20TR        typical         27.360001 
U3848                     BUFX12TR        typical         15.840000 
U3849                     INVX8TR         typical         10.080000 
U3850                     AND2X8TR        typical         15.840000 
U3851                     NAND2X8TR       typical         18.719999 
U3852                     AND2X8TR        typical         15.840000 
U3853                     XOR2X4TR        typical         28.799999 
U3854                     OR2X4TR         typical         10.080000 
U3855                     NOR2X8TR        typical         18.719999 
U3856                     AND2X8TR        typical         15.840000 
U3857                     INVX4TR         typical         5.760000  
U3858                     NAND4X2TR       typical         12.960000 
U3859                     NOR2X8TR        typical         18.719999 
U3860                     AO21X4TR        typical         12.960000 
U3861                     OR2X2TR         typical         7.200000  
U3862                     OAI21X2TR       typical         12.960000 
U3863                     NAND2X1TR       typical         5.760000  
U3864                     INVX2TR         typical         4.320000  
U3865                     NAND2X4TR       typical         11.520000 
U3866                     OAI22X4TR       typical         23.040001 
U3867                     INVX4TR         typical         5.760000  
U3868                     XNOR2X4TR       typical         27.360001 
U3869                     NAND2X2TR       typical         7.200000  
U3870                     OR2X2TR         typical         7.200000  
U3871                     INVX16TR        typical         17.280001 
U3872                     OR2X6TR         typical         14.400000 
U3873                     NAND2BX1TR      typical         7.200000  
U3874                     MXI2X2TR        typical         14.400000 
U3875                     NAND2X6TR       typical         14.400000 
U3876                     OAI21X2TR       typical         12.960000 
U3877                     OAI21X1TR       typical         7.200000  
U3878                     NOR2X2TR        typical         7.200000  
U3879                     INVX16TR        typical         17.280001 
U3880                     NAND2X2TR       typical         7.200000  
U3881                     BUFX20TR        typical         27.360001 
U3882                     AND2X2TR        typical         7.200000  
U3883                     AND2X6TR        typical         14.400000 
U3884                     AOI21X2TR       typical         12.960000 
U3885                     OAI21X2TR       typical         12.960000 
U3886                     AOI21X4TR       typical         17.280001 
U3887                     OAI2BB1X4TR     typical         14.400000 
U3888                     NAND2X4TR       typical         11.520000 
U3889                     NAND2X2TR       typical         7.200000  
U3890                     NAND2X4TR       typical         11.520000 
U3891                     INVX12TR        typical         12.960000 
U3892                     NOR2X1TR        typical         5.760000  
U3893                     INVX1TR         typical         4.320000  
U3894                     BUFX8TR         typical         12.960000 
U3895                     NAND2X6TR       typical         14.400000 
U3896                     OAI21X2TR       typical         12.960000 
U3897                     XOR2X4TR        typical         28.799999 
U3898                     NAND2X1TR       typical         5.760000  
U3899                     BUFX20TR        typical         27.360001 
U3900                     NOR2X8TR        typical         18.719999 
U3901                     XOR2X4TR        typical         28.799999 
U3902                     BUFX20TR        typical         27.360001 
U3903                     XOR2X4TR        typical         28.799999 
U3904                     MXI2X4TR        typical         23.040001 
U3905                     NAND2X6TR       typical         14.400000 
U3906                     OAI2BB1X4TR     typical         14.400000 
U3907                     XNOR2X4TR       typical         27.360001 
U3908                     OAI21X4TR       typical         17.280001 
U3909                     NOR2X6TR        typical         14.400000 
U3910                     NOR2X8TR        typical         18.719999 
U3911                     NAND2BX2TR      typical         10.080000 
U3912                     NAND2X2TR       typical         7.200000  
U3913                     NOR2BX4TR       typical         12.960000 
U3914                     AND2X8TR        typical         15.840000 
U3915                     NAND2X8TR       typical         18.719999 
U3916                     INVX6TR         typical         8.640000  
U3917                     NAND3X6TR       typical         21.600000 
U3918                     NOR2X6TR        typical         14.400000 
U3919                     NAND2X4TR       typical         11.520000 
U3920                     NOR3X1TR        typical         7.200000  
U3921                     NAND3X1TR       typical         7.200000  
U3922                     NAND3X8TR       typical         31.680000 
U3923                     NAND2X2TR       typical         7.200000  
U3924                     INVX1TR         typical         4.320000  
U3925                     NOR2X1TR        typical         5.760000  
U3926                     NAND2X6TR       typical         14.400000 
U3927                     NAND3X1TR       typical         7.200000  
U3928                     MXI2X4TR        typical         23.040001 
U3929                     AOI2BB1X4TR     typical         15.840000 
U3930                     NOR2X8TR        typical         18.719999 
U3931                     AND2X2TR        typical         7.200000  
U3932                     CLKINVX2TR      typical         4.320000  
U3933                     AND2X2TR        typical         7.200000  
U3934                     NAND3X4TR       typical         15.840000 
U3935                     INVX16TR        typical         17.280001 
U3936                     NOR2X1TR        typical         5.760000  
U3937                     NAND2X4TR       typical         11.520000 
U3938                     NAND2X4TR       typical         11.520000 
U3939                     NAND2X4TR       typical         11.520000 
U3940                     NAND2X4TR       typical         11.520000 
U3941                     INVX2TR         typical         4.320000  
U3942                     NAND2X1TR       typical         5.760000  
U3943                     MXI2X2TR        typical         14.400000 
U3944                     BUFX20TR        typical         27.360001 
U3945                     XOR2X4TR        typical         28.799999 
U3946                     NOR2X2TR        typical         7.200000  
U3947                     MXI2X4TR        typical         23.040001 
U3948                     NAND2X8TR       typical         18.719999 
U3949                     INVX12TR        typical         12.960000 
U3950                     NAND2X2TR       typical         7.200000  
U3951                     NAND2X6TR       typical         14.400000 
U3952                     NAND2X8TR       typical         18.719999 
U3953                     XOR2X2TR        typical         18.719999 
U3954                     XNOR2X2TR       typical         18.719999 
U3955                     OR4X8TR         typical         27.360001 
U3956                     NAND4BX4TR      typical         25.920000 
U3957                     NAND3X4TR       typical         15.840000 
U3958                     NAND2BX4TR      typical         14.400000 
U3959                     NOR2X2TR        typical         7.200000  
U3960                     AND4X4TR        typical         17.280001 
U3961                     NAND2X2TR       typical         7.200000  
U3962                     NAND4X4TR       typical         25.920000 
U3963                     INVX2TR         typical         4.320000  
U3964                     INVX4TR         typical         5.760000  
U3965                     BUFX20TR        typical         27.360001 
U3966                     AOI21X4TR       typical         17.280001 
U3967                     OAI2BB1X4TR     typical         14.400000 
U3968                     AND2X4TR        typical         10.080000 
U3969                     NAND2X6TR       typical         14.400000 
U3970                     AO21X4TR        typical         12.960000 
U3971                     MXI2X4TR        typical         23.040001 
U3972                     NAND2X4TR       typical         11.520000 
U3973                     OR2X4TR         typical         10.080000 
U3974                     INVX6TR         typical         8.640000  
U3975                     NOR2X4TR        typical         11.520000 
U3976                     AOI21X4TR       typical         17.280001 
U3977                     NAND2X4TR       typical         11.520000 
U3978                     AND4X6TR        typical         20.160000 
U3979                     NAND3X6TR       typical         21.600000 
U3980                     NAND4X4TR       typical         25.920000 
U3981                     NAND4X8TR       typical         44.639999 
U3982                     NOR2X2TR        typical         7.200000  
U3983                     NAND2BX1TR      typical         7.200000  
U3984                     NOR2X2TR        typical         7.200000  
U3985                     NAND2BX1TR      typical         7.200000  
U3986                     NOR2X2TR        typical         7.200000  
U3987                     NAND2X2TR       typical         7.200000  
U3988                     NAND2BX4TR      typical         14.400000 
U3989                     INVX1TR         typical         4.320000  
U3990                     NAND3X1TR       typical         7.200000  
U3991                     OAI21X1TR       typical         7.200000  
U3992                     INVX1TR         typical         4.320000  
U3993                     AOI22X4TR       typical         23.040001 
U3994                     OR2X2TR         typical         7.200000  
U3995                     NAND2X4TR       typical         11.520000 
U3996                     NAND2X2TR       typical         7.200000  
U3997                     OAI21X2TR       typical         12.960000 
U3998                     AOI21X4TR       typical         17.280001 
U3999                     NAND3BX4TR      typical         17.280001 
U4000                     OAI2BB1X4TR     typical         14.400000 
U4001                     NOR2X1TR        typical         5.760000  
U4002                     AND2X4TR        typical         10.080000 
U4003                     AOI21X4TR       typical         17.280001 
U4004                     OAI2BB1X4TR     typical         14.400000 
U4005                     BUFX16TR        typical         21.600000 
U4006                     OAI21X4TR       typical         17.280001 
U4007                     XNOR2X4TR       typical         27.360001 
U4008                     NAND2X2TR       typical         7.200000  
U4009                     NAND2X2TR       typical         7.200000  
U4010                     OR2X2TR         typical         7.200000  
U4011                     NAND2X1TR       typical         5.760000  
U4012                     NAND2X2TR       typical         7.200000  
U4013                     OA22X2TR        typical         11.520000 
U4014                     OR2X8TR         typical         15.840000 
U4015                     AOI21X1TR       typical         7.200000  
U4016                     NOR2X1TR        typical         5.760000  
U4017                     NOR3X1TR        typical         7.200000  
U4018                     NOR2X2TR        typical         7.200000  
U4019                     NAND4X1TR       typical         8.640000  
U4020                     NOR3X1TR        typical         7.200000  
U4021                     AND2X6TR        typical         14.400000 
U4022                     OAI21X2TR       typical         12.960000 
U4023                     NAND4X1TR       typical         8.640000  
U4024                     AND2X4TR        typical         10.080000 
U4025                     OR2X6TR         typical         14.400000 
U4026                     NAND2X6TR       typical         14.400000 
U4027                     NOR2X2TR        typical         7.200000  
U4028                     NOR2X8TR        typical         18.719999 
U4029                     INVX3TR         typical         5.760000  
U4030                     NOR2X6TR        typical         14.400000 
U4031                     NAND2X2TR       typical         7.200000  
U4032                     NOR2X8TR        typical         18.719999 
U4033                     NAND4X8TR       typical         44.639999 
U4034                     NAND3X2TR       typical         10.080000 
U4035                     NAND2X2TR       typical         7.200000  
U4036                     OA21X4TR        typical         12.960000 
U4037                     MXI2X2TR        typical         14.400000 
U4038                     AOI21X1TR       typical         7.200000  
U4039                     NAND2X2TR       typical         7.200000  
U4040                     NOR3X4TR        typical         18.719999 
U4041                     NAND2X6TR       typical         14.400000 
U4042                     XNOR2X4TR       typical         27.360001 
U4043                     AOI21X1TR       typical         7.200000  
U4044                     CLKMX2X2TR      typical         12.960000 
U4045                     XOR2X1TR        typical         11.520000 
U4046                     OAI2BB2X2TR     typical         15.840000 
U4047                     INVX2TR         typical         4.320000  
U4048                     NAND2X1TR       typical         5.760000  
U4049                     AOI2BB2X1TR     typical         10.080000 
U4050                     NOR2X2TR        typical         7.200000  
U4051                     OAI21X1TR       typical         7.200000  
U4052                     NAND2X2TR       typical         7.200000  
U4053                     NAND2X4TR       typical         11.520000 
U4054                     NAND2X4TR       typical         11.520000 
U4055                     MXI2X4TR        typical         23.040001 
U4056                     XNOR2X1TR       typical         11.520000 
U4057                     OAI2BB2X4TR     typical         23.040001 
U4058                     NAND2X4TR       typical         11.520000 
U4059                     NAND3X1TR       typical         7.200000  
U4060                     NAND2X1TR       typical         5.760000  
U4061                     NOR3X2TR        typical         10.080000 
U4062                     XOR2X4TR        typical         28.799999 
U4063                     AOI22X4TR       typical         23.040001 
U4064                     CLKINVX2TR      typical         4.320000  
U4065                     NAND2X2TR       typical         7.200000  
U4066                     NOR2X8TR        typical         18.719999 
U4067                     NAND2BX4TR      typical         14.400000 
U4068                     NOR2X4TR        typical         11.520000 
U4069                     XOR2X1TR        typical         11.520000 
U4070                     NOR2X4TR        typical         11.520000 
U4071                     XOR2X4TR        typical         28.799999 
U4072                     NAND2X6TR       typical         14.400000 
U4073                     AND2X4TR        typical         10.080000 
U4074                     NAND2X4TR       typical         11.520000 
U4075                     XOR2X1TR        typical         11.520000 
U4076                     NAND3X1TR       typical         7.200000  
U4077                     NAND2X2TR       typical         7.200000  
U4078                     OAI21X1TR       typical         7.200000  
U4079                     OR2X2TR         typical         7.200000  
U4080                     AOI22X2TR       typical         15.840000 
U4081                     OA21X4TR        typical         12.960000 
U4082                     NAND2X2TR       typical         7.200000  
U4083                     AND2X4TR        typical         10.080000 
U4084                     AND2X2TR        typical         7.200000  
U4085                     NOR2X2TR        typical         7.200000  
U4086                     XNOR2X2TR       typical         18.719999 
U4087                     OA22X4TR        typical         14.400000 
U4088                     CLKINVX6TR      typical         7.200000  
U4089                     NOR2X8TR        typical         18.719999 
U4090                     INVX2TR         typical         4.320000  
U4091                     OAI21X2TR       typical         12.960000 
U4092                     NOR2X6TR        typical         14.400000 
U4093                     NOR2X8TR        typical         18.719999 
U4094                     NAND2X2TR       typical         7.200000  
U4095                     NOR2X2TR        typical         7.200000  
U4096                     NOR3X4TR        typical         18.719999 
U4097                     NOR2X2TR        typical         7.200000  
U4098                     NAND3X1TR       typical         7.200000  
U4099                     OA21X2TR        typical         10.080000 
U4100                     NAND2X1TR       typical         5.760000  
U4101                     AOI21X2TR       typical         12.960000 
U4102                     AO21X4TR        typical         12.960000 
U4103                     OAI21X4TR       typical         17.280001 
U4104                     MXI2X4TR        typical         23.040001 
U4105                     NAND2X4TR       typical         11.520000 
U4106                     OAI2BB1X4TR     typical         14.400000 
U4107                     AND2X4TR        typical         10.080000 
U4108                     NAND2X2TR       typical         7.200000  
U4109                     OAI21X1TR       typical         7.200000  
U4110                     AND2X8TR        typical         15.840000 
U4111                     AOI2BB1X1TR     typical         8.640000  
U4112                     OAI21X4TR       typical         17.280001 
U4113                     AOI21X1TR       typical         7.200000  
U4114                     OAI2BB1X4TR     typical         14.400000 
U4115                     NOR3X1TR        typical         7.200000  
U4116                     AND2X4TR        typical         10.080000 
U4117                     NAND3X6TR       typical         21.600000 
U4118                     NAND4X4TR       typical         25.920000 
U4119                     OAI21X2TR       typical         12.960000 
U4120                     NAND2X1TR       typical         5.760000  
U4121                     NAND4X4TR       typical         25.920000 
U4122                     OAI21X2TR       typical         12.960000 
U4123                     NAND2X4TR       typical         11.520000 
U4124                     AO22X4TR        typical         14.400000 
U4125                     NAND4X1TR       typical         8.640000  
U4126                     NAND2X2TR       typical         7.200000  
U4127                     OAI21X1TR       typical         7.200000  
U4128                     AOI2BB1X4TR     typical         15.840000 
U4129                     NOR2X1TR        typical         5.760000  
U4130                     OAI21X1TR       typical         7.200000  
U4131                     NAND2X4TR       typical         11.520000 
U4132                     AO21X4TR        typical         12.960000 
U4133                     NOR2X2TR        typical         7.200000  
U4134                     MXI2X4TR        typical         23.040001 
U4135                     MXI2X4TR        typical         23.040001 
U4136                     NOR2X2TR        typical         7.200000  
U4137                     INVX8TR         typical         10.080000 
U4138                     NOR2X1TR        typical         5.760000  
U4139                     NAND2X2TR       typical         7.200000  
U4140                     MXI2X2TR        typical         14.400000 
U4141                     XOR2X1TR        typical         11.520000 
U4142                     NOR2X4TR        typical         11.520000 
U4143                     INVX4TR         typical         5.760000  
U4144                     MXI2X2TR        typical         14.400000 
U4145                     NAND2X2TR       typical         7.200000  
U4146                     NOR3X4TR        typical         18.719999 
U4147                     AND2X8TR        typical         15.840000 
U4148                     NAND2X1TR       typical         5.760000  
U4149                     OAI2BB2X4TR     typical         23.040001 
U4150                     AND2X2TR        typical         7.200000  
U4151                     MXI2X2TR        typical         14.400000 
U4152                     NOR2X4TR        typical         11.520000 
U4153                     OAI2BB2X2TR     typical         15.840000 
U4154                     XOR2X1TR        typical         11.520000 
U4155                     AOI2BB1X4TR     typical         15.840000 
U4156                     NAND2X4TR       typical         11.520000 
U4157                     NAND3X4TR       typical         15.840000 
U4158                     OAI2BB2X1TR     typical         11.520000 
U4159                     CLKXOR2X2TR     typical         12.960000 
U4160                     NAND2BX1TR      typical         7.200000  
U4161                     XOR2X1TR        typical         11.520000 
U4162                     OA21X2TR        typical         10.080000 
U4163                     OAI2BB1X4TR     typical         14.400000 
U4164                     CLKINVX2TR      typical         4.320000  
U4165                     NAND2X1TR       typical         5.760000  
U4166                     XOR2X1TR        typical         11.520000 
U4167                     NAND2X4TR       typical         11.520000 
U4168                     XNOR2X1TR       typical         11.520000 
U4169                     NOR2X1TR        typical         5.760000  
U4170                     MXI2X1TR        typical         11.520000 
U4171                     OAI2BB1X2TR     typical         11.520000 
U4172                     AOI21X4TR       typical         17.280001 
U4173                     NAND3X4TR       typical         15.840000 
U4174                     XOR2X1TR        typical         11.520000 
U4175                     NAND2X1TR       typical         5.760000  
U4176                     NAND2X4TR       typical         11.520000 
U4177                     AOI21X1TR       typical         7.200000  
U4178                     AOI2BB2X1TR     typical         10.080000 
U4179                     NAND3X4TR       typical         15.840000 
U4180                     OAI21X1TR       typical         7.200000  
U4181                     NAND2X2TR       typical         7.200000  
U4182                     CLKINVX2TR      typical         4.320000  
U4183                     AND2X4TR        typical         10.080000 
U4184                     MXI2X4TR        typical         23.040001 
U4185                     XOR2X4TR        typical         28.799999 
U4186                     NAND2X4TR       typical         11.520000 
U4187                     NAND2X1TR       typical         5.760000  
U4188                     NAND2X2TR       typical         7.200000  
U4189                     CLKINVX2TR      typical         4.320000  
U4190                     NOR2X1TR        typical         5.760000  
U4191                     NAND2X2TR       typical         7.200000  
U4192                     MXI2X2TR        typical         14.400000 
U4193                     XNOR2X4TR       typical         27.360001 
U4194                     AOI21X4TR       typical         17.280001 
U4195                     NAND2X4TR       typical         11.520000 
U4196                     XOR2X4TR        typical         28.799999 
U4197                     NAND2X4TR       typical         11.520000 
U4198                     MXI2X4TR        typical         23.040001 
U4199                     MXI2X2TR        typical         14.400000 
U4200                     AND2X2TR        typical         7.200000  
U4201                     NAND2X1TR       typical         5.760000  
U4202                     OR2X2TR         typical         7.200000  
U4203                     MXI2X4TR        typical         23.040001 
U4204                     AO21X2TR        typical         10.080000 
U4205                     NAND3X2TR       typical         10.080000 
U4206                     NAND3X2TR       typical         10.080000 
U4207                     NAND3X1TR       typical         7.200000  
U4208                     NAND4X4TR       typical         25.920000 
U4209                     NOR2X4TR        typical         11.520000 
U4210                     NOR2X4TR        typical         11.520000 
U4211                     NOR2X2TR        typical         7.200000  
U4212                     NOR2X1TR        typical         5.760000  
U4213                     NAND4X2TR       typical         12.960000 
U4214                     MXI2X4TR        typical         23.040001 
U4215                     NAND2X4TR       typical         11.520000 
U4216                     OAI22X2TR       typical         15.840000 
U4217                     AOI22X1TR       typical         8.640000  
U4218                     MXI2X4TR        typical         23.040001 
U4219                     INVX2TR         typical         4.320000  
U4220                     NAND2X2TR       typical         7.200000  
U4221                     AOI21X4TR       typical         17.280001 
U4222                     NAND2BX4TR      typical         14.400000 
U4223                     NAND3X2TR       typical         10.080000 
U4224                     INVX2TR         typical         4.320000  
U4225                     INVX2TR         typical         4.320000  
U4226                     MXI2X4TR        typical         23.040001 
U4227                     CLKINVX2TR      typical         4.320000  
U4228                     NOR2X1TR        typical         5.760000  
U4229                     NOR3X2TR        typical         10.080000 
U4230                     NOR2X1TR        typical         5.760000  
U4231                     MXI2X2TR        typical         14.400000 
U4232                     AND2X2TR        typical         7.200000  
U4233                     XOR2X2TR        typical         18.719999 
U4234                     NAND2X4TR       typical         11.520000 
U4235                     NAND2X4TR       typical         11.520000 
U4236                     NAND2X2TR       typical         7.200000  
U4237                     INVX6TR         typical         8.640000  
U4238                     OAI21X4TR       typical         17.280001 
U4239                     NAND4X4TR       typical         25.920000 
U4240                     NOR2X2TR        typical         7.200000  
U4241                     OR2X4TR         typical         10.080000 
U4242                     XOR2X1TR        typical         11.520000 
U4243                     CLKINVX2TR      typical         4.320000  
U4244                     AOI21X4TR       typical         17.280001 
U4245                     AOI21X1TR       typical         7.200000  
U4246                     XNOR2X4TR       typical         27.360001 
U4247                     NOR2X1TR        typical         5.760000  
U4248                     MXI2X2TR        typical         14.400000 
U4249                     AOI21X4TR       typical         17.280001 
U4250                     NOR2X4TR        typical         11.520000 
U4251                     NAND2X2TR       typical         7.200000  
U4252                     NOR2X2TR        typical         7.200000  
U4253                     AO21X4TR        typical         12.960000 
U4254                     MXI2X4TR        typical         23.040001 
U4255                     NAND2X2TR       typical         7.200000  
U4256                     OR2X4TR         typical         10.080000 
U4257                     NAND3X1TR       typical         7.200000  
U4258                     XOR2X1TR        typical         11.520000 
U4259                     XNOR2X1TR       typical         11.520000 
U4260                     AOI21X1TR       typical         7.200000  
U4261                     NAND2X1TR       typical         5.760000  
U4262                     AOI21X4TR       typical         17.280001 
U4263                     NAND2X2TR       typical         7.200000  
U4264                     CLKINVX2TR      typical         4.320000  
U4265                     NOR2X1TR        typical         5.760000  
U4266                     MXI2X1TR        typical         11.520000 
U4267                     AOI21X4TR       typical         17.280001 
U4268                     AO21X4TR        typical         12.960000 
U4269                     INVX4TR         typical         5.760000  
U4270                     NAND4X2TR       typical         12.960000 
U4271                     MXI2X2TR        typical         14.400000 
U4272                     NAND2X2TR       typical         7.200000  
U4273                     NAND3X1TR       typical         7.200000  
head_anchor_reg_1_        DFFHQX8TR       typical         47.520000 n
head_anchor_reg_2_        DFFHQX8TR       typical         47.520000 n
head_anchor_reg_5_        DFFHQX8TR       typical         47.520000 n
head_anchor_reg_6_        DFFHQX8TR       typical         47.520000 n
head_anchor_reg_7_        DFFX4TR         typical         38.880001 n
head_anchor_reg_8_        DFFHQX8TR       typical         47.520000 n
head_anchor_reg_9_        DFFHQX8TR       typical         47.520000 n
head_anchor_reg_10_       DFFHQX8TR       typical         47.520000 n
head_anchor_reg_11_       DFFHQX8TR       typical         47.520000 n
head_anchor_reg_12_       DFFHQX8TR       typical         47.520000 n
head_anchor_reg_13_       DFFHQX4TR       typical         41.759998 n
head_anchor_reg_14_       DFFX4TR         typical         38.880001 n
head_anchor_reg_15_       DFFX4TR         typical         38.880001 n
i_p_reg_1_                DFFX4TR         typical         38.880001 n
i_p_reg_2_                DFFX4TR         typical         38.880001 n
i_p_reg_3_                DFFX4TR         typical         38.880001 n
i_p_reg_4_                DFFX4TR         typical         38.880001 n
i_r_reg_0_                DFFHQX8TR       typical         47.520000 n
i_r_reg_1_                DFFHQX8TR       typical         47.520000 n
i_r_reg_2_                DFFX4TR         typical         38.880001 n
i_r_reg_3_                DFFHQX8TR       typical         47.520000 n
i_r_reg_4_                DFFX4TR         typical         38.880001 n
i_reg_0_                  DFFHQX8TR       typical         47.520000 n
i_reg_1_                  DFFHQX8TR       typical         47.520000 n
i_reg_2_                  DFFX4TR         typical         38.880001 n
i_reg_3_                  DFFX4TR         typical         38.880001 n
i_reg_4_                  DFFX4TR         typical         38.880001 n
i_w_reg_0_                DFFHQX8TR       typical         47.520000 n
i_w_reg_1_                DFFHQX8TR       typical         47.520000 n
i_w_reg_3_                DFFX4TR         typical         38.880001 n
i_w_reg_4_                DFFHQX8TR       typical         47.520000 n
if_stop_SRAMAW_reg        DFFSHQX4TR      typical         53.279999 n
if_switch_ij_reg          DFFHQX4TR       typical         41.759998 n
j_p_reg_1_                DFFHQX4TR       typical         41.759998 n
j_p_reg_2_                DFFX4TR         typical         38.880001 n
j_p_reg_3_                DFFX4TR         typical         38.880001 n
j_p_reg_4_                DFFX4TR         typical         38.880001 n
j_r_reg_0_                DFFHQX8TR       typical         47.520000 n
j_r_reg_1_                DFFHQX4TR       typical         41.759998 n
j_r_reg_2_                DFFHQX8TR       typical         47.520000 n
j_r_reg_3_                DFFHQX8TR       typical         47.520000 n
j_r_reg_4_                DFFHQX8TR       typical         47.520000 n
j_reg_0_                  DFFHQX8TR       typical         47.520000 n
j_reg_1_                  DFFHQX8TR       typical         47.520000 n
j_reg_2_                  DFFX4TR         typical         38.880001 n
j_reg_3_                  DFFX4TR         typical         38.880001 n
j_reg_4_                  DFFX4TR         typical         38.880001 n
j_w_reg_0_                DFFHQX8TR       typical         47.520000 n
j_w_reg_1_                DFFHQX8TR       typical         47.520000 n
j_w_reg_2_                DFFHQX8TR       typical         47.520000 n
j_w_reg_3_                DFFHQX8TR       typical         47.520000 n
j_w_reg_4_                DFFHQX8TR       typical         47.520000 n
mem_addr1_reg_0_          MDFFHQX4TR      typical         54.720001 n
mem_addr1_reg_1_          DFFHQX8TR       typical         47.520000 n
mem_addr1_reg_2_          DFFHQX8TR       typical         47.520000 n
mem_addr1_reg_3_          DFFX4TR         typical         38.880001 n
mem_addr1_reg_4_          DFFHQX8TR       typical         47.520000 n
mem_addr1_reg_5_          DFFHQX4TR       typical         41.759998 n
mem_addr1_reg_8_          DFFX4TR         typical         38.880001 n
mem_addr2_reg_1_          DFFHQX4TR       typical         41.759998 n
mem_addr2_reg_2_          DFFHQX4TR       typical         41.759998 n
mem_addr2_reg_3_          DFFX4TR         typical         38.880001 n
mem_addr2_reg_4_          DFFX4TR         typical         38.880001 n
mem_addr2_reg_5_          DFFX4TR         typical         38.880001 n
mem_addr2_reg_6_          DFFX4TR         typical         38.880001 n
mem_addr2_reg_7_          DFFHQX8TR       typical         47.520000 n
mem_addr2_reg_8_          DFFX4TR         typical         38.880001 n
pooling_cnt_reg_0_        DFFHQX4TR       typical         41.759998 n
pooling_cnt_reg_1_        DFFHQX4TR       typical         41.759998 n
rdb_temp_reg_0_           DFFQX1TR        typical         24.480000 n
rdb_temp_reg_1_           DFFHQX8TR       typical         47.520000 n
stage_finish_pipe_reg_0_  DFFX4TR         typical         38.880001 n
stage_finish_pipe_reg_1_  MDFFHQX8TR      typical         59.040001 n
--------------------------------------------------------------------------------
Total 1978 cells                                          31793.759991
1
 
****************************************
Report : port
        -verbose
Design : CNN_controller
Version: T-2022.03-SP3
Date   : Sat Mar 25 02:01:12 2023
****************************************



Attributes:
    d - dont_touch_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
DRAM_begin_sft[0]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_begin_sft[1]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_begin_sft[2]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_begin_sft[3]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_begin_sft[4]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_begin_sft[5]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_begin_sft[6]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_begin_sft[7]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_begin_sft[8]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_begin_sft[9]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_begin_sft[10]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_begin_sft[11]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_begin_sft[12]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_begin_sft[13]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_begin_sft[14]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_begin_sft[15]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_out1_Data_[0]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_out1_Data_[1]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_out1_Data_[2]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_out1_Data_[3]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_out1_Data_[4]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_out1_Data_[5]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_out1_Data_[6]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_out1_Data_[7]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_out2_Data_[0]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_out2_Data_[1]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_out2_Data_[2]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_out2_Data_[3]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_out2_Data_[4]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_out2_Data_[5]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_out2_Data_[6]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_out2_Data_[7]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out1_A_Data_[0]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out1_A_Data_[1]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out1_A_Data_[2]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out1_A_Data_[3]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out1_A_Data_[4]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out1_A_Data_[5]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out1_A_Data_[6]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out1_A_Data_[7]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out2_A_Data_[0]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out2_A_Data_[1]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out2_A_Data_[2]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out2_A_Data_[3]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out2_A_Data_[4]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out2_A_Data_[5]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out2_A_Data_[6]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out2_A_Data_[7]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out3_A_Data_[0]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out3_A_Data_[1]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out3_A_Data_[2]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out3_A_Data_[3]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out3_A_Data_[4]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out3_A_Data_[5]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out3_A_Data_[6]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out3_A_Data_[7]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out4_A_Data_[0]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out4_A_Data_[1]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out4_A_Data_[2]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out4_A_Data_[3]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out4_A_Data_[4]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out4_A_Data_[5]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out4_A_Data_[6]
               in      0.0000   0.0000    1.02    0.17   --         
SRAM_out4_A_Data_[7]
               in      0.0000   0.0000    1.02    0.17   --         
clk            in      0.0000   0.0000    1.02    0.17   --         d
reset          in      0.0000   0.0000    1.02    0.17   --         
DRAM_in1_Addr__0_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Addr__1_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Addr__2_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Addr__3_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Addr__4_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Addr__5_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Addr__6_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Addr__7_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Addr__8_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Addr__9_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Addr__10_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Addr__11_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Addr__12_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Addr__13_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Addr__14_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Addr__15_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Data__0_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Data__1_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Data__2_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Data__3_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Data__4_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Data__5_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Data__6_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_Data__7_
               out     0.0100   0.0000   --      --      --         
DRAM_in1_WEN_  out     0.0100   0.0000   --      --      --         
DRAM_in2_Addr__0_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Addr__1_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Addr__2_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Addr__3_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Addr__4_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Addr__5_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Addr__6_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Addr__7_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Addr__8_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Addr__9_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Addr__10_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Addr__11_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Addr__12_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Addr__13_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Addr__14_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Addr__15_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Data__0_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Data__1_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Data__2_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Data__3_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Data__4_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Data__5_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Data__6_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_Data__7_
               out     0.0100   0.0000   --      --      --         
DRAM_in2_WEN_  out     0.0100   0.0000   --      --      --         
PE_state[0]    out     0.0100   0.0000   --      --      --         
PE_state[1]    out     0.0100   0.0000   --      --      --         
PE_state[2]    out     0.0100   0.0000   --      --      --         
SRAM_WENA12    out     0.0100   0.0000   --      --      --         
SRAM_WENA34    out     0.0100   0.0000   --      --      --         
SRAM_WENB12    out     0.0100   0.0000   --      --      --         
SRAM_WENB34    out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Addr__0_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Addr__1_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Addr__2_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Addr__3_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Addr__4_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Addr__5_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Addr__6_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Addr__7_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Addr__8_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Addr__9_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Data__0_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Data__1_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Data__2_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Data__3_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Data__4_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Data__5_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Data__6_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_Data__7_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_A_WEN_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Addr__0_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Addr__1_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Addr__2_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Addr__3_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Addr__4_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Addr__5_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Addr__6_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Addr__7_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Addr__8_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Addr__9_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Data__0_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Data__1_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Data__2_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Data__3_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Data__4_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Data__5_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Data__6_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_Data__7_
               out     0.0100   0.0000   --      --      --         
SRAM_in1_B_WEN_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Addr__0_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Addr__1_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Addr__2_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Addr__3_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Addr__4_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Addr__5_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Addr__6_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Addr__7_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Addr__8_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Addr__9_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Data__0_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Data__1_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Data__2_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Data__3_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Data__4_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Data__5_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Data__6_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_Data__7_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_A_WEN_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Addr__0_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Addr__1_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Addr__2_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Addr__3_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Addr__4_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Addr__5_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Addr__6_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Addr__7_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Addr__8_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Addr__9_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Data__0_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Data__1_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Data__2_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Data__3_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Data__4_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Data__5_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Data__6_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_Data__7_
               out     0.0100   0.0000   --      --      --         
SRAM_in2_B_WEN_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Addr__0_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Addr__1_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Addr__2_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Addr__3_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Addr__4_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Addr__5_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Addr__6_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Addr__7_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Addr__8_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Addr__9_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Data__0_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Data__1_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Data__2_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Data__3_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Data__4_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Data__5_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Data__6_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_Data__7_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_A_WEN_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Addr__0_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Addr__1_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Addr__2_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Addr__3_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Addr__4_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Addr__5_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Addr__6_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Addr__7_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Addr__8_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Addr__9_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Data__0_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Data__1_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Data__2_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Data__3_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Data__4_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Data__5_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Data__6_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_Data__7_
               out     0.0100   0.0000   --      --      --         
SRAM_in3_B_WEN_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Addr__0_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Addr__1_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Addr__2_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Addr__3_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Addr__4_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Addr__5_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Addr__6_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Addr__7_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Addr__8_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Addr__9_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Data__0_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Data__1_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Data__2_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Data__3_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Data__4_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Data__5_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Data__6_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_Data__7_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_A_WEN_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Addr__0_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Addr__1_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Addr__2_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Addr__3_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Addr__4_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Addr__5_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Addr__6_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Addr__7_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Addr__8_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Addr__9_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Data__0_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Data__1_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Data__2_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Data__3_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Data__4_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Data__5_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Data__6_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_Data__7_
               out     0.0100   0.0000   --      --      --         
SRAM_in4_B_WEN_
               out     0.0100   0.0000   --      --      --         
rdB_addr[0]    out     0.0100   0.0000   --      --      --         
rdB_addr[1]    out     0.0100   0.0000   --      --      --         
rdB_addr[2]    out     0.0100   0.0000   --      --      --         
rdB_addr[3]    out     0.0100   0.0000   --      --      --         
wrb            out     0.0100   0.0000   --      --      --         
wrb_addr[0]    out     0.0100   0.0000   --      --      --         
wrb_addr[1]    out     0.0100   0.0000   --      --      --         
wrb_addr[2]    out     0.0100   0.0000   --      --      --         
wrb_addr[3]    out     0.0100   0.0000   --      --      --         
wrb_addr[4]    out     0.0100   0.0000   --      --      --         
wrb_addr[5]    out     0.0100   0.0000   --      --      --         
wrb_addr[6]    out     0.0100   0.0000   --      --      --         
wrb_addr[7]    out     0.0100   0.0000   --      --      --         
wrb_data[0]    out     0.0100   0.0000   --      --      --         
wrb_data[1]    out     0.0100   0.0000   --      --      --         
wrb_data[2]    out     0.0100   0.0000   --      --      --         
wrb_data[3]    out     0.0100   0.0000   --      --      --         
wrb_data[4]    out     0.0100   0.0000   --      --      --         
wrb_data[5]    out     0.0100   0.0000   --      --      --         
wrb_data[6]    out     0.0100   0.0000   --      --      --         
wrb_data[7]    out     0.0100   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
DRAM_begin_sft[0]
                   1      --              --              --        -- 
DRAM_begin_sft[1]
                   1      --              --              --        -- 
DRAM_begin_sft[2]
                   1      --              --              --        -- 
DRAM_begin_sft[3]
                   1      --              --              --        -- 
DRAM_begin_sft[4]
                   1      --              --              --        -- 
DRAM_begin_sft[5]
                   1      --              --              --        -- 
DRAM_begin_sft[6]
                   1      --              --              --        -- 
DRAM_begin_sft[7]
                   1      --              --              --        -- 
DRAM_begin_sft[8]
                   1      --              --              --        -- 
DRAM_begin_sft[9]
                   1      --              --              --        -- 
DRAM_begin_sft[10]
                   1      --              --              --        -- 
DRAM_begin_sft[11]
                   1      --              --              --        -- 
DRAM_begin_sft[12]
                   1      --              --              --        -- 
DRAM_begin_sft[13]
                   1      --              --              --        -- 
DRAM_begin_sft[14]
                   1      --              --              --        -- 
DRAM_begin_sft[15]
                   1      --              --              --        -- 
DRAM_out1_Data_[0]
                   1      --              --              --        -- 
DRAM_out1_Data_[1]
                   1      --              --              --        -- 
DRAM_out1_Data_[2]
                   1      --              --              --        -- 
DRAM_out1_Data_[3]
                   1      --              --              --        -- 
DRAM_out1_Data_[4]
                   1      --              --              --        -- 
DRAM_out1_Data_[5]
                   1      --              --              --        -- 
DRAM_out1_Data_[6]
                   1      --              --              --        -- 
DRAM_out1_Data_[7]
                   1      --              --              --        -- 
DRAM_out2_Data_[0]
                   1      --              --              --        -- 
DRAM_out2_Data_[1]
                   1      --              --              --        -- 
DRAM_out2_Data_[2]
                   1      --              --              --        -- 
DRAM_out2_Data_[3]
                   1      --              --              --        -- 
DRAM_out2_Data_[4]
                   1      --              --              --        -- 
DRAM_out2_Data_[5]
                   1      --              --              --        -- 
DRAM_out2_Data_[6]
                   1      --              --              --        -- 
DRAM_out2_Data_[7]
                   1      --              --              --        -- 
SRAM_out1_A_Data_[0]
                   1      --              --              --        -- 
SRAM_out1_A_Data_[1]
                   1      --              --              --        -- 
SRAM_out1_A_Data_[2]
                   1      --              --              --        -- 
SRAM_out1_A_Data_[3]
                   1      --              --              --        -- 
SRAM_out1_A_Data_[4]
                   1      --              --              --        -- 
SRAM_out1_A_Data_[5]
                   1      --              --              --        -- 
SRAM_out1_A_Data_[6]
                   1      --              --              --        -- 
SRAM_out1_A_Data_[7]
                   1      --              --              --        -- 
SRAM_out2_A_Data_[0]
                   1      --              --              --        -- 
SRAM_out2_A_Data_[1]
                   1      --              --              --        -- 
SRAM_out2_A_Data_[2]
                   1      --              --              --        -- 
SRAM_out2_A_Data_[3]
                   1      --              --              --        -- 
SRAM_out2_A_Data_[4]
                   1      --              --              --        -- 
SRAM_out2_A_Data_[5]
                   1      --              --              --        -- 
SRAM_out2_A_Data_[6]
                   1      --              --              --        -- 
SRAM_out2_A_Data_[7]
                   1      --              --              --        -- 
SRAM_out3_A_Data_[0]
                   1      --              --              --        -- 
SRAM_out3_A_Data_[1]
                   1      --              --              --        -- 
SRAM_out3_A_Data_[2]
                   1      --              --              --        -- 
SRAM_out3_A_Data_[3]
                   1      --              --              --        -- 
SRAM_out3_A_Data_[4]
                   1      --              --              --        -- 
SRAM_out3_A_Data_[5]
                   1      --              --              --        -- 
SRAM_out3_A_Data_[6]
                   1      --              --              --        -- 
SRAM_out3_A_Data_[7]
                   1      --              --              --        -- 
SRAM_out4_A_Data_[0]
                   1      --              --              --        -- 
SRAM_out4_A_Data_[1]
                   1      --              --              --        -- 
SRAM_out4_A_Data_[2]
                   1      --              --              --        -- 
SRAM_out4_A_Data_[3]
                   1      --              --              --        -- 
SRAM_out4_A_Data_[4]
                   1      --              --              --        -- 
SRAM_out4_A_Data_[5]
                   1      --              --              --        -- 
SRAM_out4_A_Data_[6]
                   1      --              --              --        -- 
SRAM_out4_A_Data_[7]
                   1      --              --              --        -- 
clk                1      --              --              --        -- 
reset              1      --              --              --        -- 
DRAM_in1_Addr__0_
                   1      --              --              --        -- 
DRAM_in1_Addr__1_
                   1      --              --              --        -- 
DRAM_in1_Addr__2_
                   1      --              --              --        -- 
DRAM_in1_Addr__3_
                   1      --              --              --        -- 
DRAM_in1_Addr__4_
                   1      --              --              --        -- 
DRAM_in1_Addr__5_
                   1      --              --              --        -- 
DRAM_in1_Addr__6_
                   1      --              --              --        -- 
DRAM_in1_Addr__7_
                   1      --              --              --        -- 
DRAM_in1_Addr__8_
                   1      --              --              --        -- 
DRAM_in1_Addr__9_
                   1      --              --              --        -- 
DRAM_in1_Addr__10_
                   1      --              --              --        -- 
DRAM_in1_Addr__11_
                   1      --              --              --        -- 
DRAM_in1_Addr__12_
                   1      --              --              --        -- 
DRAM_in1_Addr__13_
                   1      --              --              --        -- 
DRAM_in1_Addr__14_
                   1      --              --              --        -- 
DRAM_in1_Addr__15_
                   1      --              --              --        -- 
DRAM_in1_Data__0_
                   1      --              --              --        -- 
DRAM_in1_Data__1_
                   1      --              --              --        -- 
DRAM_in1_Data__2_
                   1      --              --              --        -- 
DRAM_in1_Data__3_
                   1      --              --              --        -- 
DRAM_in1_Data__4_
                   1      --              --              --        -- 
DRAM_in1_Data__5_
                   1      --              --              --        -- 
DRAM_in1_Data__6_
                   1      --              --              --        -- 
DRAM_in1_Data__7_
                   1      --              --              --        -- 
DRAM_in1_WEN_      1      --              --              --        -- 
DRAM_in2_Addr__0_
                   1      --              --              --        -- 
DRAM_in2_Addr__1_
                   1      --              --              --        -- 
DRAM_in2_Addr__2_
                   1      --              --              --        -- 
DRAM_in2_Addr__3_
                   1      --              --              --        -- 
DRAM_in2_Addr__4_
                   1      --              --              --        -- 
DRAM_in2_Addr__5_
                   1      --              --              --        -- 
DRAM_in2_Addr__6_
                   1      --              --              --        -- 
DRAM_in2_Addr__7_
                   1      --              --              --        -- 
DRAM_in2_Addr__8_
                   1      --              --              --        -- 
DRAM_in2_Addr__9_
                   1      --              --              --        -- 
DRAM_in2_Addr__10_
                   1      --              --              --        -- 
DRAM_in2_Addr__11_
                   1      --              --              --        -- 
DRAM_in2_Addr__12_
                   1      --              --              --        -- 
DRAM_in2_Addr__13_
                   1      --              --              --        -- 
DRAM_in2_Addr__14_
                   1      --              --              --        -- 
DRAM_in2_Addr__15_
                   1      --              --              --        -- 
DRAM_in2_Data__0_
                   1      --              --              --        -- 
DRAM_in2_Data__1_
                   1      --              --              --        -- 
DRAM_in2_Data__2_
                   1      --              --              --        -- 
DRAM_in2_Data__3_
                   1      --              --              --        -- 
DRAM_in2_Data__4_
                   1      --              --              --        -- 
DRAM_in2_Data__5_
                   1      --              --              --        -- 
DRAM_in2_Data__6_
                   1      --              --              --        -- 
DRAM_in2_Data__7_
                   1      --              --              --        -- 
DRAM_in2_WEN_      1      --              --              --        -- 
PE_state[0]        1      --              --              --        -- 
PE_state[1]        1      --              --              --        -- 
PE_state[2]        1      --              --              --        -- 
SRAM_WENA12        1      --              --              --        -- 
SRAM_WENA34        1      --              --              --        -- 
SRAM_WENB12        1      --              --              --        -- 
SRAM_WENB34        1      --              --              --        -- 
SRAM_in1_A_Addr__0_
                   1      --              --              --        -- 
SRAM_in1_A_Addr__1_
                   1      --              --              --        -- 
SRAM_in1_A_Addr__2_
                   1      --              --              --        -- 
SRAM_in1_A_Addr__3_
                   1      --              --              --        -- 
SRAM_in1_A_Addr__4_
                   1      --              --              --        -- 
SRAM_in1_A_Addr__5_
                   1      --              --              --        -- 
SRAM_in1_A_Addr__6_
                   1      --              --              --        -- 
SRAM_in1_A_Addr__7_
                   1      --              --              --        -- 
SRAM_in1_A_Addr__8_
                   1      --              --              --        -- 
SRAM_in1_A_Addr__9_
                   1      --              --              --        -- 
SRAM_in1_A_Data__0_
                   1      --              --              --        -- 
SRAM_in1_A_Data__1_
                   1      --              --              --        -- 
SRAM_in1_A_Data__2_
                   1      --              --              --        -- 
SRAM_in1_A_Data__3_
                   1      --              --              --        -- 
SRAM_in1_A_Data__4_
                   1      --              --              --        -- 
SRAM_in1_A_Data__5_
                   1      --              --              --        -- 
SRAM_in1_A_Data__6_
                   1      --              --              --        -- 
SRAM_in1_A_Data__7_
                   1      --              --              --        -- 
SRAM_in1_A_WEN_
                   1      --              --              --        -- 
SRAM_in1_B_Addr__0_
                   1      --              --              --        -- 
SRAM_in1_B_Addr__1_
                   1      --              --              --        -- 
SRAM_in1_B_Addr__2_
                   1      --              --              --        -- 
SRAM_in1_B_Addr__3_
                   1      --              --              --        -- 
SRAM_in1_B_Addr__4_
                   1      --              --              --        -- 
SRAM_in1_B_Addr__5_
                   1      --              --              --        -- 
SRAM_in1_B_Addr__6_
                   1      --              --              --        -- 
SRAM_in1_B_Addr__7_
                   1      --              --              --        -- 
SRAM_in1_B_Addr__8_
                   1      --              --              --        -- 
SRAM_in1_B_Addr__9_
                   1      --              --              --        -- 
SRAM_in1_B_Data__0_
                   1      --              --              --        -- 
SRAM_in1_B_Data__1_
                   1      --              --              --        -- 
SRAM_in1_B_Data__2_
                   1      --              --              --        -- 
SRAM_in1_B_Data__3_
                   1      --              --              --        -- 
SRAM_in1_B_Data__4_
                   1      --              --              --        -- 
SRAM_in1_B_Data__5_
                   1      --              --              --        -- 
SRAM_in1_B_Data__6_
                   1      --              --              --        -- 
SRAM_in1_B_Data__7_
                   1      --              --              --        -- 
SRAM_in1_B_WEN_
                   1      --              --              --        -- 
SRAM_in2_A_Addr__0_
                   1      --              --              --        -- 
SRAM_in2_A_Addr__1_
                   1      --              --              --        -- 
SRAM_in2_A_Addr__2_
                   1      --              --              --        -- 
SRAM_in2_A_Addr__3_
                   1      --              --              --        -- 
SRAM_in2_A_Addr__4_
                   1      --              --              --        -- 
SRAM_in2_A_Addr__5_
                   1      --              --              --        -- 
SRAM_in2_A_Addr__6_
                   1      --              --              --        -- 
SRAM_in2_A_Addr__7_
                   1      --              --              --        -- 
SRAM_in2_A_Addr__8_
                   1      --              --              --        -- 
SRAM_in2_A_Addr__9_
                   1      --              --              --        -- 
SRAM_in2_A_Data__0_
                   1      --              --              --        -- 
SRAM_in2_A_Data__1_
                   1      --              --              --        -- 
SRAM_in2_A_Data__2_
                   1      --              --              --        -- 
SRAM_in2_A_Data__3_
                   1      --              --              --        -- 
SRAM_in2_A_Data__4_
                   1      --              --              --        -- 
SRAM_in2_A_Data__5_
                   1      --              --              --        -- 
SRAM_in2_A_Data__6_
                   1      --              --              --        -- 
SRAM_in2_A_Data__7_
                   1      --              --              --        -- 
SRAM_in2_A_WEN_
                   1      --              --              --        -- 
SRAM_in2_B_Addr__0_
                   1      --              --              --        -- 
SRAM_in2_B_Addr__1_
                   1      --              --              --        -- 
SRAM_in2_B_Addr__2_
                   1      --              --              --        -- 
SRAM_in2_B_Addr__3_
                   1      --              --              --        -- 
SRAM_in2_B_Addr__4_
                   1      --              --              --        -- 
SRAM_in2_B_Addr__5_
                   1      --              --              --        -- 
SRAM_in2_B_Addr__6_
                   1      --              --              --        -- 
SRAM_in2_B_Addr__7_
                   1      --              --              --        -- 
SRAM_in2_B_Addr__8_
                   1      --              --              --        -- 
SRAM_in2_B_Addr__9_
                   1      --              --              --        -- 
SRAM_in2_B_Data__0_
                   1      --              --              --        -- 
SRAM_in2_B_Data__1_
                   1      --              --              --        -- 
SRAM_in2_B_Data__2_
                   1      --              --              --        -- 
SRAM_in2_B_Data__3_
                   1      --              --              --        -- 
SRAM_in2_B_Data__4_
                   1      --              --              --        -- 
SRAM_in2_B_Data__5_
                   1      --              --              --        -- 
SRAM_in2_B_Data__6_
                   1      --              --              --        -- 
SRAM_in2_B_Data__7_
                   1      --              --              --        -- 
SRAM_in2_B_WEN_
                   1      --              --              --        -- 
SRAM_in3_A_Addr__0_
                   1      --              --              --        -- 
SRAM_in3_A_Addr__1_
                   1      --              --              --        -- 
SRAM_in3_A_Addr__2_
                   1      --              --              --        -- 
SRAM_in3_A_Addr__3_
                   1      --              --              --        -- 
SRAM_in3_A_Addr__4_
                   1      --              --              --        -- 
SRAM_in3_A_Addr__5_
                   1      --              --              --        -- 
SRAM_in3_A_Addr__6_
                   1      --              --              --        -- 
SRAM_in3_A_Addr__7_
                   1      --              --              --        -- 
SRAM_in3_A_Addr__8_
                   1      --              --              --        -- 
SRAM_in3_A_Addr__9_
                   1      --              --              --        -- 
SRAM_in3_A_Data__0_
                   1      --              --              --        -- 
SRAM_in3_A_Data__1_
                   1      --              --              --        -- 
SRAM_in3_A_Data__2_
                   1      --              --              --        -- 
SRAM_in3_A_Data__3_
                   1      --              --              --        -- 
SRAM_in3_A_Data__4_
                   1      --              --              --        -- 
SRAM_in3_A_Data__5_
                   1      --              --              --        -- 
SRAM_in3_A_Data__6_
                   1      --              --              --        -- 
SRAM_in3_A_Data__7_
                   1      --              --              --        -- 
SRAM_in3_A_WEN_
                   1      --              --              --        -- 
SRAM_in3_B_Addr__0_
                   1      --              --              --        -- 
SRAM_in3_B_Addr__1_
                   1      --              --              --        -- 
SRAM_in3_B_Addr__2_
                   1      --              --              --        -- 
SRAM_in3_B_Addr__3_
                   1      --              --              --        -- 
SRAM_in3_B_Addr__4_
                   1      --              --              --        -- 
SRAM_in3_B_Addr__5_
                   1      --              --              --        -- 
SRAM_in3_B_Addr__6_
                   1      --              --              --        -- 
SRAM_in3_B_Addr__7_
                   1      --              --              --        -- 
SRAM_in3_B_Addr__8_
                   1      --              --              --        -- 
SRAM_in3_B_Addr__9_
                   1      --              --              --        -- 
SRAM_in3_B_Data__0_
                   1      --              --              --        -- 
SRAM_in3_B_Data__1_
                   1      --              --              --        -- 
SRAM_in3_B_Data__2_
                   1      --              --              --        -- 
SRAM_in3_B_Data__3_
                   1      --              --              --        -- 
SRAM_in3_B_Data__4_
                   1      --              --              --        -- 
SRAM_in3_B_Data__5_
                   1      --              --              --        -- 
SRAM_in3_B_Data__6_
                   1      --              --              --        -- 
SRAM_in3_B_Data__7_
                   1      --              --              --        -- 
SRAM_in3_B_WEN_
                   1      --              --              --        -- 
SRAM_in4_A_Addr__0_
                   1      --              --              --        -- 
SRAM_in4_A_Addr__1_
                   1      --              --              --        -- 
SRAM_in4_A_Addr__2_
                   1      --              --              --        -- 
SRAM_in4_A_Addr__3_
                   1      --              --              --        -- 
SRAM_in4_A_Addr__4_
                   1      --              --              --        -- 
SRAM_in4_A_Addr__5_
                   1      --              --              --        -- 
SRAM_in4_A_Addr__6_
                   1      --              --              --        -- 
SRAM_in4_A_Addr__7_
                   1      --              --              --        -- 
SRAM_in4_A_Addr__8_
                   1      --              --              --        -- 
SRAM_in4_A_Addr__9_
                   1      --              --              --        -- 
SRAM_in4_A_Data__0_
                   1      --              --              --        -- 
SRAM_in4_A_Data__1_
                   1      --              --              --        -- 
SRAM_in4_A_Data__2_
                   1      --              --              --        -- 
SRAM_in4_A_Data__3_
                   1      --              --              --        -- 
SRAM_in4_A_Data__4_
                   1      --              --              --        -- 
SRAM_in4_A_Data__5_
                   1      --              --              --        -- 
SRAM_in4_A_Data__6_
                   1      --              --              --        -- 
SRAM_in4_A_Data__7_
                   1      --              --              --        -- 
SRAM_in4_A_WEN_
                   1      --              --              --        -- 
SRAM_in4_B_Addr__0_
                   1      --              --              --        -- 
SRAM_in4_B_Addr__1_
                   1      --              --              --        -- 
SRAM_in4_B_Addr__2_
                   1      --              --              --        -- 
SRAM_in4_B_Addr__3_
                   1      --              --              --        -- 
SRAM_in4_B_Addr__4_
                   1      --              --              --        -- 
SRAM_in4_B_Addr__5_
                   1      --              --              --        -- 
SRAM_in4_B_Addr__6_
                   1      --              --              --        -- 
SRAM_in4_B_Addr__7_
                   1      --              --              --        -- 
SRAM_in4_B_Addr__8_
                   1      --              --              --        -- 
SRAM_in4_B_Addr__9_
                   1      --              --              --        -- 
SRAM_in4_B_Data__0_
                   1      --              --              --        -- 
SRAM_in4_B_Data__1_
                   1      --              --              --        -- 
SRAM_in4_B_Data__2_
                   1      --              --              --        -- 
SRAM_in4_B_Data__3_
                   1      --              --              --        -- 
SRAM_in4_B_Data__4_
                   1      --              --              --        -- 
SRAM_in4_B_Data__5_
                   1      --              --              --        -- 
SRAM_in4_B_Data__6_
                   1      --              --              --        -- 
SRAM_in4_B_Data__7_
                   1      --              --              --        -- 
SRAM_in4_B_WEN_
                   1      --              --              --        -- 
rdB_addr[0]        1      --              --              --        -- 
rdB_addr[1]        1      --              --              --        -- 
rdB_addr[2]        1      --              --              --        -- 
rdB_addr[3]        1      --              --              --        -- 
wrb                1      --              --              --        -- 
wrb_addr[0]        1      --              --              --        -- 
wrb_addr[1]        1      --              --              --        -- 
wrb_addr[2]        1      --              --              --        -- 
wrb_addr[3]        1      --              --              --        -- 
wrb_addr[4]        1      --              --              --        -- 
wrb_addr[5]        1      --              --              --        -- 
wrb_addr[6]        1      --              --              --        -- 
wrb_addr[7]        1      --              --              --        -- 
wrb_data[0]        1      --              --              --        -- 
wrb_data[1]        1      --              --              --        -- 
wrb_data[2]        1      --              --              --        -- 
wrb_data[3]        1      --              --              --        -- 
wrb_data[4]        1      --              --              --        -- 
wrb_data[5]        1      --              --              --        -- 
wrb_data[6]        1      --              --              --        -- 
wrb_data[7]        1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
DRAM_begin_sft[0]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_begin_sft[1]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_begin_sft[2]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_begin_sft[3]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_begin_sft[4]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_begin_sft[5]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_begin_sft[6]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_begin_sft[7]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_begin_sft[8]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_begin_sft[9]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_begin_sft[10]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_begin_sft[11]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_begin_sft[12]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_begin_sft[13]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_begin_sft[14]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_begin_sft[15]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_out1_Data_[0]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_out1_Data_[1]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_out1_Data_[2]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_out1_Data_[3]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_out1_Data_[4]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_out1_Data_[5]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_out1_Data_[6]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_out1_Data_[7]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_out2_Data_[0]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_out2_Data_[1]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_out2_Data_[2]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_out2_Data_[3]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_out2_Data_[4]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_out2_Data_[5]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_out2_Data_[6]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_out2_Data_[7]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out1_A_Data_[0]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out1_A_Data_[1]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out1_A_Data_[2]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out1_A_Data_[3]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out1_A_Data_[4]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out1_A_Data_[5]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out1_A_Data_[6]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out1_A_Data_[7]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out2_A_Data_[0]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out2_A_Data_[1]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out2_A_Data_[2]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out2_A_Data_[3]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out2_A_Data_[4]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out2_A_Data_[5]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out2_A_Data_[6]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out2_A_Data_[7]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out3_A_Data_[0]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out3_A_Data_[1]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out3_A_Data_[2]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out3_A_Data_[3]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out3_A_Data_[4]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out3_A_Data_[5]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out3_A_Data_[6]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out3_A_Data_[7]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out4_A_Data_[0]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out4_A_Data_[1]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out4_A_Data_[2]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out4_A_Data_[3]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out4_A_Data_[4]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out4_A_Data_[5]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out4_A_Data_[6]
              0.10    0.10    0.10    0.10  clk       --    
SRAM_out4_A_Data_[7]
              0.10    0.10    0.10    0.10  clk       --    
clk           --      --      --      --      --      -- 
reset         0.10    0.10    0.10    0.10  clk       --    


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
DRAM_begin_sft[0]
             INVX2TR            INVX2TR              -- /  --     
DRAM_begin_sft[1]
             INVX2TR            INVX2TR              -- /  --     
DRAM_begin_sft[2]
             INVX2TR            INVX2TR              -- /  --     
DRAM_begin_sft[3]
             INVX2TR            INVX2TR              -- /  --     
DRAM_begin_sft[4]
             INVX2TR            INVX2TR              -- /  --     
DRAM_begin_sft[5]
             INVX2TR            INVX2TR              -- /  --     
DRAM_begin_sft[6]
             INVX2TR            INVX2TR              -- /  --     
DRAM_begin_sft[7]
             INVX2TR            INVX2TR              -- /  --     
DRAM_begin_sft[8]
             INVX2TR            INVX2TR              -- /  --     
DRAM_begin_sft[9]
             INVX2TR            INVX2TR              -- /  --     
DRAM_begin_sft[10]
             INVX2TR            INVX2TR              -- /  --     
DRAM_begin_sft[11]
             INVX2TR            INVX2TR              -- /  --     
DRAM_begin_sft[12]
             INVX2TR            INVX2TR              -- /  --     
DRAM_begin_sft[13]
             INVX2TR            INVX2TR              -- /  --     
DRAM_begin_sft[14]
             INVX2TR            INVX2TR              -- /  --     
DRAM_begin_sft[15]
             INVX2TR            INVX2TR              -- /  --     
DRAM_out1_Data_[0]
             INVX2TR            INVX2TR              -- /  --     
DRAM_out1_Data_[1]
             INVX2TR            INVX2TR              -- /  --     
DRAM_out1_Data_[2]
             INVX2TR            INVX2TR              -- /  --     
DRAM_out1_Data_[3]
             INVX2TR            INVX2TR              -- /  --     
DRAM_out1_Data_[4]
             INVX2TR            INVX2TR              -- /  --     
DRAM_out1_Data_[5]
             INVX2TR            INVX2TR              -- /  --     
DRAM_out1_Data_[6]
             INVX2TR            INVX2TR              -- /  --     
DRAM_out1_Data_[7]
             INVX2TR            INVX2TR              -- /  --     
DRAM_out2_Data_[0]
             INVX2TR            INVX2TR              -- /  --     
DRAM_out2_Data_[1]
             INVX2TR            INVX2TR              -- /  --     
DRAM_out2_Data_[2]
             INVX2TR            INVX2TR              -- /  --     
DRAM_out2_Data_[3]
             INVX2TR            INVX2TR              -- /  --     
DRAM_out2_Data_[4]
             INVX2TR            INVX2TR              -- /  --     
DRAM_out2_Data_[5]
             INVX2TR            INVX2TR              -- /  --     
DRAM_out2_Data_[6]
             INVX2TR            INVX2TR              -- /  --     
DRAM_out2_Data_[7]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out1_A_Data_[0]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out1_A_Data_[1]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out1_A_Data_[2]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out1_A_Data_[3]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out1_A_Data_[4]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out1_A_Data_[5]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out1_A_Data_[6]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out1_A_Data_[7]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out2_A_Data_[0]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out2_A_Data_[1]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out2_A_Data_[2]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out2_A_Data_[3]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out2_A_Data_[4]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out2_A_Data_[5]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out2_A_Data_[6]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out2_A_Data_[7]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out3_A_Data_[0]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out3_A_Data_[1]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out3_A_Data_[2]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out3_A_Data_[3]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out3_A_Data_[4]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out3_A_Data_[5]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out3_A_Data_[6]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out3_A_Data_[7]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out4_A_Data_[0]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out4_A_Data_[1]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out4_A_Data_[2]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out4_A_Data_[3]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out4_A_Data_[4]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out4_A_Data_[5]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out4_A_Data_[6]
             INVX2TR            INVX2TR              -- /  --     
SRAM_out4_A_Data_[7]
             INVX2TR            INVX2TR              -- /  --     
clk          INVX2TR            INVX2TR              -- /  --     
reset        INVX2TR            INVX2TR              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
DRAM_begin_sft[0]
              --      --     --      --     --      --     --     --        -- 
DRAM_begin_sft[1]
              --      --     --      --     --      --     --     --        -- 
DRAM_begin_sft[2]
              --      --     --      --     --      --     --     --        -- 
DRAM_begin_sft[3]
              --      --     --      --     --      --     --     --        -- 
DRAM_begin_sft[4]
              --      --     --      --     --      --     --     --        -- 
DRAM_begin_sft[5]
              --      --     --      --     --      --     --     --        -- 
DRAM_begin_sft[6]
              --      --     --      --     --      --     --     --        -- 
DRAM_begin_sft[7]
              --      --     --      --     --      --     --     --        -- 
DRAM_begin_sft[8]
              --      --     --      --     --      --     --     --        -- 
DRAM_begin_sft[9]
              --      --     --      --     --      --     --     --        -- 
DRAM_begin_sft[10]
              --      --     --      --     --      --     --     --        -- 
DRAM_begin_sft[11]
              --      --     --      --     --      --     --     --        -- 
DRAM_begin_sft[12]
              --      --     --      --     --      --     --     --        -- 
DRAM_begin_sft[13]
              --      --     --      --     --      --     --     --        -- 
DRAM_begin_sft[14]
              --      --     --      --     --      --     --     --        -- 
DRAM_begin_sft[15]
              --      --     --      --     --      --     --     --        -- 
DRAM_out1_Data_[0]
              --      --     --      --     --      --     --     --        -- 
DRAM_out1_Data_[1]
              --      --     --      --     --      --     --     --        -- 
DRAM_out1_Data_[2]
              --      --     --      --     --      --     --     --        -- 
DRAM_out1_Data_[3]
              --      --     --      --     --      --     --     --        -- 
DRAM_out1_Data_[4]
              --      --     --      --     --      --     --     --        -- 
DRAM_out1_Data_[5]
              --      --     --      --     --      --     --     --        -- 
DRAM_out1_Data_[6]
              --      --     --      --     --      --     --     --        -- 
DRAM_out1_Data_[7]
              --      --     --      --     --      --     --     --        -- 
DRAM_out2_Data_[0]
              --      --     --      --     --      --     --     --        -- 
DRAM_out2_Data_[1]
              --      --     --      --     --      --     --     --        -- 
DRAM_out2_Data_[2]
              --      --     --      --     --      --     --     --        -- 
DRAM_out2_Data_[3]
              --      --     --      --     --      --     --     --        -- 
DRAM_out2_Data_[4]
              --      --     --      --     --      --     --     --        -- 
DRAM_out2_Data_[5]
              --      --     --      --     --      --     --     --        -- 
DRAM_out2_Data_[6]
              --      --     --      --     --      --     --     --        -- 
DRAM_out2_Data_[7]
              --      --     --      --     --      --     --     --        -- 
SRAM_out1_A_Data_[0]
              --      --     --      --     --      --     --     --        -- 
SRAM_out1_A_Data_[1]
              --      --     --      --     --      --     --     --        -- 
SRAM_out1_A_Data_[2]
              --      --     --      --     --      --     --     --        -- 
SRAM_out1_A_Data_[3]
              --      --     --      --     --      --     --     --        -- 
SRAM_out1_A_Data_[4]
              --      --     --      --     --      --     --     --        -- 
SRAM_out1_A_Data_[5]
              --      --     --      --     --      --     --     --        -- 
SRAM_out1_A_Data_[6]
              --      --     --      --     --      --     --     --        -- 
SRAM_out1_A_Data_[7]
              --      --     --      --     --      --     --     --        -- 
SRAM_out2_A_Data_[0]
              --      --     --      --     --      --     --     --        -- 
SRAM_out2_A_Data_[1]
              --      --     --      --     --      --     --     --        -- 
SRAM_out2_A_Data_[2]
              --      --     --      --     --      --     --     --        -- 
SRAM_out2_A_Data_[3]
              --      --     --      --     --      --     --     --        -- 
SRAM_out2_A_Data_[4]
              --      --     --      --     --      --     --     --        -- 
SRAM_out2_A_Data_[5]
              --      --     --      --     --      --     --     --        -- 
SRAM_out2_A_Data_[6]
              --      --     --      --     --      --     --     --        -- 
SRAM_out2_A_Data_[7]
              --      --     --      --     --      --     --     --        -- 
SRAM_out3_A_Data_[0]
              --      --     --      --     --      --     --     --        -- 
SRAM_out3_A_Data_[1]
              --      --     --      --     --      --     --     --        -- 
SRAM_out3_A_Data_[2]
              --      --     --      --     --      --     --     --        -- 
SRAM_out3_A_Data_[3]
              --      --     --      --     --      --     --     --        -- 
SRAM_out3_A_Data_[4]
              --      --     --      --     --      --     --     --        -- 
SRAM_out3_A_Data_[5]
              --      --     --      --     --      --     --     --        -- 
SRAM_out3_A_Data_[6]
              --      --     --      --     --      --     --     --        -- 
SRAM_out3_A_Data_[7]
              --      --     --      --     --      --     --     --        -- 
SRAM_out4_A_Data_[0]
              --      --     --      --     --      --     --     --        -- 
SRAM_out4_A_Data_[1]
              --      --     --      --     --      --     --     --        -- 
SRAM_out4_A_Data_[2]
              --      --     --      --     --      --     --     --        -- 
SRAM_out4_A_Data_[3]
              --      --     --      --     --      --     --     --        -- 
SRAM_out4_A_Data_[4]
              --      --     --      --     --      --     --     --        -- 
SRAM_out4_A_Data_[5]
              --      --     --      --     --      --     --     --        -- 
SRAM_out4_A_Data_[6]
              --      --     --      --     --      --     --     --        -- 
SRAM_out4_A_Data_[7]
              --      --     --      --     --      --     --     --        -- 
clk           --      --     --      --     --      --     --     --        -- 
reset         --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
DRAM_begin_sft[0]
              --      --      --      -- 
DRAM_begin_sft[1]
              --      --      --      -- 
DRAM_begin_sft[2]
              --      --      --      -- 
DRAM_begin_sft[3]
              --      --      --      -- 
DRAM_begin_sft[4]
              --      --      --      -- 
DRAM_begin_sft[5]
              --      --      --      -- 
DRAM_begin_sft[6]
              --      --      --      -- 
DRAM_begin_sft[7]
              --      --      --      -- 
DRAM_begin_sft[8]
              --      --      --      -- 
DRAM_begin_sft[9]
              --      --      --      -- 
DRAM_begin_sft[10]
              --      --      --      -- 
DRAM_begin_sft[11]
              --      --      --      -- 
DRAM_begin_sft[12]
              --      --      --      -- 
DRAM_begin_sft[13]
              --      --      --      -- 
DRAM_begin_sft[14]
              --      --      --      -- 
DRAM_begin_sft[15]
              --      --      --      -- 
DRAM_out1_Data_[0]
              --      --      --      -- 
DRAM_out1_Data_[1]
              --      --      --      -- 
DRAM_out1_Data_[2]
              --      --      --      -- 
DRAM_out1_Data_[3]
              --      --      --      -- 
DRAM_out1_Data_[4]
              --      --      --      -- 
DRAM_out1_Data_[5]
              --      --      --      -- 
DRAM_out1_Data_[6]
              --      --      --      -- 
DRAM_out1_Data_[7]
              --      --      --      -- 
DRAM_out2_Data_[0]
              --      --      --      -- 
DRAM_out2_Data_[1]
              --      --      --      -- 
DRAM_out2_Data_[2]
              --      --      --      -- 
DRAM_out2_Data_[3]
              --      --      --      -- 
DRAM_out2_Data_[4]
              --      --      --      -- 
DRAM_out2_Data_[5]
              --      --      --      -- 
DRAM_out2_Data_[6]
              --      --      --      -- 
DRAM_out2_Data_[7]
              --      --      --      -- 
SRAM_out1_A_Data_[0]
              --      --      --      -- 
SRAM_out1_A_Data_[1]
              --      --      --      -- 
SRAM_out1_A_Data_[2]
              --      --      --      -- 
SRAM_out1_A_Data_[3]
              --      --      --      -- 
SRAM_out1_A_Data_[4]
              --      --      --      -- 
SRAM_out1_A_Data_[5]
              --      --      --      -- 
SRAM_out1_A_Data_[6]
              --      --      --      -- 
SRAM_out1_A_Data_[7]
              --      --      --      -- 
SRAM_out2_A_Data_[0]
              --      --      --      -- 
SRAM_out2_A_Data_[1]
              --      --      --      -- 
SRAM_out2_A_Data_[2]
              --      --      --      -- 
SRAM_out2_A_Data_[3]
              --      --      --      -- 
SRAM_out2_A_Data_[4]
              --      --      --      -- 
SRAM_out2_A_Data_[5]
              --      --      --      -- 
SRAM_out2_A_Data_[6]
              --      --      --      -- 
SRAM_out2_A_Data_[7]
              --      --      --      -- 
SRAM_out3_A_Data_[0]
              --      --      --      -- 
SRAM_out3_A_Data_[1]
              --      --      --      -- 
SRAM_out3_A_Data_[2]
              --      --      --      -- 
SRAM_out3_A_Data_[3]
              --      --      --      -- 
SRAM_out3_A_Data_[4]
              --      --      --      -- 
SRAM_out3_A_Data_[5]
              --      --      --      -- 
SRAM_out3_A_Data_[6]
              --      --      --      -- 
SRAM_out3_A_Data_[7]
              --      --      --      -- 
SRAM_out4_A_Data_[0]
              --      --      --      -- 
SRAM_out4_A_Data_[1]
              --      --      --      -- 
SRAM_out4_A_Data_[2]
              --      --      --      -- 
SRAM_out4_A_Data_[3]
              --      --      --      -- 
SRAM_out4_A_Data_[4]
              --      --      --      -- 
SRAM_out4_A_Data_[5]
              --      --      --      -- 
SRAM_out4_A_Data_[6]
              --      --      --      -- 
SRAM_out4_A_Data_[7]
              --      --      --      -- 
clk           --      --      --      -- 
reset         --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
DRAM_in1_Addr__0_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Addr__1_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Addr__2_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Addr__3_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Addr__4_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Addr__5_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Addr__6_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Addr__7_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Addr__8_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Addr__9_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Addr__10_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Addr__11_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Addr__12_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Addr__13_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Addr__14_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Addr__15_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Data__0_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Data__1_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Data__2_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Data__3_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Data__4_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Data__5_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Data__6_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_Data__7_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in1_WEN_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Addr__0_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Addr__1_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Addr__2_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Addr__3_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Addr__4_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Addr__5_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Addr__6_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Addr__7_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Addr__8_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Addr__9_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Addr__10_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Addr__11_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Addr__12_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Addr__13_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Addr__14_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Addr__15_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Data__0_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Data__1_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Data__2_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Data__3_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Data__4_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Data__5_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Data__6_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_Data__7_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in2_WEN_
              0.10    0.10    0.10    0.10  clk       0.00  
PE_state[0]   0.10    0.10    0.10    0.10  clk       0.00  
PE_state[1]   0.10    0.10    0.10    0.10  clk       0.00  
PE_state[2]   0.10    0.10    0.10    0.10  clk       0.00  
SRAM_WENA12   0.10    0.10    0.10    0.10  clk       0.00  
SRAM_WENA34   0.10    0.10    0.10    0.10  clk       0.00  
SRAM_WENB12   0.10    0.10    0.10    0.10  clk       0.00  
SRAM_WENB34   0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Addr__0_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Addr__1_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Addr__2_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Addr__3_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Addr__4_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Addr__5_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Addr__6_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Addr__7_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Addr__8_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Addr__9_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Data__0_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Data__1_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Data__2_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Data__3_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Data__4_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Data__5_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Data__6_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_Data__7_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_A_WEN_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Addr__0_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Addr__1_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Addr__2_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Addr__3_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Addr__4_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Addr__5_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Addr__6_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Addr__7_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Addr__8_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Addr__9_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Data__0_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Data__1_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Data__2_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Data__3_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Data__4_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Data__5_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Data__6_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_Data__7_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in1_B_WEN_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Addr__0_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Addr__1_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Addr__2_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Addr__3_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Addr__4_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Addr__5_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Addr__6_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Addr__7_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Addr__8_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Addr__9_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Data__0_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Data__1_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Data__2_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Data__3_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Data__4_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Data__5_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Data__6_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_Data__7_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_A_WEN_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Addr__0_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Addr__1_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Addr__2_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Addr__3_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Addr__4_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Addr__5_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Addr__6_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Addr__7_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Addr__8_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Addr__9_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Data__0_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Data__1_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Data__2_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Data__3_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Data__4_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Data__5_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Data__6_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_Data__7_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in2_B_WEN_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Addr__0_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Addr__1_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Addr__2_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Addr__3_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Addr__4_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Addr__5_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Addr__6_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Addr__7_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Addr__8_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Addr__9_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Data__0_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Data__1_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Data__2_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Data__3_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Data__4_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Data__5_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Data__6_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_Data__7_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_A_WEN_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Addr__0_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Addr__1_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Addr__2_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Addr__3_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Addr__4_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Addr__5_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Addr__6_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Addr__7_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Addr__8_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Addr__9_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Data__0_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Data__1_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Data__2_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Data__3_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Data__4_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Data__5_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Data__6_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_Data__7_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in3_B_WEN_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Addr__0_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Addr__1_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Addr__2_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Addr__3_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Addr__4_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Addr__5_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Addr__6_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Addr__7_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Addr__8_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Addr__9_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Data__0_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Data__1_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Data__2_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Data__3_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Data__4_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Data__5_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Data__6_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_Data__7_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_A_WEN_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Addr__0_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Addr__1_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Addr__2_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Addr__3_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Addr__4_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Addr__5_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Addr__6_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Addr__7_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Addr__8_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Addr__9_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Data__0_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Data__1_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Data__2_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Data__3_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Data__4_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Data__5_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Data__6_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_Data__7_
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in4_B_WEN_
              0.10    0.10    0.10    0.10  clk       0.00  
rdB_addr[0]   0.10    0.10    0.10    0.10  clk       0.00  
rdB_addr[1]   0.10    0.10    0.10    0.10  clk       0.00  
rdB_addr[2]   0.10    0.10    0.10    0.10  clk       0.00  
rdB_addr[3]   0.10    0.10    0.10    0.10  clk       0.00  
wrb           0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[0]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[1]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[2]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[3]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[4]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[5]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[6]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[7]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_data[0]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_data[1]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_data[2]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_data[3]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_data[4]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_data[5]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_data[6]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_data[7]   0.10    0.10    0.10    0.10  clk       0.00  

1
 
****************************************
Report : compile_options
Design : CNN_controller
Version: T-2022.03-SP3
Date   : Sat Mar 25 02:01:12 2023
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
CNN_controller                           flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled
                                         multibit_options
                                           optimization_mode    non_timing_driven
                                           minimum_width        2
                                           exclude_registers_with_timing_exceptions false
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : CNN_controller
Version: T-2022.03-SP3
Date   : Sat Mar 25 02:01:12 2023
****************************************


  Startpoint: i_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_0_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_0_/Q (DFFHQX8TR)                   0.17       0.17 f
  U3902/Y (BUFX20TR)                       0.08       0.25 f
  U3161/Y (NOR2X8TR)                       0.09       0.34 r
  U3719/Y (XNOR2X4TR)                      0.14       0.48 f
  U2907/Y (NAND2X6TR)                      0.07       0.55 r
  U3518/Y (NAND2X8TR)                      0.04       0.58 f
  U3503/Y (NAND2X8TR)                      0.07       0.66 r
  U3020/Y (NAND2X8TR)                      0.04       0.69 f
  U3493/Y (AOI21X4TR)                      0.09       0.79 r
  U3078/Y (XOR2X4TR)                       0.10       0.89 f
  U3447/Y (MXI2X4TR)                       0.09       0.98 r
  rdB_addr[3] (out)                        0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.18


  Startpoint: j_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_r_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_2_/CK (DFFX4TR)                    0.00       0.00 r
  j_reg_2_/QN (DFFX4TR)                    0.21       0.21 f
  U3809/Y (BUFX20TR)                       0.07       0.28 f
  U3678/Y (NOR2X8TR)                       0.11       0.39 r
  U3157/Y (INVX4TR)                        0.04       0.43 f
  U3677/Y (OAI2BB1X4TR)                    0.06       0.49 r
  U3172/Y (AND4X8TR)                       0.11       0.60 r
  U3587/Y (NAND3X8TR)                      0.06       0.66 f
  U3586/Y (NAND2X8TR)                      0.07       0.73 r
  U3588/Y (BUFX20TR)                       0.09       0.81 r
  U3102/Y (OR2X6TR)                        0.07       0.89 r
  U2870/Y (NAND2X6TR)                      0.04       0.93 f
  U2874/Y (NAND2X8TR)                      0.04       0.97 r
  U3703/Y (NAND3X6TR)                      0.04       1.01 f
  j_r_reg_2_/D (DFFHQX8TR)                 0.00       1.01 f
  data arrival time                                   1.01

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_r_reg_2_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.18


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3585/Y (NAND2X8TR)                      0.05       0.77 f
  U3424/Y (INVX12TR)                       0.08       0.85 r
  U3410/Y (NAND2X8TR)                      0.05       0.90 f
  U3409/Y (NAND2X8TR)                      0.05       0.94 r
  U2949/Y (NAND2X6TR)                      0.03       0.97 f
  U4106/Y (OAI2BB1X4TR)                    0.05       1.02 r
  j_reg_1_/D (DFFHQX8TR)                   0.00       1.02 r
  data arrival time                                   1.02

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_reg_1_/CK (DFFHQX8TR)                  0.00       0.90 r
  library setup time                      -0.05       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_r_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_2_/CK (DFFX4TR)                    0.00       0.00 r
  j_reg_2_/QN (DFFX4TR)                    0.21       0.21 f
  U3809/Y (BUFX20TR)                       0.07       0.28 f
  U3678/Y (NOR2X8TR)                       0.11       0.39 r
  U3157/Y (INVX4TR)                        0.04       0.43 f
  U3677/Y (OAI2BB1X4TR)                    0.06       0.49 r
  U3172/Y (AND4X8TR)                       0.11       0.60 r
  U3587/Y (NAND3X8TR)                      0.06       0.66 f
  U3586/Y (NAND2X8TR)                      0.07       0.73 r
  U3588/Y (BUFX20TR)                       0.09       0.81 r
  U3513/Y (NAND2X8TR)                      0.04       0.86 f
  U3512/Y (OAI21X4TR)                      0.09       0.95 r
  U3026/Y (NAND2BX4TR)                     0.04       0.99 f
  i_r_reg_2_/D (DFFX4TR)                   0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_r_reg_2_/CK (DFFX4TR)                  0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: head_anchor_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr2_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_1_/CK (DFFHQX8TR)        0.00       0.00 r
  head_anchor_reg_1_/Q (DFFHQX8TR)         0.18       0.18 f
  U3570/Y (NOR2BX4TR)                      0.09       0.27 f
  U3744/Y (AOI2BB2X4TR)                    0.12       0.39 f
  U3592/Y (NAND2X6TR)                      0.09       0.48 r
  U3093/Y (NAND3X6TR)                      0.06       0.54 f
  U3557/Y (NAND4X6TR)                      0.08       0.62 r
  U3388/Y (NAND3X8TR)                      0.09       0.71 f
  U4006/Y (OAI21X4TR)                      0.10       0.80 r
  U4007/Y (XNOR2X4TR)                      0.10       0.90 f
  U3125/Y (NAND2X6TR)                      0.05       0.95 r
  U3519/Y (NAND4X4TR)                      0.05       1.00 f
  mem_addr2_reg_7_/D (DFFHQX8TR)           0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr2_reg_7_/CK (DFFHQX8TR)          0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3510/Y (NOR2X8TR)                       0.04       0.76 f
  U3508/Y (INVX16TR)                       0.05       0.81 r
  U3088/Y (NAND2X6TR)                      0.06       0.87 f
  U2522/Y (NAND2X2TR)                      0.09       0.96 r
  U3692/Y (NAND3X4TR)                      0.05       1.00 f
  i_reg_1_/D (DFFHQX8TR)                   0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_w_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_3_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_3_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3505/Y (XOR2X4TR)                       0.11       0.29 r
  U3504/Y (XNOR2X4TR)                      0.12       0.41 r
  U3037/Y (INVX8TR)                        0.04       0.45 f
  U3659/Y (NAND3X8TR)                      0.08       0.53 r
  U3557/Y (NAND4X6TR)                      0.09       0.62 f
  U3388/Y (NAND3X8TR)                      0.11       0.73 r
  U3387/Y (NAND2X8TR)                      0.04       0.77 f
  U3385/Y (NAND2X8TR)                      0.06       0.83 r
  U2594/Y (NAND2X4TR)                      0.05       0.88 f
  U3628/Y (NAND3X6TR)                      0.06       0.94 r
  U2865/Y (NAND3X4TR)                      0.04       0.98 f
  mem_addr2_reg_8_/D (DFFX4TR)             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr2_reg_8_/CK (DFFX4TR)            0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_18 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_1_/Q (DFFHQX8TR)                 0.15       0.15 f
  U3821/Y (INVX16TR)                       0.08       0.23 r
  U3138/Y (INVX16TR)                       0.06       0.29 f
  U3361/Y (NAND2X8TR)                      0.06       0.34 r
  U3362/Y (NOR2X8TR)                       0.03       0.38 f
  U3675/Y (NAND3X8TR)                      0.07       0.45 r
  U3676/Y (INVX16TR)                       0.04       0.49 f
  U3358/Y (INVX4TR)                        0.06       0.55 r
  U3360/Y (NAND2X8TR)                      0.07       0.62 f
  U3345/Y (BUFX12TR)                       0.10       0.72 f
  U2614/Y (NOR2X4TR)                       0.11       0.83 r
  U3289/Y (INVX4TR)                        0.04       0.87 f
  U4250/Y (NOR2X4TR)                       0.07       0.95 r
  U3634/Y (MXI2X4TR)                       0.05       1.00 f
  R_18/D (DFFHQX8TR)                       0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_18/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_17 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_1_/Q (DFFHQX8TR)                 0.15       0.15 f
  U3821/Y (INVX16TR)                       0.08       0.23 r
  U3138/Y (INVX16TR)                       0.06       0.29 f
  U3361/Y (NAND2X8TR)                      0.06       0.34 r
  U3362/Y (NOR2X8TR)                       0.03       0.38 f
  U3675/Y (NAND3X8TR)                      0.07       0.45 r
  U3676/Y (INVX16TR)                       0.04       0.49 f
  U3358/Y (INVX4TR)                        0.06       0.55 r
  U3360/Y (NAND2X8TR)                      0.07       0.62 f
  U3345/Y (BUFX12TR)                       0.10       0.72 f
  U2614/Y (NOR2X4TR)                       0.11       0.83 r
  U3262/Y (NAND2X4TR)                      0.06       0.89 f
  U2846/Y (NAND4X6TR)                      0.07       0.96 r
  U4249/Y (AOI21X4TR)                      0.03       0.99 f
  R_17/D (DFFHQX4TR)                       0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_17/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_1_/Q (DFFHQX8TR)                 0.18       0.18 f
  U3823/Y (BUFX20TR)                       0.09       0.27 f
  U3930/Y (NOR2X8TR)                       0.07       0.33 r
  U3445/Y (INVX6TR)                        0.04       0.38 f
  U3412/Y (NAND2X8TR)                      0.06       0.43 r
  U2984/Y (INVX12TR)                       0.03       0.47 f
  U3564/Y (NAND2X8TR)                      0.06       0.53 r
  U3115/Y (NAND3X8TR)                      0.04       0.57 f
  U2749/Y (INVX8TR)                        0.04       0.61 r
  U2875/Y (NAND2X8TR)                      0.06       0.67 f
  U3767/Y (OR2X8TR)                        0.12       0.79 f
  U3134/Y (CLKINVX6TR)                     0.05       0.84 r
  U3029/Y (NAND2X6TR)                      0.03       0.87 f
  U3671/Y (NAND4X6TR)                      0.06       0.93 r
  U3670/Y (NAND3X4TR)                      0.05       0.98 f
  mem_addr1_reg_8_/D (DFFX4TR)             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr1_reg_8_/CK (DFFX4TR)            0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_r_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_2_/CK (DFFX4TR)                    0.00       0.00 r
  j_reg_2_/QN (DFFX4TR)                    0.21       0.21 f
  U3809/Y (BUFX20TR)                       0.07       0.28 f
  U3678/Y (NOR2X8TR)                       0.11       0.39 r
  U3077/Y (NAND2X6TR)                      0.05       0.44 f
  U3475/Y (NAND2X6TR)                      0.04       0.48 r
  U3816/Y (XOR2X4TR)                       0.09       0.57 f
  U3587/Y (NAND3X8TR)                      0.10       0.67 r
  U3586/Y (NAND2X8TR)                      0.05       0.72 f
  U3639/Y (OA21X4TR)                       0.16       0.88 f
  U2869/Y (NAND2X6TR)                      0.06       0.94 r
  U3293/Y (NAND2X6TR)                      0.03       0.97 f
  U4000/Y (OAI2BB1X4TR)                    0.05       1.02 r
  j_r_reg_1_/D (DFFHQX4TR)                 0.00       1.02 r
  data arrival time                                   1.02

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_r_reg_1_/CK (DFFHQX4TR)                0.00       0.90 r
  library setup time                      -0.05       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_finish_pipe_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                                 0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                                  0.17       0.17 r
  U3129/Y (NAND2X6TR)                                     0.06       0.24 f
  U3640/Y (NOR2X8TR)                                      0.10       0.34 r
  U3426/Y (NAND2X4TR)                                     0.05       0.39 f
  U3136/Y (NAND2X6TR)                                     0.05       0.44 r
  U3452/Y (XNOR2X4TR)                                     0.08       0.52 f
  U3182/Y (NOR2X8TR)                                      0.07       0.59 r
  U3532/Y (NAND4X8TR)                                     0.06       0.65 f
  U3584/Y (INVX16TR)                                      0.07       0.72 r
  U3476/Y (BUFX20TR)                                      0.07       0.79 r
  U3108/Y (AND2X8TR)                                      0.07       0.85 r
  U4112/Y (OAI21X4TR)                                     0.04       0.89 f
  U4114/Y (OAI2BB1X4TR)                                   0.09       0.98 f
  stage_finish_pipe_reg_0_/D (DFFX4TR)                    0.00       0.98 f
  data arrival time                                                  0.98

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  stage_finish_pipe_reg_0_/CK (DFFX4TR)                   0.00       0.90 r
  library setup time                                     -0.09       0.81
  data required time                                                 0.81
  --------------------------------------------------------------------------
  data required time                                                 0.81
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: j_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_54 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_1_/Q (DFFHQX8TR)                 0.18       0.18 f
  U3823/Y (BUFX20TR)                       0.09       0.27 f
  U3930/Y (NOR2X8TR)                       0.07       0.33 r
  U3445/Y (INVX6TR)                        0.04       0.38 f
  U3412/Y (NAND2X8TR)                      0.06       0.43 r
  U2984/Y (INVX12TR)                       0.03       0.47 f
  U3564/Y (NAND2X8TR)                      0.06       0.53 r
  U3115/Y (NAND3X8TR)                      0.04       0.57 f
  U2749/Y (INVX8TR)                        0.04       0.61 r
  U2875/Y (NAND2X8TR)                      0.06       0.67 f
  U3575/Y (BUFX20TR)                       0.08       0.75 f
  U4077/Y (NAND2X2TR)                      0.09       0.83 r
  U3106/Y (NAND3X6TR)                      0.05       0.89 f
  U3766/Y (XOR2X4TR)                       0.08       0.97 f
  U3701/Y (NOR2X8TR)                       0.05       1.02 r
  R_54/D (DFFHQX4TR)                       0.00       1.02 r
  data arrival time                                   1.02

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_54/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.05       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_r_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_2_/CK (DFFX4TR)                    0.00       0.00 r
  j_reg_2_/QN (DFFX4TR)                    0.21       0.21 f
  U3809/Y (BUFX20TR)                       0.07       0.28 f
  U3678/Y (NOR2X8TR)                       0.11       0.39 r
  U3157/Y (INVX4TR)                        0.04       0.43 f
  U3677/Y (OAI2BB1X4TR)                    0.06       0.49 r
  U3172/Y (AND4X8TR)                       0.11       0.60 r
  U3587/Y (NAND3X8TR)                      0.06       0.66 f
  U3586/Y (NAND2X8TR)                      0.07       0.73 r
  U3588/Y (BUFX20TR)                       0.09       0.81 r
  U3099/Y (NAND2X2TR)                      0.05       0.87 f
  U3480/Y (MXI2X4TR)                       0.09       0.96 r
  U4131/Y (NAND2X4TR)                      0.04       1.00 f
  i_r_reg_3_/D (DFFHQX8TR)                 0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_r_reg_3_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_p_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3476/Y (BUFX20TR)                       0.07       0.79 r
  U3700/Y (NAND3X6TR)                      0.05       0.83 f
  U3573/Y (NAND2X8TR)                      0.09       0.92 r
  U3320/Y (OAI21X2TR)                      0.06       0.98 f
  i_p_reg_1_/D (DFFX4TR)                   0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_p_reg_1_/CK (DFFX4TR)                  0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_finish_pipe_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                                 0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                                  0.17       0.17 r
  U3129/Y (NAND2X6TR)                                     0.06       0.24 f
  U3640/Y (NOR2X8TR)                                      0.10       0.34 r
  U3427/Y (INVX8TR)                                       0.05       0.39 f
  U3126/Y (NAND2X6TR)                                     0.05       0.44 r
  U3114/Y (NAND2X6TR)                                     0.03       0.47 f
  U3521/Y (XOR2X4TR)                                      0.08       0.55 f
  U3532/Y (NAND4X8TR)                                     0.09       0.64 r
  U3584/Y (INVX16TR)                                      0.05       0.69 f
  U3476/Y (BUFX20TR)                                      0.07       0.76 f
  U3914/Y (AND2X8TR)                                      0.07       0.84 f
  U3915/Y (NAND2X8TR)                                     0.05       0.88 r
  U3916/Y (INVX6TR)                                       0.03       0.91 f
  U3696/Y (OAI21X4TR)                                     0.08       1.00 r
  stage_finish_pipe_reg_1_/S0 (MDFFHQX8TR)                0.00       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  stage_finish_pipe_reg_1_/CK (MDFFHQX8TR)                0.00       0.90 r
  library setup time                                     -0.07       0.83
  data required time                                                 0.83
  --------------------------------------------------------------------------
  data required time                                                 0.83
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: head_anchor_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_35 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_1_/CK (DFFHQX8TR)        0.00       0.00 r
  head_anchor_reg_1_/Q (DFFHQX8TR)         0.18       0.18 f
  U3570/Y (NOR2BX4TR)                      0.09       0.27 f
  U3744/Y (AOI2BB2X4TR)                    0.12       0.39 f
  U3592/Y (NAND2X6TR)                      0.09       0.48 r
  U3093/Y (NAND3X6TR)                      0.06       0.54 f
  U3557/Y (NAND4X6TR)                      0.08       0.62 r
  U3080/Y (AND3X8TR)                       0.12       0.74 r
  U3656/Y (NAND3X8TR)                      0.06       0.81 f
  U3097/Y (NAND3X6TR)                      0.07       0.87 r
  U3199/Y (XOR2X4TR)                       0.09       0.96 r
  U3198/Y (NAND2X6TR)                      0.04       1.00 f
  R_35/D (DFFHQX4TR)                       0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_35/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_r_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_2_/CK (DFFX4TR)                    0.00       0.00 r
  j_reg_2_/QN (DFFX4TR)                    0.21       0.21 f
  U3809/Y (BUFX20TR)                       0.07       0.28 f
  U3678/Y (NOR2X8TR)                       0.11       0.39 r
  U3157/Y (INVX4TR)                        0.04       0.43 f
  U3677/Y (OAI2BB1X4TR)                    0.06       0.49 r
  U3172/Y (AND4X8TR)                       0.11       0.60 r
  U3587/Y (NAND3X8TR)                      0.06       0.66 f
  U3586/Y (NAND2X8TR)                      0.07       0.73 r
  U3588/Y (BUFX20TR)                       0.09       0.81 r
  U3536/Y (INVX16TR)                       0.04       0.85 f
  U3485/Y (NAND2BX4TR)                     0.05       0.90 r
  U3484/Y (AND2X8TR)                       0.07       0.97 r
  U3630/Y (NAND2X4TR)                      0.03       1.00 f
  j_r_reg_3_/D (DFFHQX8TR)                 0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_r_reg_3_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: head_anchor_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_11 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_9_/CK (DFFHQX8TR)        0.00       0.00 r
  head_anchor_reg_9_/Q (DFFHQX8TR)         0.17       0.17 f
  U3832/Y (INVX12TR)                       0.06       0.23 r
  U3327/Y (INVX12TR)                       0.06       0.29 f
  U2773/Y (OAI2BB1X2TR)                    0.12       0.42 f
  U3738/Y (AND2X8TR)                       0.09       0.51 f
  U3365/Y (NAND2X8TR)                      0.05       0.56 r
  U2682/Y (AND2X6TR)                       0.12       0.68 r
  U2647/Y (NAND2X6TR)                      0.05       0.73 f
  U3442/Y (NAND3X8TR)                      0.08       0.81 r
  U3428/Y (NAND3X8TR)                      0.07       0.88 f
  U3737/Y (NAND3X4TR)                      0.08       0.95 r
  U3613/Y (NAND3X6TR)                      0.05       1.00 f
  R_11/D (DFFHQX8TR)                       0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_11/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_p_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3476/Y (BUFX20TR)                       0.07       0.79 r
  U3700/Y (NAND3X6TR)                      0.05       0.83 f
  U3573/Y (NAND2X8TR)                      0.09       0.92 r
  U4122/Y (OAI21X2TR)                      0.05       0.98 f
  i_p_reg_3_/D (DFFX4TR)                   0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_p_reg_3_/CK (DFFX4TR)                  0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_p_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3476/Y (BUFX20TR)                       0.07       0.79 r
  U3700/Y (NAND3X6TR)                      0.05       0.83 f
  U3573/Y (NAND2X8TR)                      0.09       0.92 r
  U4119/Y (OAI21X2TR)                      0.05       0.98 f
  i_p_reg_2_/D (DFFX4TR)                   0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_p_reg_2_/CK (DFFX4TR)                  0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_41 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_0_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_0_/Q (DFFHQX8TR)                   0.17       0.17 f
  U3902/Y (BUFX20TR)                       0.08       0.25 f
  U3161/Y (NOR2X8TR)                       0.09       0.34 r
  U3719/Y (XNOR2X4TR)                      0.17       0.50 r
  U2907/Y (NAND2X6TR)                      0.06       0.56 f
  U3518/Y (NAND2X8TR)                      0.06       0.62 r
  U3503/Y (NAND2X8TR)                      0.05       0.67 f
  U3053/Y (XOR2X4TR)                       0.07       0.74 r
  U3019/Y (XOR2X4TR)                       0.11       0.85 f
  U3018/Y (NAND2X8TR)                      0.07       0.92 r
  U2471/Y (NAND3X2TR)                      0.06       0.98 f
  R_41/D (DFFHQX4TR)                       0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_41/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3427/Y (INVX8TR)                        0.05       0.39 f
  U3126/Y (NAND2X6TR)                      0.05       0.44 r
  U3114/Y (NAND2X6TR)                      0.03       0.47 f
  U3521/Y (XOR2X4TR)                       0.08       0.55 f
  U3532/Y (NAND4X8TR)                      0.09       0.64 r
  U3584/Y (INVX16TR)                       0.05       0.69 f
  U3585/Y (NAND2X8TR)                      0.07       0.76 r
  U3023/Y (BUFX20TR)                       0.06       0.82 r
  U3415/Y (INVX16TR)                       0.03       0.86 f
  U3654/Y (NAND2X4TR)                      0.07       0.93 r
  U3653/Y (NAND3X4TR)                      0.05       0.98 f
  j_reg_2_/D (DFFX4TR)                     0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_reg_2_/CK (DFFX4TR)                    0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: R_91 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_55 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_91/CK (DFFHQX8TR)                      0.00       0.00 r
  R_91/Q (DFFHQX8TR)                       0.19       0.19 r
  U3047/Y (XOR2X4TR)                       0.13       0.32 r
  U2864/Y (INVX12TR)                       0.05       0.37 f
  U3046/Y (BUFX6TR)                        0.09       0.46 f
  U3062/Y (CLKINVX12TR)                    0.03       0.49 r
  U3061/Y (NAND3X6TR)                      0.04       0.53 f
  U2859/Y (NAND2X8TR)                      0.06       0.59 r
  U3065/Y (NAND2X8TR)                      0.04       0.63 f
  U3403/Y (NAND2X8TR)                      0.09       0.73 r
  U3141/Y (NAND2X2TR)                      0.07       0.80 f
  U3132/Y (NAND4BX4TR)                     0.08       0.88 r
  U3616/Y (AND2X8TR)                       0.07       0.95 r
  U3541/Y (NAND3X4TR)                      0.04       0.99 f
  R_55/D (DFFHQX4TR)                       0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_55/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_88 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_2_/CK (DFFX4TR)                    0.00       0.00 r
  j_reg_2_/QN (DFFX4TR)                    0.19       0.19 r
  U3809/Y (BUFX20TR)                       0.07       0.26 r
  U3633/CON (ACHCONX2TR)                   0.12       0.38 f
  U3022/Y (MXI2X4TR)                       0.10       0.48 r
  U3021/Y (XNOR2X4TR)                      0.09       0.57 r
  U3135/Y (XNOR2X4TR)                      0.09       0.66 r
  U3079/Y (XOR2X4TR)                       0.09       0.75 r
  U3078/Y (XOR2X4TR)                       0.14       0.89 r
  U3449/Y (MXI2X2TR)                       0.08       0.97 f
  R_88/D (DFFHQX4TR)                       0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_88/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_110 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_0_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_0_/Q (DFFHQX8TR)                   0.17       0.17 f
  U3902/Y (BUFX20TR)                       0.08       0.25 f
  U3161/Y (NOR2X8TR)                       0.09       0.34 r
  U3719/Y (XNOR2X4TR)                      0.17       0.50 r
  U2907/Y (NAND2X6TR)                      0.06       0.56 f
  U3518/Y (NAND2X8TR)                      0.06       0.62 r
  U3503/Y (NAND2X8TR)                      0.05       0.67 f
  U3053/Y (XOR2X4TR)                       0.07       0.74 r
  U3019/Y (XOR2X4TR)                       0.11       0.85 f
  U3018/Y (NAND2X8TR)                      0.07       0.92 r
  U3017/Y (NAND2X8TR)                      0.05       0.97 f
  U2842/Y (NAND2X6TR)                      0.05       1.02 r
  R_110/D (DFFHQX4TR)                      0.00       1.02 r
  data arrival time                                   1.02

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_110/CK (DFFHQX4TR)                     0.00       0.90 r
  library setup time                      -0.05       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr2_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_1_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3823/Y (BUFX20TR)                       0.09       0.27 r
  U3091/Y (XNOR2X4TR)                      0.12       0.39 f
  U3638/Y (OR2X8TR)                        0.12       0.51 f
  U2726/Y (BUFX6TR)                        0.08       0.60 f
  U3076/Y (NAND2X8TR)                      0.06       0.65 r
  U3075/Y (NAND3X6TR)                      0.05       0.70 f
  U2956/Y (NAND2X6TR)                      0.05       0.75 r
  U3621/Y (XOR2X4TR)                       0.07       0.83 f
  U3561/Y (AOI2BB2X4TR)                    0.10       0.92 r
  U4179/Y (NAND3X4TR)                      0.05       0.97 f
  mem_addr2_reg_5_/D (DFFX4TR)             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr2_reg_5_/CK (DFFX4TR)            0.00       0.90 r
  library setup time                      -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_p_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3476/Y (BUFX20TR)                       0.07       0.79 r
  U3700/Y (NAND3X6TR)                      0.05       0.83 f
  U3573/Y (NAND2X8TR)                      0.09       0.92 r
  U3235/Y (OAI21X2TR)                      0.05       0.98 f
  i_p_reg_4_/D (DFFX4TR)                   0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_p_reg_4_/CK (DFFX4TR)                  0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_83 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_1_/Q (DFFHQX8TR)                 0.18       0.18 f
  U3823/Y (BUFX20TR)                       0.09       0.27 f
  U3930/Y (NOR2X8TR)                       0.07       0.33 r
  U3445/Y (INVX6TR)                        0.04       0.38 f
  U3412/Y (NAND2X8TR)                      0.06       0.43 r
  U2984/Y (INVX12TR)                       0.03       0.47 f
  U3564/Y (NAND2X8TR)                      0.06       0.53 r
  U3115/Y (NAND3X8TR)                      0.04       0.57 f
  U2749/Y (INVX8TR)                        0.04       0.61 r
  U2875/Y (NAND2X8TR)                      0.06       0.67 f
  U3575/Y (BUFX20TR)                       0.08       0.75 f
  U3551/Y (NAND2X8TR)                      0.05       0.80 r
  U3550/Y (INVX16TR)                       0.04       0.84 f
  U4237/Y (INVX6TR)                        0.06       0.90 r
  U3555/Y (NAND4X6TR)                      0.05       0.95 f
  U4239/Y (NAND4X4TR)                      0.06       1.01 r
  R_83/D (DFFHQX4TR)                       0.00       1.01 r
  data arrival time                                   1.01

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_83/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_7 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_1_/Q (DFFHQX8TR)                 0.18       0.18 f
  U3823/Y (BUFX20TR)                       0.09       0.27 f
  U3930/Y (NOR2X8TR)                       0.07       0.33 r
  U3445/Y (INVX6TR)                        0.04       0.38 f
  U3412/Y (NAND2X8TR)                      0.06       0.43 r
  U2984/Y (INVX12TR)                       0.03       0.47 f
  U3564/Y (NAND2X8TR)                      0.06       0.53 r
  U3115/Y (NAND3X8TR)                      0.04       0.57 f
  U2749/Y (INVX8TR)                        0.04       0.61 r
  U2875/Y (NAND2X8TR)                      0.06       0.67 f
  U3575/Y (BUFX20TR)                       0.08       0.75 f
  U3551/Y (NAND2X8TR)                      0.05       0.80 r
  U3550/Y (INVX16TR)                       0.04       0.84 f
  U3574/Y (NOR2X8TR)                       0.06       0.90 r
  U3444/Y (NOR2X6TR)                       0.03       0.93 f
  U4221/Y (AOI21X4TR)                      0.08       1.01 r
  R_7/D (DFFHQX4TR)                        0.00       1.01 r
  data arrival time                                   1.01

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_7/CK (DFFHQX4TR)                       0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_w_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_30 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_3_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_3_/Q (DFFHQX8TR)                 0.18       0.18 f
  U3506/Y (INVX4TR)                        0.13       0.30 r
  U3456/Y (NAND2X8TR)                      0.05       0.36 f
  U2782/Y (INVX3TR)                        0.08       0.44 r
  U3682/Y (NAND2X8TR)                      0.08       0.51 f
  U3776/Y (NAND3X6TR)                      0.08       0.59 r
  U3775/Y (NAND3X6TR)                      0.07       0.66 f
  U3774/Y (NAND3X4TR)                      0.10       0.76 r
  U3490/Y (NAND3X8TR)                      0.07       0.83 f
  U3488/Y (NAND3X2TR)                      0.08       0.91 r
  U3299/Y (NAND4X2TR)                      0.07       0.98 f
  R_30/D (DFFHQX4TR)                       0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_30/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: R_91 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_19 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_91/CK (DFFHQX8TR)                      0.00       0.00 r
  R_91/Q (DFFHQX8TR)                       0.19       0.19 r
  U3047/Y (XOR2X4TR)                       0.12       0.31 f
  U2864/Y (INVX12TR)                       0.07       0.37 r
  U3064/Y (NAND2X8TR)                      0.07       0.44 f
  U3201/Y (AND3X6TR)                       0.12       0.56 f
  U3600/Y (NAND2X8TR)                      0.07       0.63 r
  U3376/Y (NAND2X8TR)                      0.07       0.70 f
  U3375/Y (OAI21X4TR)                      0.11       0.81 r
  U2957/Y (NAND3X6TR)                      0.07       0.88 f
  U3374/Y (XOR2X4TR)                       0.08       0.95 r
  U2950/Y (NAND2X4TR)                      0.04       0.99 f
  R_19/D (DFFHQX4TR)                       0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_19/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: head_anchor_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_98 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_1_/CK (DFFHQX8TR)        0.00       0.00 r
  head_anchor_reg_1_/Q (DFFHQX8TR)         0.18       0.18 f
  U3570/Y (NOR2BX4TR)                      0.09       0.27 f
  U3744/Y (AOI2BB2X4TR)                    0.12       0.39 f
  U3592/Y (NAND2X6TR)                      0.09       0.48 r
  U3093/Y (NAND3X6TR)                      0.06       0.54 f
  U3557/Y (NAND4X6TR)                      0.08       0.62 r
  U3080/Y (AND3X8TR)                       0.12       0.74 r
  U3656/Y (NAND3X8TR)                      0.06       0.81 f
  U3428/Y (NAND3X8TR)                      0.08       0.88 r
  U3174/Y (NAND2BX4TR)                     0.08       0.97 r
  R_98/D (DFFQX1TR)                        0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_98/CK (DFFQX1TR)                       0.00       0.90 r
  library setup time                      -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_r_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_2_/CK (DFFX4TR)                    0.00       0.00 r
  j_reg_2_/QN (DFFX4TR)                    0.21       0.21 f
  U3809/Y (BUFX20TR)                       0.07       0.28 f
  U3678/Y (NOR2X8TR)                       0.11       0.39 r
  U3157/Y (INVX4TR)                        0.04       0.43 f
  U3677/Y (OAI2BB1X4TR)                    0.06       0.49 r
  U3172/Y (AND4X8TR)                       0.11       0.60 r
  U3587/Y (NAND3X8TR)                      0.06       0.66 f
  U3586/Y (NAND2X8TR)                      0.07       0.73 r
  U3588/Y (BUFX20TR)                       0.09       0.81 r
  U3536/Y (INVX16TR)                       0.04       0.85 f
  U2556/Y (INVX8TR)                        0.03       0.88 r
  U3166/Y (AOI2BB2X4TR)                    0.08       0.96 r
  U3163/Y (NAND2X6TR)                      0.03       1.00 f
  j_r_reg_4_/D (DFFHQX8TR)                 0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_r_reg_4_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr2_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_1_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3823/Y (BUFX20TR)                       0.09       0.27 r
  U3091/Y (XNOR2X4TR)                      0.13       0.40 r
  U3638/Y (OR2X8TR)                        0.12       0.52 r
  U2726/Y (BUFX6TR)                        0.09       0.61 r
  U3076/Y (NAND2X8TR)                      0.04       0.65 f
  U3622/Y (NAND2X2TR)                      0.08       0.73 r
  U3784/Y (XOR2X4TR)                       0.09       0.82 f
  U3782/Y (AOI21X4TR)                      0.10       0.92 r
  U3781/Y (NAND3X4TR)                      0.05       0.98 f
  mem_addr2_reg_4_/D (DFFX4TR)             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr2_reg_4_/CK (DFFX4TR)            0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_0_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_0_/Q (DFFHQX8TR)                   0.17       0.17 f
  U3902/Y (BUFX20TR)                       0.08       0.25 f
  U3161/Y (NOR2X8TR)                       0.09       0.34 r
  U3719/Y (XNOR2X4TR)                      0.17       0.50 r
  U2907/Y (NAND2X6TR)                      0.06       0.56 f
  U3518/Y (NAND2X8TR)                      0.06       0.62 r
  U3503/Y (NAND2X8TR)                      0.05       0.67 f
  U3053/Y (XOR2X4TR)                       0.07       0.74 r
  U3019/Y (XOR2X4TR)                       0.11       0.85 f
  U3018/Y (NAND2X8TR)                      0.07       0.92 r
  U3017/Y (NAND2X8TR)                      0.05       0.97 f
  rdB_addr[2] (out)                        0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdb_temp_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_0_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_0_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3902/Y (BUFX20TR)                       0.08       0.24 r
  U3647/Y (XOR2X4TR)                       0.10       0.34 r
  U3644/Y (XNOR2X4TR)                      0.13       0.46 f
  U3209/Y (INVX12TR)                       0.05       0.52 r
  U3643/Y (XOR2X4TR)                       0.09       0.61 r
  U3642/Y (XOR2X4TR)                       0.11       0.72 f
  U3181/Y (MXI2X8TR)                       0.13       0.85 r
  U2872/Y (NAND2X8TR)                      0.06       0.90 f
  U2518/Y (INVX8TR)                        0.06       0.96 r
  U4152/Y (NOR2X4TR)                       0.03       1.00 f
  rdb_temp_reg_1_/D (DFFHQX8TR)            0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  rdb_temp_reg_1_/CK (DFFHQX8TR)           0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3510/Y (NOR2X8TR)                       0.04       0.76 f
  U3508/Y (INVX16TR)                       0.05       0.81 r
  U3509/Y (NAND2X8TR)                      0.06       0.87 f
  U3317/Y (NAND2X4TR)                      0.06       0.93 r
  U3549/Y (NAND3X4TR)                      0.05       0.98 f
  i_reg_3_/D (DFFX4TR)                     0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_reg_3_/CK (DFFX4TR)                    0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_p_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3427/Y (INVX8TR)                        0.05       0.39 f
  U3126/Y (NAND2X6TR)                      0.05       0.44 r
  U3114/Y (NAND2X6TR)                      0.03       0.47 f
  U3521/Y (XOR2X4TR)                       0.08       0.55 f
  U3532/Y (NAND4X8TR)                      0.09       0.64 r
  U3584/Y (INVX16TR)                       0.05       0.69 f
  U3585/Y (NAND2X8TR)                      0.07       0.76 r
  U3023/Y (BUFX20TR)                       0.06       0.82 r
  U3415/Y (INVX16TR)                       0.03       0.86 f
  U3654/Y (NAND2X4TR)                      0.07       0.93 r
  U3652/Y (OAI21X4TR)                      0.05       0.97 f
  j_p_reg_2_/D (DFFX4TR)                   0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_p_reg_2_/CK (DFFX4TR)                  0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3510/Y (NOR2X8TR)                       0.04       0.76 f
  U3508/Y (INVX16TR)                       0.05       0.81 r
  U3509/Y (NAND2X8TR)                      0.06       0.87 f
  U3319/Y (NAND2X4TR)                      0.06       0.93 r
  U3602/Y (NAND3X4TR)                      0.05       0.97 f
  i_reg_4_/D (DFFX4TR)                     0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_reg_4_/CK (DFFX4TR)                    0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3510/Y (NOR2X8TR)                       0.04       0.76 f
  U3508/Y (INVX16TR)                       0.05       0.81 r
  U3509/Y (NAND2X8TR)                      0.06       0.87 f
  U4123/Y (NAND2X4TR)                      0.06       0.93 r
  U3546/Y (NAND3X4TR)                      0.05       0.97 f
  i_reg_2_/D (DFFX4TR)                     0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_reg_2_/CK (DFFX4TR)                    0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_w_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_14 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_2_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_2_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3430/Y (XNOR2X4TR)                      0.13       0.31 r
  U3472/Y (INVX12TR)                       0.06       0.37 f
  U3651/Y (NOR2X8TR)                       0.11       0.48 r
  U3413/Y (NAND2X4TR)                      0.04       0.52 f
  U2683/Y (AND2X6TR)                       0.10       0.62 f
  U3376/Y (NAND2X8TR)                      0.09       0.72 r
  U3471/Y (NAND2X6TR)                      0.05       0.76 f
  U3649/Y (NAND2X8TR)                      0.10       0.86 r
  U3196/Y (NAND2X4TR)                      0.05       0.92 f
  U3195/Y (AOI22X4TR)                      0.09       1.00 r
  R_14/D (DFFHQX4TR)                       0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_14/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: head_anchor_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_52 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_2_/CK (DFFHQX8TR)        0.00       0.00 r
  head_anchor_reg_2_/Q (DFFHQX8TR)         0.18       0.18 r
  U3679/Y (BUFX8TR)                        0.09       0.27 r
  U3769/Y (INVX8TR)                        0.03       0.30 f
  U3768/Y (NAND2X8TR)                      0.08       0.38 r
  U2811/Y (INVX6TR)                        0.04       0.42 f
  U3720/Y (NAND3X6TR)                      0.09       0.51 r
  U2876/Y (NAND3X8TR)                      0.06       0.57 f
  U2875/Y (NAND2X8TR)                      0.10       0.67 r
  U3774/Y (NAND3X4TR)                      0.07       0.74 f
  U3490/Y (NAND3X8TR)                      0.09       0.83 r
  U3090/Y (XNOR2X4TR)                      0.10       0.93 f
  U4244/Y (AOI21X4TR)                      0.08       1.01 r
  R_52/D (DFFHQX4TR)                       0.00       1.01 r
  data arrival time                                   1.01

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_52/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_p_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3585/Y (NAND2X8TR)                      0.05       0.77 f
  U3424/Y (INVX12TR)                       0.08       0.85 r
  U3410/Y (NAND2X8TR)                      0.05       0.90 f
  U3233/Y (MXI2X2TR)                       0.10       0.99 r
  j_p_reg_1_/D (DFFHQX4TR)                 0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_p_reg_1_/CK (DFFHQX4TR)                0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3510/Y (NOR2X8TR)                       0.04       0.76 f
  U3508/Y (INVX16TR)                       0.05       0.81 r
  U3509/Y (NAND2X8TR)                      0.06       0.87 f
  U2501/Y (NAND2X4TR)                      0.06       0.93 r
  U3556/Y (NAND3X4TR)                      0.04       0.97 f
  j_reg_4_/D (DFFX4TR)                     0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_reg_4_/CK (DFFX4TR)                    0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: j_w_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_84 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_2_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_2_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3430/Y (XNOR2X4TR)                      0.13       0.31 r
  U3472/Y (INVX12TR)                       0.06       0.37 f
  U3651/Y (NOR2X8TR)                       0.11       0.48 r
  U3413/Y (NAND2X4TR)                      0.04       0.52 f
  U2683/Y (AND2X6TR)                       0.10       0.62 f
  U3376/Y (NAND2X8TR)                      0.09       0.72 r
  U3471/Y (NAND2X6TR)                      0.05       0.76 f
  U3649/Y (NAND2X8TR)                      0.10       0.86 r
  U3284/Y (MXI2X2TR)                       0.12       0.98 f
  R_84/D (DFFHQX8TR)                       0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_84/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: j_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_106 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_1_/Q (DFFHQX8TR)                 0.18       0.18 f
  U3823/Y (BUFX20TR)                       0.09       0.27 f
  U3930/Y (NOR2X8TR)                       0.07       0.33 r
  U3445/Y (INVX6TR)                        0.04       0.38 f
  U3412/Y (NAND2X8TR)                      0.06       0.43 r
  U2984/Y (INVX12TR)                       0.03       0.47 f
  U3564/Y (NAND2X8TR)                      0.06       0.53 r
  U3115/Y (NAND3X8TR)                      0.04       0.57 f
  U2749/Y (INVX8TR)                        0.04       0.61 r
  U2875/Y (NAND2X8TR)                      0.06       0.67 f
  U3767/Y (OR2X8TR)                        0.12       0.79 f
  U3446/Y (NAND2X4TR)                      0.06       0.85 r
  U4193/Y (XNOR2X4TR)                      0.08       0.93 f
  U4194/Y (AOI21X4TR)                      0.08       1.01 r
  R_106/D (DFFHQX4TR)                      0.00       1.01 r
  data arrival time                                   1.01

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_106/CK (DFFHQX4TR)                     0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_82 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3482/Y (XOR2X4TR)                       0.14       0.32 r
  U3481/Y (INVX16TR)                       0.06       0.38 f
  U3384/Y (NOR2X8TR)                       0.08       0.46 r
  U2728/Y (OR2X4TR)                        0.11       0.57 r
  U2903/Y (AND2X8TR)                       0.08       0.66 r
  U3331/Y (AND2X8TR)                       0.09       0.75 r
  U3468/Y (AND2X8TR)                       0.08       0.84 r
  U2951/Y (NAND2X6TR)                      0.04       0.87 f
  U3389/Y (NAND3X6TR)                      0.06       0.93 r
  U3285/Y (NAND4X4TR)                      0.06       0.99 f
  R_82/D (DFFHQX8TR)                       0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_82/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: j_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_r_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_2_/CK (DFFX4TR)                    0.00       0.00 r
  j_reg_2_/QN (DFFX4TR)                    0.21       0.21 f
  U3809/Y (BUFX20TR)                       0.07       0.28 f
  U3678/Y (NOR2X8TR)                       0.11       0.39 r
  U3077/Y (NAND2X6TR)                      0.05       0.44 f
  U3475/Y (NAND2X6TR)                      0.04       0.48 r
  U3816/Y (XOR2X4TR)                       0.09       0.57 f
  U3587/Y (NAND3X8TR)                      0.10       0.67 r
  U3176/Y (OR2X6TR)                        0.09       0.75 r
  U2969/Y (INVX12TR)                       0.04       0.79 f
  U2573/Y (AND2X4TR)                       0.08       0.87 f
  U2900/Y (NAND2X4TR)                      0.05       0.92 r
  U3542/Y (NAND3X4TR)                      0.05       0.97 f
  i_r_reg_4_/D (DFFX4TR)                   0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_r_reg_4_/CK (DFFX4TR)                  0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: head_anchor_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_69 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_11_/CK (DFFHQX8TR)       0.00       0.00 r
  head_anchor_reg_11_/Q (DFFHQX8TR)        0.19       0.19 r
  U3742/Y (XNOR2X4TR)                      0.12       0.31 r
  U3741/Y (INVX16TR)                       0.06       0.37 f
  U3130/Y (INVX16TR)                       0.06       0.42 r
  U3757/Y (NAND2X8TR)                      0.09       0.51 f
  U3457/Y (AND3X6TR)                       0.12       0.63 f
  U3978/Y (AND4X6TR)                       0.09       0.72 f
  U3183/Y (NAND2X8TR)                      0.07       0.79 r
  U3408/Y (NAND3X6TR)                      0.05       0.84 f
  U3407/Y (NAND2X8TR)                      0.08       0.92 r
  U2494/Y (INVX12TR)                       0.04       0.96 f
  U2468/Y (NAND2X4TR)                      0.04       1.01 r
  R_69/D (DFFHQX8TR)                       0.00       1.01 r
  data arrival time                                   1.01

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_69/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.05       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: j_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_r_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_2_/CK (DFFX4TR)                    0.00       0.00 r
  j_reg_2_/QN (DFFX4TR)                    0.21       0.21 f
  U3809/Y (BUFX20TR)                       0.07       0.28 f
  U3678/Y (NOR2X8TR)                       0.11       0.39 r
  U3157/Y (INVX4TR)                        0.04       0.43 f
  U3677/Y (OAI2BB1X4TR)                    0.06       0.49 r
  U3172/Y (AND4X8TR)                       0.11       0.60 r
  U3587/Y (NAND3X8TR)                      0.06       0.66 f
  U3171/Y (BUFX8TR)                        0.09       0.75 f
  U3594/Y (NAND2X8TR)                      0.05       0.80 r
  U3593/Y (NAND2X8TR)                      0.05       0.85 f
  U2849/Y (BUFX8TR)                        0.07       0.92 f
  U3620/Y (OAI21X4TR)                      0.08       1.00 r
  j_r_reg_0_/D (DFFHQX8TR)                 0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_r_reg_0_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: j_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_r_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_2_/CK (DFFX4TR)                    0.00       0.00 r
  j_reg_2_/QN (DFFX4TR)                    0.21       0.21 f
  U3809/Y (BUFX20TR)                       0.07       0.28 f
  U3678/Y (NOR2X8TR)                       0.11       0.39 r
  U3157/Y (INVX4TR)                        0.04       0.43 f
  U3677/Y (OAI2BB1X4TR)                    0.06       0.49 r
  U3172/Y (AND4X8TR)                       0.11       0.60 r
  U3587/Y (NAND3X8TR)                      0.06       0.66 f
  U3586/Y (NAND2X8TR)                      0.07       0.73 r
  U3588/Y (BUFX20TR)                       0.09       0.81 r
  U3101/Y (NAND2X2TR)                      0.06       0.87 f
  U3733/Y (MXI2X4TR)                       0.08       0.95 r
  U3027/Y (OAI2BB1X4TR)                    0.04       0.99 f
  i_r_reg_0_/D (DFFHQX8TR)                 0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_r_reg_0_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: R_91 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_32 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_91/CK (DFFHQX8TR)                      0.00       0.00 r
  R_91/Q (DFFHQX8TR)                       0.19       0.19 r
  U3047/Y (XOR2X4TR)                       0.12       0.31 f
  U2864/Y (INVX12TR)                       0.07       0.37 r
  U3046/Y (BUFX6TR)                        0.09       0.46 r
  U3062/Y (CLKINVX12TR)                    0.03       0.50 f
  U3061/Y (NAND3X6TR)                      0.05       0.55 r
  U2859/Y (NAND2X8TR)                      0.04       0.59 f
  U3065/Y (NAND2X8TR)                      0.06       0.64 r
  U2670/Y (BUFX8TR)                        0.08       0.73 r
  U3271/Y (NAND3X2TR)                      0.07       0.79 f
  U3173/Y (NAND3X4TR)                      0.07       0.87 r
  U4185/Y (XOR2X4TR)                       0.08       0.94 r
  U4186/Y (NAND2X4TR)                      0.04       0.99 f
  R_32/D (DFFHQX4TR)                       0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_32/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pooling_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3510/Y (NOR2X8TR)                       0.04       0.76 f
  U3508/Y (INVX16TR)                       0.05       0.81 r
  U3089/Y (NAND2X8TR)                      0.05       0.86 f
  U2466/Y (CLKMX2X4TR)                     0.12       0.99 f
  pooling_cnt_reg_0_/D (DFFHQX4TR)         0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  pooling_cnt_reg_0_/CK (DFFHQX4TR)        0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: head_anchor_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_15 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_1_/CK (DFFHQX8TR)        0.00       0.00 r
  head_anchor_reg_1_/Q (DFFHQX8TR)         0.18       0.18 f
  U3570/Y (NOR2BX4TR)                      0.09       0.27 f
  U3744/Y (AOI2BB2X4TR)                    0.12       0.39 f
  U3592/Y (NAND2X6TR)                      0.09       0.48 r
  U3093/Y (NAND3X6TR)                      0.06       0.54 f
  U3557/Y (NAND4X6TR)                      0.08       0.62 r
  U3080/Y (AND3X8TR)                       0.12       0.74 r
  U3636/Y (NAND3X6TR)                      0.05       0.80 f
  U3040/Y (NAND3X6TR)                      0.06       0.86 r
  U3635/Y (NAND2X8TR)                      0.05       0.91 f
  U3750/Y (OR2X8TR)                        0.08       1.00 f
  R_15/D (DFFHQX8TR)                       0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_15/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: head_anchor_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_1 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_1_/CK (DFFHQX8TR)        0.00       0.00 r
  head_anchor_reg_1_/Q (DFFHQX8TR)         0.18       0.18 f
  U3570/Y (NOR2BX4TR)                      0.09       0.27 f
  U3744/Y (AOI2BB2X4TR)                    0.12       0.39 f
  U3592/Y (NAND2X6TR)                      0.09       0.48 r
  U3093/Y (NAND3X6TR)                      0.06       0.54 f
  U3557/Y (NAND4X6TR)                      0.08       0.62 r
  U3388/Y (NAND3X8TR)                      0.09       0.71 f
  U3611/Y (OAI21X4TR)                      0.11       0.82 r
  U2579/Y (NAND2X6TR)                      0.06       0.87 f
  U3610/Y (XOR2X4TR)                       0.08       0.95 f
  U2908/Y (NAND2X4TR)                      0.05       1.00 r
  R_1/D (DFFHQX8TR)                        0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_1/CK (DFFHQX8TR)                       0.00       0.90 r
  library setup time                      -0.05       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: head_anchor_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_74 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_11_/CK (DFFHQX8TR)       0.00       0.00 r
  head_anchor_reg_11_/Q (DFFHQX8TR)        0.19       0.19 r
  U3742/Y (XNOR2X4TR)                      0.11       0.31 f
  U3741/Y (INVX16TR)                       0.07       0.38 r
  U3130/Y (INVX16TR)                       0.04       0.41 f
  U3757/Y (NAND2X8TR)                      0.13       0.54 r
  U3457/Y (AND3X6TR)                       0.10       0.64 r
  U3978/Y (AND4X6TR)                       0.10       0.74 r
  U3183/Y (NAND2X8TR)                      0.05       0.79 f
  U3408/Y (NAND3X6TR)                      0.06       0.85 r
  U3407/Y (NAND2X8TR)                      0.05       0.90 f
  U2494/Y (INVX12TR)                       0.06       0.96 r
  U2847/Y (NAND2X6TR)                      0.03       0.99 f
  R_74/D (DFFHQX8TR)                       0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_74/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: R_61 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr1_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_61/CK (DFFHQX8TR)                      0.00       0.00 r
  R_61/Q (DFFHQX8TR)                       0.18       0.18 f
  U3055/Y (NAND2X8TR)                      0.07       0.25 r
  U3031/Y (BUFX12TR)                       0.06       0.31 r
  U3054/Y (NAND2X8TR)                      0.04       0.35 f
  U2990/Y (INVX8TR)                        0.04       0.39 r
  U3612/Y (NAND2X8TR)                      0.05       0.44 f
  U2721/Y (NOR2X2TR)                       0.12       0.56 r
  U3436/Y (INVX4TR)                        0.05       0.61 f
  U3779/Y (NAND2X8TR)                      0.06       0.67 r
  U3422/Y (XOR2X2TR)                       0.10       0.77 r
  U3885/Y (OAI21X2TR)                      0.08       0.84 f
  U3886/Y (AOI21X4TR)                      0.09       0.93 r
  U3887/Y (OAI2BB1X4TR)                    0.04       0.97 f
  mem_addr1_reg_3_/D (DFFX4TR)             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr1_reg_3_/CK (DFFX4TR)            0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: j_w_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr2_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_2_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_2_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3430/Y (XNOR2X4TR)                      0.13       0.31 r
  U3472/Y (INVX12TR)                       0.06       0.37 f
  U3651/Y (NOR2X8TR)                       0.11       0.48 r
  U3413/Y (NAND2X4TR)                      0.04       0.52 f
  U2683/Y (AND2X6TR)                       0.10       0.62 f
  U3376/Y (NAND2X8TR)                      0.09       0.72 r
  U2567/Y (XNOR2X2TR)                      0.12       0.84 f
  U2958/Y (NAND2X6TR)                      0.06       0.90 r
  U3030/Y (NAND4BX4TR)                     0.06       0.97 f
  mem_addr2_reg_6_/D (DFFX4TR)             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr2_reg_6_/CK (DFFX4TR)            0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U2878/Y (NAND2X8TR)                      0.06       0.78 f
  U3473/Y (BUFX12TR)                       0.08       0.86 f
  U3329/Y (OR2X8TR)                        0.09       0.95 f
  U2472/Y (NAND2X4TR)                      0.05       1.00 r
  i_reg_0_/D (DFFHQX8TR)                   0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_reg_0_/CK (DFFHQX8TR)                  0.00       0.90 r
  library setup time                      -0.05       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: DRAM_begin_sft[8]
              (input port clocked by clk)
  Endpoint: R_100 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  DRAM_begin_sft[8] (in)                   0.14       0.24 r
  U4083/Y (AND2X4TR)                       0.10       0.34 r
  U3726/Y (AND2X8TR)                       0.07       0.42 r
  U2904/Y (AND3X6TR)                       0.09       0.50 r
  U2916/Y (NAND2X6TR)                      0.04       0.54 f
  U2976/Y (INVX12TR)                       0.05       0.60 r
  U3725/Y (NAND2X8TR)                      0.04       0.64 f
  U4085/Y (NOR2X2TR)                       0.10       0.73 r
  U4086/Y (XNOR2X2TR)                      0.12       0.85 f
  U4087/Y (OA22X4TR)                       0.12       0.97 f
  R_100/D (DFFQX1TR)                       0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_100/CK (DFFQX1TR)                      0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_p_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3510/Y (NOR2X8TR)                       0.04       0.76 f
  U3508/Y (INVX16TR)                       0.05       0.81 r
  U4110/Y (AND2X8TR)                       0.10       0.91 r
  U2467/Y (OAI21X2TR)                      0.05       0.97 f
  j_p_reg_4_/D (DFFX4TR)                   0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_p_reg_4_/CK (DFFX4TR)                  0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr2_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_1_/Q (DFFHQX8TR)                 0.15       0.15 f
  U3821/Y (INVX16TR)                       0.08       0.23 r
  U3138/Y (INVX16TR)                       0.06       0.29 f
  U3361/Y (NAND2X8TR)                      0.06       0.34 r
  U3362/Y (NOR2X8TR)                       0.03       0.38 f
  U3675/Y (NAND3X8TR)                      0.07       0.45 r
  U3676/Y (INVX16TR)                       0.04       0.49 f
  U3357/Y (CLKINVX12TR)                    0.03       0.52 r
  U3359/Y (NOR2X8TR)                       0.02       0.55 f
  U3881/Y (BUFX20TR)                       0.08       0.63 f
  U3789/Y (NOR2X8TR)                       0.13       0.76 r
  U3626/Y (INVX16TR)                       0.08       0.84 f
  U2483/Y (NAND2X2TR)                      0.08       0.92 r
  U2948/Y (NAND3X2TR)                      0.06       0.97 f
  mem_addr2_reg_1_/D (DFFHQX4TR)           0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr2_reg_1_/CK (DFFHQX4TR)          0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3510/Y (NOR2X8TR)                       0.04       0.76 f
  U3508/Y (INVX16TR)                       0.05       0.81 r
  U3089/Y (NAND2X8TR)                      0.05       0.86 f
  U3310/Y (NAND2X4TR)                      0.06       0.92 r
  U3451/Y (NAND3X4TR)                      0.04       0.97 f
  j_reg_3_/D (DFFX4TR)                     0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_reg_3_/CK (DFFX4TR)                    0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: head_anchor_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_63 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_11_/CK (DFFHQX8TR)       0.00       0.00 r
  head_anchor_reg_11_/Q (DFFHQX8TR)        0.19       0.19 r
  U3742/Y (XNOR2X4TR)                      0.12       0.31 r
  U3741/Y (INVX16TR)                       0.06       0.37 f
  U3130/Y (INVX16TR)                       0.06       0.42 r
  U3757/Y (NAND2X8TR)                      0.09       0.51 f
  U3457/Y (AND3X6TR)                       0.12       0.63 f
  U3978/Y (AND4X6TR)                       0.09       0.72 f
  U3183/Y (NAND2X8TR)                      0.07       0.79 r
  U3408/Y (NAND3X6TR)                      0.05       0.84 f
  U3407/Y (NAND2X8TR)                      0.08       0.92 r
  U2494/Y (INVX12TR)                       0.04       0.96 f
  U2848/Y (NAND2X6TR)                      0.04       1.00 r
  R_63/D (DFFHQX8TR)                       0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_63/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_1_/Q (DFFHQX8TR)                 0.15       0.15 f
  U3821/Y (INVX16TR)                       0.08       0.23 r
  U3138/Y (INVX16TR)                       0.06       0.29 f
  U3361/Y (NAND2X8TR)                      0.06       0.34 r
  U3362/Y (NOR2X8TR)                       0.03       0.38 f
  U3675/Y (NAND3X8TR)                      0.07       0.45 r
  U3676/Y (INVX16TR)                       0.04       0.49 f
  U3694/Y (NAND2X6TR)                      0.05       0.54 r
  U3579/Y (NAND2X8TR)                      0.05       0.59 f
  U3665/Y (CLKINVX12TR)                    0.07       0.66 r
  U3231/Y (NAND2X6TR)                      0.05       0.71 f
  U4093/Y (NOR2X8TR)                       0.11       0.82 r
  U4137/Y (INVX8TR)                        0.04       0.86 f
  U3483/Y (OAI22X2TR)                      0.12       0.98 r
  j_w_reg_4_/D (DFFHQX8TR)                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: head_anchor_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_11_/CK (DFFHQX8TR)       0.00       0.00 r
  head_anchor_reg_11_/Q (DFFHQX8TR)        0.19       0.19 r
  U3742/Y (XNOR2X4TR)                      0.12       0.31 r
  U3741/Y (INVX16TR)                       0.06       0.37 f
  U3130/Y (INVX16TR)                       0.06       0.42 r
  U3757/Y (NAND2X8TR)                      0.09       0.51 f
  U3457/Y (AND3X6TR)                       0.12       0.63 f
  U3978/Y (AND4X6TR)                       0.09       0.72 f
  U3183/Y (NAND2X8TR)                      0.07       0.79 r
  U3408/Y (NAND3X6TR)                      0.05       0.84 f
  U3407/Y (NAND2X8TR)                      0.08       0.92 r
  U3420/Y (NAND2X2TR)                      0.05       0.97 f
  R_65/D (DFFHQX4TR)                       0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_65/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: head_anchor_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_13 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_10_/CK (DFFHQX8TR)       0.00       0.00 r
  head_anchor_reg_10_/Q (DFFHQX8TR)        0.19       0.19 f
  U3186/Y (BUFX20TR)                       0.08       0.27 f
  U2787/Y (NAND2X6TR)                      0.09       0.36 r
  U3220/Y (INVX4TR)                        0.04       0.40 f
  U3324/Y (AND2X8TR)                       0.10       0.50 f
  U2662/Y (CLKINVX6TR)                     0.06       0.56 r
  U2598/Y (AND2X6TR)                       0.13       0.69 r
  U2979/Y (INVX6TR)                        0.05       0.74 f
  U2897/Y (NAND3X1TR)                      0.17       0.91 r
  U3528/Y (NAND4X4TR)                      0.07       0.98 f
  R_13/D (DFFHQX4TR)                       0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_13/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: R_107 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_108 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_107/CK (DFFHQX4TR)                     0.00       0.00 r
  R_107/Q (DFFHQX4TR)                      0.14       0.14 f
  U3922/Y (NAND3X8TR)                      0.11       0.26 r
  U3000/Y (INVX12TR)                       0.03       0.29 f
  U3122/Y (NOR3X6TR)                       0.14       0.43 r
  U3123/Y (NAND2X8TR)                      0.08       0.51 f
  U3336/Y (OR2X6TR)                        0.13       0.64 f
  U3492/Y (CLKINVX12TR)                    0.04       0.68 r
  U3491/Y (NAND2X8TR)                      0.04       0.72 f
  U2959/Y (NAND2X6TR)                      0.06       0.78 r
  U2843/Y (NAND2X8TR)                      0.04       0.83 f
  U4256/Y (OR2X4TR)                        0.10       0.92 f
  U3294/Y (NAND4X2TR)                      0.07       0.99 r
  R_108/D (DFFHQX4TR)                      0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_108/CK (DFFHQX4TR)                     0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr1_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_1_/Q (DFFHQX8TR)                 0.15       0.15 f
  U3821/Y (INVX16TR)                       0.08       0.23 r
  U3138/Y (INVX16TR)                       0.06       0.29 f
  U3361/Y (NAND2X8TR)                      0.06       0.34 r
  U3362/Y (NOR2X8TR)                       0.03       0.38 f
  U3675/Y (NAND3X8TR)                      0.07       0.45 r
  U3676/Y (INVX16TR)                       0.04       0.49 f
  U3736/Y (NOR2X8TR)                       0.07       0.56 r
  U3734/Y (INVX16TR)                       0.05       0.61 f
  U3735/Y (NAND2X8TR)                      0.08       0.69 r
  U2557/Y (NOR2X2TR)                       0.05       0.74 f
  U3237/Y (MXI2X1TR)                       0.14       0.88 r
  U4163/Y (OAI2BB1X4TR)                    0.12       1.00 r
  mem_addr1_reg_2_/D (DFFHQX8TR)           0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr1_reg_2_/CK (DFFHQX8TR)          0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: stage_finish_pipe_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: head_anchor_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_finish_pipe_reg_1_/CK (MDFFHQX8TR)                0.00       0.00 r
  stage_finish_pipe_reg_1_/Q (MDFFHQX8TR)                 0.21       0.21 r
  U3871/Y (INVX16TR)                                      0.06       0.27 f
  U3705/Y (CLKINVX12TR)                                   0.05       0.32 r
  U3960/Y (AND4X4TR)                                      0.13       0.45 r
  U3962/Y (NAND4X4TR)                                     0.07       0.52 f
  U3458/Y (NAND2X8TR)                                     0.09       0.61 r
  U3691/Y (NAND2X8TR)                                     0.05       0.67 f
  U3205/Y (NOR2X2TR)                                      0.10       0.76 r
  U3419/Y (MXI2X1TR)                                      0.11       0.87 f
  U3204/Y (OAI21X2TR)                                     0.14       1.01 r
  head_anchor_reg_15_/D (DFFX4TR)                         0.00       1.01 r
  data arrival time                                                  1.01

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  head_anchor_reg_15_/CK (DFFX4TR)                        0.00       0.90 r
  library setup time                                     -0.05       0.85
  data required time                                                 0.85
  --------------------------------------------------------------------------
  data required time                                                 0.85
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: R_91 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_2 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_91/CK (DFFHQX8TR)                      0.00       0.00 r
  R_91/Q (DFFHQX8TR)                       0.19       0.19 r
  U3047/Y (XOR2X4TR)                       0.12       0.31 f
  U2864/Y (INVX12TR)                       0.07       0.37 r
  U3064/Y (NAND2X8TR)                      0.07       0.44 f
  U3201/Y (AND3X6TR)                       0.12       0.56 f
  U3600/Y (NAND2X8TR)                      0.07       0.63 r
  U3376/Y (NAND2X8TR)                      0.07       0.70 f
  U3471/Y (NAND2X6TR)                      0.06       0.76 r
  U3649/Y (NAND2X8TR)                      0.07       0.83 f
  U4063/Y (AOI22X4TR)                      0.12       0.95 r
  R_2/D (DFFQX1TR)                         0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_2/CK (DFFQX1TR)                        0.00       0.90 r
  library setup time                      -0.11       0.79
  data required time                                  0.79
  -----------------------------------------------------------
  data required time                                  0.79
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: head_anchor_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_102 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_8_/CK (DFFHQX8TR)        0.00       0.00 r
  head_anchor_reg_8_/Q (DFFHQX8TR)         0.17       0.17 f
  U3547/Y (INVX12TR)                       0.10       0.28 r
  U3764/Y (NAND2X8TR)                      0.06       0.33 f
  U2799/Y (NAND2X6TR)                      0.11       0.44 r
  U2740/Y (NAND2X4TR)                      0.08       0.52 f
  U3379/Y (NAND2X8TR)                      0.07       0.59 r
  U3255/Y (AND2X2TR)                       0.11       0.70 r
  U2568/Y (NAND2X2TR)                      0.07       0.77 f
  U2516/Y (AOI2BB2X2TR)                    0.15       0.92 f
  U2954/Y (NAND3X4TR)                      0.07       1.00 r
  R_102/D (DFFHQX4TR)                      0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_102/CK (DFFHQX4TR)                     0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: head_anchor_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_34 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_2_/CK (DFFHQX8TR)        0.00       0.00 r
  head_anchor_reg_2_/Q (DFFHQX8TR)         0.18       0.18 f
  U3679/Y (BUFX8TR)                        0.09       0.27 f
  U3769/Y (INVX8TR)                        0.05       0.31 r
  U3768/Y (NAND2X8TR)                      0.06       0.37 f
  U2811/Y (INVX6TR)                        0.05       0.42 r
  U3720/Y (NAND3X6TR)                      0.08       0.50 f
  U2876/Y (NAND3X8TR)                      0.10       0.60 r
  U4047/Y (INVX2TR)                        0.04       0.64 f
  U4049/Y (AOI2BB2X1TR)                    0.16       0.80 f
  U4051/Y (OAI21X1TR)                      0.17       0.98 r
  R_34/D (DFFHQX4TR)                       0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_34/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: head_anchor_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3694/Y (NAND2X6TR)                      0.04       0.55 f
  U3579/Y (NAND2X8TR)                      0.07       0.61 r
  U3665/Y (CLKINVX12TR)                    0.07       0.68 f
  U2502/Y (AOI21X1TR)                      0.17       0.85 r
  U3303/Y (OAI21X1TR)                      0.10       0.95 f
  head_anchor_reg_7_/D (DFFX4TR)           0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  head_anchor_reg_7_/CK (DFFX4TR)          0.00       0.90 r
  library setup time                      -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_w_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_1_/Q (DFFHQX8TR)                 0.15       0.15 f
  U3821/Y (INVX16TR)                       0.08       0.23 r
  U3138/Y (INVX16TR)                       0.06       0.29 f
  U3361/Y (NAND2X8TR)                      0.06       0.34 r
  U3362/Y (NOR2X8TR)                       0.03       0.38 f
  U3675/Y (NAND3X8TR)                      0.07       0.45 r
  U3676/Y (INVX16TR)                       0.04       0.49 f
  U3694/Y (NAND2X6TR)                      0.05       0.54 r
  U3579/Y (NAND2X8TR)                      0.05       0.59 f
  U3665/Y (CLKINVX12TR)                    0.07       0.66 r
  U3231/Y (NAND2X6TR)                      0.05       0.71 f
  U4093/Y (NOR2X8TR)                       0.11       0.82 r
  U4139/Y (NAND2X2TR)                      0.06       0.88 f
  U4140/Y (MXI2X2TR)                       0.10       0.98 r
  j_w_reg_3_/D (DFFHQX8TR)                 0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_w_reg_3_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3427/Y (INVX8TR)                        0.05       0.39 f
  U3126/Y (NAND2X6TR)                      0.05       0.44 r
  U3114/Y (NAND2X6TR)                      0.03       0.47 f
  U3521/Y (XOR2X4TR)                       0.08       0.55 f
  U3532/Y (NAND4X8TR)                      0.09       0.64 r
  U3584/Y (INVX16TR)                       0.05       0.69 f
  U3585/Y (NAND2X8TR)                      0.07       0.76 r
  U3023/Y (BUFX20TR)                       0.06       0.82 r
  U3415/Y (INVX16TR)                       0.03       0.86 f
  U4124/Y (AO22X4TR)                       0.13       0.98 f
  j_reg_0_/D (DFFHQX8TR)                   0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_reg_0_/CK (DFFHQX8TR)                  0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: j_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_r_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_2_/CK (DFFX4TR)                    0.00       0.00 r
  j_reg_2_/QN (DFFX4TR)                    0.21       0.21 f
  U3809/Y (BUFX20TR)                       0.07       0.28 f
  U3678/Y (NOR2X8TR)                       0.11       0.39 r
  U3157/Y (INVX4TR)                        0.04       0.43 f
  U3677/Y (OAI2BB1X4TR)                    0.06       0.49 r
  U3172/Y (AND4X8TR)                       0.11       0.60 r
  U3587/Y (NAND3X8TR)                      0.06       0.66 f
  U3176/Y (OR2X6TR)                        0.11       0.77 f
  U2969/Y (INVX12TR)                       0.05       0.83 r
  U3312/Y (NAND2X4TR)                      0.04       0.86 f
  U3674/Y (OAI2BB1X4TR)                    0.05       0.92 r
  U3311/Y (INVX4TR)                        0.03       0.95 f
  U3478/Y (OAI2BB1X4TR)                    0.05       1.00 r
  i_r_reg_1_/D (DFFHQX8TR)                 0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_r_reg_1_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.05       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: head_anchor_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_16 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_1_/CK (DFFHQX8TR)        0.00       0.00 r
  head_anchor_reg_1_/Q (DFFHQX8TR)         0.18       0.18 f
  U3570/Y (NOR2BX4TR)                      0.09       0.27 f
  U3744/Y (AOI2BB2X4TR)                    0.12       0.39 f
  U3592/Y (NAND2X6TR)                      0.09       0.48 r
  U3093/Y (NAND3X6TR)                      0.06       0.54 f
  U3557/Y (NAND4X6TR)                      0.08       0.62 r
  U3080/Y (AND3X8TR)                       0.12       0.74 r
  U3636/Y (NAND3X6TR)                      0.05       0.80 f
  U3040/Y (NAND3X6TR)                      0.06       0.86 r
  U3635/Y (NAND2X8TR)                      0.05       0.91 f
  U2469/Y (NAND3X2TR)                      0.08       0.99 r
  R_16/D (DFFHQX4TR)                       0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_16/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr1_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3357/Y (CLKINVX12TR)                    0.03       0.54 f
  U3359/Y (NOR2X8TR)                       0.06       0.60 r
  U3881/Y (BUFX20TR)                       0.09       0.68 r
  U3790/Y (INVX16TR)                       0.05       0.73 f
  U3997/Y (OAI21X2TR)                      0.14       0.87 r
  U3998/Y (AOI21X4TR)                      0.05       0.92 f
  U3999/Y (NAND3BX4TR)                     0.07       1.00 r
  mem_addr1_reg_5_/D (DFFHQX4TR)           0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr1_reg_5_/CK (DFFHQX4TR)          0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: head_anchor_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_71 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_11_/CK (DFFHQX8TR)       0.00       0.00 r
  head_anchor_reg_11_/Q (DFFHQX8TR)        0.19       0.19 r
  U3742/Y (XNOR2X4TR)                      0.11       0.31 f
  U3741/Y (INVX16TR)                       0.07       0.38 r
  U3130/Y (INVX16TR)                       0.04       0.41 f
  U3757/Y (NAND2X8TR)                      0.13       0.54 r
  U3457/Y (AND3X6TR)                       0.10       0.64 r
  U3978/Y (AND4X6TR)                       0.10       0.74 r
  U3183/Y (NAND2X8TR)                      0.05       0.79 f
  U3096/Y (NAND3X2TR)                      0.10       0.88 r
  U4246/Y (XNOR2X4TR)                      0.09       0.98 f
  R_71/D (DFFHQX8TR)                       0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_71/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_10 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3482/Y (XOR2X4TR)                       0.14       0.32 r
  U3481/Y (INVX16TR)                       0.06       0.38 f
  U3384/Y (NOR2X8TR)                       0.08       0.46 r
  U2783/Y (INVX8TR)                        0.06       0.53 f
  U2719/Y (NAND2X4TR)                      0.09       0.62 r
  U2980/Y (CLKINVX6TR)                     0.06       0.67 f
  U3608/Y (NAND4X6TR)                      0.08       0.75 r
  U2962/Y (NAND3X6TR)                      0.07       0.82 f
  U3405/Y (NAND3X2TR)                      0.08       0.90 r
  U2955/Y (NAND4X2TR)                      0.07       0.97 f
  R_10/D (DFFHQX4TR)                       0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_10/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: head_anchor_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_76 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_2_/CK (DFFHQX8TR)        0.00       0.00 r
  head_anchor_reg_2_/Q (DFFHQX8TR)         0.18       0.18 r
  U3679/Y (BUFX8TR)                        0.09       0.27 r
  U3769/Y (INVX8TR)                        0.03       0.30 f
  U3768/Y (NAND2X8TR)                      0.08       0.38 r
  U2811/Y (INVX6TR)                        0.04       0.42 f
  U3720/Y (NAND3X6TR)                      0.09       0.51 r
  U2876/Y (NAND3X8TR)                      0.06       0.57 f
  U2875/Y (NAND2X8TR)                      0.10       0.67 r
  U3575/Y (BUFX20TR)                       0.08       0.75 r
  U3551/Y (NAND2X8TR)                      0.04       0.79 f
  U3550/Y (INVX16TR)                       0.05       0.84 r
  U4237/Y (INVX6TR)                        0.04       0.88 f
  U3507/Y (NAND3BX4TR)                     0.06       0.95 r
  R_76/D (DFFQX1TR)                        0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_76/CK (DFFQX1TR)                       0.00       0.90 r
  library setup time                      -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_38 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3476/Y (BUFX20TR)                       0.07       0.79 r
  U3914/Y (AND2X8TR)                       0.07       0.86 r
  U3915/Y (NAND2X8TR)                      0.04       0.89 f
  U3680/Y (OAI2BB1X4TR)                    0.09       0.98 f
  R_38/D (DFFHQX8TR)                       0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_38/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr1_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3358/Y (INVX4TR)                        0.04       0.55 f
  U3360/Y (NAND2X8TR)                      0.09       0.64 r
  U3344/Y (INVX12TR)                       0.08       0.71 f
  U2503/Y (MXI2X1TR)                       0.20       0.91 r
  U4157/Y (NAND3X4TR)                      0.06       0.97 f
  mem_addr1_reg_1_/D (DFFHQX8TR)           0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr1_reg_1_/CK (DFFHQX8TR)          0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pooling_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U2878/Y (NAND2X8TR)                      0.06       0.78 f
  U3473/Y (BUFX12TR)                       0.08       0.86 f
  U3329/Y (OR2X8TR)                        0.09       0.95 f
  U3689/Y (NAND2X6TR)                      0.04       1.00 r
  pooling_cnt_reg_1_/D (DFFHQX4TR)         0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  pooling_cnt_reg_1_/CK (DFFHQX4TR)        0.00       0.90 r
  library setup time                      -0.05       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: head_anchor_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3694/Y (NAND2X6TR)                      0.04       0.55 f
  U3579/Y (NAND2X8TR)                      0.07       0.61 r
  U3666/Y (NAND2X8TR)                      0.10       0.72 f
  U2492/Y (NOR2X1TR)                       0.16       0.88 r
  U3967/Y (OAI2BB1X4TR)                    0.11       0.99 r
  head_anchor_reg_12_/D (DFFHQX8TR)        0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  head_anchor_reg_12_/CK (DFFHQX8TR)       0.00       0.90 r
  library setup time                      -0.05       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: R_97 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_8 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_97/CK (DFFHQX8TR)                      0.00       0.00 r
  R_97/Q (DFFHQX8TR)                       0.16       0.16 r
  U3383/Y (XNOR2X4TR)                      0.10       0.27 r
  U3321/Y (BUFX12TR)                       0.10       0.37 r
  U2778/Y (INVX12TR)                       0.05       0.42 f
  U2727/Y (NAND2X4TR)                      0.10       0.52 r
  U3192/Y (INVX4TR)                        0.06       0.57 f
  U3253/Y (NOR3X2TR)                       0.17       0.74 r
  U3400/Y (OAI2BB1X4TR)                    0.06       0.79 f
  U3227/Y (NAND2X6TR)                      0.05       0.84 r
  U3404/Y (AND2X8TR)                       0.07       0.91 r
  U4223/Y (NAND3X2TR)                      0.05       0.97 f
  R_8/D (DFFHQX4TR)                        0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_8/CK (DFFHQX4TR)                       0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: head_anchor_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_85 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_1_/CK (DFFHQX8TR)        0.00       0.00 r
  head_anchor_reg_1_/Q (DFFHQX8TR)         0.18       0.18 f
  U3570/Y (NOR2BX4TR)                      0.09       0.27 f
  U3744/Y (AOI2BB2X4TR)                    0.12       0.39 f
  U3592/Y (NAND2X6TR)                      0.09       0.48 r
  U3093/Y (NAND3X6TR)                      0.06       0.54 f
  U3557/Y (NAND4X6TR)                      0.08       0.62 r
  U3388/Y (NAND3X8TR)                      0.09       0.71 f
  U3611/Y (OAI21X4TR)                      0.11       0.82 r
  U2579/Y (NAND2X6TR)                      0.06       0.87 f
  U4226/Y (MXI2X4TR)                       0.07       0.94 r
  R_85/D (DFFQX1TR)                        0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_85/CK (DFFQX1TR)                       0.00       0.90 r
  library setup time                      -0.11       0.79
  data required time                                  0.79
  -----------------------------------------------------------
  data required time                                  0.79
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: stage_finish_pipe_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: head_anchor_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_finish_pipe_reg_1_/CK (MDFFHQX8TR)                0.00       0.00 r
  stage_finish_pipe_reg_1_/Q (MDFFHQX8TR)                 0.21       0.21 r
  U3871/Y (INVX16TR)                                      0.06       0.27 f
  U3705/Y (CLKINVX12TR)                                   0.05       0.32 r
  U3960/Y (AND4X4TR)                                      0.13       0.45 r
  U4213/Y (NAND4X2TR)                                     0.12       0.57 f
  U4230/Y (NOR2X1TR)                                      0.19       0.76 r
  U4231/Y (MXI2X2TR)                                      0.09       0.85 f
  U3309/Y (OAI21X2TR)                                     0.12       0.98 r
  head_anchor_reg_11_/D (DFFHQX8TR)                       0.00       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  head_anchor_reg_11_/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                                     -0.07       0.83
  data required time                                                 0.83
  --------------------------------------------------------------------------
  data required time                                                 0.83
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: j_w_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_0_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_0_/Q (DFFHQX8TR)                 0.22       0.22 r
  U3826/Y (BUFX20TR)                       0.09       0.31 r
  U3917/Y (NAND3X6TR)                      0.07       0.38 f
  U3918/Y (NOR2X6TR)                       0.09       0.48 r
  U3919/Y (NAND2X4TR)                      0.08       0.55 f
  U4088/Y (CLKINVX6TR)                     0.05       0.60 r
  U2915/Y (NAND3X4TR)                      0.05       0.65 f
  U4089/Y (NOR2X8TR)                       0.11       0.76 r
  U4145/Y (NAND2X2TR)                      0.05       0.82 f
  U3363/Y (MXI2X1TR)                       0.14       0.96 r
  i_w_reg_1_/D (DFFHQX8TR)                 0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: head_anchor_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_25 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_10_/CK (DFFHQX8TR)       0.00       0.00 r
  head_anchor_reg_10_/Q (DFFHQX8TR)        0.20       0.20 r
  U3071/Y (XOR2X4TR)                       0.12       0.32 f
  U2796/Y (INVX8TR)                        0.09       0.40 r
  U3406/Y (NAND2X8TR)                      0.07       0.47 f
  U2738/Y (AND2X6TR)                       0.10       0.57 f
  U3609/Y (AND2X8TR)                       0.07       0.65 f
  U3259/Y (NAND2X6TR)                      0.05       0.70 r
  U2971/Y (NAND2X6TR)                      0.05       0.74 f
  U2962/Y (NAND3X6TR)                      0.07       0.81 r
  U3394/Y (NAND2X8TR)                      0.06       0.87 f
  U3704/Y (AOI2BB2X4TR)                    0.10       0.98 f
  R_25/D (DFFHQX8TR)                       0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_25/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: R_91 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_107 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_91/CK (DFFHQX8TR)                      0.00       0.00 r
  R_91/Q (DFFHQX8TR)                       0.19       0.19 r
  U3047/Y (XOR2X4TR)                       0.13       0.32 r
  U2864/Y (INVX12TR)                       0.05       0.37 f
  U3046/Y (BUFX6TR)                        0.09       0.46 f
  U3062/Y (CLKINVX12TR)                    0.03       0.49 r
  U3061/Y (NAND3X6TR)                      0.04       0.53 f
  U2859/Y (NAND2X8TR)                      0.06       0.59 r
  U3065/Y (NAND2X8TR)                      0.04       0.63 f
  U3403/Y (NAND2X8TR)                      0.09       0.73 r
  U3142/Y (BUFX8TR)                        0.10       0.82 r
  U4195/Y (NAND2X4TR)                      0.04       0.86 f
  U4196/Y (XOR2X4TR)                       0.07       0.93 r
  U4197/Y (NAND2X4TR)                      0.04       0.97 f
  R_107/D (DFFHQX4TR)                      0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_107/CK (DFFHQX4TR)                     0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: R_107 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_6 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_107/CK (DFFHQX4TR)                     0.00       0.00 r
  R_107/Q (DFFHQX4TR)                      0.14       0.14 f
  U3922/Y (NAND3X8TR)                      0.11       0.26 r
  U3000/Y (INVX12TR)                       0.03       0.29 f
  U3122/Y (NOR3X6TR)                       0.14       0.43 r
  U3123/Y (NAND2X8TR)                      0.08       0.51 f
  U3336/Y (OR2X6TR)                        0.13       0.64 f
  U4217/Y (AOI22X1TR)                      0.18       0.83 r
  U3300/Y (NAND2X2TR)                      0.08       0.90 f
  U4218/Y (MXI2X4TR)                       0.08       0.98 r
  R_6/D (DFFHQX4TR)                        0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_6/CK (DFFHQX4TR)                       0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_p_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3510/Y (NOR2X8TR)                       0.04       0.76 f
  U3508/Y (INVX16TR)                       0.05       0.81 r
  U4110/Y (AND2X8TR)                       0.10       0.91 r
  U3416/Y (OAI21X4TR)                      0.04       0.96 f
  j_p_reg_3_/D (DFFX4TR)                   0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_p_reg_3_/CK (DFFX4TR)                  0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_37 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3482/Y (XOR2X4TR)                       0.14       0.32 r
  U3481/Y (INVX16TR)                       0.06       0.38 f
  U3384/Y (NOR2X8TR)                       0.08       0.46 r
  U2783/Y (INVX8TR)                        0.06       0.53 f
  U2719/Y (NAND2X4TR)                      0.09       0.62 r
  U2980/Y (CLKINVX6TR)                     0.06       0.67 f
  U3608/Y (NAND4X6TR)                      0.08       0.75 r
  U2962/Y (NAND3X6TR)                      0.07       0.82 f
  U3394/Y (NAND2X8TR)                      0.08       0.90 r
  U3396/Y (NOR2X8TR)                       0.03       0.93 f
  U3395/Y (OAI21X4TR)                      0.05       0.99 r
  R_37/D (DFFHQX4TR)                       0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_37/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: j_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr1_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_1_/Q (DFFHQX8TR)                 0.18       0.18 f
  U3823/Y (BUFX20TR)                       0.09       0.27 f
  U3930/Y (NOR2X8TR)                       0.07       0.33 r
  U3445/Y (INVX6TR)                        0.04       0.38 f
  U3973/Y (OR2X4TR)                        0.12       0.50 f
  U3974/Y (INVX6TR)                        0.06       0.56 r
  U3975/Y (NOR2X4TR)                       0.03       0.60 f
  U3276/Y (XOR2X1TR)                       0.15       0.75 r
  U3798/Y (OAI21X2TR)                      0.09       0.84 f
  U3976/Y (AOI21X4TR)                      0.10       0.94 r
  U3977/Y (NAND2X4TR)                      0.04       0.97 f
  mem_addr1_reg_4_/D (DFFHQX8TR)           0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr1_reg_4_/CK (DFFHQX8TR)          0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: DRAM_begin_sft[8]
              (input port clocked by clk)
  Endpoint: R_36 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  DRAM_begin_sft[8] (in)                   0.14       0.24 r
  U4083/Y (AND2X4TR)                       0.10       0.34 r
  U3726/Y (AND2X8TR)                       0.07       0.42 r
  U2904/Y (AND3X6TR)                       0.09       0.50 r
  U2916/Y (NAND2X6TR)                      0.04       0.54 f
  U2976/Y (INVX12TR)                       0.05       0.60 r
  U3725/Y (NAND2X8TR)                      0.04       0.64 f
  U4261/Y (NAND2X1TR)                      0.14       0.78 r
  U3124/Y (OAI22X4TR)                      0.08       0.86 f
  U4262/Y (AOI21X4TR)                      0.08       0.94 r
  R_36/D (DFFQX1TR)                        0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_36/CK (DFFQX1TR)                       0.00       0.90 r
  library setup time                      -0.11       0.79
  data required time                                  0.79
  -----------------------------------------------------------
  data required time                                  0.79
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: head_anchor_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_73 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_11_/CK (DFFHQX8TR)       0.00       0.00 r
  head_anchor_reg_11_/Q (DFFHQX8TR)        0.19       0.19 r
  U3742/Y (XNOR2X4TR)                      0.12       0.31 r
  U3741/Y (INVX16TR)                       0.06       0.37 f
  U3130/Y (INVX16TR)                       0.06       0.42 r
  U3757/Y (NAND2X8TR)                      0.09       0.51 f
  U3457/Y (AND3X6TR)                       0.12       0.63 f
  U3978/Y (AND4X6TR)                       0.09       0.72 f
  U3183/Y (NAND2X8TR)                      0.07       0.79 r
  U3408/Y (NAND3X6TR)                      0.05       0.84 f
  U3407/Y (NAND2X8TR)                      0.08       0.92 r
  U3435/Y (NAND2X2TR)                      0.05       0.97 f
  R_73/D (DFFHQX8TR)                       0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_73/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_78 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_1_/Q (DFFHQX8TR)                 0.15       0.15 f
  U3821/Y (INVX16TR)                       0.08       0.23 r
  U3138/Y (INVX16TR)                       0.06       0.29 f
  U3361/Y (NAND2X8TR)                      0.06       0.34 r
  U3362/Y (NOR2X8TR)                       0.03       0.38 f
  U3675/Y (NAND3X8TR)                      0.07       0.45 r
  U3676/Y (INVX16TR)                       0.04       0.49 f
  U3358/Y (INVX4TR)                        0.06       0.55 r
  U3360/Y (NAND2X8TR)                      0.07       0.62 f
  U3345/Y (BUFX12TR)                       0.10       0.72 f
  U2858/Y (BUFX20TR)                       0.08       0.80 f
  U2473/Y (NOR3X2TR)                       0.13       0.93 r
  R_78/D (DFFQX1TR)                        0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_78/CK (DFFQX1TR)                       0.00       0.90 r
  library setup time                      -0.11       0.79
  data required time                                  0.79
  -----------------------------------------------------------
  data required time                                  0.79
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: R_97 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_9 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_97/CK (DFFHQX8TR)                      0.00       0.00 r
  R_97/Q (DFFHQX8TR)                       0.16       0.16 r
  U3383/Y (XNOR2X4TR)                      0.10       0.27 r
  U3321/Y (BUFX12TR)                       0.10       0.37 r
  U2778/Y (INVX12TR)                       0.05       0.42 f
  U2727/Y (NAND2X4TR)                      0.10       0.52 r
  U3192/Y (INVX4TR)                        0.06       0.57 f
  U3253/Y (NOR3X2TR)                       0.17       0.74 r
  U3400/Y (OAI2BB1X4TR)                    0.06       0.79 f
  U3227/Y (NAND2X6TR)                      0.05       0.84 r
  U3404/Y (AND2X8TR)                       0.07       0.91 r
  U3301/Y (NAND3X2TR)                      0.05       0.96 f
  R_9/D (DFFHQX4TR)                        0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_9/CK (DFFHQX4TR)                       0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: j_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr2_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_1_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3823/Y (BUFX20TR)                       0.09       0.27 r
  U3091/Y (XNOR2X4TR)                      0.12       0.39 f
  U3638/Y (OR2X8TR)                        0.12       0.51 f
  U2726/Y (BUFX6TR)                        0.08       0.60 f
  U3591/Y (NAND2X1TR)                      0.13       0.72 r
  U3119/Y (XOR2X4TR)                       0.11       0.84 f
  U3118/Y (NAND2X4TR)                      0.07       0.90 r
  U4173/Y (NAND3X4TR)                      0.05       0.95 f
  mem_addr2_reg_3_/D (DFFX4TR)             0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr2_reg_3_/CK (DFFX4TR)            0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_93 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3694/Y (NAND2X6TR)                      0.04       0.55 f
  U3579/Y (NAND2X8TR)                      0.07       0.61 r
  U3665/Y (CLKINVX12TR)                    0.07       0.68 f
  U3231/Y (NAND2X6TR)                      0.07       0.75 r
  U4101/Y (AOI21X2TR)                      0.06       0.81 f
  U4102/Y (AO21X4TR)                       0.12       0.94 f
  U2909/Y (INVX3TR)                        0.05       0.99 r
  R_93/D (DFFHQX8TR)                       0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_93/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.05       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: head_anchor_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_103 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_10_/CK (DFFHQX8TR)       0.00       0.00 r
  head_anchor_reg_10_/Q (DFFHQX8TR)        0.20       0.20 r
  U2808/Y (INVX12TR)                       0.05       0.24 f
  U2770/Y (NAND2X1TR)                      0.10       0.35 r
  U3543/Y (OAI2BB1X4TR)                    0.11       0.46 r
  U2718/Y (NAND2X4TR)                      0.05       0.51 f
  U3688/Y (NAND3X8TR)                      0.10       0.61 r
  U2597/Y (AND2X6TR)                       0.12       0.74 r
  U3223/Y (INVX4TR)                        0.05       0.79 f
  U4229/Y (NOR3X2TR)                       0.13       0.93 r
  R_103/D (DFFQX1TR)                       0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_103/CK (DFFQX1TR)                      0.00       0.90 r
  library setup time                      -0.11       0.79
  data required time                                  0.79
  -----------------------------------------------------------
  data required time                                  0.79
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: R_107 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_80 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_107/CK (DFFHQX4TR)                     0.00       0.00 r
  R_107/Q (DFFHQX4TR)                      0.14       0.14 f
  U3922/Y (NAND3X8TR)                      0.11       0.26 r
  U3000/Y (INVX12TR)                       0.03       0.29 f
  U3122/Y (NOR3X6TR)                       0.14       0.43 r
  U3123/Y (NAND2X8TR)                      0.08       0.51 f
  U3336/Y (OR2X6TR)                        0.13       0.64 f
  U4233/Y (XOR2X2TR)                       0.13       0.78 f
  U3146/Y (OAI21X1TR)                      0.18       0.96 r
  R_80/D (DFFHQX4TR)                       0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_80/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: head_anchor_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3694/Y (NAND2X6TR)                      0.04       0.55 f
  U3579/Y (NAND2X8TR)                      0.07       0.61 r
  U3666/Y (NAND2X8TR)                      0.10       0.72 f
  U4252/Y (NOR2X2TR)                       0.13       0.84 r
  U4254/Y (MXI2X4TR)                       0.07       0.91 f
  U4255/Y (NAND2X2TR)                      0.07       0.98 r
  head_anchor_reg_13_/D (DFFHQX4TR)        0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  head_anchor_reg_13_/CK (DFFHQX4TR)       0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: head_anchor_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3694/Y (NAND2X6TR)                      0.04       0.55 f
  U3579/Y (NAND2X8TR)                      0.07       0.61 r
  U3666/Y (NAND2X8TR)                      0.10       0.72 f
  U2546/Y (NOR2X2TR)                       0.13       0.85 r
  U4198/Y (MXI2X4TR)                       0.06       0.91 f
  U3695/Y (NAND2X2TR)                      0.07       0.98 r
  head_anchor_reg_8_/D (DFFHQX8TR)         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  head_anchor_reg_8_/CK (DFFHQX8TR)        0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: DRAM_begin_sft[0]
              (input port clocked by clk)
  Endpoint: R_3 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  DRAM_begin_sft[0] (in)                   0.02       0.12 f
  U3894/Y (BUFX8TR)                        0.08       0.20 f
  U3895/Y (NAND2X6TR)                      0.06       0.26 r
  U3724/Y (CLKINVX12TR)                    0.04       0.30 f
  U3477/Y (AND2X8TR)                       0.09       0.39 f
  U3212/Y (NAND2X6TR)                      0.06       0.45 r
  U3761/Y (OR2X8TR)                        0.11       0.56 r
  U3625/Y (NOR2X8TR)                       0.05       0.61 f
  U4204/Y (AO21X2TR)                       0.14       0.76 f
  U4205/Y (NAND3X2TR)                      0.09       0.85 r
  U4208/Y (NAND4X4TR)                      0.06       0.91 f
  U4210/Y (NOR2X4TR)                       0.07       0.98 r
  R_3/D (DFFHQX8TR)                        0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_3/CK (DFFHQX8TR)                       0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: R_107 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_21 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_107/CK (DFFHQX4TR)                     0.00       0.00 r
  R_107/Q (DFFHQX4TR)                      0.14       0.14 f
  U3922/Y (NAND3X8TR)                      0.11       0.26 r
  U3000/Y (INVX12TR)                       0.03       0.29 f
  U3122/Y (NOR3X6TR)                       0.14       0.43 r
  U3123/Y (NAND2X8TR)                      0.08       0.51 f
  U2713/Y (INVX12TR)                       0.08       0.59 r
  U3225/Y (NAND2X2TR)                      0.06       0.65 f
  U3762/Y (OR2X8TR)                        0.11       0.76 f
  U2912/Y (NAND2X6TR)                      0.04       0.80 r
  U3189/Y (NAND2X4TR)                      0.05       0.85 f
  U3568/Y (AOI21X4TR)                      0.08       0.93 r
  R_21/D (DFFQX1TR)                        0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_21/CK (DFFQX1TR)                       0.00       0.90 r
  library setup time                      -0.11       0.79
  data required time                                  0.79
  -----------------------------------------------------------
  data required time                                  0.79
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_26 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3482/Y (XOR2X4TR)                       0.14       0.32 r
  U3481/Y (INVX16TR)                       0.06       0.38 f
  U3384/Y (NOR2X8TR)                       0.08       0.46 r
  U2783/Y (INVX8TR)                        0.06       0.53 f
  U2719/Y (NAND2X4TR)                      0.09       0.62 r
  U2980/Y (CLKINVX6TR)                     0.06       0.67 f
  U3608/Y (NAND4X6TR)                      0.08       0.75 r
  U2962/Y (NAND3X6TR)                      0.07       0.82 f
  U3394/Y (NAND2X8TR)                      0.08       0.90 r
  U3291/Y (NAND3X2TR)                      0.06       0.96 f
  R_26/D (DFFHQX8TR)                       0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_26/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: head_anchor_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3694/Y (NAND2X6TR)                      0.04       0.55 f
  U3579/Y (NAND2X8TR)                      0.07       0.61 r
  U3665/Y (CLKINVX12TR)                    0.07       0.68 f
  U3964/Y (INVX4TR)                        0.08       0.76 r
  U3228/Y (NAND2X6TR)                      0.05       0.82 f
  U4003/Y (AOI21X4TR)                      0.09       0.91 r
  U4004/Y (OAI2BB1X4TR)                    0.04       0.94 f
  head_anchor_reg_14_/D (DFFX4TR)          0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  head_anchor_reg_14_/CK (DFFX4TR)         0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: i_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_0_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_0_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3902/Y (BUFX20TR)                       0.08       0.24 r
  U3647/Y (XOR2X4TR)                       0.10       0.34 r
  U3644/Y (XNOR2X4TR)                      0.13       0.46 f
  U3209/Y (INVX12TR)                       0.05       0.52 r
  U3643/Y (XOR2X4TR)                       0.09       0.61 r
  U3642/Y (XOR2X4TR)                       0.11       0.72 f
  U3181/Y (MXI2X8TR)                       0.13       0.85 r
  U3032/Y (BUFX6TR)                        0.08       0.93 r
  rdB_addr[1] (out)                        0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: R_45 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_46 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_45/CK (DFFQX1TR)                       0.00       0.00 r
  R_45/Q (DFFQX1TR)                        0.49       0.49 r
  U4056/Y (XNOR2X1TR)                      0.33       0.82 r
  U4057/Y (OAI2BB2X4TR)                    0.09       0.91 f
  U4058/Y (NAND2X4TR)                      0.07       0.98 r
  R_46/D (DFFHQX4TR)                       0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_46/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.05       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: head_anchor_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr2_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_2_/CK (DFFHQX8TR)        0.00       0.00 r
  head_anchor_reg_2_/Q (DFFHQX8TR)         0.18       0.18 r
  U3868/Y (XNOR2X4TR)                      0.14       0.32 r
  U2906/Y (NAND2X6TR)                      0.07       0.40 f
  U3437/Y (INVX8TR)                        0.06       0.46 r
  U3060/Y (INVX8TR)                        0.04       0.49 f
  U3792/Y (NAND2X8TR)                      0.05       0.55 r
  U3339/Y (XOR2X1TR)                       0.15       0.70 r
  U3552/Y (AOI2BB1X4TR)                    0.14       0.84 r
  U2953/Y (NAND2X4TR)                      0.04       0.88 f
  U3791/Y (NAND2BX4TR)                     0.08       0.96 f
  mem_addr2_reg_2_/D (DFFHQX4TR)           0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr2_reg_2_/CK (DFFHQX4TR)          0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr1_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3357/Y (CLKINVX12TR)                    0.03       0.54 f
  U3359/Y (NOR2X8TR)                       0.06       0.60 r
  U3881/Y (BUFX20TR)                       0.09       0.68 r
  U3441/Y (BUFX20TR)                       0.07       0.76 r
  U4014/Y (OR2X8TR)                        0.09       0.85 r
  U4037/Y (MXI2X2TR)                       0.08       0.92 f
  mem_addr1_reg_0_/S0 (MDFFHQX4TR)         0.00       0.92 f
  data arrival time                                   0.92

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr1_reg_0_/CK (MDFFHQX4TR)         0.00       0.90 r
  library setup time                      -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: head_anchor_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_67 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_7_/CK (DFFX4TR)          0.00       0.00 r
  head_anchor_reg_7_/Q (DFFX4TR)           0.17       0.17 r
  U3835/Y (BUFX20TR)                       0.07       0.24 r
  U3765/Y (AND2X8TR)                       0.09       0.34 r
  U2799/Y (NAND2X6TR)                      0.08       0.41 f
  U2740/Y (NAND2X4TR)                      0.09       0.51 r
  U2734/Y (CLKINVX3TR)                     0.10       0.61 f
  U3979/Y (NAND3X6TR)                      0.08       0.69 r
  U2658/Y (NAND3X4TR)                      0.07       0.77 f
  U3722/Y (AOI2BB1X4TR)                    0.12       0.89 f
  U3175/Y (OAI21X2TR)                      0.08       0.96 r
  R_67/D (DFFHQX4TR)                       0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_67/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: head_anchor_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3694/Y (NAND2X6TR)                      0.04       0.55 f
  U3579/Y (NAND2X8TR)                      0.07       0.61 r
  U3666/Y (NAND2X8TR)                      0.10       0.72 f
  U4211/Y (NOR2X2TR)                       0.13       0.84 r
  U4214/Y (MXI2X4TR)                       0.07       0.92 f
  U4215/Y (NAND2X4TR)                      0.06       0.97 r
  head_anchor_reg_10_/D (DFFHQX8TR)        0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  head_anchor_reg_10_/CK (DFFHQX8TR)       0.00       0.90 r
  library setup time                      -0.05       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: head_anchor_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_109 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_2_/CK (DFFHQX8TR)        0.00       0.00 r
  head_anchor_reg_2_/Q (DFFHQX8TR)         0.18       0.18 r
  U3679/Y (BUFX8TR)                        0.09       0.27 r
  U3769/Y (INVX8TR)                        0.03       0.30 f
  U3768/Y (NAND2X8TR)                      0.08       0.38 r
  U2811/Y (INVX6TR)                        0.04       0.42 f
  U3720/Y (NAND3X6TR)                      0.09       0.51 r
  U2876/Y (NAND3X8TR)                      0.06       0.57 f
  U2875/Y (NAND2X8TR)                      0.10       0.67 r
  U3774/Y (NAND3X4TR)                      0.07       0.74 f
  U3490/Y (NAND3X8TR)                      0.09       0.83 r
  U3489/Y (MXI2X2TR)                       0.11       0.94 f
  R_109/D (DFFHQX4TR)                      0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_109/CK (DFFHQX4TR)                     0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: R_44 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_45 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_44/CK (DFFQX1TR)                       0.00       0.00 r
  R_44/Q (DFFQX1TR)                        0.49       0.49 r
  U4056/Y (XNOR2X1TR)                      0.26       0.76 f
  U4057/Y (OAI2BB2X4TR)                    0.15       0.91 r
  R_45/D (DFFQX1TR)                        0.00       0.91 r
  data arrival time                                   0.91

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_45/CK (DFFQX1TR)                       0.00       0.90 r
  library setup time                      -0.11       0.79
  data required time                                  0.79
  -----------------------------------------------------------
  data required time                                  0.79
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_1_/Q (DFFHQX8TR)                 0.15       0.15 f
  U3821/Y (INVX16TR)                       0.08       0.23 r
  U3138/Y (INVX16TR)                       0.06       0.29 f
  U3361/Y (NAND2X8TR)                      0.06       0.34 r
  U3362/Y (NOR2X8TR)                       0.03       0.38 f
  U3675/Y (NAND3X8TR)                      0.07       0.45 r
  U3676/Y (INVX16TR)                       0.04       0.49 f
  U3694/Y (NAND2X6TR)                      0.05       0.54 r
  U3579/Y (NAND2X8TR)                      0.05       0.59 f
  U3665/Y (CLKINVX12TR)                    0.07       0.66 r
  U3231/Y (NAND2X6TR)                      0.05       0.71 f
  U4093/Y (NOR2X8TR)                       0.11       0.82 r
  U4094/Y (NAND2X2TR)                      0.07       0.88 f
  U3529/Y (MXI2X4TR)                       0.08       0.96 r
  j_w_reg_1_/D (DFFHQX8TR)                 0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_w_reg_1_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: R_107 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_29 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_107/CK (DFFHQX4TR)                     0.00       0.00 r
  R_107/Q (DFFHQX4TR)                      0.14       0.14 f
  U3922/Y (NAND3X8TR)                      0.11       0.26 r
  U3000/Y (INVX12TR)                       0.03       0.29 f
  U3122/Y (NOR3X6TR)                       0.14       0.43 r
  U3123/Y (NAND2X8TR)                      0.08       0.51 f
  U2713/Y (INVX12TR)                       0.08       0.59 r
  U3225/Y (NAND2X2TR)                      0.06       0.65 f
  U3762/Y (OR2X8TR)                        0.11       0.76 f
  U2912/Y (NAND2X6TR)                      0.04       0.80 r
  U3189/Y (NAND2X4TR)                      0.05       0.85 f
  U3188/Y (MXI2X2TR)                       0.10       0.95 r
  R_29/D (DFFHQX4TR)                       0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_29/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_31 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_1_/Q (DFFHQX8TR)                 0.15       0.15 f
  U3821/Y (INVX16TR)                       0.08       0.23 r
  U3138/Y (INVX16TR)                       0.06       0.29 f
  U3361/Y (NAND2X8TR)                      0.06       0.34 r
  U3362/Y (NOR2X8TR)                       0.03       0.38 f
  U3675/Y (NAND3X8TR)                      0.07       0.45 r
  U3676/Y (INVX16TR)                       0.04       0.49 f
  U3357/Y (CLKINVX12TR)                    0.03       0.52 r
  U3359/Y (NOR2X8TR)                       0.02       0.55 f
  U3881/Y (BUFX20TR)                       0.08       0.63 f
  U4180/Y (OAI21X1TR)                      0.18       0.81 r
  U4181/Y (NAND2X2TR)                      0.08       0.88 f
  U4184/Y (MXI2X4TR)                       0.08       0.96 r
  R_31/D (DFFHQX4TR)                       0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_31/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_w_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_1_/Q (DFFHQX8TR)                 0.15       0.15 f
  U3821/Y (INVX16TR)                       0.08       0.23 r
  U3138/Y (INVX16TR)                       0.06       0.29 f
  U3361/Y (NAND2X8TR)                      0.06       0.34 r
  U3362/Y (NOR2X8TR)                       0.03       0.38 f
  U3675/Y (NAND3X8TR)                      0.07       0.45 r
  U3676/Y (INVX16TR)                       0.04       0.49 f
  U3694/Y (NAND2X6TR)                      0.05       0.54 r
  U3579/Y (NAND2X8TR)                      0.05       0.59 f
  U3665/Y (CLKINVX12TR)                    0.07       0.66 r
  U3231/Y (NAND2X6TR)                      0.05       0.71 f
  U4093/Y (NOR2X8TR)                       0.11       0.82 r
  U4137/Y (INVX8TR)                        0.04       0.86 f
  U3081/Y (OAI22X4TR)                      0.09       0.95 r
  j_w_reg_2_/D (DFFHQX8TR)                 0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_w_reg_2_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: j_w_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_0_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_0_/Q (DFFHQX8TR)                 0.22       0.22 r
  U3826/Y (BUFX20TR)                       0.09       0.31 r
  U3917/Y (NAND3X6TR)                      0.07       0.38 f
  U3918/Y (NOR2X6TR)                       0.09       0.48 r
  U3919/Y (NAND2X4TR)                      0.08       0.55 f
  U4088/Y (CLKINVX6TR)                     0.05       0.60 r
  U2915/Y (NAND3X4TR)                      0.05       0.65 f
  U4089/Y (NOR2X8TR)                       0.11       0.76 r
  U4143/Y (INVX4TR)                        0.05       0.81 f
  U3567/Y (OAI22X2TR)                      0.13       0.95 r
  i_w_reg_4_/D (DFFHQX8TR)                 0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_w_reg_4_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: R_107 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_51 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_107/CK (DFFHQX4TR)                     0.00       0.00 r
  R_107/Q (DFFHQX4TR)                      0.14       0.14 f
  U3922/Y (NAND3X8TR)                      0.11       0.26 r
  U3000/Y (INVX12TR)                       0.03       0.29 f
  U3122/Y (NOR3X6TR)                       0.14       0.43 r
  U3754/Y (NAND3X6TR)                      0.10       0.53 f
  U2612/Y (NOR2X6TR)                       0.13       0.66 r
  U2537/Y (AND2X6TR)                       0.11       0.77 r
  U3298/Y (AOI21X2TR)                      0.06       0.83 f
  U3753/Y (AO21X4TR)                       0.12       0.95 f
  R_51/D (DFFHQX4TR)                       0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_51/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: DRAM_begin_sft[8]
              (input port clocked by clk)
  Endpoint: R_12 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  DRAM_begin_sft[8] (in)                   0.14       0.24 r
  U4083/Y (AND2X4TR)                       0.10       0.34 r
  U3726/Y (AND2X8TR)                       0.07       0.42 r
  U2904/Y (AND3X6TR)                       0.09       0.50 r
  U2916/Y (NAND2X6TR)                      0.04       0.54 f
  U2976/Y (INVX12TR)                       0.05       0.60 r
  U3725/Y (NAND2X8TR)                      0.04       0.64 f
  U4266/Y (MXI2X1TR)                       0.16       0.80 r
  U3194/Y (OAI2BB1X2TR)                    0.08       0.88 f
  U3193/Y (AOI21X4TR)                      0.08       0.96 r
  R_12/D (DFFHQX4TR)                       0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_12/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_87 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_1_/Q (DFFHQX8TR)                 0.15       0.15 f
  U3821/Y (INVX16TR)                       0.08       0.23 r
  U3138/Y (INVX16TR)                       0.06       0.29 f
  U3361/Y (NAND2X8TR)                      0.06       0.34 r
  U3362/Y (NOR2X8TR)                       0.03       0.38 f
  U3675/Y (NAND3X8TR)                      0.07       0.45 r
  U3676/Y (INVX16TR)                       0.04       0.49 f
  U3357/Y (CLKINVX12TR)                    0.03       0.52 r
  U3359/Y (NOR2X8TR)                       0.02       0.55 f
  U3881/Y (BUFX20TR)                       0.08       0.63 f
  U3789/Y (NOR2X8TR)                       0.13       0.76 r
  U3626/Y (INVX16TR)                       0.08       0.84 f
  U4052/Y (NAND2X2TR)                      0.07       0.91 r
  R_87/D (DFFQX1TR)                        0.00       0.91 r
  data arrival time                                   0.91

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_87/CK (DFFQX1TR)                       0.00       0.90 r
  library setup time                      -0.11       0.79
  data required time                                  0.79
  -----------------------------------------------------------
  data required time                                  0.79
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: reset (input port clocked by clk)
  Endpoint: R_105 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  reset (in)                               0.06       0.16 r
  U3417/Y (BUFX16TR)                       0.09       0.24 r
  U3818/Y (NAND3BX4TR)                     0.14       0.39 r
  U3819/Y (INVX16TR)                       0.08       0.47 f
  U3935/Y (INVX16TR)                       0.10       0.57 r
  U2857/Y (AO21X4TR)                       0.10       0.67 r
  U3969/Y (NAND2X6TR)                      0.05       0.71 f
  U3270/Y (NOR2X6TR)                       0.08       0.79 r
  U4191/Y (NAND2X2TR)                      0.05       0.84 f
  U4192/Y (MXI2X2TR)                       0.10       0.94 r
  R_105/D (DFFHQX4TR)                      0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_105/CK (DFFHQX4TR)                     0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: SRAMB_l4_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: head_anchor_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  SRAMB_l4_reg_0_/CK (DFFHQX8TR)           0.00       0.00 r
  SRAMB_l4_reg_0_/Q (DFFHQX8TR)            0.18       0.18 f
  U2831/Y (CLKINVX6TR)                     0.05       0.22 r
  U2937/Y (NAND2X4TR)                      0.04       0.27 f
  U3411/Y (NOR2X8TR)                       0.09       0.36 r
  U3706/Y (AND2X8TR)                       0.08       0.44 r
  U2988/Y (NAND2X6TR)                      0.04       0.48 f
  U2702/Y (INVX12TR)                       0.06       0.54 r
  U4034/Y (NAND3X2TR)                      0.08       0.62 f
  U2548/Y (NOR2X1TR)                       0.20       0.82 r
  U4104/Y (MXI2X4TR)                       0.08       0.90 f
  U4105/Y (NAND2X4TR)                      0.06       0.95 r
  head_anchor_reg_6_/D (DFFHQX8TR)         0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  head_anchor_reg_6_/CK (DFFHQX8TR)        0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_92 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3694/Y (NAND2X6TR)                      0.04       0.55 f
  U3579/Y (NAND2X8TR)                      0.07       0.61 r
  U3665/Y (CLKINVX12TR)                    0.07       0.68 f
  U3231/Y (NAND2X6TR)                      0.07       0.75 r
  U4101/Y (AOI21X2TR)                      0.06       0.81 f
  U4102/Y (AO21X4TR)                       0.12       0.94 f
  R_92/D (DFFHQX8TR)                       0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_92/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_99 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_1_/Q (DFFHQX8TR)                 0.15       0.15 f
  U3821/Y (INVX16TR)                       0.08       0.23 r
  U3138/Y (INVX16TR)                       0.06       0.29 f
  U3361/Y (NAND2X8TR)                      0.06       0.34 r
  U3362/Y (NOR2X8TR)                       0.03       0.38 f
  U3675/Y (NAND3X8TR)                      0.07       0.45 r
  U3676/Y (INVX16TR)                       0.04       0.49 f
  U3357/Y (CLKINVX12TR)                    0.03       0.52 r
  U3359/Y (NOR2X8TR)                       0.02       0.55 f
  U3881/Y (BUFX20TR)                       0.08       0.63 f
  U3441/Y (BUFX20TR)                       0.07       0.70 f
  U4080/Y (AOI22X2TR)                      0.11       0.81 r
  U4081/Y (OA21X4TR)                       0.10       0.91 r
  R_99/D (DFFQX1TR)                        0.00       0.91 r
  data arrival time                                   0.91

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_99/CK (DFFQX1TR)                       0.00       0.90 r
  library setup time                      -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: SRAMB_h4_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAMB_l4_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  SRAMB_h4_reg_2_/CK (DFFHQX8TR)           0.00       0.00 r
  SRAMB_h4_reg_2_/Q (DFFHQX8TR)            0.17       0.17 r
  U2814/Y (NAND2X4TR)                      0.07       0.25 f
  U2745/Y (NOR2X6TR)                       0.16       0.40 r
  U4024/Y (AND2X4TR)                       0.12       0.53 r
  U4029/Y (INVX3TR)                        0.05       0.57 f
  U4030/Y (NOR2X6TR)                       0.08       0.65 r
  U4031/Y (NAND2X2TR)                      0.08       0.73 f
  U4136/Y (NOR2X2TR)                       0.11       0.84 r
  U2970/Y (MX2X2TR)                        0.11       0.95 r
  SRAMB_l4_reg_3_/D (DFFHQX8TR)            0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  SRAMB_l4_reg_3_/CK (DFFHQX8TR)           0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: R_107 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_23 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_107/CK (DFFHQX4TR)                     0.00       0.00 r
  R_107/Q (DFFHQX4TR)                      0.14       0.14 f
  U3922/Y (NAND3X8TR)                      0.11       0.26 r
  U3000/Y (INVX12TR)                       0.03       0.29 f
  U3122/Y (NOR3X6TR)                       0.14       0.43 r
  U3754/Y (NAND3X6TR)                      0.10       0.53 f
  U2612/Y (NOR2X6TR)                       0.13       0.66 r
  U4270/Y (NAND4X2TR)                      0.07       0.73 f
  U4271/Y (MXI2X2TR)                       0.12       0.86 r
  U4272/Y (NAND2X2TR)                      0.06       0.91 f
  R_23/D (DFFQX1TR)                        0.00       0.91 f
  data arrival time                                   0.91

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_23/CK (DFFQX1TR)                       0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_81 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3736/Y (NOR2X8TR)                       0.04       0.55 f
  U3734/Y (INVX16TR)                       0.08       0.62 r
  U3051/Y (NAND2X8TR)                      0.05       0.67 f
  U3048/Y (BUFX20TR)                       0.08       0.76 f
  U3050/Y (AND2X8TR)                       0.08       0.84 f
  U3049/Y (MXI2X2TR)                       0.09       0.93 r
  R_81/D (DFFHQX4TR)                       0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_81/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: j_w_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_w_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_0_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_0_/Q (DFFHQX8TR)                 0.20       0.20 f
  U3826/Y (BUFX20TR)                       0.10       0.30 f
  U3917/Y (NAND3X6TR)                      0.08       0.38 r
  U3918/Y (NOR2X6TR)                       0.05       0.43 f
  U3919/Y (NAND2X4TR)                      0.10       0.52 r
  U4088/Y (CLKINVX6TR)                     0.05       0.58 f
  U2915/Y (NAND3X4TR)                      0.07       0.65 r
  U4089/Y (NOR2X8TR)                       0.06       0.71 f
  U2486/Y (NAND2X1TR)                      0.13       0.84 r
  U3530/Y (MXI2X4TR)                       0.07       0.91 f
  i_w_reg_3_/D (DFFX4TR)                   0.00       0.91 f
  data arrival time                                   0.91

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_w_reg_3_/CK (DFFX4TR)                  0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_w_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3694/Y (NAND2X6TR)                      0.04       0.55 f
  U3579/Y (NAND2X8TR)                      0.07       0.61 r
  U3665/Y (CLKINVX12TR)                    0.07       0.68 f
  U3231/Y (NAND2X6TR)                      0.07       0.75 r
  U4093/Y (NOR2X8TR)                       0.06       0.81 f
  U3292/Y (CLKMX2X3TR)                     0.12       0.93 f
  j_w_reg_0_/D (DFFHQX8TR)                 0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_w_reg_0_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: head_anchor_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_57 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_5_/CK (DFFHQX8TR)        0.00       0.00 r
  head_anchor_reg_5_/Q (DFFHQX8TR)         0.17       0.17 r
  U3074/Y (XOR2X4TR)                       0.12       0.29 f
  U3073/Y (INVX16TR)                       0.07       0.37 r
  U3589/Y (NAND2X8TR)                      0.06       0.43 f
  U2728/Y (OR2X4TR)                        0.12       0.55 f
  U2903/Y (AND2X8TR)                       0.09       0.64 f
  U3331/Y (AND2X8TR)                       0.09       0.73 f
  U3402/Y (NAND2X8TR)                      0.08       0.81 r
  U3401/Y (CLKINVX12TR)                    0.04       0.85 f
  U4107/Y (AND2X4TR)                       0.08       0.93 f
  R_57/D (DFFHQX4TR)                       0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_57/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: j_w_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_96 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_0_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_0_/Q (DFFHQX8TR)                 0.22       0.22 r
  U3826/Y (BUFX20TR)                       0.09       0.31 r
  U3917/Y (NAND3X6TR)                      0.07       0.38 f
  U3918/Y (NOR2X6TR)                       0.09       0.48 r
  U3919/Y (NAND2X4TR)                      0.08       0.55 f
  U2645/Y (NAND2X4TR)                      0.09       0.64 r
  U3279/Y (INVX4TR)                        0.06       0.69 f
  U4146/Y (NOR3X4TR)                       0.09       0.78 r
  U4147/Y (AND2X8TR)                       0.09       0.87 r
  U4149/Y (OAI2BB2X4TR)                    0.05       0.92 f
  R_96/D (DFFHQX4TR)                       0.00       0.92 f
  data arrival time                                   0.92

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_96/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: j_w_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_97 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_0_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_0_/Q (DFFHQX8TR)                 0.22       0.22 r
  U3826/Y (BUFX20TR)                       0.09       0.31 r
  U3917/Y (NAND3X6TR)                      0.07       0.38 f
  U3918/Y (NOR2X6TR)                       0.09       0.48 r
  U3919/Y (NAND2X4TR)                      0.08       0.55 f
  U2645/Y (NAND2X4TR)                      0.09       0.64 r
  U3279/Y (INVX4TR)                        0.06       0.69 f
  U4146/Y (NOR3X4TR)                       0.09       0.78 r
  U4147/Y (AND2X8TR)                       0.09       0.87 r
  U4149/Y (OAI2BB2X4TR)                    0.05       0.92 f
  R_97/D (DFFHQX8TR)                       0.00       0.92 f
  data arrival time                                   0.92

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_97/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_switch_ij_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3427/Y (INVX8TR)                        0.05       0.39 f
  U3126/Y (NAND2X6TR)                      0.05       0.44 r
  U3114/Y (NAND2X6TR)                      0.03       0.47 f
  U3521/Y (XOR2X4TR)                       0.08       0.55 f
  U3532/Y (NAND4X8TR)                      0.09       0.64 r
  U3584/Y (INVX16TR)                       0.05       0.69 f
  U3585/Y (NAND2X8TR)                      0.07       0.76 r
  U3424/Y (INVX12TR)                       0.05       0.82 f
  U4132/Y (AO21X4TR)                       0.11       0.92 f
  if_switch_ij_reg/D (DFFHQX4TR)           0.00       0.92 f
  data arrival time                                   0.92

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  if_switch_ij_reg/CK (DFFHQX4TR)          0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: j_w_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_w_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_0_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_0_/Q (DFFHQX8TR)                 0.22       0.22 r
  U3826/Y (BUFX20TR)                       0.09       0.31 r
  U3917/Y (NAND3X6TR)                      0.07       0.38 f
  U3918/Y (NOR2X6TR)                       0.09       0.48 r
  U3919/Y (NAND2X4TR)                      0.08       0.55 f
  U4088/Y (CLKINVX6TR)                     0.05       0.60 r
  U2915/Y (NAND3X4TR)                      0.05       0.65 f
  U4089/Y (NOR2X8TR)                       0.11       0.76 r
  U4143/Y (INVX4TR)                        0.05       0.81 f
  U4144/Y (MXI2X2TR)                       0.10       0.91 r
  i_w_reg_0_/D (DFFHQX8TR)                 0.00       0.91 r
  data arrival time                                   0.91

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_w_reg_0_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: SRAMB_l4_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_44 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  SRAMB_l4_reg_2_/CK (MDFFHQX4TR)          0.00       0.00 r
  SRAMB_l4_reg_2_/Q (MDFFHQX4TR)           0.21       0.21 r
  U3042/Y (NAND2BX4TR)                     0.06       0.27 f
  U3041/Y (NOR2X8TR)                       0.11       0.38 r
  U3043/Y (NAND2X8TR)                      0.07       0.45 f
  U2744/Y (INVX6TR)                        0.05       0.50 r
  U3581/Y (NAND2X8TR)                      0.04       0.54 f
  U2693/Y (INVX12TR)                       0.10       0.63 r
  U3202/Y (INVX8TR)                        0.04       0.68 f
  U2960/Y (NAND2X6TR)                      0.08       0.76 r
  U3582/Y (OAI2BB1X4TR)                    0.12       0.88 r
  R_44/D (DFFQX1TR)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_44/CK (DFFQX1TR)                       0.00       0.90 r
  library setup time                      -0.11       0.79
  data required time                                  0.79
  -----------------------------------------------------------
  data required time                                  0.79
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: j_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_79 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_1_/Q (DFFHQX8TR)                 0.18       0.18 f
  U3823/Y (BUFX20TR)                       0.09       0.27 f
  U3930/Y (NOR2X8TR)                       0.07       0.33 r
  U3445/Y (INVX6TR)                        0.04       0.38 f
  U3412/Y (NAND2X8TR)                      0.06       0.43 r
  U2984/Y (INVX12TR)                       0.03       0.47 f
  U3564/Y (NAND2X8TR)                      0.06       0.53 r
  U3115/Y (NAND3X8TR)                      0.04       0.57 f
  U2749/Y (INVX8TR)                        0.04       0.61 r
  U2875/Y (NAND2X8TR)                      0.06       0.67 f
  U3575/Y (BUFX20TR)                       0.08       0.75 f
  U3551/Y (NAND2X8TR)                      0.05       0.80 r
  U3550/Y (INVX16TR)                       0.04       0.84 f
  U4074/Y (NAND2X4TR)                      0.04       0.88 r
  R_79/D (DFFQX1TR)                        0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_79/CK (DFFQX1TR)                       0.00       0.90 r
  library setup time                      -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: R_57 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_28 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_57/CK (DFFHQX4TR)                      0.00       0.00 r
  R_57/Q (DFFHQX4TR)                       0.13       0.13 f
  U3955/Y (OR4X8TR)                        0.23       0.36 f
  U2704/Y (INVX4TR)                        0.14       0.50 r
  U4040/Y (NOR3X4TR)                       0.06       0.56 f
  U4041/Y (NAND2X6TR)                      0.08       0.64 r
  U4042/Y (XNOR2X4TR)                      0.09       0.73 f
  U4043/Y (AOI21X1TR)                      0.17       0.90 r
  R_28/D (DFFHQX4TR)                       0.00       0.90 r
  data arrival time                                   0.90

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_28/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_104 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_1_/Q (DFFHQX8TR)                 0.15       0.15 f
  U3821/Y (INVX16TR)                       0.08       0.23 r
  U3138/Y (INVX16TR)                       0.06       0.29 f
  U3361/Y (NAND2X8TR)                      0.06       0.34 r
  U3362/Y (NOR2X8TR)                       0.03       0.38 f
  U3675/Y (NAND3X8TR)                      0.07       0.45 r
  U3676/Y (INVX16TR)                       0.04       0.49 f
  U3358/Y (INVX4TR)                        0.06       0.55 r
  U3360/Y (NAND2X8TR)                      0.07       0.62 f
  U3345/Y (BUFX12TR)                       0.10       0.72 f
  U2858/Y (BUFX20TR)                       0.08       0.80 f
  U4096/Y (NOR3X4TR)                       0.07       0.87 r
  R_104/D (DFFQX1TR)                       0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_104/CK (DFFQX1TR)                      0.00       0.90 r
  library setup time                      -0.11       0.79
  data required time                                  0.79
  -----------------------------------------------------------
  data required time                                  0.79
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.07


  Startpoint: SRAMB_l4_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: head_anchor_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  SRAMB_l4_reg_0_/CK (DFFHQX8TR)           0.00       0.00 r
  SRAMB_l4_reg_0_/Q (DFFHQX8TR)            0.18       0.18 f
  U2831/Y (CLKINVX6TR)                     0.05       0.22 r
  U2937/Y (NAND2X4TR)                      0.04       0.27 f
  U3411/Y (NOR2X8TR)                       0.09       0.36 r
  U3706/Y (AND2X8TR)                       0.08       0.44 r
  U2988/Y (NAND2X6TR)                      0.04       0.48 f
  U2702/Y (INVX12TR)                       0.06       0.54 r
  U3187/Y (NAND2X4TR)                      0.07       0.61 f
  U3288/Y (NOR2X2TR)                       0.10       0.71 r
  U4199/Y (MXI2X2TR)                       0.08       0.79 f
  U3287/Y (OAI21X2TR)                      0.12       0.90 r
  head_anchor_reg_9_/D (DFFHQX8TR)         0.00       0.90 r
  data arrival time                                   0.90

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  head_anchor_reg_9_/CK (DFFHQX8TR)        0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.07


  Startpoint: head_anchor_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_77 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_12_/CK (DFFHQX8TR)       0.00       0.00 r
  head_anchor_reg_12_/Q (DFFHQX8TR)        0.19       0.19 r
  U2776/Y (INVX8TR)                        0.07       0.27 f
  U2714/Y (OR2X4TR)                        0.14       0.41 f
  U4070/Y (NOR2X4TR)                       0.08       0.49 r
  U4071/Y (XOR2X4TR)                       0.09       0.58 f
  U2914/Y (INVX4TR)                        0.06       0.64 r
  U4073/Y (AND2X4TR)                       0.10       0.75 r
  U2966/Y (INVX3TR)                        0.04       0.78 f
  U4268/Y (AO21X4TR)                       0.10       0.89 f
  R_77/D (DFFQX1TR)                        0.00       0.89 f
  data arrival time                                   0.89

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_77/CK (DFFQX1TR)                       0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.07


  Startpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_62 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_1_/Q (DFFHQX8TR)                 0.15       0.15 f
  U3821/Y (INVX16TR)                       0.08       0.23 r
  U3138/Y (INVX16TR)                       0.06       0.29 f
  U3361/Y (NAND2X8TR)                      0.06       0.34 r
  U3362/Y (NOR2X8TR)                       0.03       0.38 f
  U3675/Y (NAND3X8TR)                      0.07       0.45 r
  U3676/Y (INVX16TR)                       0.04       0.49 f
  U3736/Y (NOR2X8TR)                       0.07       0.56 r
  U3734/Y (INVX16TR)                       0.05       0.61 f
  U2911/Y (BUFX20TR)                       0.07       0.69 f
  U3297/Y (AND2X4TR)                       0.08       0.77 f
  U4055/Y (MXI2X4TR)                       0.09       0.86 r
  U2952/Y (INVX3TR)                        0.04       0.90 f
  R_62/D (DFFHQX8TR)                       0.00       0.90 f
  data arrival time                                   0.90

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_62/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.07


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr1_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3694/Y (NAND2X6TR)                      0.04       0.55 f
  U3579/Y (NAND2X8TR)                      0.07       0.61 r
  U3665/Y (CLKINVX12TR)                    0.07       0.68 f
  U4054/Y (NAND2X4TR)                      0.10       0.78 r
  U4155/Y (AOI2BB1X4TR)                    0.11       0.89 r
  mem_addr1_reg_0_/D1 (MDFFHQX4TR)         0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr1_reg_0_/CK (MDFFHQX4TR)         0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.07


  Startpoint: SRAMB_l4_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAMB_l4_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  SRAMB_l4_reg_2_/CK (MDFFHQX4TR)          0.00       0.00 r
  SRAMB_l4_reg_2_/Q (MDFFHQX4TR)           0.21       0.21 r
  U3042/Y (NAND2BX4TR)                     0.06       0.27 f
  U3041/Y (NOR2X8TR)                       0.11       0.38 r
  U3043/Y (NAND2X8TR)                      0.07       0.45 f
  U2744/Y (INVX6TR)                        0.05       0.50 r
  U3581/Y (NAND2X8TR)                      0.04       0.54 f
  U2693/Y (INVX12TR)                       0.10       0.63 r
  U3202/Y (INVX8TR)                        0.04       0.68 f
  U2960/Y (NAND2X6TR)                      0.08       0.76 r
  U3230/Y (NOR2X4TR)                       0.06       0.81 f
  U4135/Y (MXI2X4TR)                       0.08       0.89 r
  SRAMB_l4_reg_0_/D (DFFHQX8TR)            0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  SRAMB_l4_reg_0_/CK (DFFHQX8TR)           0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: SRAMB_l4_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAMB_h4_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  SRAMB_l4_reg_2_/CK (MDFFHQX4TR)          0.00       0.00 r
  SRAMB_l4_reg_2_/Q (MDFFHQX4TR)           0.21       0.21 r
  U3042/Y (NAND2BX4TR)                     0.06       0.27 f
  U3041/Y (NOR2X8TR)                       0.11       0.38 r
  U3043/Y (NAND2X8TR)                      0.07       0.45 f
  U2744/Y (INVX6TR)                        0.05       0.50 r
  U3581/Y (NAND2X8TR)                      0.04       0.54 f
  U2693/Y (INVX12TR)                       0.10       0.63 r
  U3202/Y (INVX8TR)                        0.04       0.68 f
  U2960/Y (NAND2X6TR)                      0.08       0.76 r
  U3230/Y (NOR2X4TR)                       0.06       0.81 f
  U4134/Y (MXI2X4TR)                       0.08       0.89 r
  SRAMB_h4_reg_3_/D (DFFHQX8TR)            0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  SRAMB_h4_reg_3_/CK (DFFHQX8TR)           0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_58 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3357/Y (CLKINVX12TR)                    0.03       0.54 f
  U3359/Y (NOR2X8TR)                       0.06       0.60 r
  U3881/Y (BUFX20TR)                       0.09       0.68 r
  U3789/Y (NOR2X8TR)                       0.06       0.75 f
  U3626/Y (INVX16TR)                       0.10       0.84 r
  R_58/D (DFFQX1TR)                        0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_58/CK (DFFQX1TR)                       0.00       0.90 r
  library setup time                      -0.11       0.79
  data required time                                  0.79
  -----------------------------------------------------------
  data required time                                  0.79
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: SRAMB_h4_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAMB_l4_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  SRAMB_h4_reg_2_/CK (DFFHQX8TR)           0.00       0.00 r
  SRAMB_h4_reg_2_/Q (DFFHQX8TR)            0.17       0.17 r
  U2814/Y (NAND2X4TR)                      0.07       0.25 f
  U2745/Y (NOR2X6TR)                       0.16       0.40 r
  U4024/Y (AND2X4TR)                       0.12       0.53 r
  U4029/Y (INVX3TR)                        0.05       0.57 f
  U4030/Y (NOR2X6TR)                       0.08       0.65 r
  U4031/Y (NAND2X2TR)                      0.08       0.73 f
  U2973/Y (MXI2X2TR)                       0.13       0.87 r
  SRAMB_l4_reg_2_/S0 (MDFFHQX4TR)          0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  SRAMB_l4_reg_2_/CK (MDFFHQX4TR)          0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_70 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_1_/Q (DFFHQX8TR)                 0.15       0.15 f
  U3821/Y (INVX16TR)                       0.08       0.23 r
  U3138/Y (INVX16TR)                       0.06       0.29 f
  U3361/Y (NAND2X8TR)                      0.06       0.34 r
  U3362/Y (NOR2X8TR)                       0.03       0.38 f
  U3675/Y (NAND3X8TR)                      0.07       0.45 r
  U3676/Y (INVX16TR)                       0.04       0.49 f
  U3736/Y (NOR2X8TR)                       0.07       0.56 r
  U3734/Y (INVX16TR)                       0.05       0.61 f
  U3051/Y (NAND2X8TR)                      0.07       0.68 r
  U3048/Y (BUFX20TR)                       0.08       0.76 r
  U3050/Y (AND2X8TR)                       0.08       0.84 r
  U3296/Y (NAND2X2TR)                      0.04       0.88 f
  R_70/D (DFFHQX4TR)                       0.00       0.88 f
  data arrival time                                   0.88

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_70/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_101 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_1_/Q (DFFHQX8TR)                 0.15       0.15 f
  U3821/Y (INVX16TR)                       0.08       0.23 r
  U3138/Y (INVX16TR)                       0.06       0.29 f
  U3361/Y (NAND2X8TR)                      0.06       0.34 r
  U3362/Y (NOR2X8TR)                       0.03       0.38 f
  U3675/Y (NAND3X8TR)                      0.07       0.45 r
  U3676/Y (INVX16TR)                       0.04       0.49 f
  U3358/Y (INVX4TR)                        0.06       0.55 r
  U3360/Y (NAND2X8TR)                      0.07       0.62 f
  U3879/Y (INVX16TR)                       0.13       0.74 r
  U3236/Y (NAND4X1TR)                      0.10       0.84 f
  R_101/D (DFFQX1TR)                       0.00       0.84 f
  data arrival time                                   0.84

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_101/CK (DFFQX1TR)                      0.00       0.90 r
  library setup time                      -0.11       0.79
  data required time                                  0.79
  -----------------------------------------------------------
  data required time                                  0.79
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_stop_SRAMAW_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3357/Y (CLKINVX12TR)                    0.03       0.54 f
  U3359/Y (NOR2X8TR)                       0.06       0.60 r
  U3881/Y (BUFX20TR)                       0.09       0.68 r
  U3441/Y (BUFX20TR)                       0.07       0.76 r
  U4014/Y (OR2X8TR)                        0.09       0.85 r
  U3290/Y (INVX4TR)                        0.04       0.89 f
  if_stop_SRAMAW_reg/D (DFFSHQX4TR)        0.00       0.89 f
  data arrival time                                   0.89

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  if_stop_SRAMAW_reg/CK (DFFSHQX4TR)       0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: reset (input port clocked by clk)
  Endpoint: R_60 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  reset (in)                               0.06       0.16 r
  U3417/Y (BUFX16TR)                       0.09       0.24 r
  U3818/Y (NAND3BX4TR)                     0.14       0.39 r
  U3819/Y (INVX16TR)                       0.08       0.47 f
  U3581/Y (NAND2X8TR)                      0.07       0.54 r
  U2693/Y (INVX12TR)                       0.06       0.60 f
  U2493/Y (AOI2BB2X1TR)                    0.18       0.78 r
  U2475/Y (OAI21X2TR)                      0.07       0.85 f
  R_60/D (DFFQX1TR)                        0.00       0.85 f
  data arrival time                                   0.85

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_60/CK (DFFQX1TR)                       0.00       0.90 r
  library setup time                      -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.04


  Startpoint: SRAMB_l4_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAMB_h4_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  SRAMB_l4_reg_2_/CK (MDFFHQX4TR)          0.00       0.00 r
  SRAMB_l4_reg_2_/Q (MDFFHQX4TR)           0.21       0.21 r
  U3042/Y (NAND2BX4TR)                     0.06       0.27 f
  U3041/Y (NOR2X8TR)                       0.11       0.38 r
  U3043/Y (NAND2X8TR)                      0.07       0.45 f
  U2744/Y (INVX6TR)                        0.05       0.50 r
  U3581/Y (NAND2X8TR)                      0.04       0.54 f
  U2693/Y (INVX12TR)                       0.10       0.63 r
  U3202/Y (INVX8TR)                        0.04       0.68 f
  U2960/Y (NAND2X6TR)                      0.08       0.76 r
  U4046/Y (OAI2BB2X2TR)                    0.11       0.87 r
  SRAMB_h4_reg_2_/D (DFFHQX8TR)            0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  SRAMB_h4_reg_2_/CK (DFFHQX8TR)           0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.04


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_61 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3694/Y (NAND2X6TR)                      0.04       0.55 f
  U3579/Y (NAND2X8TR)                      0.07       0.61 r
  U3665/Y (CLKINVX12TR)                    0.07       0.68 f
  U4054/Y (NAND2X4TR)                      0.10       0.78 r
  U4055/Y (MXI2X4TR)                       0.07       0.86 f
  R_61/D (DFFHQX8TR)                       0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_61/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


  Startpoint: j_w_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_56 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_4_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_4_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3438/Y (BUFX20TR)                       0.08       0.27 r
  U3830/Y (AND4X4TR)                       0.13       0.40 r
  U3675/Y (NAND3X8TR)                      0.06       0.45 f
  U3676/Y (INVX16TR)                       0.06       0.51 r
  U3736/Y (NOR2X8TR)                       0.04       0.55 f
  U3734/Y (INVX16TR)                       0.08       0.62 r
  U2911/Y (BUFX20TR)                       0.07       0.69 r
  U2582/Y (AND2X4TR)                       0.10       0.79 r
  U4203/Y (MXI2X4TR)                       0.05       0.85 f
  R_56/D (DFFHQX4TR)                       0.00       0.85 f
  data arrival time                                   0.85

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_56/CK (DFFHQX4TR)                      0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: j_r_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdb_temp_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_r_reg_0_/CK (DFFHQX8TR)                0.00       0.00 r
  j_r_reg_0_/Q (DFFHQX8TR)                 0.28       0.28 r
  U3953/Y (XOR2X2TR)                       0.16       0.44 r
  U3954/Y (XNOR2X2TR)                      0.16       0.59 r
  U3059/Y (OAI2BB1X4TR)                    0.20       0.80 r
  U2986/Y (NOR2X4TR)                       0.04       0.84 f
  rdb_temp_reg_0_/D (DFFQX1TR)             0.00       0.84 f
  data arrival time                                   0.84

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  rdb_temp_reg_0_/CK (DFFQX1TR)            0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: reset (input port clocked by clk)
  Endpoint: SRAMB_l4_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  reset (in)                               0.06       0.16 r
  U3417/Y (BUFX16TR)                       0.09       0.24 r
  U3818/Y (NAND3BX4TR)                     0.14       0.39 r
  U3819/Y (INVX16TR)                       0.08       0.47 f
  U3935/Y (INVX16TR)                       0.10       0.57 r
  U4025/Y (OR2X6TR)                        0.08       0.65 r
  U4026/Y (NAND2X6TR)                      0.04       0.69 f
  U4044/Y (CLKMX2X2TR)                     0.13       0.83 f
  SRAMB_l4_reg_1_/D (DFFX4TR)              0.00       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  SRAMB_l4_reg_1_/CK (DFFX4TR)             0.00       0.90 r
  library setup time                      -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: SRAMB_l4_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: head_anchor_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  SRAMB_l4_reg_0_/CK (DFFHQX8TR)           0.00       0.00 r
  SRAMB_l4_reg_0_/Q (DFFHQX8TR)            0.18       0.18 f
  U2831/Y (CLKINVX6TR)                     0.05       0.22 r
  U2937/Y (NAND2X4TR)                      0.04       0.27 f
  U3411/Y (NOR2X8TR)                       0.09       0.36 r
  U3706/Y (AND2X8TR)                       0.08       0.44 r
  U2988/Y (NAND2X6TR)                      0.04       0.48 f
  U2702/Y (INVX12TR)                       0.06       0.54 r
  U3282/Y (NAND2X4TR)                      0.04       0.58 f
  U3281/Y (NAND2X4TR)                      0.09       0.67 r
  U2963/Y (MX2X2TR)                        0.12       0.79 r
  U4035/Y (NAND2X2TR)                      0.05       0.83 f
  head_anchor_reg_5_/D (DFFHQX8TR)         0.00       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  head_anchor_reg_5_/CK (DFFHQX8TR)        0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: reset (input port clocked by clk)
  Endpoint: R_95 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  reset (in)                               0.06       0.16 r
  U3417/Y (BUFX16TR)                       0.09       0.24 r
  U3817/Y (INVX16TR)                       0.07       0.32 f
  U3355/Y (INVX4TR)                        0.19       0.51 r
  U4021/Y (AND2X6TR)                       0.13       0.63 r
  U2994/Y (INVX3TR)                        0.04       0.67 f
  U4022/Y (OAI21X2TR)                      0.10       0.77 r
  U2982/Y (INVX2TR)                        0.06       0.83 f
  R_95/D (DFFHQX8TR)                       0.00       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_95/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.08       0.82
  data required time                                  0.82
  -----------------------------------------------------------
  data required time                                  0.82
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : CNN_controller
Version: T-2022.03-SP3
Date   : Sat Mar 25 02:01:12 2023
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

  Startpoint: i_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_0_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_0_/Q (DFFHQX8TR)                   0.17       0.17 f
  U3902/Y (BUFX20TR)                       0.08       0.25 f
  U3161/Y (NOR2X8TR)                       0.09       0.34 r
  U3719/Y (XNOR2X4TR)                      0.14       0.48 f
  U2907/Y (NAND2X6TR)                      0.07       0.55 r
  U3518/Y (NAND2X8TR)                      0.04       0.58 f
  U3503/Y (NAND2X8TR)                      0.07       0.66 r
  U3020/Y (NAND2X8TR)                      0.04       0.69 f
  U3493/Y (AOI21X4TR)                      0.09       0.79 r
  U3078/Y (XOR2X4TR)                       0.10       0.89 f
  U3447/Y (MXI2X4TR)                       0.09       0.98 r
  rdB_addr[3] (out)                        0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.18


  Startpoint: j_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_0_/CK (DFFHQX8TR)                  0.00       0.00 r
  j_reg_0_/Q (DFFHQX8TR)                   0.17       0.17 f
  U3127/Y (BUFX20TR)                       0.07       0.24 f
  U3161/Y (NOR2X8TR)                       0.09       0.34 r
  U3719/Y (XNOR2X4TR)                      0.14       0.48 f
  U2907/Y (NAND2X6TR)                      0.07       0.55 r
  U3518/Y (NAND2X8TR)                      0.04       0.58 f
  U3503/Y (NAND2X8TR)                      0.07       0.66 r
  U3020/Y (NAND2X8TR)                      0.04       0.69 f
  U3493/Y (AOI21X4TR)                      0.09       0.79 r
  U3078/Y (XOR2X4TR)                       0.10       0.89 f
  U3447/Y (MXI2X4TR)                       0.09       0.98 r
  rdB_addr[3] (out)                        0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.18


  Startpoint: j_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_r_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_2_/CK (DFFX4TR)                    0.00       0.00 r
  j_reg_2_/QN (DFFX4TR)                    0.21       0.21 f
  U3809/Y (BUFX20TR)                       0.07       0.28 f
  U3678/Y (NOR2X8TR)                       0.11       0.39 r
  U3157/Y (INVX4TR)                        0.04       0.43 f
  U3677/Y (OAI2BB1X4TR)                    0.06       0.49 r
  U3172/Y (AND4X8TR)                       0.11       0.60 r
  U3587/Y (NAND3X8TR)                      0.06       0.66 f
  U3586/Y (NAND2X8TR)                      0.07       0.73 r
  U3588/Y (BUFX20TR)                       0.09       0.81 r
  U3102/Y (OR2X6TR)                        0.07       0.89 r
  U2870/Y (NAND2X6TR)                      0.04       0.93 f
  U2874/Y (NAND2X8TR)                      0.04       0.97 r
  U3703/Y (NAND3X6TR)                      0.04       1.01 f
  j_r_reg_2_/D (DFFHQX8TR)                 0.00       1.01 f
  data arrival time                                   1.01

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_r_reg_2_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.18


  Startpoint: i_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_0_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_0_/Q (DFFHQX8TR)                   0.17       0.17 f
  U3902/Y (BUFX20TR)                       0.08       0.25 f
  U3161/Y (NOR2X8TR)                       0.09       0.34 r
  U3719/Y (XNOR2X4TR)                      0.17       0.50 r
  U2907/Y (NAND2X6TR)                      0.06       0.56 f
  U3518/Y (NAND2X8TR)                      0.06       0.62 r
  U3503/Y (NAND2X8TR)                      0.05       0.67 f
  U3494/Y (NOR2X4TR)                       0.08       0.75 r
  U3493/Y (AOI21X4TR)                      0.04       0.79 f
  U3078/Y (XOR2X4TR)                       0.09       0.88 f
  U3447/Y (MXI2X4TR)                       0.09       0.98 r
  rdB_addr[3] (out)                        0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.18


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3585/Y (NAND2X8TR)                      0.05       0.77 f
  U3424/Y (INVX12TR)                       0.08       0.85 r
  U3410/Y (NAND2X8TR)                      0.05       0.90 f
  U3409/Y (NAND2X8TR)                      0.05       0.94 r
  U2949/Y (NAND2X6TR)                      0.03       0.97 f
  U4106/Y (OAI2BB1X4TR)                    0.05       1.02 r
  j_reg_1_/D (DFFHQX8TR)                   0.00       1.02 r
  data arrival time                                   1.02

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_reg_1_/CK (DFFHQX8TR)                  0.00       0.90 r
  library setup time                      -0.05       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_0_/CK (DFFHQX8TR)                  0.00       0.00 r
  j_reg_0_/Q (DFFHQX8TR)                   0.17       0.17 f
  U3127/Y (BUFX20TR)                       0.07       0.24 f
  U3161/Y (NOR2X8TR)                       0.09       0.34 r
  U3719/Y (XNOR2X4TR)                      0.17       0.50 r
  U2907/Y (NAND2X6TR)                      0.06       0.56 f
  U3518/Y (NAND2X8TR)                      0.06       0.62 r
  U3503/Y (NAND2X8TR)                      0.05       0.67 f
  U3494/Y (NOR2X4TR)                       0.08       0.75 r
  U3493/Y (AOI21X4TR)                      0.04       0.79 f
  U3078/Y (XOR2X4TR)                       0.09       0.88 f
  U3447/Y (MXI2X4TR)                       0.09       0.97 r
  rdB_addr[3] (out)                        0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_2_/CK (DFFX4TR)                    0.00       0.00 r
  j_reg_2_/QN (DFFX4TR)                    0.19       0.19 r
  U3809/Y (BUFX20TR)                       0.07       0.26 r
  U3633/CON (ACHCONX2TR)                   0.12       0.38 f
  U3022/Y (MXI2X4TR)                       0.10       0.48 r
  U3021/Y (XNOR2X4TR)                      0.09       0.57 r
  U3135/Y (XNOR2X4TR)                      0.09       0.66 r
  U3079/Y (XOR2X4TR)                       0.09       0.75 r
  U3078/Y (XOR2X4TR)                       0.13       0.88 f
  U3447/Y (MXI2X4TR)                       0.09       0.97 r
  rdB_addr[3] (out)                        0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_r_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_2_/CK (DFFX4TR)                    0.00       0.00 r
  j_reg_2_/QN (DFFX4TR)                    0.21       0.21 f
  U3809/Y (BUFX20TR)                       0.07       0.28 f
  U3678/Y (NOR2X8TR)                       0.11       0.39 r
  U3157/Y (INVX4TR)                        0.04       0.43 f
  U3677/Y (OAI2BB1X4TR)                    0.06       0.49 r
  U3172/Y (AND4X8TR)                       0.11       0.60 r
  U3587/Y (NAND3X8TR)                      0.06       0.66 f
  U3586/Y (NAND2X8TR)                      0.07       0.73 r
  U3588/Y (BUFX20TR)                       0.09       0.81 r
  U3513/Y (NAND2X8TR)                      0.04       0.86 f
  U3512/Y (OAI21X4TR)                      0.09       0.95 r
  U3026/Y (NAND2BX4TR)                     0.04       0.99 f
  i_r_reg_2_/D (DFFX4TR)                   0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_r_reg_2_/CK (DFFX4TR)                  0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: head_anchor_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr2_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  head_anchor_reg_1_/CK (DFFHQX8TR)        0.00       0.00 r
  head_anchor_reg_1_/Q (DFFHQX8TR)         0.18       0.18 f
  U3570/Y (NOR2BX4TR)                      0.09       0.27 f
  U3744/Y (AOI2BB2X4TR)                    0.12       0.39 f
  U3592/Y (NAND2X6TR)                      0.09       0.48 r
  U3093/Y (NAND3X6TR)                      0.06       0.54 f
  U3557/Y (NAND4X6TR)                      0.08       0.62 r
  U3388/Y (NAND3X8TR)                      0.09       0.71 f
  U4006/Y (OAI21X4TR)                      0.10       0.80 r
  U4007/Y (XNOR2X4TR)                      0.10       0.90 f
  U3125/Y (NAND2X6TR)                      0.05       0.95 r
  U3519/Y (NAND4X4TR)                      0.05       1.00 f
  mem_addr2_reg_7_/D (DFFHQX8TR)           0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr2_reg_7_/CK (DFFHQX8TR)          0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_r_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_2_/CK (DFFX4TR)                    0.00       0.00 r
  j_reg_2_/QN (DFFX4TR)                    0.21       0.21 f
  U3809/Y (BUFX20TR)                       0.07       0.28 f
  U3678/Y (NOR2X8TR)                       0.11       0.39 r
  U3077/Y (NAND2X6TR)                      0.05       0.44 f
  U3475/Y (NAND2X6TR)                      0.04       0.48 r
  U3816/Y (XOR2X4TR)                       0.09       0.57 f
  U3587/Y (NAND3X8TR)                      0.10       0.67 r
  U3586/Y (NAND2X8TR)                      0.05       0.72 f
  U3588/Y (BUFX20TR)                       0.08       0.80 f
  U3102/Y (OR2X6TR)                        0.10       0.90 f
  U2870/Y (NAND2X6TR)                      0.05       0.95 r
  U2874/Y (NAND2X8TR)                      0.03       0.98 f
  U3703/Y (NAND3X6TR)                      0.04       1.02 r
  j_r_reg_2_/D (DFFHQX8TR)                 0.00       1.02 r
  data arrival time                                   1.02

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_r_reg_2_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.05       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_0_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_0_/Q (DFFHQX8TR)                   0.17       0.17 f
  U3902/Y (BUFX20TR)                       0.08       0.25 f
  U3161/Y (NOR2X8TR)                       0.09       0.34 r
  U3719/Y (XNOR2X4TR)                      0.14       0.48 f
  U3572/Y (OR2X8TR)                        0.11       0.58 f
  U3503/Y (NAND2X8TR)                      0.07       0.65 r
  U3020/Y (NAND2X8TR)                      0.04       0.69 f
  U3493/Y (AOI21X4TR)                      0.09       0.78 r
  U3078/Y (XOR2X4TR)                       0.10       0.88 f
  U3447/Y (MXI2X4TR)                       0.09       0.97 r
  rdB_addr[3] (out)                        0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  i_reg_1_/Q (DFFHQX8TR)                   0.17       0.17 r
  U3129/Y (NAND2X6TR)                      0.06       0.24 f
  U3640/Y (NOR2X8TR)                       0.10       0.34 r
  U3426/Y (NAND2X4TR)                      0.05       0.39 f
  U3136/Y (NAND2X6TR)                      0.05       0.44 r
  U3452/Y (XNOR2X4TR)                      0.08       0.52 f
  U3182/Y (NOR2X8TR)                       0.07       0.59 r
  U3532/Y (NAND4X8TR)                      0.06       0.65 f
  U3584/Y (INVX16TR)                       0.07       0.72 r
  U3510/Y (NOR2X8TR)                       0.04       0.76 f
  U3508/Y (INVX16TR)                       0.05       0.81 r
  U3088/Y (NAND2X6TR)                      0.06       0.87 f
  U2522/Y (NAND2X2TR)                      0.09       0.96 r
  U3692/Y (NAND3X4TR)                      0.05       1.00 f
  i_reg_1_/D (DFFHQX8TR)                   0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  i_reg_1_/CK (DFFHQX8TR)                  0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_0_/CK (DFFHQX8TR)                  0.00       0.00 r
  j_reg_0_/Q (DFFHQX8TR)                   0.17       0.17 f
  U3127/Y (BUFX20TR)                       0.07       0.24 f
  U3161/Y (NOR2X8TR)                       0.09       0.34 r
  U3719/Y (XNOR2X4TR)                      0.14       0.48 f
  U3572/Y (OR2X8TR)                        0.11       0.58 f
  U3503/Y (NAND2X8TR)                      0.07       0.65 r
  U3020/Y (NAND2X8TR)                      0.04       0.69 f
  U3493/Y (AOI21X4TR)                      0.09       0.78 r
  U3078/Y (XOR2X4TR)                       0.10       0.88 f
  U3447/Y (MXI2X4TR)                       0.09       0.97 r
  rdB_addr[3] (out)                        0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_w_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_3_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_3_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3505/Y (XOR2X4TR)                       0.11       0.29 r
  U3504/Y (XNOR2X4TR)                      0.12       0.41 r
  U3037/Y (INVX8TR)                        0.04       0.45 f
  U3659/Y (NAND3X8TR)                      0.08       0.53 r
  U3557/Y (NAND4X6TR)                      0.09       0.62 f
  U3388/Y (NAND3X8TR)                      0.11       0.73 r
  U3387/Y (NAND2X8TR)                      0.04       0.77 f
  U3385/Y (NAND2X8TR)                      0.06       0.83 r
  U2594/Y (NAND2X4TR)                      0.05       0.88 f
  U3628/Y (NAND3X6TR)                      0.06       0.94 r
  U2865/Y (NAND3X4TR)                      0.04       0.98 f
  mem_addr2_reg_8_/D (DFFX4TR)             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr2_reg_8_/CK (DFFX4TR)            0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: j_r_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_1_/CK (DFFHQX8TR)                  0.00       0.00 r
  j_reg_1_/Q (DFFHQX8TR)                   0.18       0.18 f
  U3160/Y (NAND2X8TR)                      0.11       0.28 r
  U3162/Y (NOR2X6TR)                       0.05       0.33 f
  U3110/Y (NAND2X2TR)                      0.09       0.42 r
  U3465/Y (NAND4X4TR)                      0.06       0.48 f
  U3172/Y (AND4X8TR)                       0.11       0.59 f
  U3587/Y (NAND3X8TR)                      0.07       0.67 r
  U3586/Y (NAND2X8TR)                      0.05       0.71 f
  U3588/Y (BUFX20TR)                       0.08       0.80 f
  U3102/Y (OR2X6TR)                        0.10       0.90 f
  U2870/Y (NAND2X6TR)                      0.05       0.95 r
  U2874/Y (NAND2X8TR)                      0.03       0.98 f
  U3703/Y (NAND3X6TR)                      0.04       1.02 r
  j_r_reg_2_/D (DFFHQX8TR)                 0.00       1.02 r
  data arrival time                                   1.02

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  j_r_reg_2_/CK (DFFHQX8TR)                0.00       0.90 r
  library setup time                      -0.05       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_r_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_r_reg_0_/CK (DFFHQX8TR)                0.00       0.00 r
  j_r_reg_0_/Q (DFFHQX8TR)                 0.28       0.28 r
  U2877/Y (NOR2X8TR)                       0.06       0.34 f
  U3448/Y (AOI2BB2X4TR)                    0.14       0.47 f
  U3572/Y (OR2X8TR)                        0.11       0.58 f
  U3503/Y (NAND2X8TR)                      0.07       0.65 r
  U3020/Y (NAND2X8TR)                      0.04       0.69 f
  U3493/Y (AOI21X4TR)                      0.09       0.78 r
  U3078/Y (XOR2X4TR)                       0.10       0.88 f
  U3447/Y (MXI2X4TR)                       0.09       0.97 r
  rdB_addr[3] (out)                        0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_w_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_0_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_0_/Q (DFFHQX8TR)                 0.20       0.20 r
  U3094/Y (XOR2X4TR)                       0.13       0.32 r
  U3847/Y (BUFX20TR)                       0.09       0.42 r
  U3562/Y (BUFX12TR)                       0.07       0.49 r
  U3531/Y (NAND3BX4TR)                     0.09       0.58 r
  U3760/Y (NAND2X4TR)                      0.08       0.66 f
  U3267/Y (NOR2X2TR)                       0.13       0.78 r
  U3627/Y (MXI2X4TR)                       0.07       0.85 f
  U2515/Y (NAND3X4TR)                      0.08       0.94 r
  U2865/Y (NAND3X4TR)                      0.05       0.98 f
  mem_addr2_reg_8_/D (DFFX4TR)             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr2_reg_8_/CK (DFFX4TR)            0.00       0.90 r
  library setup time                      -0.09       0.81
  data required time                                  0.81
  -----------------------------------------------------------
  data required time                                  0.81
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_reg_2_/CK (DFFX4TR)                    0.00       0.00 r
  j_reg_2_/QN (DFFX4TR)                    0.21       0.21 f
  U3809/Y (BUFX20TR)                       0.07       0.28 f
  U3633/CON (ACHCONX2TR)                   0.14       0.42 r
  U3022/Y (MXI2X4TR)                       0.07       0.50 f
  U3021/Y (XNOR2X4TR)                      0.07       0.57 r
  U3135/Y (XNOR2X4TR)                      0.09       0.66 r
  U3079/Y (XOR2X4TR)                       0.09       0.75 r
  U3078/Y (XOR2X4TR)                       0.13       0.88 f
  U3447/Y (MXI2X4TR)                       0.09       0.97 r
  rdB_addr[3] (out)                        0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: j_w_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr2_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  j_w_reg_3_/CK (DFFHQX8TR)                0.00       0.00 r
  j_w_reg_3_/Q (DFFHQX8TR)                 0.18       0.18 r
  U3505/Y (XOR2X4TR)                       0.11       0.29 r
  U3504/Y (XNOR2X4TR)                      0.12       0.41 f
  U3037/Y (INVX8TR)                        0.05       0.46 r
  U3659/Y (NAND3X8TR)                      0.06       0.52 f
  U3557/Y (NAND4X6TR)                      0.10       0.62 r
  U3388/Y (NAND3X8TR)                      0.09       0.70 f
  U4006/Y (OAI21X4TR)                      0.10       0.80 r
  U4007/Y (XNOR2X4TR)                      0.10       0.90 f
  U3125/Y (NAND2X6TR)                      0.05       0.95 r
  U3519/Y (NAND4X4TR)                      0.05       1.00 f
  mem_addr2_reg_7_/D (DFFHQX8TR)           0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  mem_addr2_reg_7_/CK (DFFHQX8TR)          0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: i_w_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_18 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CNN_controller     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_w_reg_1_/CK (DFFHQX8TR)                0.00       0.00 r
  i_w_reg_1_/Q (DFFHQX8TR)                 0.15       0.15 f
  U3821/Y (INVX16TR)                       0.08       0.23 r
  U3138/Y (INVX16TR)                       0.06       0.29 f
  U3361/Y (NAND2X8TR)                      0.06       0.34 r
  U3362/Y (NOR2X8TR)                       0.03       0.38 f
  U3675/Y (NAND3X8TR)                      0.07       0.45 r
  U3676/Y (INVX16TR)                       0.04       0.49 f
  U3358/Y (INVX4TR)                        0.06       0.55 r
  U3360/Y (NAND2X8TR)                      0.07       0.62 f
  U3345/Y (BUFX12TR)                       0.10       0.72 f
  U2614/Y (NOR2X4TR)                       0.11       0.83 r
  U3289/Y (INVX4TR)                        0.04       0.87 f
  U4250/Y (NOR2X4TR)                       0.07       0.95 r
  U3634/Y (MXI2X4TR)                       0.05       1.00 f
  R_18/D (DFFHQX8TR)                       0.00       1.00 f
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  R_18/CK (DFFHQX8TR)                      0.00       0.90 r
  library setup time                      -0.07       0.83
  data required time                                  0.83
  -----------------------------------------------------------
  data required time                                  0.83
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


1
