/*Wrapper Testbench for the CPU ALU Datapath*/

module Wrapper_tb(
    clk, regEnable, reset, opcode, ctrlA, ctrlB, inst, bus_output, flags_output
    );

    //Inputs
    reg clk, reset;
    reg [15:0] regEnable, inst;
    reg [3:0] ctrlA, ctrlB;
    reg [7:0] opcode;

    // Outputs
    wire [15:0] bus_output;
    wire [4:0] flags_output;

/*Instatiate the Unit Under Test (UUT)*/
    cpu_alu_datapath uut(
        .clk(clk),
        .regEnable(regEnable),
        .reset(reset),
        .opcode(opcode),
        .ctrlA(ctrlA),
        .ctrlB(ctrlB),
        .inst(inst),
        .bus_ouput(bus_output),
        .flags_output(flags_output),
    );

    initial begin

    //Initiatlize inputs
    //clk = ?
    reset = 0;
    regEnable = 0;
    inst = 0;
    ctrlA = 0;
    ctrlB = 0;
    opcode = 0;

    /*Add Stimulus here*/
    

    end

endmodule