;redcode
;assert 1
	SPL 0, <602
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @200
	SUB #372, @200
	SUB @0, @6
	JMN <3, 2
	SUB -207, <-120
	SUB -207, <-120
	SUB #72, @200
	ADD 30, 9
	ADD 30, 9
	MOV -207, <-120
	SUB @-127, 100
	MOV -207, <-120
	MOV -207, <-120
	CMP 12, @10
	JMN 0, <602
	JMN <3, #2
	CMP -207, <-120
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB 207, @120
	SUB 12, @10
	MOV @-127, 100
	CMP @0, @6
	JMP 270, 60
	JMP 7, @60
	SUB @127, 106
	MOV 270, 60
	SUB -207, <-120
	CMP @-847, 600
	JMZ @500, <602
	CMP -207, <-120
	SLT 12, @10
	MOV 270, 60
	CMP @-127, 100
	CMP 12, @10
	CMP 12, @10
	ADD 3, 28
	CMP -207, <-120
	SPL 0, <602
	SPL -4, <-602
	CMP -207, <-120
	CMP -207, <-120
