SITE_PIPS P14 OUSED:0 
SITE_PIPS N14 OUSED:0 
SITE_PIPS P18 OUSED:0 
SITE_PIPS N17 OUSED:0 
SITE_PIPS M17 OUSED:0 
SITE_PIPS M16 OUSED:0 
SITE_PIPS N16 OUSED:0 
SITE_PIPS N15 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS R17 OUSED:0 
SITE_PIPS P17 OUSED:0 
SITE_PIPS R15 OUSED:0 
SITE_PIPS P15 OUSED:0 
SITE_PIPS SLICE_X0Y72 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:AX DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS T15 OUSED:0 
SITE_PIPS T14 OUSED:0 
SITE_PIPS SLICE_X0Y71 SRUSEDMUX:IN CEUSEDMUX:1 COUTUSED:0 CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:AX DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS SLICE_X0Y70 SRUSEDMUX:IN CEUSEDMUX:1 COUTUSED:0 CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:AX DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS T16 OUSED:0 
SITE_PIPS R16 OUSED:0 
SITE_PIPS SLICE_X0Y69 PRECYINIT:0 SRUSEDMUX:IN CEUSEDMUX:1 COUTUSED:0 CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:O5 DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS V16 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS V15 OUSED:0 
SITE_PIPS U18 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS U17 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS V17 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS U16 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS U11 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS T11 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS V12 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS U12 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS V11 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS V10 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS V14 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS U14 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS U13 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS T13 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS T10 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS T9 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS R10 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
VCC_SOURCES 
GND_SOURCES 
LUT_RTS 
INTRASITE clk
INTERSITE clk_IBUF N15/I BUFGCTRL_X0Y0/I0 
ROUTE clk_IBUF LIOI3_X0Y77/LIOI3.LIOI_IBUF0->LIOI_I0 LIOI3_X0Y77/LIOI3.LIOI_I0->LIOI_ILOGIC0_D LIOI3_X0Y77/LIOI3.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_X0Y77/LIOI3.IOI_ILOGIC0_O->LIOI_I2GCLK_TOP0 HCLK_CMT_X8Y78/HCLK_CMT.HCLK_CMT_CCIO1->>HCLK_CMT_MUX_CLK_0 CLK_HROW_BOT_R_X78Y78/CLK_HROW_BOT_R.CLK_HROW_CK_IN_L0->>CLK_HROW_BOT_R_CK_BUFG_CASCO0 CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED0->>CLK_BUFG_BUFGCTRL0_I0
INTERSITE clk_IBUF_BUFG SLICE_X0Y70/CLK SLICE_X0Y69/CLK SLICE_X0Y71/CLK SLICE_X0Y72/CLK BUFGCTRL_X0Y0/O 
ROUTE clk_IBUF_BUFG CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL0_O->>CLK_BUFG_CK_GCLK0 CLK_BUFG_REBUF_X78Y90/CLK_BUFG_REBUF.CLK_BUFG_REBUF_R_CK_GCLK0_BOT<<->>CLK_BUFG_REBUF_R_CK_GCLK0_TOP CLK_HROW_BOT_R_X78Y78/CLK_HROW_BOT_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_BOT_R_X78Y78/CLK_HROW_BOT_R.CLK_HROW_CK_MUX_OUT_L8->>CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_BOT_R_X78Y78/CLK_HROW_BOT_R.CLK_HROW_CK_HCLK_OUT_L8->>CLK_HROW_CK_BUFHCLK_L8 HCLK_L_X11Y78/HCLK_L.HCLK_CK_BUFHCLK8->>HCLK_LEAF_CLK_B_BOTL5 INT_L_X2Y69/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y69/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y69/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y70/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y70/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y70/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y71/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y71/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y71/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y72/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y72/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y72/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK
INTRASITE clr
INTERSITE clr_IBUF SLICE_X0Y71/SR SLICE_X0Y72/SR U17/I SLICE_X0Y69/SR SLICE_X0Y70/SR 
ROUTE clr_IBUF LIOI3_X0Y65/LIOI3.LIOI_IBUF0->LIOI_I0 LIOI3_X0Y65/LIOI3.LIOI_I0->LIOI_ILOGIC0_D LIOI3_X0Y65/LIOI3.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_X0Y65/LIOI3.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y66/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y66/INT_L.LOGIC_OUTS_L18->>NE6BEG0 INT_L_X2Y70/INT_L.NE6END0->>WR1BEG1 INT_R_X1Y70/INT_R.WR1END1->>SR1BEG1 INT_R_X1Y69/INT_R.SR1END1->>ER1BEG2 INT_L_X2Y69/INT_L.ER1END2->>NR1BEG2 INT_L_X2Y70/INT_L.NR1END2->>NR1BEG2 INT_L_X2Y71/INT_L.NR1END2->>NR1BEG2 INT_L_X2Y72/INT_L.NR1END2->>CTRL_L1 CLBLL_L_X2Y72/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y71/INT_L.NR1END2->>CTRL_L1 CLBLL_L_X2Y71/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y70/INT_L.NR1END2->>CTRL_L1 CLBLL_L_X2Y70/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y69/INT_L.ER1END2->>CTRL_L1 CLBLL_L_X2Y69/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR
INTRASITE din[0]
INTRASITE din[10]
INTRASITE din[11]
INTRASITE din[12]
INTRASITE din[13]
INTRASITE din[14]
INTRASITE din[15]
INTRASITE din[1]
INTRASITE din[2]
INTRASITE din[3]
INTRASITE din[4]
INTRASITE din[5]
INTRASITE din[6]
INTRASITE din[7]
INTRASITE din[8]
INTRASITE din[9]
INTERSITE din_IBUF[0] SLICE_X0Y69/A5 R10/I 
ROUTE din_IBUF[0] LIOI3_SING_X0Y50/LIOI3_SING.LIOI_IBUF0->LIOI_I0 LIOI3_SING_X0Y50/LIOI3_SING.LIOI_I0->LIOI_ILOGIC0_D LIOI3_SING_X0Y50/LIOI3_SING.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_SING_X0Y50/LIOI3_SING.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y50/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y50/INT_L.LOGIC_OUTS_L18->>EE2BEG0 INT_L_X2Y50/INT_L.EE2END0->>NN6BEG0 INT_L_X2Y56/INT_L.NN6END0->>NN6BEG0 INT_L_X2Y62/INT_L.NN6END0->>NN6BEG0 INT_L_X2Y68/INT_L.NN6END0->>NR1BEG0 INT_L_X2Y69/INT_L.NR1END0->>IMUX_L8 CLBLL_L_X2Y69/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5
INTERSITE din_IBUF[10] U12/I SLICE_X0Y71/C4 
ROUTE din_IBUF[10] LIOI3_X0Y59/LIOI3.LIOI_IBUF0->LIOI_I0 LIOI3_X0Y59/LIOI3.LIOI_I0->LIOI_ILOGIC0_D LIOI3_X0Y59/LIOI3.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_X0Y59/LIOI3.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y60/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y60/INT_L.LOGIC_OUTS_L18->>NN6BEG0 INT_L_X0Y66/INT_L.NN6END0->>NN6BEG0 INT_L_X0Y72/INT_L.NN6END0->>EL1BEG_N3 INT_R_X1Y71/INT_R.EL1END3->>EL1BEG2 INT_L_X2Y71/INT_L.EL1END2->>IMUX_L28 CLBLL_L_X2Y71/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4
INTERSITE din_IBUF[11] SLICE_X0Y71/D2 U11/I 
ROUTE din_IBUF[11] LIOI3_X0Y61/LIOI3.LIOI_IBUF1->LIOI_I1 LIOI3_X0Y61/LIOI3.LIOI_I1->LIOI_ILOGIC1_D LIOI3_X0Y61/LIOI3.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_X0Y61/LIOI3.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y61/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y61/INT_L.LOGIC_OUTS_L18->>NN6BEG0 INT_L_X0Y67/INT_L.NN6END0->>NE6BEG0 INT_L_X2Y71/INT_L.NE6END0->>NL1BEG_N3 INT_L_X2Y71/INT_L.NL1BEG_N3->>IMUX_L45 CLBLL_L_X2Y71/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2
INTERSITE din_IBUF[12] T11/I SLICE_X0Y72/A1 
ROUTE din_IBUF[12] LIOI3_X0Y61/LIOI3.LIOI_IBUF0->LIOI_I0 LIOI3_X0Y61/LIOI3.LIOI_I0->LIOI_ILOGIC0_D LIOI3_X0Y61/LIOI3.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_X0Y61/LIOI3.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y62/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y62/INT_L.LOGIC_OUTS_L18->>NE6BEG0 INT_L_X2Y66/INT_L.NE6END0->>NN6BEG0 INT_L_X2Y72/INT_L.NN6END0->>NW2BEG0 INT_R_X1Y73/INT_R.NW2END0->>EL1BEG_N3 INT_L_X2Y72/INT_L.EL1END3->>IMUX_L7 CLBLL_L_X2Y72/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1
INTERSITE din_IBUF[13] SLICE_X0Y72/B3 V17/I 
ROUTE din_IBUF[13] LIOI3_TBYTETERM_X0Y63/LIOI3_TBYTETERM.LIOI_IBUF1->LIOI_I1 LIOI3_TBYTETERM_X0Y63/LIOI3_TBYTETERM.LIOI_I1->LIOI_ILOGIC1_D LIOI3_TBYTETERM_X0Y63/LIOI3_TBYTETERM.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_TBYTETERM_X0Y63/LIOI3_TBYTETERM.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y63/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y63/INT_L.LOGIC_OUTS_L18->>NE6BEG0 INT_L_X2Y67/INT_L.NE6END0->>NN6BEG0 INT_L_X2Y72/INT_L.NN6END_S1_0->>SR1BEG_S0 INT_L_X2Y72/INT_L.SR1BEG_S0->>IMUX_L17 CLBLL_L_X2Y72/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3
INTERSITE din_IBUF[14] U16/I SLICE_X0Y72/C1 
ROUTE din_IBUF[14] LIOI3_TBYTETERM_X0Y63/LIOI3_TBYTETERM.LIOI_IBUF0->LIOI_I0 LIOI3_TBYTETERM_X0Y63/LIOI3_TBYTETERM.LIOI_I0->LIOI_ILOGIC0_D LIOI3_TBYTETERM_X0Y63/LIOI3_TBYTETERM.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_TBYTETERM_X0Y63/LIOI3_TBYTETERM.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y64/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y64/INT_L.LOGIC_OUTS_L18->>NN6BEG0 INT_L_X0Y70/INT_L.NN6END0->>NN2BEG0 INT_L_X0Y72/INT_L.NN2END0->>EE2BEG0 INT_L_X2Y72/INT_L.EE2END0->>IMUX_L32 CLBLL_L_X2Y72/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1
INTERSITE din_IBUF[15] SLICE_X0Y72/D5 U18/I 
ROUTE din_IBUF[15] LIOI3_X0Y65/LIOI3.LIOI_IBUF1->LIOI_I1 LIOI3_X0Y65/LIOI3.LIOI_I1->LIOI_ILOGIC1_D LIOI3_X0Y65/LIOI3.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_X0Y65/LIOI3.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y65/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y65/INT_L.LOGIC_OUTS_L18->>NE2BEG0 INT_R_X1Y66/INT_R.NE2END0->>NN6BEG0 INT_R_X1Y72/INT_R.NN6END0->>EL1BEG_N3 INT_L_X2Y71/INT_L.EL1END3->>NR1BEG3 INT_L_X2Y72/INT_L.NR1END3->>IMUX_L47 CLBLL_L_X2Y72/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5
INTERSITE din_IBUF[1] T10/I SLICE_X0Y69/B3 
ROUTE din_IBUF[1] LIOI3_X0Y51/LIOI3.LIOI_IBUF1->LIOI_I1 LIOI3_X0Y51/LIOI3.LIOI_I1->LIOI_ILOGIC1_D LIOI3_X0Y51/LIOI3.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_X0Y51/LIOI3.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y51/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y51/INT_L.LOGIC_OUTS_L18->>NN6BEG0 INT_L_X0Y57/INT_L.NN6END0->>NN6BEG0 INT_L_X0Y63/INT_L.NN6END0->>NN6BEG0 INT_L_X0Y69/INT_L.NN6END0->>EE2BEG0 INT_L_X2Y69/INT_L.EE2END0->>IMUX_L17 CLBLL_L_X2Y69/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3
INTERSITE din_IBUF[2] T9/I SLICE_X0Y69/C4 
ROUTE din_IBUF[2] LIOI3_X0Y51/LIOI3.LIOI_IBUF0->LIOI_I0 LIOI3_X0Y51/LIOI3.LIOI_I0->LIOI_ILOGIC0_D LIOI3_X0Y51/LIOI3.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_X0Y51/LIOI3.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y52/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y52/INT_L.LOGIC_OUTS_L18->>NN6BEG0 INT_L_X0Y58/INT_L.NN6END0->>NN6BEG0 INT_L_X0Y64/INT_L.NN6END0->>NE6BEG0 INT_L_X2Y68/INT_L.NE6END0->>NL1BEG_N3 INT_L_X2Y68/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X2Y69/INT_L.NL1END2->>IMUX_L28 CLBLL_L_X2Y69/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4
INTERSITE din_IBUF[3] SLICE_X0Y69/D2 U13/I 
ROUTE din_IBUF[3] LIOI3_X0Y53/LIOI3.LIOI_IBUF1->LIOI_I1 LIOI3_X0Y53/LIOI3.LIOI_I1->LIOI_ILOGIC1_D LIOI3_X0Y53/LIOI3.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_X0Y53/LIOI3.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y53/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y53/INT_L.LOGIC_OUTS_L18->>NE6BEG0 INT_L_X2Y57/INT_L.NE6END0->>NN6BEG0 INT_L_X2Y63/INT_L.NN6END0->>NN6BEG0 INT_L_X2Y69/INT_L.NN6END0->>NL1BEG_N3 INT_L_X2Y69/INT_L.NL1BEG_N3->>IMUX_L45 CLBLL_L_X2Y69/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2
INTERSITE din_IBUF[4] T13/I SLICE_X0Y70/A1 
ROUTE din_IBUF[4] LIOI3_X0Y53/LIOI3.LIOI_IBUF0->LIOI_I0 LIOI3_X0Y53/LIOI3.LIOI_I0->LIOI_ILOGIC0_D LIOI3_X0Y53/LIOI3.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_X0Y53/LIOI3.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y54/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y54/INT_L.LOGIC_OUTS_L18->>NE6BEG0 INT_L_X2Y58/INT_L.NE6END0->>NN6BEG0 INT_L_X2Y64/INT_L.NN6END0->>NN6BEG0 INT_L_X2Y70/INT_L.NN6END0->>NW2BEG0 INT_R_X1Y71/INT_R.NW2END0->>EL1BEG_N3 INT_L_X2Y70/INT_L.EL1END3->>IMUX_L7 CLBLL_L_X2Y70/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1
INTERSITE din_IBUF[5] V14/I SLICE_X0Y70/B3 
ROUTE din_IBUF[5] LIOI3_X0Y55/LIOI3.LIOI_IBUF1->LIOI_I1 LIOI3_X0Y55/LIOI3.LIOI_I1->LIOI_ILOGIC1_D LIOI3_X0Y55/LIOI3.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_X0Y55/LIOI3.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y55/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y55/INT_L.LOGIC_OUTS_L18->>NE6BEG0 INT_L_X2Y59/INT_L.NE6END0->>NN6BEG0 INT_L_X2Y65/INT_L.NN6END0->>NN6BEG0 INT_L_X2Y70/INT_L.NN6END_S1_0->>SR1BEG_S0 INT_L_X2Y70/INT_L.SR1BEG_S0->>IMUX_L17 CLBLL_L_X2Y70/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3
INTERSITE din_IBUF[6] U14/I SLICE_X0Y70/C1 
ROUTE din_IBUF[6] LIOI3_X0Y55/LIOI3.LIOI_IBUF0->LIOI_I0 LIOI3_X0Y55/LIOI3.LIOI_I0->LIOI_ILOGIC0_D LIOI3_X0Y55/LIOI3.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_X0Y55/LIOI3.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y56/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y56/INT_L.LOGIC_OUTS_L18->>NE2BEG0 INT_R_X1Y57/INT_R.NE2END0->>NN6BEG0 INT_R_X1Y63/INT_R.NN6END0->>NN6BEG0 INT_R_X1Y69/INT_R.NN6END0->>NE2BEG0 INT_L_X2Y70/INT_L.NE2END0->>IMUX_L32 CLBLL_L_X2Y70/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1
INTERSITE din_IBUF[7] V11/I SLICE_X0Y70/D1 
ROUTE din_IBUF[7] LIOI3_TBYTESRC_X0Y57/LIOI3_TBYTESRC.LIOI_IBUF1->LIOI_I1 LIOI3_TBYTESRC_X0Y57/LIOI3_TBYTESRC.LIOI_I1->LIOI_ILOGIC1_D LIOI3_TBYTESRC_X0Y57/LIOI3_TBYTESRC.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_TBYTESRC_X0Y57/LIOI3_TBYTESRC.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y57/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y57/INT_L.LOGIC_OUTS_L18->>NE6BEG0 INT_L_X2Y61/INT_L.NE6END0->>NN6BEG0 INT_L_X2Y67/INT_L.NN6END0->>NR1BEG0 INT_L_X2Y68/INT_L.NR1END0->>NN2BEG0 INT_L_X2Y70/INT_L.NN2END0->>IMUX_L40 CLBLL_L_X2Y70/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1
INTERSITE din_IBUF[8] SLICE_X0Y71/A5 V10/I 
ROUTE din_IBUF[8] LIOI3_TBYTESRC_X0Y57/LIOI3_TBYTESRC.LIOI_IBUF0->LIOI_I0 LIOI3_TBYTESRC_X0Y57/LIOI3_TBYTESRC.LIOI_I0->LIOI_ILOGIC0_D LIOI3_TBYTESRC_X0Y57/LIOI3_TBYTESRC.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_TBYTESRC_X0Y57/LIOI3_TBYTESRC.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y58/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y58/INT_L.LOGIC_OUTS_L18->>NW6BEG0 INT_R_X1Y62/INT_R.NE6END0->>NN2BEG0 INT_R_X1Y64/INT_R.NN2END0->>NN6BEG0 INT_R_X1Y70/INT_R.NN6END0->>NE2BEG0 INT_L_X2Y71/INT_L.NE2END0->>IMUX_L8 CLBLL_L_X2Y71/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5
INTERSITE din_IBUF[9] SLICE_X0Y71/B3 V12/I 
ROUTE din_IBUF[9] LIOI3_X0Y59/LIOI3.LIOI_IBUF1->LIOI_I1 LIOI3_X0Y59/LIOI3.LIOI_I1->LIOI_ILOGIC1_D LIOI3_X0Y59/LIOI3.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_X0Y59/LIOI3.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y59/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y59/INT_L.LOGIC_OUTS_L18->>NN6BEG0 INT_L_X0Y65/INT_L.NN6END0->>NN6BEG0 INT_L_X0Y71/INT_L.NN6END0->>EE2BEG0 INT_L_X2Y71/INT_L.EE2END0->>IMUX_L17 CLBLL_L_X2Y71/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3
INTRASITE ld
INTERSITE ld_IBUF SLICE_X0Y69/A2 SLICE_X0Y69/C1 SLICE_X0Y71/D1 SLICE_X0Y70/C3 SLICE_X0Y70/A5 V16/I SLICE_X0Y71/B5 SLICE_X0Y72/C3 SLICE_X0Y72/A5 SLICE_X0Y71/A2 SLICE_X0Y71/C1 SLICE_X0Y69/D1 SLICE_X0Y70/D2 SLICE_X0Y72/D1 SLICE_X0Y70/B5 SLICE_X0Y69/B5 SLICE_X0Y72/B5 
ROUTE ld_IBUF LIOI3_X0Y67/LIOI3.LIOI_IBUF1->LIOI_I1 LIOI3_X0Y67/LIOI3.LIOI_I1->LIOI_ILOGIC1_D LIOI3_X0Y67/LIOI3.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_X0Y67/LIOI3.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y67/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y67/INT_L.LOGIC_OUTS_L18->>EE2BEG0 INT_L_X2Y67/INT_L.EE2END0->>NN2BEG0 INT_L_X2Y69/INT_L.NN2END0->>NR1BEG0 INT_L_X2Y70/INT_L.NR1END0->>IMUX_L8 CLBLL_L_X2Y70/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X2Y70/INT_L.NR1END0->>NR1BEG0 INT_L_X2Y71/INT_L.NR1END0->>IMUX_L24 CLBLL_L_X2Y71/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X2Y71/INT_L.NR1END0->>IMUX_L32 CLBLL_L_X2Y71/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X2Y71/INT_L.NR1END0->>IMUX_L40 CLBLL_L_X2Y71/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 INT_L_X2Y70/INT_L.NR1END0->>IMUX_L24 CLBLL_L_X2Y70/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X2Y70/INT_L.NR1END0->>NN2BEG0 INT_L_X2Y72/INT_L.NN2END0->>NL1BEG_N3 INT_L_X2Y72/INT_L.NL1BEG_N3->>IMUX_L22 CLBLL_L_X2Y72/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X2Y72/INT_L.NN2END0->>IMUX_L24 CLBLL_L_X2Y72/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X2Y71/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X2Y71/INT_L.SR1BEG_S0->>SS2BEG0 INT_L_X2Y69/INT_L.SS2END0->>IMUX_L2 CLBLL_L_X2Y69/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X2Y71/INT_L.SR1BEG_S0->>IMUX_L2 CLBLL_L_X2Y71/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X2Y72/INT_L.NN2END0->>IMUX_L8 CLBLL_L_X2Y72/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X2Y72/INT_L.NN2END0->>IMUX_L40 CLBLL_L_X2Y72/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 INT_L_X2Y70/INT_L.NR1END0->>NL1BEG_N3 INT_L_X2Y70/INT_L.NL1BEG_N3->>IMUX_L45 CLBLL_L_X2Y70/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 INT_L_X2Y70/INT_L.NL1BEG_N3->>IMUX_L22 CLBLL_L_X2Y70/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X2Y69/INT_L.NN2END0->>IMUX_L32 CLBLL_L_X2Y69/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X2Y69/INT_L.NN2END0->>IMUX_L24 CLBLL_L_X2Y69/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X2Y69/INT_L.NN2END0->>IMUX_L40 CLBLL_L_X2Y69/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1
INTRASITE q[0]
INTRASITE q[0]_i_2_n_0
INTRASITE q[0]_i_3_n_0
INTRASITE q[0]_i_4_n_0
INTRASITE q[0]_i_5_n_0
INTRASITE q[0]_i_6_n_0
INTRASITE q[10]
INTRASITE q[11]
INTRASITE q[12]
INTRASITE q[12]_i_2_n_0
INTRASITE q[12]_i_3_n_0
INTRASITE q[12]_i_4_n_0
INTRASITE q[12]_i_5_n_0
INTRASITE q[13]
INTRASITE q[14]
INTRASITE q[15]
INTRASITE q[1]
INTRASITE q[2]
INTRASITE q[3]
INTRASITE q[4]
INTRASITE q[4]_i_2_n_0
INTRASITE q[4]_i_3_n_0
INTRASITE q[4]_i_4_n_0
INTRASITE q[4]_i_5_n_0
INTRASITE q[5]
INTRASITE q[6]
INTRASITE q[7]
INTRASITE q[8]
INTRASITE q[8]_i_2_n_0
INTRASITE q[8]_i_3_n_0
INTRASITE q[8]_i_4_n_0
INTRASITE q[8]_i_5_n_0
INTRASITE q[9]
INTERSITE q_OBUF[0] SLICE_X0Y69/AQ SLICE_X0Y69/A3 V15/O 
ROUTE q_OBUF[0] CLBLL_L_X2Y69/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y69/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X2Y68/INT_L.SL1END0->>WW2BEG0 INT_L_X0Y68/INT_L.WW2END0->>IMUX_L34 LIOI3_X0Y67/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y67/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y67/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_L_X2Y69/INT_L.LOGIC_OUTS_L4->>IMUX_L1 CLBLL_L_X2Y69/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3
INTERSITE q_OBUF[10] SLICE_X0Y71/C2 SLICE_X0Y71/CQ M17/O 
ROUTE q_OBUF[10] CLBLL_L_X2Y71/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X2Y71/INT_L.LOGIC_OUTS_L6->>WW2BEG2 INT_L_X0Y71/INT_L.WW2END2->>NN6BEG3 INT_L_X0Y77/INT_L.NN6END3->>NL1BEG2 INT_L_X0Y78/INT_L.NL1END2->>NL1BEG1 INT_L_X0Y79/INT_L.NL1END1->>IMUX_L34 LIOI3_X0Y79/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y79/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y79/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X2Y71/INT_L.LOGIC_OUTS_L6->>IMUX_L29 CLBLL_L_X2Y71/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2
INTERSITE q_OBUF[11] SLICE_X0Y71/DQ M16/O SLICE_X0Y71/D3 
ROUTE q_OBUF[11] CLBLL_L_X2Y71/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X2Y71/INT_L.LOGIC_OUTS_L7->>NN6BEG3 INT_L_X2Y77/INT_L.NN6END3->>NW6BEG3 INT_L_X0Y81/INT_L.NW6END3->>SR1BEG3 INT_L_X0Y80/INT_L.SR1END3->>SR1BEG_S0 INT_L_X0Y80/INT_L.SR1BEG_S0->>IMUX_L34 LIOI3_X0Y79/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y79/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y79/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_L_X2Y71/INT_L.LOGIC_OUTS_L7->>IMUX_L38 CLBLL_L_X2Y71/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3
INTERSITE q_OBUF[12] SLICE_X0Y72/A3 SLICE_X0Y72/AQ P18/O 
ROUTE q_OBUF[12] CLBLL_L_X2Y72/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y72/INT_L.LOGIC_OUTS_L4->>NN6BEG0 INT_L_X2Y78/INT_L.NN6END0->>NW6BEG0 INT_L_X0Y81/INT_L.NW6END_S0_0->>SR1BEG_S0 INT_L_X0Y81/INT_L.SR1BEG_S0->>IMUX_L34 LIOI3_TBYTESRC_X0Y81/LIOI3_TBYTESRC.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y81/LIOI3_TBYTESRC.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y81/LIOI3_TBYTESRC.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X2Y72/INT_L.LOGIC_OUTS_L4->>IMUX_L1 CLBLL_L_X2Y72/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3
INTERSITE q_OBUF[13] N17/O SLICE_X0Y72/B2 SLICE_X0Y72/BQ 
ROUTE q_OBUF[13] CLBLL_L_X2Y72/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y72/INT_L.LOGIC_OUTS_L5->>NN6BEG1 INT_L_X2Y78/INT_L.NN6END1->>NW6BEG1 INT_L_X0Y82/INT_L.NW6END1->>WW2BEG0 INT_R_X1Y82/INT_R.EE2END0->>WR1BEG1 INT_L_X0Y82/INT_L.WR1END1->>IMUX_L34 LIOI3_TBYTESRC_X0Y81/LIOI3_TBYTESRC.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y81/LIOI3_TBYTESRC.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y81/LIOI3_TBYTESRC.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_L_X2Y72/INT_L.LOGIC_OUTS_L5->>IMUX_L18 CLBLL_L_X2Y72/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2
INTERSITE q_OBUF[14] SLICE_X0Y72/CQ SLICE_X0Y72/C2 P14/O 
ROUTE q_OBUF[14] CLBLL_L_X2Y72/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X2Y72/INT_L.LOGIC_OUTS_L6->>NN6BEG2 INT_L_X2Y78/INT_L.NN6END2->>NW6BEG2 INT_L_X0Y82/INT_L.NW6END2->>NL1BEG1 INT_L_X0Y83/INT_L.NL1END1->>IMUX_L34 LIOI3_X0Y83/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y83/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y83/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X2Y72/INT_L.LOGIC_OUTS_L6->>IMUX_L29 CLBLL_L_X2Y72/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2
INTERSITE q_OBUF[15] SLICE_X0Y72/DQ N14/O SLICE_X0Y72/D3 
ROUTE q_OBUF[15] CLBLL_L_X2Y72/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X2Y72/INT_L.LOGIC_OUTS_L7->>NN6BEG3 INT_L_X2Y78/INT_L.NN6END3->>NW6BEG3 INT_L_X0Y82/INT_L.NW6END3->>NL1BEG2 INT_L_X0Y83/INT_L.NL1END2->>NL1BEG1 INT_L_X0Y84/INT_L.NL1END1->>IMUX_L34 LIOI3_X0Y83/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y83/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y83/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_L_X2Y72/INT_L.LOGIC_OUTS_L7->>IMUX_L38 CLBLL_L_X2Y72/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3
INTERSITE q_OBUF[1] SLICE_X0Y69/BQ T16/O SLICE_X0Y69/B2 
ROUTE q_OBUF[1] CLBLL_L_X2Y69/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y69/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_L_X0Y69/INT_L.WW2END1->>FAN_ALT7 INT_L_X0Y69/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X0Y69/INT_L.FAN_BOUNCE7->>IMUX_L34 LIOI3_TBYTESRC_X0Y69/LIOI3_TBYTESRC.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y69/LIOI3_TBYTESRC.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y69/LIOI3_TBYTESRC.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X2Y69/INT_L.LOGIC_OUTS_L5->>IMUX_L18 CLBLL_L_X2Y69/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2
INTERSITE q_OBUF[2] SLICE_X0Y69/CQ R16/O SLICE_X0Y69/C2 
ROUTE q_OBUF[2] CLBLL_L_X2Y69/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X2Y69/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X1Y69/INT_R.WR1END3->>WL1BEG1 INT_L_X0Y69/INT_L.WL1END1->>NL1BEG1 INT_L_X0Y70/INT_L.NL1END1->>IMUX_L34 LIOI3_TBYTESRC_X0Y69/LIOI3_TBYTESRC.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y69/LIOI3_TBYTESRC.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y69/LIOI3_TBYTESRC.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_L_X2Y69/INT_L.LOGIC_OUTS_L6->>IMUX_L29 CLBLL_L_X2Y69/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2
INTERSITE q_OBUF[3] T15/O SLICE_X0Y69/D3 SLICE_X0Y69/DQ 
ROUTE q_OBUF[3] CLBLL_L_X2Y69/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X2Y69/INT_L.LOGIC_OUTS_L7->>NW2BEG3 INT_R_X1Y70/INT_R.NW2END3->>WL1BEG1 INT_L_X0Y70/INT_L.WL1END1->>NL1BEG1 INT_L_X0Y71/INT_L.NL1END1->>IMUX_L34 LIOI3_X0Y71/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y71/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y71/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X2Y69/INT_L.LOGIC_OUTS_L7->>IMUX_L38 CLBLL_L_X2Y69/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3
INTERSITE q_OBUF[4] SLICE_X0Y70/AQ SLICE_X0Y70/A3 T14/O 
ROUTE q_OBUF[4] CLBLL_L_X2Y70/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y70/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_L_X0Y70/INT_L.WW2END0->>NN2BEG1 INT_L_X0Y72/INT_L.NN2END1->>IMUX_L34 LIOI3_X0Y71/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y71/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y71/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_L_X2Y70/INT_L.LOGIC_OUTS_L4->>IMUX_L1 CLBLL_L_X2Y70/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3
INTERSITE q_OBUF[5] SLICE_X0Y70/BQ R15/O SLICE_X0Y70/B2 
ROUTE q_OBUF[5] CLBLL_L_X2Y70/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y70/INT_L.LOGIC_OUTS_L5->>IMUX_L18 CLBLL_L_X2Y70/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X2Y70/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_L_X0Y70/INT_L.WW2END1->>NN2BEG2 INT_L_X0Y72/INT_L.NN2END2->>NL1BEG1 INT_L_X0Y73/INT_L.NL1END1->>IMUX_L34 LIOI3_X0Y73/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y73/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y73/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE q_OBUF[6] P15/O SLICE_X0Y70/CQ SLICE_X0Y70/C2 
ROUTE q_OBUF[6] CLBLL_L_X2Y70/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X2Y70/INT_L.LOGIC_OUTS_L6->>NW6BEG2 INT_L_X0Y74/INT_L.NW6END2->>SW2BEG1 INT_L_X0Y73/INT_L.SE2END1->>NR1BEG1 INT_L_X0Y74/INT_L.NR1END1->>IMUX_L34 LIOI3_X0Y73/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y73/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y73/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_L_X2Y70/INT_L.LOGIC_OUTS_L6->>IMUX_L29 CLBLL_L_X2Y70/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2
INTERSITE q_OBUF[7] R17/O SLICE_X0Y70/D3 SLICE_X0Y70/DQ 
ROUTE q_OBUF[7] CLBLL_L_X2Y70/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X2Y70/INT_L.LOGIC_OUTS_L7->>NW6BEG3 INT_L_X0Y74/INT_L.NW6END3->>WL1BEG1 INT_L_X0Y74/INT_L.EL1END1->>NR1BEG1 INT_L_X0Y75/INT_L.NR1END1->>IMUX_L34 LIOI3_X0Y75/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y75/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y75/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X2Y70/INT_L.LOGIC_OUTS_L7->>IMUX_L38 CLBLL_L_X2Y70/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3
INTERSITE q_OBUF[8] SLICE_X0Y71/AQ P17/O SLICE_X0Y71/A3 
ROUTE q_OBUF[8] CLBLL_L_X2Y71/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y71/INT_L.LOGIC_OUTS_L4->>NW6BEG0 INT_L_X0Y75/INT_L.NW6END0->>NE2BEG0 INT_R_X1Y76/INT_R.NE2END0->>WR1BEG1 INT_L_X0Y76/INT_L.WR1END1->>IMUX_L34 LIOI3_X0Y75/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y75/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y75/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_L_X2Y71/INT_L.LOGIC_OUTS_L4->>IMUX_L1 CLBLL_L_X2Y71/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3
INTERSITE q_OBUF[9] SLICE_X0Y71/BQ N16/O SLICE_X0Y71/B2 
ROUTE q_OBUF[9] CLBLL_L_X2Y71/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y71/INT_L.LOGIC_OUTS_L5->>NN6BEG1 INT_L_X2Y77/INT_L.NN6END1->>WW2BEG0 INT_L_X0Y77/INT_L.WW2END0->>IMUX_L34 LIOI3_X0Y77/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y77/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y77/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X2Y71/INT_L.LOGIC_OUTS_L5->>IMUX_L18 CLBLL_L_X2Y71/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2
INTERSITE q_reg[0]_i_1_n_0 SLICE_X0Y70/CIN SLICE_X0Y69/COUT 
ROUTE q_reg[0]_i_1_n_0 CLBLL_L_X2Y69/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N
INTRASITE q_reg[0]_i_1_n_4
INTRASITE q_reg[0]_i_1_n_5
INTRASITE q_reg[0]_i_1_n_6
INTRASITE q_reg[0]_i_1_n_7
INTRASITE q_reg[12]_i_1_n_4
INTRASITE q_reg[12]_i_1_n_5
INTRASITE q_reg[12]_i_1_n_6
INTRASITE q_reg[12]_i_1_n_7
INTERSITE q_reg[4]_i_1_n_0 SLICE_X0Y70/COUT SLICE_X0Y71/CIN 
ROUTE q_reg[4]_i_1_n_0 CLBLL_L_X2Y70/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N
INTRASITE q_reg[4]_i_1_n_4
INTRASITE q_reg[4]_i_1_n_5
INTRASITE q_reg[4]_i_1_n_6
INTRASITE q_reg[4]_i_1_n_7
INTERSITE q_reg[8]_i_1_n_0 SLICE_X0Y71/COUT SLICE_X0Y72/CIN 
ROUTE q_reg[8]_i_1_n_0 CLBLL_L_X2Y71/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N
INTRASITE q_reg[8]_i_1_n_4
INTRASITE q_reg[8]_i_1_n_5
INTRASITE q_reg[8]_i_1_n_6
INTRASITE q_reg[8]_i_1_n_7
INTERSITE GND SLICE_X0Y71/AX SLICE_X0Y69/BX SLICE_X0Y70/BX SLICE_X0Y70/DX SLICE_X0Y71/CX SLICE_X0Y72/BX SLICE_X0Y69/DX SLICE_X0Y72/DX SLICE_X0Y70/AX SLICE_X0Y70/CX SLICE_X0Y71/BX SLICE_X0Y72/AX SLICE_X0Y69/CX SLICE_X0Y71/DX SLICE_X0Y72/CX
VCC INT_L_X2Y69/INT_L.VCC_WIRE->>IMUX_L4 CLBLL_L_X2Y69/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6
START_WIRES INT_L_X2Y69/VCC_WIRE
GND INT_L_X2Y72/INT_L.GND_WIRE->>GFAN1 INT_L_X2Y72/INT_L.GFAN1->>BYP_ALT6 INT_L_X2Y72/INT_L.BYP_ALT6->>BYP_L6 CLBLL_L_X2Y72/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX INT_L_X2Y72/INT_L.GFAN1->>BYP_ALT3 INT_L_X2Y72/INT_L.BYP_ALT3->>BYP_L3 CLBLL_L_X2Y72/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX INT_L_X2Y72/INT_L.GND_WIRE->>GFAN0 INT_L_X2Y72/INT_L.GFAN0->>BYP_ALT4 INT_L_X2Y72/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X2Y72/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX INT_L_X2Y72/INT_L.GFAN0->>BYP_ALT1 INT_L_X2Y72/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X2Y72/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX INT_L_X2Y71/INT_L.GND_WIRE->>GFAN1 INT_L_X2Y71/INT_L.GFAN1->>BYP_ALT6 INT_L_X2Y71/INT_L.BYP_ALT6->>BYP_L6 CLBLL_L_X2Y71/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX INT_L_X2Y71/INT_L.GFAN1->>BYP_ALT3 INT_L_X2Y71/INT_L.BYP_ALT3->>BYP_L3 CLBLL_L_X2Y71/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX INT_L_X2Y71/INT_L.GND_WIRE->>GFAN0 INT_L_X2Y71/INT_L.GFAN0->>BYP_ALT4 INT_L_X2Y71/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X2Y71/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX INT_L_X2Y71/INT_L.GFAN0->>BYP_ALT1 INT_L_X2Y71/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X2Y71/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX INT_L_X2Y70/INT_L.GND_WIRE->>GFAN1 INT_L_X2Y70/INT_L.GFAN1->>BYP_ALT6 INT_L_X2Y70/INT_L.BYP_ALT6->>BYP_L6 CLBLL_L_X2Y70/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX INT_L_X2Y70/INT_L.GFAN1->>BYP_ALT3 INT_L_X2Y70/INT_L.BYP_ALT3->>BYP_L3 CLBLL_L_X2Y70/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX INT_L_X2Y70/INT_L.GND_WIRE->>GFAN0 INT_L_X2Y70/INT_L.GFAN0->>BYP_ALT4 INT_L_X2Y70/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X2Y70/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX INT_L_X2Y70/INT_L.GFAN0->>BYP_ALT1 INT_L_X2Y70/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X2Y70/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX INT_L_X2Y69/INT_L.GND_WIRE->>GFAN1 INT_L_X2Y69/INT_L.GFAN1->>BYP_ALT6 INT_L_X2Y69/INT_L.BYP_ALT6->>BYP_L6 CLBLL_L_X2Y69/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX INT_L_X2Y69/INT_L.GFAN1->>BYP_ALT3 INT_L_X2Y69/INT_L.BYP_ALT3->>BYP_L3 CLBLL_L_X2Y69/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX INT_L_X2Y69/INT_L.GND_WIRE->>GFAN0 INT_L_X2Y69/INT_L.GFAN0->>BYP_ALT4 INT_L_X2Y69/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X2Y69/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX
START_WIRES INT_L_X2Y72/GND_WIRE INT_L_X2Y71/GND_WIRE INT_L_X2Y70/GND_WIRE INT_L_X2Y69/GND_WIRE
