###############################################################
#  Generated by:      Cadence Innovus 17.16-s058_1
#  OS:                Linux x86_64(Host ID krishna-srv2.ece.gatech.edu)
#  Generated on:      Fri Apr 16 06:46:53 2021
#  Design:            crossbar_one_hot_seq
#  Command:           place_opt_design
###############################################################
Path 1: VIOLATED Setup Check with Pin o_data_bus_reg_reg_36_/CP 
Endpoint:   o_data_bus_reg_reg_36_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.148
= Slack Time                   -0.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |         Cell          | Delay | Arrival | Required | 
     |                                          |      |                                   |                       |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+-----------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                       |       |   0.000 |   -0.012 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT     | 0.000 |   0.000 |   -0.012 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT     | 0.038 |   0.038 |    0.026 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT     | 0.000 |   0.038 |    0.026 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT     | 0.007 |   0.045 |    0.033 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT   | 0.001 |   0.046 |    0.034 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT   | 0.009 |   0.055 |    0.043 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT    | 0.000 |   0.055 |    0.043 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT    | 0.023 |   0.078 |    0.066 | 
     | placeopt_FE_RC_272_0/A1                  |  v   | FE_RN_23                          | NR3D8BWP30P140LVT     | 0.003 |   0.081 |    0.069 | 
     | placeopt_FE_RC_272_0/ZN                  |  ^   | n1765                             | NR3D8BWP30P140LVT     | 0.015 |   0.096 |    0.084 | 
     | placeopt_FE_OCPC526_n1765/I              |  ^   | n1765                             | BUFFD12BWP30P140LVT   | 0.004 |   0.100 |    0.088 | 
     | placeopt_FE_OCPC526_n1765/Z              |  ^   | FE_OFN2396_n                      | BUFFD12BWP30P140LVT   | 0.017 |   0.117 |    0.105 | 
     | U2306/B1                                 |  ^   | FE_OFN2396_n                      | AOI22D1P5BWP30P140LVT | 0.005 |   0.123 |    0.111 | 
     | U2306/ZN                                 |  v   | n1870                             | AOI22D1P5BWP30P140LVT | 0.013 |   0.136 |    0.124 | 
     | placeopt_FE_RC_520_0/A2                  |  v   | n1870                             | ND4D1BWP30P140LVT     | 0.000 |   0.136 |    0.124 | 
     | placeopt_FE_RC_520_0/ZN                  |  ^   | N993                              | ND4D1BWP30P140LVT     | 0.012 |   0.148 |    0.136 | 
     | o_data_bus_reg_reg_36_/D                 |  ^   | N993                              | DFQD1BWP30P140LVT     | 0.000 |   0.148 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.012 | 
     | o_data_bus_reg_reg_36_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.012 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin o_data_bus_reg_reg_40_/CP 
Endpoint:   o_data_bus_reg_reg_40_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.148
= Slack Time                   -0.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |         Cell          | Delay | Arrival | Required | 
     |                                          |      |                                   |                       |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+-----------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                       |       |   0.000 |   -0.012 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT     | 0.000 |   0.000 |   -0.012 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT     | 0.038 |   0.038 |    0.026 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT     | 0.000 |   0.038 |    0.027 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT     | 0.007 |   0.045 |    0.033 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT   | 0.001 |   0.046 |    0.034 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT   | 0.009 |   0.055 |    0.043 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT    | 0.000 |   0.055 |    0.043 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT    | 0.023 |   0.078 |    0.066 | 
     | placeopt_FE_RC_272_0/A1                  |  v   | FE_RN_23                          | NR3D8BWP30P140LVT     | 0.003 |   0.081 |    0.069 | 
     | placeopt_FE_RC_272_0/ZN                  |  ^   | n1765                             | NR3D8BWP30P140LVT     | 0.015 |   0.096 |    0.084 | 
     | placeopt_FE_OCPC526_n1765/I              |  ^   | n1765                             | BUFFD12BWP30P140LVT   | 0.004 |   0.100 |    0.088 | 
     | placeopt_FE_OCPC526_n1765/Z              |  ^   | FE_OFN2396_n                      | BUFFD12BWP30P140LVT   | 0.017 |   0.117 |    0.105 | 
     | U2287/B1                                 |  ^   | FE_OFN2396_n                      | AOI22D1P5BWP30P140LVT | 0.005 |   0.123 |    0.111 | 
     | U2287/ZN                                 |  v   | n1853                             | AOI22D1P5BWP30P140LVT | 0.013 |   0.136 |    0.124 | 
     | placeopt_FE_RC_253_0/A1                  |  v   | n1853                             | ND4D1BWP30P140LVT     | 0.000 |   0.136 |    0.124 | 
     | placeopt_FE_RC_253_0/ZN                  |  ^   | N997                              | ND4D1BWP30P140LVT     | 0.011 |   0.148 |    0.136 | 
     | o_data_bus_reg_reg_40_/D                 |  ^   | N997                              | DFQD1BWP30P140LVT     | 0.000 |   0.148 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.012 | 
     | o_data_bus_reg_reg_40_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.012 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin o_data_bus_reg_reg_86_/CP 
Endpoint:   o_data_bus_reg_reg_86_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_10_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.147
= Slack Time                   -0.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell           | Delay | Arrival | Required | 
     |                                           |      |                                    |                         |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                         |       |   0.000 |   -0.011 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/CP |  ^   | clk                                | DFQD4BWP30P140LVT       | 0.000 |   0.000 |   -0.011 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/Q  |  v   | input_shift_def_4__i_cmd_shift[10] | DFQD4BWP30P140LVT       | 0.040 |   0.040 |    0.029 | 
     | U2534/I                                   |  v   | input_shift_def_4__i_cmd_shift[10] | INVD4BWP30P140LVT       | 0.000 |   0.040 |    0.029 | 
     | U2534/ZN                                  |  ^   | n2096                              | INVD4BWP30P140LVT       | 0.007 |   0.048 |    0.036 | 
     | placeopt_FE_RC_284_0/A2                   |  ^   | n2096                              | CKND2D8BWP30P140LVT     | 0.000 |   0.048 |    0.037 | 
     | placeopt_FE_RC_284_0/ZN                   |  v   | n2088                              | CKND2D8BWP30P140LVT     | 0.007 |   0.055 |    0.044 | 
     | U2556/A1                                  |  v   | n2088                              | NR2OPTPAD2BWP30P140LVT  | 0.000 |   0.056 |    0.044 | 
     | U2556/ZN                                  |  ^   | n2089                              | NR2OPTPAD2BWP30P140LVT  | 0.011 |   0.066 |    0.055 | 
     | U2557/A2                                  |  ^   | n2089                              | CKND2D8BWP30P140LVT     | 0.000 |   0.066 |    0.055 | 
     | U2557/ZN                                  |  v   | n2094                              | CKND2D8BWP30P140LVT     | 0.012 |   0.079 |    0.067 | 
     | U2559/A1                                  |  v   | n2094                              | NR2OPTPAD16BWP30P140LVT | 0.002 |   0.081 |    0.069 | 
     | U2559/ZN                                  |  ^   | n2095                              | NR2OPTPAD16BWP30P140LVT | 0.013 |   0.094 |    0.082 | 
     | U2680/B1                                  |  ^   | n2095                              | AOI22D6BWP30P140LVT     | 0.023 |   0.116 |    0.105 | 
     | U2680/ZN                                  |  v   | n2199                              | AOI22D6BWP30P140LVT     | 0.018 |   0.135 |    0.123 | 
     | placeopt_FE_RC_844_0/A4                   |  v   | n2199                              | ND4D3BWP30P140LVT       | 0.000 |   0.135 |    0.124 | 
     | placeopt_FE_RC_844_0/ZN                   |  ^   | N1485                              | ND4D3BWP30P140LVT       | 0.012 |   0.147 |    0.136 | 
     | o_data_bus_reg_reg_86_/D                  |  ^   | N1485                              | DFQD2BWP30P140LVT       | 0.000 |   0.147 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.011 | 
     | o_data_bus_reg_reg_86_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.011 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin o_data_bus_reg_reg_45_/CP 
Endpoint:   o_data_bus_reg_reg_45_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.147
= Slack Time                   -0.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.011 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.011 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.027 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.027 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.034 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.035 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.044 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.044 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.066 | 
     | U1892/A1                                 |  v   | FE_RN_23                          | NR3D6BWP30P140LVT   | 0.003 |   0.081 |    0.069 | 
     | U1892/ZN                                 |  ^   | n1733                             | NR3D6BWP30P140LVT   | 0.013 |   0.093 |    0.082 | 
     | placeopt_FE_OCPC605_n1733/I              |  ^   | n1733                             | BUFFD12BWP30P140LVT | 0.001 |   0.094 |    0.082 | 
     | placeopt_FE_OCPC605_n1733/Z              |  ^   | FE_OFN246_n1733                   | BUFFD12BWP30P140LVT | 0.015 |   0.108 |    0.097 | 
     | U2262/B1                                 |  ^   | FE_OFN246_n1733                   | AOI22D2BWP30P140LVT | 0.011 |   0.119 |    0.108 | 
     | U2262/ZN                                 |  v   | n1833                             | AOI22D2BWP30P140LVT | 0.016 |   0.135 |    0.124 | 
     | placeopt_FE_RC_521_0/A2                  |  v   | n1833                             | ND4D2BWP30P140LVT   | 0.000 |   0.135 |    0.124 | 
     | placeopt_FE_RC_521_0/ZN                  |  ^   | N1002                             | ND4D2BWP30P140LVT   | 0.012 |   0.147 |    0.136 | 
     | o_data_bus_reg_reg_45_/D                 |  ^   | N1002                             | DFQD1BWP30P140LVT   | 0.000 |   0.147 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.011 | 
     | o_data_bus_reg_reg_45_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.011 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin o_data_bus_reg_reg_39_/CP 
Endpoint:   o_data_bus_reg_reg_39_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.015
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.135
- Arrival Time                  0.146
= Slack Time                   -0.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.011 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.011 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.027 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.028 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.034 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.035 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.044 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.044 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.067 | 
     | placeopt_FE_RC_272_0/A1                  |  v   | FE_RN_23                          | NR3D8BWP30P140LVT   | 0.003 |   0.081 |    0.070 | 
     | placeopt_FE_RC_272_0/ZN                  |  ^   | n1765                             | NR3D8BWP30P140LVT   | 0.015 |   0.096 |    0.085 | 
     | placeopt_FE_OCPC526_n1765/I              |  ^   | n1765                             | BUFFD12BWP30P140LVT | 0.004 |   0.100 |    0.089 | 
     | placeopt_FE_OCPC526_n1765/Z              |  ^   | FE_OFN2396_n                      | BUFFD12BWP30P140LVT | 0.017 |   0.117 |    0.106 | 
     | placeopt_FE_RC_1115_0/A1                 |  ^   | FE_OFN2396_n                      | AOI22D2BWP30P140LVT | 0.006 |   0.123 |    0.112 | 
     | placeopt_FE_RC_1115_0/ZN                 |  v   | n1857                             | AOI22D2BWP30P140LVT | 0.010 |   0.133 |    0.122 | 
     | placeopt_FE_RC_737_0/A1                  |  v   | n1857                             | ND4D1BWP30P140LVT   | 0.000 |   0.133 |    0.122 | 
     | placeopt_FE_RC_737_0/ZN                  |  ^   | N996                              | ND4D1BWP30P140LVT   | 0.013 |   0.146 |    0.135 | 
     | o_data_bus_reg_reg_39_/D                 |  ^   | N996                              | DFQD1BWP30P140LVT   | 0.000 |   0.146 |    0.135 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.011 | 
     | o_data_bus_reg_reg_39_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.011 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin o_data_bus_reg_reg_24_/CP 
Endpoint:   o_data_bus_reg_reg_24_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_48_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.015
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.135
- Arrival Time                  0.146
= Slack Time                   -0.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell          | Delay | Arrival | Required | 
     |                                           |      |                                    |                        |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                        |       |   0.000 |   -0.011 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/CP |  ^   | clk                                | DFQD4BWP30P140LVT      | 0.000 |   0.000 |   -0.011 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/Q  |  v   | input_shift_def_4__i_cmd_shift[48] | DFQD4BWP30P140LVT      | 0.039 |   0.039 |    0.028 | 
     | placeopt_FE_RC_971_0/A2                   |  v   | input_shift_def_4__i_cmd_shift[48] | NR2OPTPAD2BWP30P140LVT | 0.000 |   0.039 |    0.028 | 
     | placeopt_FE_RC_971_0/ZN                   |  ^   | FE_RN_261_0                        | NR2OPTPAD2BWP30P140LVT | 0.009 |   0.048 |    0.037 | 
     | placeopt_FE_RC_972_0/I                    |  ^   | FE_RN_261_0                        | CKND2BWP30P140LVT      | 0.000 |   0.048 |    0.037 | 
     | placeopt_FE_RC_972_0/ZN                   |  v   | n1896                              | CKND2BWP30P140LVT      | 0.009 |   0.057 |    0.046 | 
     | placeopt_FE_RC_245_0/A1                   |  v   | n1896                              | NR2OPTPAD8BWP30P140LVT | 0.000 |   0.057 |    0.046 | 
     | placeopt_FE_RC_245_0/ZN                   |  ^   | n1906                              | NR2OPTPAD8BWP30P140LVT | 0.010 |   0.067 |    0.056 | 
     | U1826/A1                                  |  ^   | n1906                              | CKND2D8BWP30P140LVT    | 0.000 |   0.067 |    0.056 | 
     | U1826/ZN                                  |  v   | n1898                              | CKND2D8BWP30P140LVT    | 0.009 |   0.076 |    0.066 | 
     | U2349/B1                                  |  v   | n1898                              | INR2D8BWP30P140LVT     | 0.001 |   0.077 |    0.066 | 
     | U2349/ZN                                  |  ^   | n2974                              | INR2D8BWP30P140LVT     | 0.014 |   0.091 |    0.080 | 
     | placeopt_FE_OCPC565_n2974/I               |  ^   | n2974                              | BUFFD12BWP30P140LVT    | 0.004 |   0.094 |    0.083 | 
     | placeopt_FE_OCPC565_n2974/Z               |  ^   | FE_OCPN2745_n2974                  | BUFFD12BWP30P140LVT    | 0.017 |   0.112 |    0.101 | 
     | U2475/B1                                  |  ^   | FE_OCPN2745_n2974                  | AOI22D6BWP30P140LVT    | 0.006 |   0.117 |    0.107 | 
     | U2475/ZN                                  |  v   | n2017                              | AOI22D6BWP30P140LVT    | 0.013 |   0.130 |    0.119 | 
     | U2477/A3                                  |  v   | n2017                              | ND4D1BWP30P140LVT      | 0.000 |   0.130 |    0.120 | 
     | U2477/ZN                                  |  ^   | N539                               | ND4D1BWP30P140LVT      | 0.016 |   0.146 |    0.135 | 
     | o_data_bus_reg_reg_24_/D                  |  ^   | N539                               | DFQD1BWP30P140LVT      | 0.000 |   0.146 |    0.135 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.011 | 
     | o_data_bus_reg_reg_24_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.011 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin o_data_bus_reg_reg_53_/CP 
Endpoint:   o_data_bus_reg_reg_53_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.146
= Slack Time                   -0.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.011 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.011 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.028 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.028 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.035 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.035 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.044 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.044 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.067 | 
     | U1892/A1                                 |  v   | FE_RN_23                          | NR3D6BWP30P140LVT   | 0.003 |   0.081 |    0.070 | 
     | U1892/ZN                                 |  ^   | n1733                             | NR3D6BWP30P140LVT   | 0.013 |   0.093 |    0.082 | 
     | placeopt_FE_OCPC605_n1733/I              |  ^   | n1733                             | BUFFD12BWP30P140LVT | 0.001 |   0.094 |    0.083 | 
     | placeopt_FE_OCPC605_n1733/Z              |  ^   | FE_OFN246_n1733                   | BUFFD12BWP30P140LVT | 0.015 |   0.108 |    0.098 | 
     | U2222/B1                                 |  ^   | FE_OFN246_n1733                   | AOI22D4BWP30P140LVT | 0.012 |   0.120 |    0.109 | 
     | U2222/ZN                                 |  v   | n1801                             | AOI22D4BWP30P140LVT | 0.015 |   0.134 |    0.124 | 
     | placeopt_FE_RC_294_0/A3                  |  v   | n1801                             | ND4D2BWP30P140LVT   | 0.000 |   0.135 |    0.124 | 
     | placeopt_FE_RC_294_0/ZN                  |  ^   | N1010                             | ND4D2BWP30P140LVT   | 0.012 |   0.146 |    0.136 | 
     | o_data_bus_reg_reg_53_/D                 |  ^   | N1010                             | DFQD1BWP30P140LVT   | 0.000 |   0.146 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.011 | 
     | o_data_bus_reg_reg_53_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.011 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin o_data_bus_reg_reg_46_/CP 
Endpoint:   o_data_bus_reg_reg_46_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.146
= Slack Time                   -0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.028 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.028 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.035 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.036 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.044 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.045 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.067 | 
     | U1892/A1                                 |  v   | FE_RN_23                          | NR3D6BWP30P140LVT   | 0.003 |   0.081 |    0.070 | 
     | U1892/ZN                                 |  ^   | n1733                             | NR3D6BWP30P140LVT   | 0.013 |   0.093 |    0.083 | 
     | placeopt_FE_OCPC605_n1733/I              |  ^   | n1733                             | BUFFD12BWP30P140LVT | 0.001 |   0.094 |    0.083 | 
     | placeopt_FE_OCPC605_n1733/Z              |  ^   | FE_OFN246_n1733                   | BUFFD12BWP30P140LVT | 0.015 |   0.108 |    0.098 | 
     | U2257/B1                                 |  ^   | FE_OFN246_n1733                   | AOI22D4BWP30P140LVT | 0.010 |   0.119 |    0.108 | 
     | U2257/ZN                                 |  v   | n1829                             | AOI22D4BWP30P140LVT | 0.016 |   0.134 |    0.124 | 
     | U2259/A3                                 |  v   | n1829                             | ND4D3BWP30P140LVT   | 0.000 |   0.135 |    0.124 | 
     | U2259/ZN                                 |  ^   | N1003                             | ND4D3BWP30P140LVT   | 0.012 |   0.146 |    0.136 | 
     | o_data_bus_reg_reg_46_/D                 |  ^   | N1003                             | DFQD2BWP30P140LVT   | 0.000 |   0.146 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.010 | 
     | o_data_bus_reg_reg_46_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin o_data_bus_reg_reg_54_/CP 
Endpoint:   o_data_bus_reg_reg_54_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.146
= Slack Time                   -0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.028 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.028 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.035 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.036 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.044 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.045 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.067 | 
     | U1892/A1                                 |  v   | FE_RN_23                          | NR3D6BWP30P140LVT   | 0.003 |   0.081 |    0.070 | 
     | U1892/ZN                                 |  ^   | n1733                             | NR3D6BWP30P140LVT   | 0.013 |   0.093 |    0.083 | 
     | placeopt_FE_OCPC605_n1733/I              |  ^   | n1733                             | BUFFD12BWP30P140LVT | 0.001 |   0.094 |    0.083 | 
     | placeopt_FE_OCPC605_n1733/Z              |  ^   | FE_OFN246_n1733                   | BUFFD12BWP30P140LVT | 0.015 |   0.108 |    0.098 | 
     | U2215/B1                                 |  ^   | FE_OFN246_n1733                   | AOI22D2BWP30P140LVT | 0.012 |   0.120 |    0.110 | 
     | U2215/ZN                                 |  v   | n1799                             | AOI22D2BWP30P140LVT | 0.016 |   0.136 |    0.126 | 
     | placeopt_FE_RC_543_0/A1                  |  v   | n1799                             | ND4D3BWP30P140LVT   | 0.000 |   0.136 |    0.126 | 
     | placeopt_FE_RC_543_0/ZN                  |  ^   | N1011                             | ND4D3BWP30P140LVT   | 0.010 |   0.146 |    0.136 | 
     | o_data_bus_reg_reg_54_/D                 |  ^   | N1011                             | DFQD1BWP30P140LVT   | 0.000 |   0.146 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.010 | 
     | o_data_bus_reg_reg_54_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin o_data_bus_reg_reg_76_/CP 
Endpoint:   o_data_bus_reg_reg_76_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_10_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.146
= Slack Time                   -0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell           | Delay | Arrival | Required | 
     |                                           |      |                                    |                         |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                         |       |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/CP |  ^   | clk                                | DFQD4BWP30P140LVT       | 0.000 |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/Q  |  v   | input_shift_def_4__i_cmd_shift[10] | DFQD4BWP30P140LVT       | 0.040 |   0.040 |    0.030 | 
     | U2534/I                                   |  v   | input_shift_def_4__i_cmd_shift[10] | INVD4BWP30P140LVT       | 0.000 |   0.040 |    0.030 | 
     | U2534/ZN                                  |  ^   | n2096                              | INVD4BWP30P140LVT       | 0.007 |   0.048 |    0.037 | 
     | placeopt_FE_RC_284_0/A2                   |  ^   | n2096                              | CKND2D8BWP30P140LVT     | 0.000 |   0.048 |    0.038 | 
     | placeopt_FE_RC_284_0/ZN                   |  v   | n2088                              | CKND2D8BWP30P140LVT     | 0.007 |   0.055 |    0.045 | 
     | U2556/A1                                  |  v   | n2088                              | NR2OPTPAD2BWP30P140LVT  | 0.000 |   0.056 |    0.045 | 
     | U2556/ZN                                  |  ^   | n2089                              | NR2OPTPAD2BWP30P140LVT  | 0.011 |   0.066 |    0.056 | 
     | U2557/A2                                  |  ^   | n2089                              | CKND2D8BWP30P140LVT     | 0.000 |   0.066 |    0.056 | 
     | U2557/ZN                                  |  v   | n2094                              | CKND2D8BWP30P140LVT     | 0.012 |   0.079 |    0.068 | 
     | U2559/A1                                  |  v   | n2094                              | NR2OPTPAD16BWP30P140LVT | 0.002 |   0.081 |    0.070 | 
     | U2559/ZN                                  |  ^   | n2095                              | NR2OPTPAD16BWP30P140LVT | 0.013 |   0.094 |    0.083 | 
     | U2628/B1                                  |  ^   | n2095                              | AOI22D4BWP30P140LVT     | 0.022 |   0.115 |    0.105 | 
     | U2628/ZN                                  |  v   | n2155                              | AOI22D4BWP30P140LVT     | 0.019 |   0.134 |    0.124 | 
     | placeopt_FE_RC_505_0/A4                   |  v   | n2155                              | ND4D3BWP30P140LVT       | 0.000 |   0.134 |    0.124 | 
     | placeopt_FE_RC_505_0/ZN                   |  ^   | N1475                              | ND4D3BWP30P140LVT       | 0.012 |   0.146 |    0.136 | 
     | o_data_bus_reg_reg_76_/D                  |  ^   | N1475                              | DFQD2BWP30P140LVT       | 0.000 |   0.146 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.010 | 
     | o_data_bus_reg_reg_76_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin o_data_bus_reg_reg_88_/CP 
Endpoint:   o_data_bus_reg_reg_88_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_10_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.146
= Slack Time                   -0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell           | Delay | Arrival | Required | 
     |                                           |      |                                    |                         |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                         |       |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/CP |  ^   | clk                                | DFQD4BWP30P140LVT       | 0.000 |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/Q  |  v   | input_shift_def_4__i_cmd_shift[10] | DFQD4BWP30P140LVT       | 0.040 |   0.040 |    0.030 | 
     | U2534/I                                   |  v   | input_shift_def_4__i_cmd_shift[10] | INVD4BWP30P140LVT       | 0.000 |   0.040 |    0.030 | 
     | U2534/ZN                                  |  ^   | n2096                              | INVD4BWP30P140LVT       | 0.007 |   0.048 |    0.038 | 
     | placeopt_FE_RC_284_0/A2                   |  ^   | n2096                              | CKND2D8BWP30P140LVT     | 0.000 |   0.048 |    0.038 | 
     | placeopt_FE_RC_284_0/ZN                   |  v   | n2088                              | CKND2D8BWP30P140LVT     | 0.007 |   0.055 |    0.045 | 
     | U2556/A1                                  |  v   | n2088                              | NR2OPTPAD2BWP30P140LVT  | 0.000 |   0.056 |    0.045 | 
     | U2556/ZN                                  |  ^   | n2089                              | NR2OPTPAD2BWP30P140LVT  | 0.011 |   0.066 |    0.056 | 
     | U2557/A2                                  |  ^   | n2089                              | CKND2D8BWP30P140LVT     | 0.000 |   0.066 |    0.056 | 
     | U2557/ZN                                  |  v   | n2094                              | CKND2D8BWP30P140LVT     | 0.012 |   0.079 |    0.069 | 
     | U2559/A1                                  |  v   | n2094                              | NR2OPTPAD16BWP30P140LVT | 0.002 |   0.081 |    0.071 | 
     | U2559/ZN                                  |  ^   | n2095                              | NR2OPTPAD16BWP30P140LVT | 0.013 |   0.094 |    0.083 | 
     | U2690/B1                                  |  ^   | n2095                              | AOI22D4BWP30P140LVT     | 0.022 |   0.116 |    0.106 | 
     | U2690/ZN                                  |  v   | n2207                              | AOI22D4BWP30P140LVT     | 0.018 |   0.134 |    0.124 | 
     | placeopt_FE_RC_540_0/A4                   |  v   | n2207                              | ND4D3BWP30P140LVT       | 0.000 |   0.134 |    0.124 | 
     | placeopt_FE_RC_540_0/ZN                   |  ^   | N1487                              | ND4D3BWP30P140LVT       | 0.012 |   0.146 |    0.136 | 
     | o_data_bus_reg_reg_88_/D                  |  ^   | N1487                              | DFQD1BWP30P140LVT       | 0.000 |   0.146 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.010 | 
     | o_data_bus_reg_reg_88_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin o_data_bus_reg_reg_85_/CP 
Endpoint:   o_data_bus_reg_reg_85_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_10_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.146
= Slack Time                   -0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell           | Delay | Arrival | Required | 
     |                                           |      |                                    |                         |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                         |       |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/CP |  ^   | clk                                | DFQD4BWP30P140LVT       | 0.000 |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/Q  |  v   | input_shift_def_4__i_cmd_shift[10] | DFQD4BWP30P140LVT       | 0.040 |   0.040 |    0.030 | 
     | U2534/I                                   |  v   | input_shift_def_4__i_cmd_shift[10] | INVD4BWP30P140LVT       | 0.000 |   0.040 |    0.030 | 
     | U2534/ZN                                  |  ^   | n2096                              | INVD4BWP30P140LVT       | 0.007 |   0.048 |    0.038 | 
     | placeopt_FE_RC_284_0/A2                   |  ^   | n2096                              | CKND2D8BWP30P140LVT     | 0.000 |   0.048 |    0.038 | 
     | placeopt_FE_RC_284_0/ZN                   |  v   | n2088                              | CKND2D8BWP30P140LVT     | 0.007 |   0.055 |    0.045 | 
     | U2556/A1                                  |  v   | n2088                              | NR2OPTPAD2BWP30P140LVT  | 0.000 |   0.056 |    0.045 | 
     | U2556/ZN                                  |  ^   | n2089                              | NR2OPTPAD2BWP30P140LVT  | 0.011 |   0.066 |    0.056 | 
     | U2557/A2                                  |  ^   | n2089                              | CKND2D8BWP30P140LVT     | 0.000 |   0.066 |    0.056 | 
     | U2557/ZN                                  |  v   | n2094                              | CKND2D8BWP30P140LVT     | 0.012 |   0.079 |    0.069 | 
     | U2559/A1                                  |  v   | n2094                              | NR2OPTPAD16BWP30P140LVT | 0.002 |   0.081 |    0.071 | 
     | U2559/ZN                                  |  ^   | n2095                              | NR2OPTPAD16BWP30P140LVT | 0.013 |   0.094 |    0.083 | 
     | placeopt_FE_RC_647_0/B1                   |  ^   | n2095                              | AOI22D4BWP30P140LVT     | 0.023 |   0.116 |    0.106 | 
     | placeopt_FE_RC_647_0/ZN                   |  v   | n2195                              | AOI22D4BWP30P140LVT     | 0.018 |   0.135 |    0.124 | 
     | placeopt_FE_RC_839_0/A3                   |  v   | n2195                              | ND4D3BWP30P140LVT       | 0.000 |   0.135 |    0.125 | 
     | placeopt_FE_RC_839_0/ZN                   |  ^   | N1484                              | ND4D3BWP30P140LVT       | 0.011 |   0.146 |    0.136 | 
     | o_data_bus_reg_reg_85_/D                  |  ^   | N1484                              | DFQD2BWP30P140LVT       | 0.000 |   0.146 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.010 | 
     | o_data_bus_reg_reg_85_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin o_data_bus_reg_reg_72_/CP 
Endpoint:   o_data_bus_reg_reg_72_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_10_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.146
= Slack Time                   -0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell           | Delay | Arrival | Required | 
     |                                           |      |                                    |                         |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                         |       |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/CP |  ^   | clk                                | DFQD4BWP30P140LVT       | 0.000 |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/Q  |  v   | input_shift_def_4__i_cmd_shift[10] | DFQD4BWP30P140LVT       | 0.040 |   0.040 |    0.030 | 
     | U2534/I                                   |  v   | input_shift_def_4__i_cmd_shift[10] | INVD4BWP30P140LVT       | 0.000 |   0.040 |    0.030 | 
     | U2534/ZN                                  |  ^   | n2096                              | INVD4BWP30P140LVT       | 0.007 |   0.048 |    0.038 | 
     | placeopt_FE_RC_284_0/A2                   |  ^   | n2096                              | CKND2D8BWP30P140LVT     | 0.000 |   0.048 |    0.038 | 
     | placeopt_FE_RC_284_0/ZN                   |  v   | n2088                              | CKND2D8BWP30P140LVT     | 0.007 |   0.055 |    0.045 | 
     | U2556/A1                                  |  v   | n2088                              | NR2OPTPAD2BWP30P140LVT  | 0.000 |   0.056 |    0.046 | 
     | U2556/ZN                                  |  ^   | n2089                              | NR2OPTPAD2BWP30P140LVT  | 0.011 |   0.066 |    0.056 | 
     | U2557/A2                                  |  ^   | n2089                              | CKND2D8BWP30P140LVT     | 0.000 |   0.066 |    0.056 | 
     | U2557/ZN                                  |  v   | n2094                              | CKND2D8BWP30P140LVT     | 0.012 |   0.079 |    0.069 | 
     | U2559/A1                                  |  v   | n2094                              | NR2OPTPAD16BWP30P140LVT | 0.002 |   0.081 |    0.071 | 
     | U2559/ZN                                  |  ^   | n2095                              | NR2OPTPAD16BWP30P140LVT | 0.013 |   0.094 |    0.084 | 
     | placeopt_FE_OFC490_n2095/I                |  ^   | n2095                              | BUFFD12BWP30P140LVT     | 0.010 |   0.103 |    0.093 | 
     | placeopt_FE_OFC490_n2095/Z                |  ^   | FE_OFN314_n2095                    | BUFFD12BWP30P140LVT     | 0.019 |   0.122 |    0.112 | 
     | U2608/B1                                  |  ^   | FE_OFN314_n2095                    | AOI22D1P5BWP30P140LVT   | 0.001 |   0.123 |    0.113 | 
     | U2608/ZN                                  |  v   | n2139                              | AOI22D1P5BWP30P140LVT   | 0.012 |   0.135 |    0.125 | 
     | placeopt_FE_RC_265_0/A1                   |  v   | n2139                              | ND4D1BWP30P140LVT       | 0.000 |   0.135 |    0.125 | 
     | placeopt_FE_RC_265_0/ZN                   |  ^   | N1471                              | ND4D1BWP30P140LVT       | 0.010 |   0.146 |    0.136 | 
     | o_data_bus_reg_reg_72_/D                  |  ^   | N1471                              | DFQD1BWP30P140LVT       | 0.000 |   0.146 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.010 | 
     | o_data_bus_reg_reg_72_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin o_data_bus_reg_reg_38_/CP 
Endpoint:   o_data_bus_reg_reg_38_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.146
= Slack Time                   -0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.028 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.029 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.035 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.036 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.045 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.045 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.068 | 
     | placeopt_FE_RC_272_0/A1                  |  v   | FE_RN_23                          | NR3D8BWP30P140LVT   | 0.003 |   0.081 |    0.071 | 
     | placeopt_FE_RC_272_0/ZN                  |  ^   | n1765                             | NR3D8BWP30P140LVT   | 0.015 |   0.096 |    0.086 | 
     | placeopt_FE_OCPC526_n1765/I              |  ^   | n1765                             | BUFFD12BWP30P140LVT | 0.004 |   0.100 |    0.090 | 
     | placeopt_FE_OCPC526_n1765/Z              |  ^   | FE_OFN2396_n                      | BUFFD12BWP30P140LVT | 0.017 |   0.117 |    0.107 | 
     | placeopt_FE_RC_637_0/A1                  |  ^   | FE_OFN2396_n                      | AOI22D4BWP30P140LVT | 0.006 |   0.124 |    0.114 | 
     | placeopt_FE_RC_637_0/ZN                  |  v   | FE_RN_145_0                       | AOI22D4BWP30P140LVT | 0.010 |   0.134 |    0.124 | 
     | placeopt_FE_RC_1033_0/A4                 |  v   | FE_RN_145_0                       | ND4D3BWP30P140LVT   | 0.000 |   0.134 |    0.124 | 
     | placeopt_FE_RC_1033_0/ZN                 |  ^   | N995                              | ND4D3BWP30P140LVT   | 0.012 |   0.146 |    0.136 | 
     | o_data_bus_reg_reg_38_/D                 |  ^   | N995                              | DFQD1BWP30P140LVT   | 0.000 |   0.146 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.010 | 
     | o_data_bus_reg_reg_38_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin o_data_bus_reg_reg_87_/CP 
Endpoint:   o_data_bus_reg_reg_87_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_10_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.146
= Slack Time                   -0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell           | Delay | Arrival | Required | 
     |                                           |      |                                    |                         |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                         |       |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/CP |  ^   | clk                                | DFQD4BWP30P140LVT       | 0.000 |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/Q  |  v   | input_shift_def_4__i_cmd_shift[10] | DFQD4BWP30P140LVT       | 0.040 |   0.040 |    0.030 | 
     | U2534/I                                   |  v   | input_shift_def_4__i_cmd_shift[10] | INVD4BWP30P140LVT       | 0.000 |   0.040 |    0.031 | 
     | U2534/ZN                                  |  ^   | n2096                              | INVD4BWP30P140LVT       | 0.007 |   0.048 |    0.038 | 
     | placeopt_FE_RC_284_0/A2                   |  ^   | n2096                              | CKND2D8BWP30P140LVT     | 0.000 |   0.048 |    0.038 | 
     | placeopt_FE_RC_284_0/ZN                   |  v   | n2088                              | CKND2D8BWP30P140LVT     | 0.007 |   0.055 |    0.045 | 
     | U2556/A1                                  |  v   | n2088                              | NR2OPTPAD2BWP30P140LVT  | 0.000 |   0.056 |    0.046 | 
     | U2556/ZN                                  |  ^   | n2089                              | NR2OPTPAD2BWP30P140LVT  | 0.011 |   0.066 |    0.056 | 
     | U2557/A2                                  |  ^   | n2089                              | CKND2D8BWP30P140LVT     | 0.000 |   0.066 |    0.057 | 
     | U2557/ZN                                  |  v   | n2094                              | CKND2D8BWP30P140LVT     | 0.012 |   0.079 |    0.069 | 
     | U2559/A1                                  |  v   | n2094                              | NR2OPTPAD16BWP30P140LVT | 0.002 |   0.081 |    0.071 | 
     | U2559/ZN                                  |  ^   | n2095                              | NR2OPTPAD16BWP30P140LVT | 0.013 |   0.094 |    0.084 | 
     | U2686/B1                                  |  ^   | n2095                              | AOI22D4BWP30P140LVT     | 0.023 |   0.116 |    0.106 | 
     | U2686/ZN                                  |  v   | n2202                              | AOI22D4BWP30P140LVT     | 0.018 |   0.134 |    0.124 | 
     | placeopt_FE_RC_749_0/A1                   |  v   | n2202                              | ND4D1BWP30P140LVT       | 0.000 |   0.134 |    0.124 | 
     | placeopt_FE_RC_749_0/ZN                   |  ^   | N1486                              | ND4D1BWP30P140LVT       | 0.011 |   0.146 |    0.136 | 
     | o_data_bus_reg_reg_87_/D                  |  ^   | N1486                              | DFQD2BWP30P140LVT       | 0.000 |   0.146 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.010 | 
     | o_data_bus_reg_reg_87_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin o_data_bus_reg_reg_77_/CP 
Endpoint:   o_data_bus_reg_reg_77_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_10_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.146
= Slack Time                   -0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell           | Delay | Arrival | Required | 
     |                                           |      |                                    |                         |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                         |       |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/CP |  ^   | clk                                | DFQD4BWP30P140LVT       | 0.000 |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/Q  |  v   | input_shift_def_4__i_cmd_shift[10] | DFQD4BWP30P140LVT       | 0.040 |   0.040 |    0.030 | 
     | U2534/I                                   |  v   | input_shift_def_4__i_cmd_shift[10] | INVD4BWP30P140LVT       | 0.000 |   0.040 |    0.031 | 
     | U2534/ZN                                  |  ^   | n2096                              | INVD4BWP30P140LVT       | 0.007 |   0.048 |    0.038 | 
     | placeopt_FE_RC_284_0/A2                   |  ^   | n2096                              | CKND2D8BWP30P140LVT     | 0.000 |   0.048 |    0.038 | 
     | placeopt_FE_RC_284_0/ZN                   |  v   | n2088                              | CKND2D8BWP30P140LVT     | 0.007 |   0.055 |    0.046 | 
     | U2556/A1                                  |  v   | n2088                              | NR2OPTPAD2BWP30P140LVT  | 0.000 |   0.056 |    0.046 | 
     | U2556/ZN                                  |  ^   | n2089                              | NR2OPTPAD2BWP30P140LVT  | 0.011 |   0.066 |    0.056 | 
     | U2557/A2                                  |  ^   | n2089                              | CKND2D8BWP30P140LVT     | 0.000 |   0.066 |    0.057 | 
     | U2557/ZN                                  |  v   | n2094                              | CKND2D8BWP30P140LVT     | 0.012 |   0.079 |    0.069 | 
     | U2559/A1                                  |  v   | n2094                              | NR2OPTPAD16BWP30P140LVT | 0.002 |   0.081 |    0.071 | 
     | U2559/ZN                                  |  ^   | n2095                              | NR2OPTPAD16BWP30P140LVT | 0.013 |   0.094 |    0.084 | 
     | U2633/B1                                  |  ^   | n2095                              | AOI22D4BWP30P140LVT     | 0.021 |   0.115 |    0.105 | 
     | U2633/ZN                                  |  v   | n2159                              | AOI22D4BWP30P140LVT     | 0.018 |   0.133 |    0.124 | 
     | placeopt_FE_RC_1008_0/A4                  |  v   | n2159                              | ND4D3BWP30P140LVT       | 0.000 |   0.133 |    0.124 | 
     | placeopt_FE_RC_1008_0/ZN                  |  ^   | N1476                              | ND4D3BWP30P140LVT       | 0.012 |   0.146 |    0.136 | 
     | o_data_bus_reg_reg_77_/D                  |  ^   | N1476                              | DFQD1BWP30P140LVT       | 0.000 |   0.146 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.010 | 
     | o_data_bus_reg_reg_77_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin o_data_bus_reg_reg_57_/CP 
Endpoint:   o_data_bus_reg_reg_57_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.145
= Slack Time                   -0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.029 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.029 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.036 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.036 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.045 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.045 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.068 | 
     | placeopt_FE_RC_272_0/A1                  |  v   | FE_RN_23                          | NR3D8BWP30P140LVT   | 0.003 |   0.081 |    0.071 | 
     | placeopt_FE_RC_272_0/ZN                  |  ^   | n1765                             | NR3D8BWP30P140LVT   | 0.015 |   0.096 |    0.086 | 
     | placeopt_FE_OCPC526_n1765/I              |  ^   | n1765                             | BUFFD12BWP30P140LVT | 0.004 |   0.100 |    0.090 | 
     | placeopt_FE_OCPC526_n1765/Z              |  ^   | FE_OFN2396_n                      | BUFFD12BWP30P140LVT | 0.017 |   0.117 |    0.108 | 
     | U2200/B1                                 |  ^   | FE_OFN2396_n                      | AOI22D2BWP30P140LVT | 0.004 |   0.122 |    0.112 | 
     | U2200/ZN                                 |  v   | n1787                             | AOI22D2BWP30P140LVT | 0.014 |   0.135 |    0.125 | 
     | placeopt_FE_RC_1079_0/A1                 |  v   | n1787                             | ND4D2BWP30P140LVT   | 0.000 |   0.135 |    0.125 | 
     | placeopt_FE_RC_1079_0/ZN                 |  ^   | N1014                             | ND4D2BWP30P140LVT   | 0.010 |   0.145 |    0.135 | 
     | o_data_bus_reg_reg_57_/D                 |  ^   | N1014                             | DFQD2BWP30P140LVT   | 0.000 |   0.145 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.010 | 
     | o_data_bus_reg_reg_57_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin o_data_bus_reg_reg_37_/CP 
Endpoint:   o_data_bus_reg_reg_37_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.145
= Slack Time                   -0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.010 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.029 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.029 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.036 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.036 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.045 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.045 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.068 | 
     | placeopt_FE_RC_272_0/A1                  |  v   | FE_RN_23                          | NR3D8BWP30P140LVT   | 0.003 |   0.081 |    0.071 | 
     | placeopt_FE_RC_272_0/ZN                  |  ^   | n1765                             | NR3D8BWP30P140LVT   | 0.015 |   0.096 |    0.086 | 
     | placeopt_FE_OCPC526_n1765/I              |  ^   | n1765                             | BUFFD12BWP30P140LVT | 0.004 |   0.100 |    0.090 | 
     | placeopt_FE_OCPC526_n1765/Z              |  ^   | FE_OFN2396_n                      | BUFFD12BWP30P140LVT | 0.017 |   0.117 |    0.108 | 
     | placeopt_FE_RC_847_0/A1                  |  ^   | FE_OFN2396_n                      | AOI22D4BWP30P140LVT | 0.006 |   0.124 |    0.114 | 
     | placeopt_FE_RC_847_0/ZN                  |  v   | n1867                             | AOI22D4BWP30P140LVT | 0.010 |   0.134 |    0.124 | 
     | placeopt_FE_RC_1113_0/A2                 |  v   | n1867                             | ND4D2BWP30P140LVT   | 0.000 |   0.134 |    0.124 | 
     | placeopt_FE_RC_1113_0/ZN                 |  ^   | N994                              | ND4D2BWP30P140LVT   | 0.012 |   0.145 |    0.136 | 
     | o_data_bus_reg_reg_37_/D                 |  ^   | N994                              | DFQD1BWP30P140LVT   | 0.000 |   0.145 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.010 | 
     | o_data_bus_reg_reg_37_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin o_data_bus_reg_reg_32_/CP 
Endpoint:   o_data_bus_reg_reg_32_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.015
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.135
- Arrival Time                  0.145
= Slack Time                   -0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.009 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.009 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.029 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.029 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.036 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.037 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.046 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.046 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.068 | 
     | U1892/A1                                 |  v   | FE_RN_23                          | NR3D6BWP30P140LVT   | 0.003 |   0.081 |    0.071 | 
     | U1892/ZN                                 |  ^   | n1733                             | NR3D6BWP30P140LVT   | 0.013 |   0.093 |    0.084 | 
     | placeopt_FE_OCPC604_n1733/I              |  ^   | n1733                             | BUFFD12BWP30P140LVT | 0.001 |   0.094 |    0.084 | 
     | placeopt_FE_OCPC604_n1733/Z              |  ^   | FE_OFN245_n1733                   | BUFFD12BWP30P140LVT | 0.015 |   0.109 |    0.099 | 
     | placeopt_FE_OCPC1663_FE_OFN245_n1733/I   |  ^   | FE_OFN245_n1733                   | BUFFD4BWP30P140LVT  | 0.002 |   0.110 |    0.101 | 
     | placeopt_FE_OCPC1663_FE_OFN245_n1733/Z   |  ^   | FE_OCPN1663_FE_OFN245_n1733       | BUFFD4BWP30P140LVT  | 0.012 |   0.122 |    0.112 | 
     | U2513/B1                                 |  ^   | FE_OCPN1663_FE_OFN245_n1733       | AOI22D4BWP30P140LVT | 0.000 |   0.122 |    0.112 | 
     | U2513/ZN                                 |  v   | n2058                             | AOI22D4BWP30P140LVT | 0.011 |   0.133 |    0.124 | 
     | U2518/A1                                 |  v   | n2058                             | ND4D4BWP30P140LVT   | 0.000 |   0.133 |    0.124 | 
     | U2518/ZN                                 |  ^   | N989                              | ND4D4BWP30P140LVT   | 0.011 |   0.144 |    0.135 | 
     | o_data_bus_reg_reg_32_/D                 |  ^   | N989                              | DFQD2BWP30P140LVT   | 0.000 |   0.145 |    0.135 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.009 | 
     | o_data_bus_reg_reg_32_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.009 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin o_data_bus_reg_reg_43_/CP 
Endpoint:   o_data_bus_reg_reg_43_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.015
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.135
- Arrival Time                  0.145
= Slack Time                   -0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.009 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.009 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.029 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.029 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.036 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.037 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.046 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.046 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.068 | 
     | U1892/A1                                 |  v   | FE_RN_23                          | NR3D6BWP30P140LVT   | 0.003 |   0.081 |    0.071 | 
     | U1892/ZN                                 |  ^   | n1733                             | NR3D6BWP30P140LVT   | 0.013 |   0.093 |    0.084 | 
     | placeopt_FE_OCPC605_n1733/I              |  ^   | n1733                             | BUFFD12BWP30P140LVT | 0.001 |   0.094 |    0.084 | 
     | placeopt_FE_OCPC605_n1733/Z              |  ^   | FE_OFN246_n1733                   | BUFFD12BWP30P140LVT | 0.015 |   0.108 |    0.099 | 
     | U2271/B1                                 |  ^   | FE_OFN246_n1733                   | AOI22D2BWP30P140LVT | 0.007 |   0.115 |    0.106 | 
     | U2271/ZN                                 |  v   | n1842                             | AOI22D2BWP30P140LVT | 0.015 |   0.130 |    0.121 | 
     | placeopt_FE_RC_1004_0/A4                 |  v   | n1842                             | ND4D1BWP30P140LVT   | 0.000 |   0.131 |    0.121 | 
     | placeopt_FE_RC_1004_0/ZN                 |  ^   | N1000                             | ND4D1BWP30P140LVT   | 0.014 |   0.145 |    0.135 | 
     | o_data_bus_reg_reg_43_/D                 |  ^   | N1000                             | DFQD2BWP30P140LVT   | 0.000 |   0.145 |    0.135 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.009 | 
     | o_data_bus_reg_reg_43_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.009 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin o_data_bus_reg_reg_35_/CP 
Endpoint:   o_data_bus_reg_reg_35_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.013
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.137
- Arrival Time                  0.146
= Slack Time                   -0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.009 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.009 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.029 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.030 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.036 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.037 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.046 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.046 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.069 | 
     | placeopt_FE_RC_272_0/A1                  |  v   | FE_RN_23                          | NR3D8BWP30P140LVT   | 0.003 |   0.081 |    0.072 | 
     | placeopt_FE_RC_272_0/ZN                  |  ^   | n1765                             | NR3D8BWP30P140LVT   | 0.015 |   0.096 |    0.087 | 
     | placeopt_FE_OCPC526_n1765/I              |  ^   | n1765                             | BUFFD12BWP30P140LVT | 0.004 |   0.100 |    0.091 | 
     | placeopt_FE_OCPC526_n1765/Z              |  ^   | FE_OFN2396_n                      | BUFFD12BWP30P140LVT | 0.017 |   0.117 |    0.108 | 
     | placeopt_FE_RC_599_0/A1                  |  ^   | FE_OFN2396_n                      | AOI22D6BWP30P140LVT | 0.001 |   0.118 |    0.109 | 
     | placeopt_FE_RC_599_0/ZN                  |  v   | n1873                             | AOI22D6BWP30P140LVT | 0.009 |   0.127 |    0.118 | 
     | placeopt_FE_RC_63_0/I                    |  v   | n1873                             | INVD4BWP30P140LVT   | 0.000 |   0.127 |    0.119 | 
     | placeopt_FE_RC_63_0/ZN                   |  ^   | FE_RN_35_0                        | INVD4BWP30P140LVT   | 0.007 |   0.134 |    0.125 | 
     | placeopt_FE_RC_62_0/B1                   |  ^   | FE_RN_35_0                        | INR2D2BWP30P140LVT  | 0.000 |   0.134 |    0.125 | 
     | placeopt_FE_RC_62_0/ZN                   |  v   | FE_RN_36_0                        | INR2D2BWP30P140LVT  | 0.005 |   0.140 |    0.131 | 
     | placeopt_FE_RC_58_0/A2                   |  v   | FE_RN_36_0                        | ND2D2BWP30P140LVT   | 0.000 |   0.140 |    0.131 | 
     | placeopt_FE_RC_58_0/ZN                   |  ^   | N992                              | ND2D2BWP30P140LVT   | 0.006 |   0.146 |    0.137 | 
     | o_data_bus_reg_reg_35_/D                 |  ^   | N992                              | DFQD1BWP30P140LVT   | 0.000 |   0.146 |    0.137 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.009 | 
     | o_data_bus_reg_reg_35_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.009 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin o_data_bus_reg_reg_78_/CP 
Endpoint:   o_data_bus_reg_reg_78_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_10_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.015
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.135
- Arrival Time                  0.144
= Slack Time                   -0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell           | Delay | Arrival | Required | 
     |                                           |      |                                    |                         |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                         |       |   0.000 |   -0.009 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/CP |  ^   | clk                                | DFQD4BWP30P140LVT       | 0.000 |   0.000 |   -0.009 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/Q  |  v   | input_shift_def_4__i_cmd_shift[10] | DFQD4BWP30P140LVT       | 0.040 |   0.040 |    0.031 | 
     | U2534/I                                   |  v   | input_shift_def_4__i_cmd_shift[10] | INVD4BWP30P140LVT       | 0.000 |   0.040 |    0.032 | 
     | U2534/ZN                                  |  ^   | n2096                              | INVD4BWP30P140LVT       | 0.007 |   0.048 |    0.039 | 
     | placeopt_FE_RC_284_0/A2                   |  ^   | n2096                              | CKND2D8BWP30P140LVT     | 0.000 |   0.048 |    0.039 | 
     | placeopt_FE_RC_284_0/ZN                   |  v   | n2088                              | CKND2D8BWP30P140LVT     | 0.007 |   0.055 |    0.047 | 
     | U2556/A1                                  |  v   | n2088                              | NR2OPTPAD2BWP30P140LVT  | 0.000 |   0.056 |    0.047 | 
     | U2556/ZN                                  |  ^   | n2089                              | NR2OPTPAD2BWP30P140LVT  | 0.011 |   0.066 |    0.057 | 
     | U2557/A2                                  |  ^   | n2089                              | CKND2D8BWP30P140LVT     | 0.000 |   0.066 |    0.058 | 
     | U2557/ZN                                  |  v   | n2094                              | CKND2D8BWP30P140LVT     | 0.012 |   0.079 |    0.070 | 
     | U2559/A1                                  |  v   | n2094                              | NR2OPTPAD16BWP30P140LVT | 0.002 |   0.081 |    0.072 | 
     | U2559/ZN                                  |  ^   | n2095                              | NR2OPTPAD16BWP30P140LVT | 0.013 |   0.094 |    0.085 | 
     | U2638/B1                                  |  ^   | n2095                              | AOI22D1P5BWP30P140LVT   | 0.020 |   0.113 |    0.105 | 
     | U2638/ZN                                  |  v   | n2163                              | AOI22D1P5BWP30P140LVT   | 0.018 |   0.131 |    0.122 | 
     | U2640/A3                                  |  v   | n2163                              | ND4D1BWP30P140LVT       | 0.000 |   0.131 |    0.122 | 
     | U2640/ZN                                  |  ^   | N1477                              | ND4D1BWP30P140LVT       | 0.013 |   0.144 |    0.135 | 
     | o_data_bus_reg_reg_78_/D                  |  ^   | N1477                              | DFQD2BWP30P140LVT       | 0.000 |   0.144 |    0.135 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.009 | 
     | o_data_bus_reg_reg_78_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.009 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin o_data_bus_reg_reg_21_/CP 
Endpoint:   o_data_bus_reg_reg_21_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_48_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.144
= Slack Time                   -0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell          | Delay | Arrival | Required | 
     |                                           |      |                                    |                        |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                        |       |   0.000 |   -0.009 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/CP |  ^   | clk                                | DFQD4BWP30P140LVT      | 0.000 |   0.000 |   -0.009 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/Q  |  v   | input_shift_def_4__i_cmd_shift[48] | DFQD4BWP30P140LVT      | 0.039 |   0.039 |    0.030 | 
     | placeopt_FE_RC_971_0/A2                   |  v   | input_shift_def_4__i_cmd_shift[48] | NR2OPTPAD2BWP30P140LVT | 0.000 |   0.039 |    0.030 | 
     | placeopt_FE_RC_971_0/ZN                   |  ^   | FE_RN_261_0                        | NR2OPTPAD2BWP30P140LVT | 0.009 |   0.048 |    0.039 | 
     | placeopt_FE_RC_972_0/I                    |  ^   | FE_RN_261_0                        | CKND2BWP30P140LVT      | 0.000 |   0.048 |    0.039 | 
     | placeopt_FE_RC_972_0/ZN                   |  v   | n1896                              | CKND2BWP30P140LVT      | 0.009 |   0.057 |    0.048 | 
     | placeopt_FE_RC_245_0/A1                   |  v   | n1896                              | NR2OPTPAD8BWP30P140LVT | 0.000 |   0.057 |    0.048 | 
     | placeopt_FE_RC_245_0/ZN                   |  ^   | n1906                              | NR2OPTPAD8BWP30P140LVT | 0.010 |   0.067 |    0.058 | 
     | U1851/A1                                  |  ^   | n1906                              | CKND2D8BWP30P140LVT    | 0.000 |   0.067 |    0.059 | 
     | U1851/ZN                                  |  v   | n1915                              | CKND2D8BWP30P140LVT    | 0.013 |   0.080 |    0.071 | 
     | U1852/B1                                  |  v   | n1915                              | INR2D16BWP30P140LVT    | 0.002 |   0.082 |    0.073 | 
     | U1852/ZN                                  |  ^   | n2976                              | INR2D16BWP30P140LVT    | 0.015 |   0.097 |    0.089 | 
     | U2458/B1                                  |  ^   | n2976                              | AOI22D2BWP30P140LVT    | 0.017 |   0.114 |    0.106 | 
     | U2458/ZN                                  |  v   | n2007                              | AOI22D2BWP30P140LVT    | 0.018 |   0.133 |    0.124 | 
     | U2462/A1                                  |  v   | n2007                              | ND4D1BWP30P140LVT      | 0.000 |   0.133 |    0.124 | 
     | U2462/ZN                                  |  ^   | N536                               | ND4D1BWP30P140LVT      | 0.012 |   0.144 |    0.136 | 
     | o_data_bus_reg_reg_21_/D                  |  ^   | N536                               | DFQD1BWP30P140LVT      | 0.000 |   0.144 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.009 | 
     | o_data_bus_reg_reg_21_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.009 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin o_data_bus_reg_reg_84_/CP 
Endpoint:   o_data_bus_reg_reg_84_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_10_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.144
= Slack Time                   -0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell           | Delay | Arrival | Required | 
     |                                           |      |                                    |                         |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                         |       |   0.000 |   -0.009 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/CP |  ^   | clk                                | DFQD4BWP30P140LVT       | 0.000 |   0.000 |   -0.009 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/Q  |  v   | input_shift_def_4__i_cmd_shift[10] | DFQD4BWP30P140LVT       | 0.040 |   0.040 |    0.031 | 
     | U2534/I                                   |  v   | input_shift_def_4__i_cmd_shift[10] | INVD4BWP30P140LVT       | 0.000 |   0.040 |    0.032 | 
     | U2534/ZN                                  |  ^   | n2096                              | INVD4BWP30P140LVT       | 0.007 |   0.048 |    0.039 | 
     | placeopt_FE_RC_284_0/A2                   |  ^   | n2096                              | CKND2D8BWP30P140LVT     | 0.000 |   0.048 |    0.039 | 
     | placeopt_FE_RC_284_0/ZN                   |  v   | n2088                              | CKND2D8BWP30P140LVT     | 0.007 |   0.055 |    0.047 | 
     | U2556/A1                                  |  v   | n2088                              | NR2OPTPAD2BWP30P140LVT  | 0.000 |   0.056 |    0.047 | 
     | U2556/ZN                                  |  ^   | n2089                              | NR2OPTPAD2BWP30P140LVT  | 0.011 |   0.066 |    0.058 | 
     | U2557/A2                                  |  ^   | n2089                              | CKND2D8BWP30P140LVT     | 0.000 |   0.066 |    0.058 | 
     | U2557/ZN                                  |  v   | n2094                              | CKND2D8BWP30P140LVT     | 0.012 |   0.079 |    0.070 | 
     | U2559/A1                                  |  v   | n2094                              | NR2OPTPAD16BWP30P140LVT | 0.002 |   0.081 |    0.072 | 
     | U2559/ZN                                  |  ^   | n2095                              | NR2OPTPAD16BWP30P140LVT | 0.013 |   0.094 |    0.085 | 
     | U2671/B1                                  |  ^   | n2095                              | AOI22D4BWP30P140LVT     | 0.021 |   0.114 |    0.106 | 
     | U2671/ZN                                  |  v   | n2190                              | AOI22D4BWP30P140LVT     | 0.019 |   0.134 |    0.125 | 
     | placeopt_FE_RC_750_0/A2                   |  v   | n2190                              | ND4D3BWP30P140LVT       | 0.000 |   0.134 |    0.125 | 
     | placeopt_FE_RC_750_0/ZN                   |  ^   | N1483                              | ND4D3BWP30P140LVT       | 0.010 |   0.144 |    0.136 | 
     | o_data_bus_reg_reg_84_/D                  |  ^   | N1483                              | DFQD2BWP30P140LVT       | 0.000 |   0.144 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.009 | 
     | o_data_bus_reg_reg_84_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.009 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin o_data_bus_reg_reg_44_/CP 
Endpoint:   o_data_bus_reg_reg_44_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.144
= Slack Time                   -0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.009 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.009 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.030 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.030 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.037 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.037 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.046 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.046 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.069 | 
     | placeopt_FE_RC_272_0/A1                  |  v   | FE_RN_23                          | NR3D8BWP30P140LVT   | 0.003 |   0.081 |    0.072 | 
     | placeopt_FE_RC_272_0/ZN                  |  ^   | n1765                             | NR3D8BWP30P140LVT   | 0.015 |   0.096 |    0.088 | 
     | placeopt_FE_OCPC525_n1765_dup/I          |  ^   | n1765                             | BUFFD12BWP30P140LVT | 0.003 |   0.099 |    0.090 | 
     | placeopt_FE_OCPC525_n1765_dup/Z          |  ^   | FE_RN_39                          | BUFFD12BWP30P140LVT | 0.016 |   0.115 |    0.107 | 
     | U2267/B1                                 |  ^   | FE_RN_39                          | AOI22D4BWP30P140LVT | 0.005 |   0.120 |    0.112 | 
     | U2267/ZN                                 |  v   | n1837                             | AOI22D4BWP30P140LVT | 0.013 |   0.133 |    0.125 | 
     | placeopt_FE_RC_751_0/A2                  |  v   | n1837                             | ND4D3BWP30P140LVT   | 0.000 |   0.133 |    0.125 | 
     | placeopt_FE_RC_751_0/ZN                  |  ^   | N1001                             | ND4D3BWP30P140LVT   | 0.011 |   0.144 |    0.136 | 
     | o_data_bus_reg_reg_44_/D                 |  ^   | N1001                             | DFQD2BWP30P140LVT   | 0.000 |   0.144 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.009 | 
     | o_data_bus_reg_reg_44_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.009 | 
     +-----------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin o_data_bus_reg_reg_122_/CP 
Endpoint:   o_data_bus_reg_reg_122_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_43_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.015
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.135
- Arrival Time                  0.144
= Slack Time                   -0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |        Cell         | Delay | Arrival | Required | 
     |                                           |      |                                    |                     |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+---------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                     |       |   0.000 |   -0.009 | 
     | input_shift_def_4__i_cmd_shift_reg_43_/CP |  ^   | clk                                | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.009 | 
     | input_shift_def_4__i_cmd_shift_reg_43_/Q  |  v   | input_shift_def_4__i_cmd_shift[43] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.030 | 
     | placeopt_U2107_dup/A1                     |  v   | input_shift_def_4__i_cmd_shift[43] | OR2D4BWP30P140LVT   | 0.000 |   0.038 |    0.030 | 
     | placeopt_U2107_dup/Z                      |  v   | FE_RN_8                            | OR2D4BWP30P140LVT   | 0.014 |   0.052 |    0.044 | 
     | placeopt_FE_RC_239_0/B1                   |  v   | FE_RN_8                            | INR2D4BWP30P140LVT  | 0.000 |   0.052 |    0.044 | 
     | placeopt_FE_RC_239_0/ZN                   |  ^   | FE_RN_116_0                        | INR2D4BWP30P140LVT  | 0.008 |   0.060 |    0.052 | 
     | placeopt_FE_RC_238_0/A1                   |  ^   | FE_RN_116_0                        | CKND2D8BWP30P140LVT | 0.000 |   0.061 |    0.052 | 
     | placeopt_FE_RC_238_0/ZN                   |  v   | n1712                              | CKND2D8BWP30P140LVT | 0.012 |   0.072 |    0.064 | 
     | placeopt_FE_RC_1129_0/A2                  |  v   | n1712                              | NR2D16BWP30P140LVT  | 0.005 |   0.077 |    0.068 | 
     | placeopt_FE_RC_1129_0/ZN                  |  ^   | n2245                              | NR2D16BWP30P140LVT  | 0.015 |   0.092 |    0.083 | 
     | placeopt_FE_OFC505_n2245/I                |  ^   | n2245                              | BUFFD12BWP30P140LVT | 0.004 |   0.096 |    0.087 | 
     | placeopt_FE_OFC505_n2245/Z                |  ^   | FE_OFN227_n2245                    | BUFFD12BWP30P140LVT | 0.018 |   0.114 |    0.105 | 
     | U2864/B1                                  |  ^   | FE_OFN227_n2245                    | AOI22D2BWP30P140LVT | 0.005 |   0.118 |    0.110 | 
     | U2864/ZN                                  |  v   | n2356                              | AOI22D2BWP30P140LVT | 0.013 |   0.131 |    0.122 | 
     | U2866/A3                                  |  v   | n2356                              | ND4D1BWP30P140LVT   | 0.000 |   0.131 |    0.122 | 
     | U2866/ZN                                  |  ^   | N1963                              | ND4D1BWP30P140LVT   | 0.013 |   0.144 |    0.135 | 
     | o_data_bus_reg_reg_122_/D                 |  ^   | N1963                              | DFQD2BWP30P140LVT   | 0.000 |   0.144 |    0.135 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                            |      |     |                   |       |  Time   |   Time   | 
     |----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                        |  ^   | clk |                   |       |   0.000 |    0.009 | 
     | o_data_bus_reg_reg_122_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.009 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin o_data_bus_reg_reg_62_/CP 
Endpoint:   o_data_bus_reg_reg_62_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.015
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.135
- Arrival Time                  0.144
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.030 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.030 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.037 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.038 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.046 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.047 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.069 | 
     | U1892/A1                                 |  v   | FE_RN_23                          | NR3D6BWP30P140LVT   | 0.003 |   0.081 |    0.072 | 
     | U1892/ZN                                 |  ^   | n1733                             | NR3D6BWP30P140LVT   | 0.013 |   0.093 |    0.085 | 
     | placeopt_FE_OCPC604_n1733/I              |  ^   | n1733                             | BUFFD12BWP30P140LVT | 0.001 |   0.094 |    0.085 | 
     | placeopt_FE_OCPC604_n1733/Z              |  ^   | FE_OFN245_n1733                   | BUFFD12BWP30P140LVT | 0.015 |   0.109 |    0.100 | 
     | placeopt_FE_OCPC1669_FE_OFN245_n1733/I   |  ^   | FE_OFN245_n1733                   | BUFFD4BWP30P140LVT  | 0.001 |   0.110 |    0.101 | 
     | placeopt_FE_OCPC1669_FE_OFN245_n1733/Z   |  ^   | FE_OCPN1669_FE_OFN245_n1733       | BUFFD4BWP30P140LVT  | 0.011 |   0.121 |    0.113 | 
     | U2521/B1                                 |  ^   | FE_OCPN1669_FE_OFN245_n1733       | AOI22D2BWP30P140LVT | 0.000 |   0.122 |    0.113 | 
     | U2521/ZN                                 |  v   | n2064                             | AOI22D2BWP30P140LVT | 0.012 |   0.134 |    0.125 | 
     | U2523/A1                                 |  v   | n2064                             | ND4D3BWP30P140LVT   | 0.000 |   0.134 |    0.125 | 
     | U2523/ZN                                 |  ^   | N1019                             | ND4D3BWP30P140LVT   | 0.010 |   0.144 |    0.135 | 
     | o_data_bus_reg_reg_62_/D                 |  ^   | N1019                             | DFQD2BWP30P140LVT   | 0.000 |   0.144 |    0.135 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.008 | 
     | o_data_bus_reg_reg_62_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.008 | 
     +-----------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin o_data_bus_reg_reg_52_/CP 
Endpoint:   o_data_bus_reg_reg_52_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.144
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.030 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.030 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.037 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.038 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.046 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.047 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.069 | 
     | placeopt_FE_RC_272_0/A1                  |  v   | FE_RN_23                          | NR3D8BWP30P140LVT   | 0.003 |   0.081 |    0.072 | 
     | placeopt_FE_RC_272_0/ZN                  |  ^   | n1765                             | NR3D8BWP30P140LVT   | 0.015 |   0.096 |    0.088 | 
     | placeopt_FE_OCPC525_n1765_dup/I          |  ^   | n1765                             | BUFFD12BWP30P140LVT | 0.003 |   0.099 |    0.091 | 
     | placeopt_FE_OCPC525_n1765_dup/Z          |  ^   | FE_RN_39                          | BUFFD12BWP30P140LVT | 0.016 |   0.115 |    0.107 | 
     | U2225/B1                                 |  ^   | FE_RN_39                          | AOI22D2BWP30P140LVT | 0.004 |   0.119 |    0.111 | 
     | U2225/ZN                                 |  v   | n1807                             | AOI22D2BWP30P140LVT | 0.014 |   0.133 |    0.125 | 
     | placeopt_FE_RC_635_0/A2                  |  v   | n1807                             | ND4D3BWP30P140LVT   | 0.000 |   0.133 |    0.125 | 
     | placeopt_FE_RC_635_0/ZN                  |  ^   | N1009                             | ND4D3BWP30P140LVT   | 0.011 |   0.144 |    0.136 | 
     | o_data_bus_reg_reg_52_/D                 |  ^   | N1009                             | DFQD1BWP30P140LVT   | 0.000 |   0.144 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.008 | 
     | o_data_bus_reg_reg_52_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.008 | 
     +-----------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin o_data_bus_reg_reg_22_/CP 
Endpoint:   o_data_bus_reg_reg_22_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_48_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.144
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell          | Delay | Arrival | Required | 
     |                                           |      |                                    |                        |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                        |       |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/CP |  ^   | clk                                | DFQD4BWP30P140LVT      | 0.000 |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/Q  |  v   | input_shift_def_4__i_cmd_shift[48] | DFQD4BWP30P140LVT      | 0.039 |   0.039 |    0.030 | 
     | placeopt_FE_RC_971_0/A2                   |  v   | input_shift_def_4__i_cmd_shift[48] | NR2OPTPAD2BWP30P140LVT | 0.000 |   0.039 |    0.030 | 
     | placeopt_FE_RC_971_0/ZN                   |  ^   | FE_RN_261_0                        | NR2OPTPAD2BWP30P140LVT | 0.009 |   0.048 |    0.039 | 
     | placeopt_FE_RC_972_0/I                    |  ^   | FE_RN_261_0                        | CKND2BWP30P140LVT      | 0.000 |   0.048 |    0.039 | 
     | placeopt_FE_RC_972_0/ZN                   |  v   | n1896                              | CKND2BWP30P140LVT      | 0.009 |   0.057 |    0.048 | 
     | placeopt_FE_RC_245_0/A1                   |  v   | n1896                              | NR2OPTPAD8BWP30P140LVT | 0.000 |   0.057 |    0.049 | 
     | placeopt_FE_RC_245_0/ZN                   |  ^   | n1906                              | NR2OPTPAD8BWP30P140LVT | 0.010 |   0.067 |    0.058 | 
     | U1851/A1                                  |  ^   | n1906                              | CKND2D8BWP30P140LVT    | 0.000 |   0.067 |    0.059 | 
     | U1851/ZN                                  |  v   | n1915                              | CKND2D8BWP30P140LVT    | 0.013 |   0.080 |    0.072 | 
     | U1852/B1                                  |  v   | n1915                              | INR2D16BWP30P140LVT    | 0.002 |   0.082 |    0.074 | 
     | U1852/ZN                                  |  ^   | n2976                              | INR2D16BWP30P140LVT    | 0.015 |   0.097 |    0.089 | 
     | U2463/B1                                  |  ^   | n2976                              | AOI22D1P5BWP30P140LVT  | 0.018 |   0.115 |    0.106 | 
     | U2463/ZN                                  |  v   | n2011                              | AOI22D1P5BWP30P140LVT  | 0.016 |   0.131 |    0.123 | 
     | placeopt_FE_RC_870_0/A3                   |  v   | n2011                              | ND4D1BWP30P140LVT      | 0.000 |   0.131 |    0.123 | 
     | placeopt_FE_RC_870_0/ZN                   |  ^   | N537                               | ND4D1BWP30P140LVT      | 0.013 |   0.144 |    0.136 | 
     | o_data_bus_reg_reg_22_/D                  |  ^   | N537                               | DFQD1BWP30P140LVT      | 0.000 |   0.144 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.008 | 
     | o_data_bus_reg_reg_22_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.008 | 
     +-----------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin o_data_bus_reg_reg_55_/CP 
Endpoint:   o_data_bus_reg_reg_55_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.144
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.030 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.030 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.037 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.038 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.047 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.047 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.069 | 
     | U1892/A1                                 |  v   | FE_RN_23                          | NR3D6BWP30P140LVT   | 0.003 |   0.081 |    0.072 | 
     | U1892/ZN                                 |  ^   | n1733                             | NR3D6BWP30P140LVT   | 0.013 |   0.093 |    0.085 | 
     | placeopt_FE_OCPC605_n1733/I              |  ^   | n1733                             | BUFFD12BWP30P140LVT | 0.001 |   0.094 |    0.085 | 
     | placeopt_FE_OCPC605_n1733/Z              |  ^   | FE_OFN246_n1733                   | BUFFD12BWP30P140LVT | 0.015 |   0.108 |    0.100 | 
     | placeopt_FE_RC_850_0/A1                  |  ^   | FE_OFN246_n1733                   | AOI22D2BWP30P140LVT | 0.012 |   0.120 |    0.112 | 
     | placeopt_FE_RC_850_0/ZN                  |  v   | n1793                             | AOI22D2BWP30P140LVT | 0.013 |   0.133 |    0.124 | 
     | placeopt_FE_RC_892_0/A3                  |  v   | n1793                             | ND4D3BWP30P140LVT   | 0.000 |   0.133 |    0.124 | 
     | placeopt_FE_RC_892_0/ZN                  |  ^   | N1012                             | ND4D3BWP30P140LVT   | 0.011 |   0.144 |    0.136 | 
     | o_data_bus_reg_reg_55_/D                 |  ^   | N1012                             | DFQD2BWP30P140LVT   | 0.000 |   0.144 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.008 | 
     | o_data_bus_reg_reg_55_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.008 | 
     +-----------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin o_data_bus_reg_reg_83_/CP 
Endpoint:   o_data_bus_reg_reg_83_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_10_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.144
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell           | Delay | Arrival | Required | 
     |                                           |      |                                    |                         |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                         |       |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/CP |  ^   | clk                                | DFQD4BWP30P140LVT       | 0.000 |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/Q  |  v   | input_shift_def_4__i_cmd_shift[10] | DFQD4BWP30P140LVT       | 0.040 |   0.040 |    0.032 | 
     | U2534/I                                   |  v   | input_shift_def_4__i_cmd_shift[10] | INVD4BWP30P140LVT       | 0.000 |   0.040 |    0.032 | 
     | U2534/ZN                                  |  ^   | n2096                              | INVD4BWP30P140LVT       | 0.007 |   0.048 |    0.039 | 
     | placeopt_FE_RC_284_0/A2                   |  ^   | n2096                              | CKND2D8BWP30P140LVT     | 0.000 |   0.048 |    0.040 | 
     | placeopt_FE_RC_284_0/ZN                   |  v   | n2088                              | CKND2D8BWP30P140LVT     | 0.007 |   0.055 |    0.047 | 
     | U2556/A1                                  |  v   | n2088                              | NR2OPTPAD2BWP30P140LVT  | 0.000 |   0.056 |    0.047 | 
     | U2556/ZN                                  |  ^   | n2089                              | NR2OPTPAD2BWP30P140LVT  | 0.011 |   0.066 |    0.058 | 
     | U2557/A2                                  |  ^   | n2089                              | CKND2D8BWP30P140LVT     | 0.000 |   0.066 |    0.058 | 
     | U2557/ZN                                  |  v   | n2094                              | CKND2D8BWP30P140LVT     | 0.012 |   0.079 |    0.070 | 
     | U2559/A1                                  |  v   | n2094                              | NR2OPTPAD16BWP30P140LVT | 0.002 |   0.081 |    0.073 | 
     | U2559/ZN                                  |  ^   | n2095                              | NR2OPTPAD16BWP30P140LVT | 0.013 |   0.094 |    0.085 | 
     | U2665/B1                                  |  ^   | n2095                              | AOI22D1P5BWP30P140LVT   | 0.019 |   0.113 |    0.105 | 
     | U2665/ZN                                  |  v   | n2187                              | AOI22D1P5BWP30P140LVT   | 0.018 |   0.131 |    0.123 | 
     | placeopt_FE_RC_729_0/A3                   |  v   | n2187                              | ND4D1BWP30P140LVT       | 0.000 |   0.131 |    0.123 | 
     | placeopt_FE_RC_729_0/ZN                   |  ^   | N1482                              | ND4D1BWP30P140LVT       | 0.013 |   0.144 |    0.136 | 
     | o_data_bus_reg_reg_83_/D                  |  ^   | N1482                              | DFQD2BWP30P140LVT       | 0.000 |   0.144 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.008 | 
     | o_data_bus_reg_reg_83_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.008 | 
     +-----------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin o_data_bus_reg_reg_19_/CP 
Endpoint:   o_data_bus_reg_reg_19_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_48_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.144
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell          | Delay | Arrival | Required | 
     |                                           |      |                                    |                        |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                        |       |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/CP |  ^   | clk                                | DFQD4BWP30P140LVT      | 0.000 |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/Q  |  v   | input_shift_def_4__i_cmd_shift[48] | DFQD4BWP30P140LVT      | 0.039 |   0.039 |    0.030 | 
     | placeopt_FE_RC_971_0/A2                   |  v   | input_shift_def_4__i_cmd_shift[48] | NR2OPTPAD2BWP30P140LVT | 0.000 |   0.039 |    0.031 | 
     | placeopt_FE_RC_971_0/ZN                   |  ^   | FE_RN_261_0                        | NR2OPTPAD2BWP30P140LVT | 0.009 |   0.048 |    0.039 | 
     | placeopt_FE_RC_972_0/I                    |  ^   | FE_RN_261_0                        | CKND2BWP30P140LVT      | 0.000 |   0.048 |    0.039 | 
     | placeopt_FE_RC_972_0/ZN                   |  v   | n1896                              | CKND2BWP30P140LVT      | 0.009 |   0.057 |    0.049 | 
     | placeopt_FE_RC_245_0/A1                   |  v   | n1896                              | NR2OPTPAD8BWP30P140LVT | 0.000 |   0.057 |    0.049 | 
     | placeopt_FE_RC_245_0/ZN                   |  ^   | n1906                              | NR2OPTPAD8BWP30P140LVT | 0.010 |   0.067 |    0.059 | 
     | U1851/A1                                  |  ^   | n1906                              | CKND2D8BWP30P140LVT    | 0.000 |   0.067 |    0.059 | 
     | U1851/ZN                                  |  v   | n1915                              | CKND2D8BWP30P140LVT    | 0.013 |   0.080 |    0.072 | 
     | U1852/B1                                  |  v   | n1915                              | INR2D16BWP30P140LVT    | 0.002 |   0.082 |    0.074 | 
     | U1852/ZN                                  |  ^   | n2976                              | INR2D16BWP30P140LVT    | 0.015 |   0.097 |    0.089 | 
     | U2448/B1                                  |  ^   | n2976                              | AOI22D2BWP30P140LVT    | 0.016 |   0.113 |    0.105 | 
     | U2448/ZN                                  |  v   | n1999                              | AOI22D2BWP30P140LVT    | 0.018 |   0.131 |    0.123 | 
     | placeopt_FE_RC_816_0/A4                   |  v   | n1999                              | ND4D1BWP30P140LVT      | 0.000 |   0.131 |    0.123 | 
     | placeopt_FE_RC_816_0/ZN                   |  ^   | N534                               | ND4D1BWP30P140LVT      | 0.013 |   0.144 |    0.136 | 
     | o_data_bus_reg_reg_19_/D                  |  ^   | N534                               | DFQD1BWP30P140LVT      | 0.000 |   0.144 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.008 | 
     | o_data_bus_reg_reg_19_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.008 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin o_data_bus_reg_reg_13_/CP 
Endpoint:   o_data_bus_reg_reg_13_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_48_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.015
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.135
- Arrival Time                  0.144
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell          | Delay | Arrival | Required | 
     |                                           |      |                                    |                        |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                        |       |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/CP |  ^   | clk                                | DFQD4BWP30P140LVT      | 0.000 |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/Q  |  v   | input_shift_def_4__i_cmd_shift[48] | DFQD4BWP30P140LVT      | 0.039 |   0.039 |    0.030 | 
     | placeopt_FE_RC_971_0/A2                   |  v   | input_shift_def_4__i_cmd_shift[48] | NR2OPTPAD2BWP30P140LVT | 0.000 |   0.039 |    0.031 | 
     | placeopt_FE_RC_971_0/ZN                   |  ^   | FE_RN_261_0                        | NR2OPTPAD2BWP30P140LVT | 0.009 |   0.048 |    0.039 | 
     | placeopt_FE_RC_972_0/I                    |  ^   | FE_RN_261_0                        | CKND2BWP30P140LVT      | 0.000 |   0.048 |    0.039 | 
     | placeopt_FE_RC_972_0/ZN                   |  v   | n1896                              | CKND2BWP30P140LVT      | 0.009 |   0.057 |    0.049 | 
     | placeopt_FE_RC_245_0/A1                   |  v   | n1896                              | NR2OPTPAD8BWP30P140LVT | 0.000 |   0.057 |    0.049 | 
     | placeopt_FE_RC_245_0/ZN                   |  ^   | n1906                              | NR2OPTPAD8BWP30P140LVT | 0.010 |   0.067 |    0.059 | 
     | U1851/A1                                  |  ^   | n1906                              | CKND2D8BWP30P140LVT    | 0.000 |   0.067 |    0.059 | 
     | U1851/ZN                                  |  v   | n1915                              | CKND2D8BWP30P140LVT    | 0.013 |   0.080 |    0.072 | 
     | U1852/B1                                  |  v   | n1915                              | INR2D16BWP30P140LVT    | 0.002 |   0.082 |    0.074 | 
     | U1852/ZN                                  |  ^   | n2976                              | INR2D16BWP30P140LVT    | 0.015 |   0.097 |    0.089 | 
     | U2418/B1                                  |  ^   | n2976                              | AOI22D2BWP30P140LVT    | 0.017 |   0.114 |    0.106 | 
     | U2418/ZN                                  |  v   | n1975                              | AOI22D2BWP30P140LVT    | 0.018 |   0.132 |    0.123 | 
     | U2422/A1                                  |  v   | n1975                              | ND4D1BWP30P140LVT      | 0.000 |   0.132 |    0.123 | 
     | U2422/ZN                                  |  ^   | N528                               | ND4D1BWP30P140LVT      | 0.012 |   0.144 |    0.135 | 
     | o_data_bus_reg_reg_13_/D                  |  ^   | N528                               | DFQD2BWP30P140LVT      | 0.000 |   0.144 |    0.135 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.008 | 
     | o_data_bus_reg_reg_13_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.008 | 
     +-----------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin o_data_bus_reg_reg_20_/CP 
Endpoint:   o_data_bus_reg_reg_20_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_48_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.144
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell          | Delay | Arrival | Required | 
     |                                           |      |                                    |                        |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                        |       |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/CP |  ^   | clk                                | DFQD4BWP30P140LVT      | 0.000 |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/Q  |  v   | input_shift_def_4__i_cmd_shift[48] | DFQD4BWP30P140LVT      | 0.039 |   0.039 |    0.031 | 
     | placeopt_FE_RC_971_0/A2                   |  v   | input_shift_def_4__i_cmd_shift[48] | NR2OPTPAD2BWP30P140LVT | 0.000 |   0.039 |    0.031 | 
     | placeopt_FE_RC_971_0/ZN                   |  ^   | FE_RN_261_0                        | NR2OPTPAD2BWP30P140LVT | 0.009 |   0.048 |    0.040 | 
     | placeopt_FE_RC_972_0/I                    |  ^   | FE_RN_261_0                        | CKND2BWP30P140LVT      | 0.000 |   0.048 |    0.040 | 
     | placeopt_FE_RC_972_0/ZN                   |  v   | n1896                              | CKND2BWP30P140LVT      | 0.009 |   0.057 |    0.049 | 
     | placeopt_FE_RC_245_0/A1                   |  v   | n1896                              | NR2OPTPAD8BWP30P140LVT | 0.000 |   0.057 |    0.049 | 
     | placeopt_FE_RC_245_0/ZN                   |  ^   | n1906                              | NR2OPTPAD8BWP30P140LVT | 0.010 |   0.067 |    0.059 | 
     | U1851/A1                                  |  ^   | n1906                              | CKND2D8BWP30P140LVT    | 0.000 |   0.067 |    0.059 | 
     | U1851/ZN                                  |  v   | n1915                              | CKND2D8BWP30P140LVT    | 0.013 |   0.080 |    0.072 | 
     | U1852/B1                                  |  v   | n1915                              | INR2D16BWP30P140LVT    | 0.002 |   0.082 |    0.074 | 
     | U1852/ZN                                  |  ^   | n2976                              | INR2D16BWP30P140LVT    | 0.015 |   0.097 |    0.089 | 
     | U2454/B1                                  |  ^   | n2976                              | AOI22D1P5BWP30P140LVT  | 0.017 |   0.114 |    0.106 | 
     | U2454/ZN                                  |  v   | n2002                              | AOI22D1P5BWP30P140LVT  | 0.017 |   0.130 |    0.122 | 
     | placeopt_FE_RC_1011_0/A3                  |  v   | n2002                              | ND4D1BWP30P140LVT      | 0.000 |   0.130 |    0.122 | 
     | placeopt_FE_RC_1011_0/ZN                  |  ^   | N535                               | ND4D1BWP30P140LVT      | 0.013 |   0.144 |    0.136 | 
     | o_data_bus_reg_reg_20_/D                  |  ^   | N535                               | DFQD2BWP30P140LVT      | 0.000 |   0.144 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.008 | 
     | o_data_bus_reg_reg_20_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.008 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin o_data_bus_reg_reg_101_/CP 
Endpoint:   o_data_bus_reg_reg_101_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_43_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.143
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |         Cell          | Delay | Arrival | Required | 
     |                                           |      |                                    |                       |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+-----------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                       |       |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_43_/CP |  ^   | clk                                | DFQD4BWP30P140LVT     | 0.000 |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_43_/Q  |  v   | input_shift_def_4__i_cmd_shift[43] | DFQD4BWP30P140LVT     | 0.038 |   0.038 |    0.030 | 
     | placeopt_U2107_dup/A1                     |  v   | input_shift_def_4__i_cmd_shift[43] | OR2D4BWP30P140LVT     | 0.000 |   0.038 |    0.030 | 
     | placeopt_U2107_dup/Z                      |  v   | FE_RN_8                            | OR2D4BWP30P140LVT     | 0.014 |   0.052 |    0.044 | 
     | placeopt_FE_RC_239_0/B1                   |  v   | FE_RN_8                            | INR2D4BWP30P140LVT    | 0.000 |   0.052 |    0.044 | 
     | placeopt_FE_RC_239_0/ZN                   |  ^   | FE_RN_116_0                        | INR2D4BWP30P140LVT    | 0.008 |   0.060 |    0.053 | 
     | placeopt_FE_RC_238_0/A1                   |  ^   | FE_RN_116_0                        | CKND2D8BWP30P140LVT   | 0.000 |   0.061 |    0.053 | 
     | placeopt_FE_RC_238_0/ZN                   |  v   | n1712                              | CKND2D8BWP30P140LVT   | 0.012 |   0.072 |    0.064 | 
     | placeopt_FE_RC_1129_0/A2                  |  v   | n1712                              | NR2D16BWP30P140LVT    | 0.005 |   0.077 |    0.069 | 
     | placeopt_FE_RC_1129_0/ZN                  |  ^   | n2245                              | NR2D16BWP30P140LVT    | 0.015 |   0.092 |    0.084 | 
     | placeopt_FE_RC_800_0/B1                   |  ^   | n2245                              | AOI22D1P5BWP30P140LVT | 0.021 |   0.114 |    0.106 | 
     | placeopt_FE_RC_800_0/ZN                   |  v   | n2269                              | AOI22D1P5BWP30P140LVT | 0.017 |   0.130 |    0.123 | 
     | placeopt_FE_RC_267_0/A2                   |  v   | n2269                              | ND4D1BWP30P140LVT     | 0.000 |   0.130 |    0.123 | 
     | placeopt_FE_RC_267_0/ZN                   |  ^   | N1942                              | ND4D1BWP30P140LVT     | 0.013 |   0.143 |    0.135 | 
     | o_data_bus_reg_reg_101_/D                 |  ^   | N1942                              | DFQD1BWP30P140LVT     | 0.000 |   0.143 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                            |      |     |                   |       |  Time   |   Time   | 
     |----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                        |  ^   | clk |                   |       |   0.000 |    0.008 | 
     | o_data_bus_reg_reg_101_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.008 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin o_data_bus_reg_reg_103_/CP 
Endpoint:   o_data_bus_reg_reg_103_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_43_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.143
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |         Cell          | Delay | Arrival | Required | 
     |                                           |      |                                    |                       |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+-----------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                       |       |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_43_/CP |  ^   | clk                                | DFQD4BWP30P140LVT     | 0.000 |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_43_/Q  |  v   | input_shift_def_4__i_cmd_shift[43] | DFQD4BWP30P140LVT     | 0.038 |   0.038 |    0.030 | 
     | placeopt_U2107_dup/A1                     |  v   | input_shift_def_4__i_cmd_shift[43] | OR2D4BWP30P140LVT     | 0.000 |   0.038 |    0.030 | 
     | placeopt_U2107_dup/Z                      |  v   | FE_RN_8                            | OR2D4BWP30P140LVT     | 0.014 |   0.052 |    0.044 | 
     | placeopt_FE_RC_239_0/B1                   |  v   | FE_RN_8                            | INR2D4BWP30P140LVT    | 0.000 |   0.052 |    0.044 | 
     | placeopt_FE_RC_239_0/ZN                   |  ^   | FE_RN_116_0                        | INR2D4BWP30P140LVT    | 0.008 |   0.060 |    0.053 | 
     | placeopt_FE_RC_238_0/A1                   |  ^   | FE_RN_116_0                        | CKND2D8BWP30P140LVT   | 0.000 |   0.061 |    0.053 | 
     | placeopt_FE_RC_238_0/ZN                   |  v   | n1712                              | CKND2D8BWP30P140LVT   | 0.012 |   0.072 |    0.064 | 
     | placeopt_FE_RC_1129_0/A2                  |  v   | n1712                              | NR2D16BWP30P140LVT    | 0.005 |   0.077 |    0.069 | 
     | placeopt_FE_RC_1129_0/ZN                  |  ^   | n2245                              | NR2D16BWP30P140LVT    | 0.015 |   0.092 |    0.084 | 
     | U2768/B1                                  |  ^   | n2245                              | AOI22D1P5BWP30P140LVT | 0.021 |   0.113 |    0.105 | 
     | U2768/ZN                                  |  v   | n2278                              | AOI22D1P5BWP30P140LVT | 0.017 |   0.131 |    0.123 | 
     | placeopt_FE_RC_383_0/A2                   |  v   | n2278                              | ND4D1BWP30P140LVT     | 0.000 |   0.131 |    0.123 | 
     | placeopt_FE_RC_383_0/ZN                   |  ^   | N1944                              | ND4D1BWP30P140LVT     | 0.013 |   0.143 |    0.136 | 
     | o_data_bus_reg_reg_103_/D                 |  ^   | N1944                              | DFQD2BWP30P140LVT     | 0.000 |   0.143 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                            |      |     |                   |       |  Time   |   Time   | 
     |----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                        |  ^   | clk |                   |       |   0.000 |    0.008 | 
     | o_data_bus_reg_reg_103_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.008 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin o_data_bus_reg_reg_56_/CP 
Endpoint:   o_data_bus_reg_reg_56_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.144
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.030 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.031 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.037 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.038 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.047 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.047 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.070 | 
     | placeopt_FE_RC_272_0/A1                  |  v   | FE_RN_23                          | NR3D8BWP30P140LVT   | 0.003 |   0.081 |    0.073 | 
     | placeopt_FE_RC_272_0/ZN                  |  ^   | n1765                             | NR3D8BWP30P140LVT   | 0.015 |   0.096 |    0.088 | 
     | placeopt_FE_OCPC525_n1765_dup/I          |  ^   | n1765                             | BUFFD12BWP30P140LVT | 0.003 |   0.099 |    0.091 | 
     | placeopt_FE_OCPC525_n1765_dup/Z          |  ^   | FE_RN_39                          | BUFFD12BWP30P140LVT | 0.016 |   0.115 |    0.107 | 
     | placeopt_FE_RC_993_0/B1                  |  ^   | FE_RN_39                          | AOI22D4BWP30P140LVT | 0.005 |   0.120 |    0.112 | 
     | placeopt_FE_RC_993_0/ZN                  |  v   | n1791                             | AOI22D4BWP30P140LVT | 0.013 |   0.133 |    0.125 | 
     | placeopt_FE_RC_401_0/A3                  |  v   | n1791                             | ND4D3BWP30P140LVT   | 0.000 |   0.133 |    0.125 | 
     | placeopt_FE_RC_401_0/ZN                  |  ^   | N1013                             | ND4D3BWP30P140LVT   | 0.011 |   0.144 |    0.136 | 
     | o_data_bus_reg_reg_56_/D                 |  ^   | N1013                             | DFQD1BWP30P140LVT   | 0.000 |   0.144 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.008 | 
     | o_data_bus_reg_reg_56_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.008 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin o_data_bus_reg_reg_105_/CP 
Endpoint:   o_data_bus_reg_reg_105_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_43_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.144
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |        Cell         | Delay | Arrival | Required | 
     |                                           |      |                                    |                     |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+---------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                     |       |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_43_/CP |  ^   | clk                                | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_43_/Q  |  v   | input_shift_def_4__i_cmd_shift[43] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.030 | 
     | placeopt_U2107_dup/A1                     |  v   | input_shift_def_4__i_cmd_shift[43] | OR2D4BWP30P140LVT   | 0.000 |   0.038 |    0.030 | 
     | placeopt_U2107_dup/Z                      |  v   | FE_RN_8                            | OR2D4BWP30P140LVT   | 0.014 |   0.052 |    0.044 | 
     | placeopt_FE_RC_239_0/B1                   |  v   | FE_RN_8                            | INR2D4BWP30P140LVT  | 0.000 |   0.052 |    0.044 | 
     | placeopt_FE_RC_239_0/ZN                   |  ^   | FE_RN_116_0                        | INR2D4BWP30P140LVT  | 0.008 |   0.060 |    0.053 | 
     | placeopt_FE_RC_238_0/A1                   |  ^   | FE_RN_116_0                        | CKND2D8BWP30P140LVT | 0.000 |   0.061 |    0.053 | 
     | placeopt_FE_RC_238_0/ZN                   |  v   | n1712                              | CKND2D8BWP30P140LVT | 0.012 |   0.072 |    0.064 | 
     | placeopt_FE_RC_1129_0/A2                  |  v   | n1712                              | NR2D16BWP30P140LVT  | 0.005 |   0.077 |    0.069 | 
     | placeopt_FE_RC_1129_0/ZN                  |  ^   | n2245                              | NR2D16BWP30P140LVT  | 0.015 |   0.092 |    0.084 | 
     | U2778/B1                                  |  ^   | n2245                              | AOI22D2BWP30P140LVT | 0.022 |   0.114 |    0.106 | 
     | U2778/ZN                                  |  v   | n2286                              | AOI22D2BWP30P140LVT | 0.018 |   0.132 |    0.124 | 
     | placeopt_FE_RC_459_0/A1                   |  v   | n2286                              | ND4D1BWP30P140LVT   | 0.000 |   0.132 |    0.124 | 
     | placeopt_FE_RC_459_0/ZN                   |  ^   | N1946                              | ND4D1BWP30P140LVT   | 0.012 |   0.144 |    0.136 | 
     | o_data_bus_reg_reg_105_/D                 |  ^   | N1946                              | DFQD1BWP30P140LVT   | 0.000 |   0.144 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                            |      |     |                   |       |  Time   |   Time   | 
     |----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                        |  ^   | clk |                   |       |   0.000 |    0.008 | 
     | o_data_bus_reg_reg_105_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.008 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin o_data_bus_reg_reg_23_/CP 
Endpoint:   o_data_bus_reg_reg_23_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_48_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.144
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell          | Delay | Arrival | Required | 
     |                                           |      |                                    |                        |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                        |       |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/CP |  ^   | clk                                | DFQD4BWP30P140LVT      | 0.000 |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/Q  |  v   | input_shift_def_4__i_cmd_shift[48] | DFQD4BWP30P140LVT      | 0.039 |   0.039 |    0.031 | 
     | placeopt_FE_RC_971_0/A2                   |  v   | input_shift_def_4__i_cmd_shift[48] | NR2OPTPAD2BWP30P140LVT | 0.000 |   0.039 |    0.031 | 
     | placeopt_FE_RC_971_0/ZN                   |  ^   | FE_RN_261_0                        | NR2OPTPAD2BWP30P140LVT | 0.009 |   0.048 |    0.040 | 
     | placeopt_FE_RC_972_0/I                    |  ^   | FE_RN_261_0                        | CKND2BWP30P140LVT      | 0.000 |   0.048 |    0.040 | 
     | placeopt_FE_RC_972_0/ZN                   |  v   | n1896                              | CKND2BWP30P140LVT      | 0.009 |   0.057 |    0.049 | 
     | placeopt_FE_RC_245_0/A1                   |  v   | n1896                              | NR2OPTPAD8BWP30P140LVT | 0.000 |   0.057 |    0.049 | 
     | placeopt_FE_RC_245_0/ZN                   |  ^   | n1906                              | NR2OPTPAD8BWP30P140LVT | 0.010 |   0.067 |    0.059 | 
     | U1826/A1                                  |  ^   | n1906                              | CKND2D8BWP30P140LVT    | 0.000 |   0.067 |    0.059 | 
     | U1826/ZN                                  |  v   | n1898                              | CKND2D8BWP30P140LVT    | 0.009 |   0.076 |    0.068 | 
     | U2349/B1                                  |  v   | n1898                              | INR2D8BWP30P140LVT     | 0.001 |   0.077 |    0.069 | 
     | U2349/ZN                                  |  ^   | n2974                              | INR2D8BWP30P140LVT     | 0.014 |   0.091 |    0.083 | 
     | placeopt_FE_OCPC565_n2974/I               |  ^   | n2974                              | BUFFD12BWP30P140LVT    | 0.004 |   0.094 |    0.086 | 
     | placeopt_FE_OCPC565_n2974/Z               |  ^   | FE_OCPN2745_n2974                  | BUFFD12BWP30P140LVT    | 0.017 |   0.112 |    0.104 | 
     | U2470/B1                                  |  ^   | FE_OCPN2745_n2974                  | AOI22D4BWP30P140LVT    | 0.006 |   0.117 |    0.109 | 
     | U2470/ZN                                  |  v   | n2013                              | AOI22D4BWP30P140LVT    | 0.014 |   0.131 |    0.123 | 
     | placeopt_FE_RC_948_0/A2                   |  v   | n2013                              | ND4D2BWP30P140LVT      | 0.000 |   0.131 |    0.124 | 
     | placeopt_FE_RC_948_0/ZN                   |  ^   | N538                               | ND4D2BWP30P140LVT      | 0.012 |   0.144 |    0.136 | 
     | o_data_bus_reg_reg_23_/D                  |  ^   | N538                               | DFQD2BWP30P140LVT      | 0.000 |   0.144 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.008 | 
     | o_data_bus_reg_reg_23_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.008 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin o_data_bus_reg_reg_100_/CP 
Endpoint:   o_data_bus_reg_reg_100_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_43_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.015
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.135
- Arrival Time                  0.143
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |         Cell          | Delay | Arrival | Required | 
     |                                           |      |                                    |                       |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+-----------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                       |       |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_43_/CP |  ^   | clk                                | DFQD4BWP30P140LVT     | 0.000 |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_43_/Q  |  v   | input_shift_def_4__i_cmd_shift[43] | DFQD4BWP30P140LVT     | 0.038 |   0.038 |    0.030 | 
     | placeopt_U2107_dup/A1                     |  v   | input_shift_def_4__i_cmd_shift[43] | OR2D4BWP30P140LVT     | 0.000 |   0.038 |    0.030 | 
     | placeopt_U2107_dup/Z                      |  v   | FE_RN_8                            | OR2D4BWP30P140LVT     | 0.014 |   0.052 |    0.044 | 
     | placeopt_FE_RC_239_0/B1                   |  v   | FE_RN_8                            | INR2D4BWP30P140LVT    | 0.000 |   0.052 |    0.044 | 
     | placeopt_FE_RC_239_0/ZN                   |  ^   | FE_RN_116_0                        | INR2D4BWP30P140LVT    | 0.008 |   0.060 |    0.053 | 
     | placeopt_FE_RC_238_0/A1                   |  ^   | FE_RN_116_0                        | CKND2D8BWP30P140LVT   | 0.000 |   0.061 |    0.053 | 
     | placeopt_FE_RC_238_0/ZN                   |  v   | n1712                              | CKND2D8BWP30P140LVT   | 0.012 |   0.072 |    0.064 | 
     | placeopt_FE_RC_1129_0/A2                  |  v   | n1712                              | NR2D16BWP30P140LVT    | 0.005 |   0.077 |    0.069 | 
     | placeopt_FE_RC_1129_0/ZN                  |  ^   | n2245                              | NR2D16BWP30P140LVT    | 0.015 |   0.092 |    0.084 | 
     | U2753/B1                                  |  ^   | n2245                              | AOI22D1P5BWP30P140LVT | 0.021 |   0.113 |    0.106 | 
     | U2753/ZN                                  |  v   | n2266                              | AOI22D1P5BWP30P140LVT | 0.016 |   0.130 |    0.122 | 
     | placeopt_FE_RC_856_0/A3                   |  v   | n2266                              | ND4D1BWP30P140LVT     | 0.000 |   0.130 |    0.122 | 
     | placeopt_FE_RC_856_0/ZN                   |  ^   | N1941                              | ND4D1BWP30P140LVT     | 0.014 |   0.143 |    0.135 | 
     | o_data_bus_reg_reg_100_/D                 |  ^   | N1941                              | DFQD1BWP30P140LVT     | 0.000 |   0.143 |    0.135 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                            |      |     |                   |       |  Time   |   Time   | 
     |----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                        |  ^   | clk |                   |       |   0.000 |    0.008 | 
     | o_data_bus_reg_reg_100_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.008 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin o_data_bus_reg_reg_47_/CP 
Endpoint:   o_data_bus_reg_reg_47_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.144
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.031 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.031 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.038 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.038 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.047 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.047 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.070 | 
     | U1892/A1                                 |  v   | FE_RN_23                          | NR3D6BWP30P140LVT   | 0.003 |   0.081 |    0.073 | 
     | U1892/ZN                                 |  ^   | n1733                             | NR3D6BWP30P140LVT   | 0.013 |   0.093 |    0.085 | 
     | placeopt_FE_OCPC605_n1733/I              |  ^   | n1733                             | BUFFD12BWP30P140LVT | 0.001 |   0.094 |    0.086 | 
     | placeopt_FE_OCPC605_n1733/Z              |  ^   | FE_OFN246_n1733                   | BUFFD12BWP30P140LVT | 0.015 |   0.108 |    0.100 | 
     | U2252/B1                                 |  ^   | FE_OFN246_n1733                   | AOI22D4BWP30P140LVT | 0.008 |   0.117 |    0.109 | 
     | U2252/ZN                                 |  v   | n1825                             | AOI22D4BWP30P140LVT | 0.015 |   0.132 |    0.124 | 
     | placeopt_FE_RC_1006_0/A4                 |  v   | n1825                             | ND4D3BWP30P140LVT   | 0.000 |   0.132 |    0.124 | 
     | placeopt_FE_RC_1006_0/ZN                 |  ^   | N1004                             | ND4D3BWP30P140LVT   | 0.012 |   0.144 |    0.136 | 
     | o_data_bus_reg_reg_47_/D                 |  ^   | N1004                             | DFQD1BWP30P140LVT   | 0.000 |   0.144 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.008 | 
     | o_data_bus_reg_reg_47_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.008 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin o_data_bus_reg_reg_14_/CP 
Endpoint:   o_data_bus_reg_reg_14_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_48_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.143
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell          | Delay | Arrival | Required | 
     |                                           |      |                                    |                        |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                        |       |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/CP |  ^   | clk                                | DFQD4BWP30P140LVT      | 0.000 |   0.000 |   -0.008 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/Q  |  v   | input_shift_def_4__i_cmd_shift[48] | DFQD4BWP30P140LVT      | 0.039 |   0.039 |    0.031 | 
     | placeopt_FE_RC_971_0/A2                   |  v   | input_shift_def_4__i_cmd_shift[48] | NR2OPTPAD2BWP30P140LVT | 0.000 |   0.039 |    0.031 | 
     | placeopt_FE_RC_971_0/ZN                   |  ^   | FE_RN_261_0                        | NR2OPTPAD2BWP30P140LVT | 0.009 |   0.048 |    0.040 | 
     | placeopt_FE_RC_972_0/I                    |  ^   | FE_RN_261_0                        | CKND2BWP30P140LVT      | 0.000 |   0.048 |    0.040 | 
     | placeopt_FE_RC_972_0/ZN                   |  v   | n1896                              | CKND2BWP30P140LVT      | 0.009 |   0.057 |    0.049 | 
     | placeopt_FE_RC_245_0/A1                   |  v   | n1896                              | NR2OPTPAD8BWP30P140LVT | 0.000 |   0.057 |    0.049 | 
     | placeopt_FE_RC_245_0/ZN                   |  ^   | n1906                              | NR2OPTPAD8BWP30P140LVT | 0.010 |   0.067 |    0.059 | 
     | U1851/A1                                  |  ^   | n1906                              | CKND2D8BWP30P140LVT    | 0.000 |   0.067 |    0.059 | 
     | U1851/ZN                                  |  v   | n1915                              | CKND2D8BWP30P140LVT    | 0.013 |   0.080 |    0.072 | 
     | U1852/B1                                  |  v   | n1915                              | INR2D16BWP30P140LVT    | 0.002 |   0.082 |    0.074 | 
     | U1852/ZN                                  |  ^   | n2976                              | INR2D16BWP30P140LVT    | 0.015 |   0.097 |    0.089 | 
     | U2423/B1                                  |  ^   | n2976                              | AOI22D2BWP30P140LVT    | 0.016 |   0.114 |    0.106 | 
     | U2423/ZN                                  |  v   | n1979                              | AOI22D2BWP30P140LVT    | 0.018 |   0.132 |    0.124 | 
     | U2427/A1                                  |  v   | n1979                              | ND4D1BWP30P140LVT      | 0.000 |   0.132 |    0.124 | 
     | U2427/ZN                                  |  ^   | N529                               | ND4D1BWP30P140LVT      | 0.012 |   0.143 |    0.136 | 
     | o_data_bus_reg_reg_14_/D                  |  ^   | N529                               | DFQD2BWP30P140LVT      | 0.000 |   0.143 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.008 | 
     | o_data_bus_reg_reg_14_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.008 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin o_data_bus_reg_reg_69_/CP 
Endpoint:   o_data_bus_reg_reg_69_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_10_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.143
= Slack Time                   -0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell           | Delay | Arrival | Required | 
     |                                           |      |                                    |                         |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                         |       |   0.000 |   -0.007 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/CP |  ^   | clk                                | DFQD4BWP30P140LVT       | 0.000 |   0.000 |   -0.007 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/Q  |  v   | input_shift_def_4__i_cmd_shift[10] | DFQD4BWP30P140LVT       | 0.040 |   0.040 |    0.033 | 
     | U2534/I                                   |  v   | input_shift_def_4__i_cmd_shift[10] | INVD4BWP30P140LVT       | 0.000 |   0.040 |    0.033 | 
     | U2534/ZN                                  |  ^   | n2096                              | INVD4BWP30P140LVT       | 0.007 |   0.048 |    0.040 | 
     | placeopt_FE_RC_284_0/A2                   |  ^   | n2096                              | CKND2D8BWP30P140LVT     | 0.000 |   0.048 |    0.041 | 
     | placeopt_FE_RC_284_0/ZN                   |  v   | n2088                              | CKND2D8BWP30P140LVT     | 0.007 |   0.055 |    0.048 | 
     | U2556/A1                                  |  v   | n2088                              | NR2OPTPAD2BWP30P140LVT  | 0.000 |   0.056 |    0.048 | 
     | U2556/ZN                                  |  ^   | n2089                              | NR2OPTPAD2BWP30P140LVT  | 0.011 |   0.066 |    0.059 | 
     | U2557/A2                                  |  ^   | n2089                              | CKND2D8BWP30P140LVT     | 0.000 |   0.066 |    0.059 | 
     | U2557/ZN                                  |  v   | n2094                              | CKND2D8BWP30P140LVT     | 0.012 |   0.079 |    0.071 | 
     | U2559/A1                                  |  v   | n2094                              | NR2OPTPAD16BWP30P140LVT | 0.002 |   0.081 |    0.073 | 
     | U2559/ZN                                  |  ^   | n2095                              | NR2OPTPAD16BWP30P140LVT | 0.013 |   0.094 |    0.086 | 
     | placeopt_FE_OFC490_n2095/I                |  ^   | n2095                              | BUFFD12BWP30P140LVT     | 0.010 |   0.103 |    0.096 | 
     | placeopt_FE_OFC490_n2095/Z                |  ^   | FE_OFN314_n2095                    | BUFFD12BWP30P140LVT     | 0.019 |   0.122 |    0.115 | 
     | placeopt_FE_RC_424_0/A1                   |  ^   | FE_OFN314_n2095                    | AOI22D4BWP30P140LVT     | 0.002 |   0.124 |    0.117 | 
     | placeopt_FE_RC_424_0/ZN                   |  v   | n2127                              | AOI22D4BWP30P140LVT     | 0.009 |   0.133 |    0.125 | 
     | placeopt_FE_RC_357_0/A3                   |  v   | n2127                              | ND4D3BWP30P140LVT       | 0.000 |   0.133 |    0.126 | 
     | placeopt_FE_RC_357_0/ZN                   |  ^   | N1468                              | ND4D3BWP30P140LVT       | 0.010 |   0.143 |    0.136 | 
     | o_data_bus_reg_reg_69_/D                  |  ^   | N1468                              | DFQD2BWP30P140LVT       | 0.000 |   0.143 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.007 | 
     | o_data_bus_reg_reg_69_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.007 | 
     +-----------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin o_data_bus_reg_reg_12_/CP 
Endpoint:   o_data_bus_reg_reg_12_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_48_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.143
= Slack Time                   -0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell          | Delay | Arrival | Required | 
     |                                           |      |                                    |                        |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                        |       |   0.000 |   -0.007 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/CP |  ^   | clk                                | DFQD4BWP30P140LVT      | 0.000 |   0.000 |   -0.007 | 
     | input_shift_def_4__i_cmd_shift_reg_48_/Q  |  v   | input_shift_def_4__i_cmd_shift[48] | DFQD4BWP30P140LVT      | 0.039 |   0.039 |    0.031 | 
     | placeopt_FE_RC_971_0/A2                   |  v   | input_shift_def_4__i_cmd_shift[48] | NR2OPTPAD2BWP30P140LVT | 0.000 |   0.039 |    0.032 | 
     | placeopt_FE_RC_971_0/ZN                   |  ^   | FE_RN_261_0                        | NR2OPTPAD2BWP30P140LVT | 0.009 |   0.048 |    0.040 | 
     | placeopt_FE_RC_972_0/I                    |  ^   | FE_RN_261_0                        | CKND2BWP30P140LVT      | 0.000 |   0.048 |    0.040 | 
     | placeopt_FE_RC_972_0/ZN                   |  v   | n1896                              | CKND2BWP30P140LVT      | 0.009 |   0.057 |    0.050 | 
     | placeopt_FE_RC_245_0/A1                   |  v   | n1896                              | NR2OPTPAD8BWP30P140LVT | 0.000 |   0.057 |    0.050 | 
     | placeopt_FE_RC_245_0/ZN                   |  ^   | n1906                              | NR2OPTPAD8BWP30P140LVT | 0.010 |   0.067 |    0.060 | 
     | U1851/A1                                  |  ^   | n1906                              | CKND2D8BWP30P140LVT    | 0.000 |   0.067 |    0.060 | 
     | U1851/ZN                                  |  v   | n1915                              | CKND2D8BWP30P140LVT    | 0.013 |   0.080 |    0.073 | 
     | U1852/B1                                  |  v   | n1915                              | INR2D16BWP30P140LVT    | 0.002 |   0.082 |    0.075 | 
     | U1852/ZN                                  |  ^   | n2976                              | INR2D16BWP30P140LVT    | 0.015 |   0.097 |    0.090 | 
     | U2413/B1                                  |  ^   | n2976                              | AOI22D1P5BWP30P140LVT  | 0.017 |   0.114 |    0.107 | 
     | U2413/ZN                                  |  v   | n1971                              | AOI22D1P5BWP30P140LVT  | 0.017 |   0.131 |    0.124 | 
     | U2417/A1                                  |  v   | n1971                              | ND4D1BWP30P140LVT      | 0.000 |   0.131 |    0.124 | 
     | U2417/ZN                                  |  ^   | N527                               | ND4D1BWP30P140LVT      | 0.012 |   0.143 |    0.136 | 
     | o_data_bus_reg_reg_12_/D                  |  ^   | N527                               | DFQD2BWP30P140LVT      | 0.000 |   0.143 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.007 | 
     | o_data_bus_reg_reg_12_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.007 | 
     +-----------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin o_data_bus_reg_reg_68_/CP 
Endpoint:   o_data_bus_reg_reg_68_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_10_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.143
= Slack Time                   -0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell           | Delay | Arrival | Required | 
     |                                           |      |                                    |                         |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                         |       |   0.000 |   -0.007 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/CP |  ^   | clk                                | DFQD4BWP30P140LVT       | 0.000 |   0.000 |   -0.007 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/Q  |  v   | input_shift_def_4__i_cmd_shift[10] | DFQD4BWP30P140LVT       | 0.040 |   0.040 |    0.033 | 
     | U2534/I                                   |  v   | input_shift_def_4__i_cmd_shift[10] | INVD4BWP30P140LVT       | 0.000 |   0.040 |    0.033 | 
     | U2534/ZN                                  |  ^   | n2096                              | INVD4BWP30P140LVT       | 0.007 |   0.048 |    0.041 | 
     | placeopt_FE_RC_284_0/A2                   |  ^   | n2096                              | CKND2D8BWP30P140LVT     | 0.000 |   0.048 |    0.041 | 
     | placeopt_FE_RC_284_0/ZN                   |  v   | n2088                              | CKND2D8BWP30P140LVT     | 0.007 |   0.055 |    0.048 | 
     | U2556/A1                                  |  v   | n2088                              | NR2OPTPAD2BWP30P140LVT  | 0.000 |   0.056 |    0.048 | 
     | U2556/ZN                                  |  ^   | n2089                              | NR2OPTPAD2BWP30P140LVT  | 0.011 |   0.066 |    0.059 | 
     | U2557/A2                                  |  ^   | n2089                              | CKND2D8BWP30P140LVT     | 0.000 |   0.066 |    0.059 | 
     | U2557/ZN                                  |  v   | n2094                              | CKND2D8BWP30P140LVT     | 0.012 |   0.079 |    0.071 | 
     | U2559/A1                                  |  v   | n2094                              | NR2OPTPAD16BWP30P140LVT | 0.002 |   0.081 |    0.074 | 
     | U2559/ZN                                  |  ^   | n2095                              | NR2OPTPAD16BWP30P140LVT | 0.013 |   0.094 |    0.086 | 
     | placeopt_FE_OFC490_n2095/I                |  ^   | n2095                              | BUFFD12BWP30P140LVT     | 0.010 |   0.103 |    0.096 | 
     | placeopt_FE_OFC490_n2095/Z                |  ^   | FE_OFN314_n2095                    | BUFFD12BWP30P140LVT     | 0.019 |   0.122 |    0.115 | 
     | placeopt_FE_RC_451_0/A1                   |  ^   | FE_OFN314_n2095                    | AOI22D6BWP30P140LVT     | 0.001 |   0.123 |    0.116 | 
     | placeopt_FE_RC_451_0/ZN                   |  v   | n2123                              | AOI22D6BWP30P140LVT     | 0.008 |   0.131 |    0.124 | 
     | placeopt_FE_RC_266_0/A2                   |  v   | n2123                              | ND4D1BWP30P140LVT       | 0.000 |   0.132 |    0.124 | 
     | placeopt_FE_RC_266_0/ZN                   |  ^   | N1467                              | ND4D1BWP30P140LVT       | 0.011 |   0.143 |    0.136 | 
     | o_data_bus_reg_reg_68_/D                  |  ^   | N1467                              | DFQD2BWP30P140LVT       | 0.000 |   0.143 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.007 | 
     | o_data_bus_reg_reg_68_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.007 | 
     +-----------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin o_data_bus_reg_reg_99_/CP 
Endpoint:   o_data_bus_reg_reg_99_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_43_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.015
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.135
- Arrival Time                  0.142
= Slack Time                   -0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |        Cell         | Delay | Arrival | Required | 
     |                                           |      |                                    |                     |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+---------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                     |       |   0.000 |   -0.007 | 
     | input_shift_def_4__i_cmd_shift_reg_43_/CP |  ^   | clk                                | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.007 | 
     | input_shift_def_4__i_cmd_shift_reg_43_/Q  |  v   | input_shift_def_4__i_cmd_shift[43] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.031 | 
     | placeopt_U2107_dup/A1                     |  v   | input_shift_def_4__i_cmd_shift[43] | OR2D4BWP30P140LVT   | 0.000 |   0.038 |    0.031 | 
     | placeopt_U2107_dup/Z                      |  v   | FE_RN_8                            | OR2D4BWP30P140LVT   | 0.014 |   0.052 |    0.045 | 
     | placeopt_FE_RC_239_0/B1                   |  v   | FE_RN_8                            | INR2D4BWP30P140LVT  | 0.000 |   0.052 |    0.045 | 
     | placeopt_FE_RC_239_0/ZN                   |  ^   | FE_RN_116_0                        | INR2D4BWP30P140LVT  | 0.008 |   0.060 |    0.053 | 
     | placeopt_FE_RC_238_0/A1                   |  ^   | FE_RN_116_0                        | CKND2D8BWP30P140LVT | 0.000 |   0.061 |    0.054 | 
     | placeopt_FE_RC_238_0/ZN                   |  v   | n1712                              | CKND2D8BWP30P140LVT | 0.012 |   0.072 |    0.065 | 
     | placeopt_FE_RC_1129_0/A2                  |  v   | n1712                              | NR2D16BWP30P140LVT  | 0.005 |   0.077 |    0.070 | 
     | placeopt_FE_RC_1129_0/ZN                  |  ^   | n2245                              | NR2D16BWP30P140LVT  | 0.015 |   0.092 |    0.085 | 
     | placeopt_FE_OFC505_n2245/I                |  ^   | n2245                              | BUFFD12BWP30P140LVT | 0.004 |   0.096 |    0.089 | 
     | placeopt_FE_OFC505_n2245/Z                |  ^   | FE_OFN227_n2245                    | BUFFD12BWP30P140LVT | 0.018 |   0.114 |    0.107 | 
     | U2748/B1                                  |  ^   | FE_OFN227_n2245                    | AOI22D2BWP30P140LVT | 0.004 |   0.118 |    0.111 | 
     | U2748/ZN                                  |  v   | n2262                              | AOI22D2BWP30P140LVT | 0.014 |   0.132 |    0.125 | 
     | U2750/A1                                  |  v   | n2262                              | ND4D3BWP30P140LVT   | 0.000 |   0.132 |    0.125 | 
     | U2750/ZN                                  |  ^   | N1940                              | ND4D3BWP30P140LVT   | 0.010 |   0.142 |    0.135 | 
     | o_data_bus_reg_reg_99_/D                  |  ^   | N1940                              | DFQD1BWP30P140LVT   | 0.000 |   0.142 |    0.135 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.007 | 
     | o_data_bus_reg_reg_99_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.007 | 
     +-----------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin o_data_bus_reg_reg_104_/CP 
Endpoint:   o_data_bus_reg_reg_104_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_43_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.143
= Slack Time                   -0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |        Cell         | Delay | Arrival | Required | 
     |                                           |      |                                    |                     |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+---------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                     |       |   0.000 |   -0.007 | 
     | input_shift_def_4__i_cmd_shift_reg_43_/CP |  ^   | clk                                | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.007 | 
     | input_shift_def_4__i_cmd_shift_reg_43_/Q  |  v   | input_shift_def_4__i_cmd_shift[43] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.031 | 
     | placeopt_U2107_dup/A1                     |  v   | input_shift_def_4__i_cmd_shift[43] | OR2D4BWP30P140LVT   | 0.000 |   0.038 |    0.031 | 
     | placeopt_U2107_dup/Z                      |  v   | FE_RN_8                            | OR2D4BWP30P140LVT   | 0.014 |   0.052 |    0.045 | 
     | placeopt_FE_RC_239_0/B1                   |  v   | FE_RN_8                            | INR2D4BWP30P140LVT  | 0.000 |   0.052 |    0.045 | 
     | placeopt_FE_RC_239_0/ZN                   |  ^   | FE_RN_116_0                        | INR2D4BWP30P140LVT  | 0.008 |   0.060 |    0.053 | 
     | placeopt_FE_RC_238_0/A1                   |  ^   | FE_RN_116_0                        | CKND2D8BWP30P140LVT | 0.000 |   0.061 |    0.054 | 
     | placeopt_FE_RC_238_0/ZN                   |  v   | n1712                              | CKND2D8BWP30P140LVT | 0.012 |   0.072 |    0.065 | 
     | placeopt_FE_RC_1129_0/A2                  |  v   | n1712                              | NR2D16BWP30P140LVT  | 0.005 |   0.077 |    0.070 | 
     | placeopt_FE_RC_1129_0/ZN                  |  ^   | n2245                              | NR2D16BWP30P140LVT  | 0.015 |   0.092 |    0.085 | 
     | U2774/B1                                  |  ^   | n2245                              | AOI22D2BWP30P140LVT | 0.022 |   0.114 |    0.107 | 
     | U2774/ZN                                  |  v   | n2281                              | AOI22D2BWP30P140LVT | 0.017 |   0.131 |    0.124 | 
     | placeopt_FE_RC_241_0/A1                   |  v   | n2281                              | ND4D1BWP30P140LVT   | 0.000 |   0.131 |    0.124 | 
     | placeopt_FE_RC_241_0/ZN                   |  ^   | N1945                              | ND4D1BWP30P140LVT   | 0.012 |   0.142 |    0.135 | 
     | o_data_bus_reg_reg_104_/D                 |  ^   | N1945                              | DFQD1BWP30P140LVT   | 0.000 |   0.143 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                            |      |     |                   |       |  Time   |   Time   | 
     |----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                        |  ^   | clk |                   |       |   0.000 |    0.007 | 
     | o_data_bus_reg_reg_104_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.007 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin o_data_bus_reg_reg_79_/CP 
Endpoint:   o_data_bus_reg_reg_79_/D                 (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_10_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.142
= Slack Time                   -0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                 |          Cell           | Delay | Arrival | Required | 
     |                                           |      |                                    |                         |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                                |                         |       |   0.000 |   -0.007 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/CP |  ^   | clk                                | DFQD4BWP30P140LVT       | 0.000 |   0.000 |   -0.007 | 
     | input_shift_def_4__i_cmd_shift_reg_10_/Q  |  v   | input_shift_def_4__i_cmd_shift[10] | DFQD4BWP30P140LVT       | 0.040 |   0.040 |    0.033 | 
     | U2534/I                                   |  v   | input_shift_def_4__i_cmd_shift[10] | INVD4BWP30P140LVT       | 0.000 |   0.040 |    0.034 | 
     | U2534/ZN                                  |  ^   | n2096                              | INVD4BWP30P140LVT       | 0.007 |   0.048 |    0.041 | 
     | placeopt_FE_RC_284_0/A2                   |  ^   | n2096                              | CKND2D8BWP30P140LVT     | 0.000 |   0.048 |    0.041 | 
     | placeopt_FE_RC_284_0/ZN                   |  v   | n2088                              | CKND2D8BWP30P140LVT     | 0.007 |   0.055 |    0.048 | 
     | U2556/A1                                  |  v   | n2088                              | NR2OPTPAD2BWP30P140LVT  | 0.000 |   0.056 |    0.049 | 
     | U2556/ZN                                  |  ^   | n2089                              | NR2OPTPAD2BWP30P140LVT  | 0.011 |   0.066 |    0.059 | 
     | U2557/A2                                  |  ^   | n2089                              | CKND2D8BWP30P140LVT     | 0.000 |   0.066 |    0.060 | 
     | U2557/ZN                                  |  v   | n2094                              | CKND2D8BWP30P140LVT     | 0.012 |   0.079 |    0.072 | 
     | U2559/A1                                  |  v   | n2094                              | NR2OPTPAD16BWP30P140LVT | 0.002 |   0.081 |    0.074 | 
     | U2559/ZN                                  |  ^   | n2095                              | NR2OPTPAD16BWP30P140LVT | 0.013 |   0.094 |    0.087 | 
     | U2643/B1                                  |  ^   | n2095                              | AOI22D2BWP30P140LVT     | 0.019 |   0.112 |    0.105 | 
     | U2643/ZN                                  |  v   | n2167                              | AOI22D2BWP30P140LVT     | 0.018 |   0.130 |    0.124 | 
     | placeopt_FE_RC_745_0/A2                   |  v   | n2167                              | ND4D1BWP30P140LVT       | 0.000 |   0.131 |    0.124 | 
     | placeopt_FE_RC_745_0/ZN                   |  ^   | N1478                              | ND4D1BWP30P140LVT       | 0.012 |   0.142 |    0.136 | 
     | o_data_bus_reg_reg_79_/D                  |  ^   | N1478                              | DFQD2BWP30P140LVT       | 0.000 |   0.142 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.007 | 
     | o_data_bus_reg_reg_79_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.007 | 
     +-----------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin o_data_bus_reg_reg_51_/CP 
Endpoint:   o_data_bus_reg_reg_51_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.142
= Slack Time                   -0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |         Cell          | Delay | Arrival | Required | 
     |                                          |      |                                   |                       |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+-----------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                       |       |   0.000 |   -0.007 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT     | 0.000 |   0.000 |   -0.007 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT     | 0.038 |   0.038 |    0.031 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT     | 0.000 |   0.038 |    0.032 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT     | 0.007 |   0.045 |    0.038 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT   | 0.001 |   0.046 |    0.039 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT   | 0.009 |   0.055 |    0.048 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT    | 0.000 |   0.055 |    0.048 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT    | 0.023 |   0.078 |    0.071 | 
     | placeopt_FE_RC_272_0/A1                  |  v   | FE_RN_23                          | NR3D8BWP30P140LVT     | 0.003 |   0.081 |    0.074 | 
     | placeopt_FE_RC_272_0/ZN                  |  ^   | n1765                             | NR3D8BWP30P140LVT     | 0.015 |   0.096 |    0.089 | 
     | placeopt_FE_OCPC525_n1765_dup/I          |  ^   | n1765                             | BUFFD12BWP30P140LVT   | 0.003 |   0.099 |    0.092 | 
     | placeopt_FE_OCPC525_n1765_dup/Z          |  ^   | FE_RN_39                          | BUFFD12BWP30P140LVT   | 0.016 |   0.115 |    0.108 | 
     | U2230/B1                                 |  ^   | FE_RN_39                          | AOI22D1P5BWP30P140LVT | 0.003 |   0.118 |    0.112 | 
     | U2230/ZN                                 |  v   | n1811                             | AOI22D1P5BWP30P140LVT | 0.012 |   0.131 |    0.124 | 
     | placeopt_FE_RC_523_0/A2                  |  v   | n1811                             | ND4D1BWP30P140LVT     | 0.000 |   0.131 |    0.124 | 
     | placeopt_FE_RC_523_0/ZN                  |  ^   | N1008                             | ND4D1BWP30P140LVT     | 0.012 |   0.142 |    0.136 | 
     | o_data_bus_reg_reg_51_/D                 |  ^   | N1008                             | DFQD1BWP30P140LVT     | 0.000 |   0.142 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.007 | 
     | o_data_bus_reg_reg_51_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.007 | 
     +-----------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin o_data_bus_reg_reg_48_/CP 
Endpoint:   o_data_bus_reg_reg_48_/D                (^) checked with  leading 
edge of 'clk'
Beginpoint: input_shift_def_4__i_cmd_shift_reg_9_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.142
= Slack Time                   -0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |        Cell         | Delay | Arrival | Required | 
     |                                          |      |                                   |                     |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+---------------------+-------+---------+----------| 
     | clk                                      |  ^   | clk                               |                     |       |   0.000 |   -0.007 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/CP |  ^   | clk                               | DFQD4BWP30P140LVT   | 0.000 |   0.000 |   -0.007 | 
     | input_shift_def_4__i_cmd_shift_reg_9_/Q  |  v   | input_shift_def_4__i_cmd_shift[9] | DFQD4BWP30P140LVT   | 0.038 |   0.038 |    0.032 | 
     | U2148/I                                  |  v   | input_shift_def_4__i_cmd_shift[9] | INVD4BWP30P140LVT   | 0.000 |   0.038 |    0.032 | 
     | U2148/ZN                                 |  ^   | n1753                             | INVD4BWP30P140LVT   | 0.007 |   0.045 |    0.039 | 
     | U1862/A2                                 |  ^   | n1753                             | CKND2D4BWP30P140LVT | 0.001 |   0.046 |    0.039 | 
     | U1862/ZN                                 |  v   | n1735                             | CKND2D4BWP30P140LVT | 0.009 |   0.055 |    0.048 | 
     | placeopt_FE_RC_3_0_dup/A1                |  v   | n1735                             | IND2D6BWP30P140LVT  | 0.000 |   0.055 |    0.048 | 
     | placeopt_FE_RC_3_0_dup/ZN                |  v   | FE_RN_23                          | IND2D6BWP30P140LVT  | 0.023 |   0.078 |    0.071 | 
     | placeopt_FE_RC_272_0/A1                  |  v   | FE_RN_23                          | NR3D8BWP30P140LVT   | 0.003 |   0.081 |    0.074 | 
     | placeopt_FE_RC_272_0/ZN                  |  ^   | n1765                             | NR3D8BWP30P140LVT   | 0.015 |   0.096 |    0.090 | 
     | placeopt_FE_OCPC525_n1765/I              |  ^   | n1765                             | BUFFD12BWP30P140LVT | 0.003 |   0.099 |    0.093 | 
     | placeopt_FE_OCPC525_n1765/Z              |  ^   | FE_OFN242_n1765                   | BUFFD12BWP30P140LVT | 0.016 |   0.115 |    0.109 | 
     | U2245/B1                                 |  ^   | FE_OFN242_n1765                   | AOI22D2BWP30P140LVT | 0.002 |   0.117 |    0.111 | 
     | U2245/ZN                                 |  v   | n1823                             | AOI22D2BWP30P140LVT | 0.014 |   0.131 |    0.124 | 
     | U2249/A1                                 |  v   | n1823                             | ND4D2BWP30P140LVT   | 0.000 |   0.131 |    0.124 | 
     | U2249/ZN                                 |  ^   | N1005                             | ND4D2BWP30P140LVT   | 0.011 |   0.142 |    0.136 | 
     | o_data_bus_reg_reg_48_/D                 |  ^   | N1005                             | DFQD2BWP30P140LVT   | 0.000 |   0.142 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.007 | 
     | o_data_bus_reg_reg_48_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.007 | 
     +-----------------------------------------------------------------------------------------+ 

