<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2019.2" CL="2708876" TimeStamp="Wed Feb 12 22:03:35 2020"/>
  <DSA Vendor="xilinx" BoardId="minized" Name="" VersionMajor="0" VersionMinor="0" Description="Vivado generated Hardware Platform" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="true" DefaultOutputType="hw_export">
    <Build UsesPR="false" PlatformState="pre_synth" AcceleratorBinaryContent="bitstream" ValidBinaryContentValues="dcp,bitstream" TopModuleName="Block_Design_wrapper"/>
    <Board Name="em.avnet.com:minized:1.2" Vendor="em.avnet.com" Part="xc7z007sclg225-1" BoardPart="em.avnet.com:minized:part0:1.2">
      <Images>
        <Img Type="HDPI" File="minized.jpg"/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="zynq:xc7z007s:clg225:-1">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60"/>
      </Device>
    </Devices>
    <Files>
      <File Type="FULL_BIT" Name="Block_Design_wrapper.bit"/>
    </Files>
  </DSA>
</Root>
