[%General]
%3Csource%3E=D:/works/FPGA/mediKitFPGA/buzzerDriver.vhd
%3Cfilename%3E=D:/works/FPGA/mediKitVerilog//buzzerdriver.v
%3Cclass%3E=100
%3Cbasename%3E=buzzerDriver
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk_base, clk_ctr, state_in, buzz_out
behave\category=101
behave\port=0
behave\alias=behave
buz0\category=117
buz0\port=0
buz0\alias=buz0
buz0\type\Subtype\mark1=ieee::std_logic
buz0\type\Subtype\mark2=ieee::std_logic
buz0\init\Constant\value=0
buz0\init\Constant\units=
buz0\init\Constant\typeClass=0
buzz_out\category=117
buzz_out\port=2
buzz_out\alias=buzz_OUT
buzz_out\type\Subtype\mark1=ieee::std_logic
buzz_out\type\Subtype\mark2=ieee::std_logic
buzz_out\init\Constant\value=0
buzz_out\init\Constant\units=
buzz_out\init\Constant\typeClass=0
buzzerdriver\category=100
buzzerdriver\port=0
buzzerdriver\alias=buzzerDriver
clk_base\category=117
clk_base\port=1
clk_base\alias=clk_base
clk_base\type\Subtype\mark1=ieee::std_logic
clk_base\type\Subtype\mark2=ieee::std_logic
clk_ctr\category=117
clk_ctr\port=1
clk_ctr\alias=clk_ctr
clk_ctr\type\Subtype\mark1=ieee::std_logic
clk_ctr\type\Subtype\mark2=ieee::std_logic
count\category=117
count\port=0
count\alias=count
count\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
count\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
count\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=0
count\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
count\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
count\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=1
count\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
count\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
p1\category=113
p1\port=0
p1\alias=p1
p2\category=113
p2\port=0
p2\alias=p2
p3\category=113
p3\port=0
p3\alias=p3
state_in\category=117
state_in\port=1
state_in\alias=state_in
state_in\type\Subtype\mark1=ieee::std_logic_vector
state_in\type\Subtype\mark2=ieee::std_logic_vector
state_in\type\Subtype\constraint\0\Range\dir=false
state_in\type\Subtype\constraint\0\Range\left\Constant\value=3
state_in\type\Subtype\constraint\0\Range\left\Constant\units=
state_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state_in\type\Subtype\constraint\0\Range\right\Constant\value=0
state_in\type\Subtype\constraint\0\Range\right\Constant\units=
state_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
%3ChasCode%3E=true
