<!doctype html>
<html>
<head>
<title>ATTR_50 (PCIE_ATTRIB) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pcie_attrib.html")>PCIE_ATTRIB Module</a> &gt; ATTR_50 (PCIE_ATTRIB) Register</p><h1>ATTR_50 (PCIE_ATTRIB) Register</h1>
<h2>ATTR_50 (PCIE_ATTRIB) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ATTR_50</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x00000000C8</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD4800C8 (PCIE_ATTRIB)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00009C02</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>ATTR_50</td></tr>
</table>
<p>This register should only be written to during reset of the PCIe block</p>
<h2>ATTR_50 (PCIE_ATTRIB) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>attr_pcie_cap_nextptr</td><td class="center">15:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x9C</td><td>PCIe Capability's Next Capability Offset pointer to the next item in the capabilities list, or 00h if this is the final capability.; EP=0x009C; RP=0x0000</td></tr>
<tr valign=top><td>attr_pcie_cap_device_port_type</td><td class="center"> 7:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Identifies the type of device/port as follows:<br/>0000b PCI Express Endpoint device, 0001b Legacy PCI Express Endpoint device, 0100b Root Port of PCI Express Root Complex, 0101b Upstream Port of PCI Express Switch, 0110b Downstream Port of PCI Express Switch, 0111b PCIE Express to PCI/PCI-X Bridge, 1000b PCI/PCI-X to PCI Express Bridge.<br/>Transferred to PCI Express Capabilities register.<br/>Must be consistent with IS_SWITCH and UPSTREAM_FACING settings.; EP=0x0000; RP=0x0004</td></tr>
<tr valign=top><td>attr_pcie_cap_capability_version</td><td class="center"> 3:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x2</td><td>Indicates PCI-SIG defined PCI Express capability structure version number.; EP=0x0002; RP=0x0002</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>