INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VENUJAN/Desktop/02. 5th Semi/5th semester/02.HDL/HDL programs/Half_Adder/Half_Adder.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VENUJAN/Desktop/02. 5th Semi/5th semester/02.HDL/HDL programs/Half_Adder/Half_Adder.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
