Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  7 10:57:57 2022
| Host         : DESKTOP-31QEL6U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     71          
TIMING-18  Warning           Missing input or output delay   7           
TIMING-20  Warning           Non-clocked latch               13          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (188)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (127)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (188)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line49/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: singlePulser/d_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uart/data_in_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uart/data_in_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uart/data_in_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uart/data_in_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uart/data_in_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uart/data_in_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uart/data_in_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uart/transmitter/sent_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (127)
--------------------------------------------------
 There are 127 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.860        0.000                      0                  176        0.201        0.000                      0                  176        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.860        0.000                      0                  176        0.201        0.000                      0                  176        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 2.506ns (44.343%)  route 3.145ns (55.657%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.083    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.678    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.795    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.912    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.029    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.146    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.380    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.984     8.686    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.992 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.649     9.642    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.766 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.971    10.737    uart/baudrate_gen/clear
    SLICE_X39Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.445    14.786    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 2.506ns (44.343%)  route 3.145ns (55.657%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.083    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.678    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.795    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.912    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.029    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.146    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.380    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.984     8.686    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.992 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.649     9.642    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.766 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.971    10.737    uart/baudrate_gen/clear
    SLICE_X39Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.445    14.786    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 2.506ns (44.343%)  route 3.145ns (55.657%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.083    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.678    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.795    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.912    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.029    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.146    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.380    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.984     8.686    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.992 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.649     9.642    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.766 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.971    10.737    uart/baudrate_gen/clear
    SLICE_X39Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.445    14.786    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 2.506ns (44.343%)  route 3.145ns (55.657%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.083    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.678    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.795    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.912    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.029    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.146    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.380    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.984     8.686    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.992 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.649     9.642    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.766 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.971    10.737    uart/baudrate_gen/clear
    SLICE_X39Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.445    14.786    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 2.506ns (44.318%)  route 3.149ns (55.682%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.083    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.678    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.795    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.912    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.029    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.146    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.380    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.984     8.686    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.992 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.649     9.642    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.766 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.974    10.740    uart/baudrate_gen/clear
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444    14.785    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.429    14.621    uart/baudrate_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 2.506ns (44.318%)  route 3.149ns (55.682%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.083    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.678    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.795    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.912    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.029    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.146    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.380    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.984     8.686    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.992 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.649     9.642    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.766 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.974    10.740    uart/baudrate_gen/clear
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444    14.785    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[1]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.429    14.621    uart/baudrate_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 2.506ns (44.318%)  route 3.149ns (55.682%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.083    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.678    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.795    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.912    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.029    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.146    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.380    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.984     8.686    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.992 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.649     9.642    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.766 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.974    10.740    uart/baudrate_gen/clear
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444    14.785    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[2]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.429    14.621    uart/baudrate_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 2.506ns (44.318%)  route 3.149ns (55.682%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.083    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.678    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.795    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.912    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.029    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.146    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.380    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.984     8.686    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.992 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.649     9.642    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.766 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.974    10.740    uart/baudrate_gen/clear
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444    14.785    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.429    14.621    uart/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.506ns (44.688%)  route 3.102ns (55.312%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.083    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.678    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.795    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.912    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.029    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.146    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.380    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.984     8.686    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.992 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.649     9.642    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.766 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.927    10.693    uart/baudrate_gen/clear
    SLICE_X39Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.446    14.787    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    uart/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.506ns (44.688%)  route 3.102ns (55.312%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.083    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.678    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.795    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.912    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.029    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.146    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.380    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.984     8.686    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.992 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.649     9.642    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.766 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.927    10.693    uart/baudrate_gen/clear
    SLICE_X39Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.446    14.787    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    uart/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  3.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.583     1.466    binary2DIG/numberCounter/CLK
    SLICE_X62Y26         FDRE                                         r  binary2DIG/numberCounter/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  binary2DIG/numberCounter/ones_reg[0]/Q
                         net (fo=7, routed)           0.130     1.737    binary2DIG/numberCounter/ones[0]
    SLICE_X63Y26         LUT4 (Prop_lut4_I0_O)        0.048     1.785 r  binary2DIG/numberCounter/ones[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    binary2DIG/numberCounter/ones[1]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  binary2DIG/numberCounter/ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.851     1.978    binary2DIG/numberCounter/CLK
    SLICE_X63Y26         FDRE                                         r  binary2DIG/numberCounter/ones_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     1.584    binary2DIG/numberCounter/ones_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.172%)  route 0.131ns (40.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.583     1.466    binary2DIG/numberCounter/CLK
    SLICE_X62Y26         FDRE                                         r  binary2DIG/numberCounter/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  binary2DIG/numberCounter/ones_reg[0]/Q
                         net (fo=7, routed)           0.131     1.738    binary2DIG/numberCounter/ones[0]
    SLICE_X63Y26         LUT4 (Prop_lut4_I0_O)        0.049     1.787 r  binary2DIG/numberCounter/ones[3]_i_3/O
                         net (fo=1, routed)           0.000     1.787    binary2DIG/numberCounter/ones[3]_i_3_n_0
    SLICE_X63Y26         FDRE                                         r  binary2DIG/numberCounter/ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.851     1.978    binary2DIG/numberCounter/CLK
    SLICE_X63Y26         FDRE                                         r  binary2DIG/numberCounter/ones_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.107     1.586    binary2DIG/numberCounter/ones_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.583     1.466    binary2DIG/numberCounter/CLK
    SLICE_X62Y26         FDRE                                         r  binary2DIG/numberCounter/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  binary2DIG/numberCounter/ones_reg[0]/Q
                         net (fo=7, routed)           0.131     1.738    binary2DIG/numberCounter/ones[0]
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.783 r  binary2DIG/numberCounter/ones[2]_i_1/O
                         net (fo=1, routed)           0.000     1.783    binary2DIG/numberCounter/ones[2]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  binary2DIG/numberCounter/ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.851     1.978    binary2DIG/numberCounter/CLK
    SLICE_X63Y26         FDRE                                         r  binary2DIG/numberCounter/ones_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.092     1.571    binary2DIG/numberCounter/ones_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/thousands_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/thousands_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.583     1.466    binary2DIG/numberCounter/CLK
    SLICE_X64Y26         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  binary2DIG/numberCounter/thousands_reg[0]/Q
                         net (fo=5, routed)           0.175     1.805    binary2DIG/numberCounter/thousands_reg[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.043     1.848 r  binary2DIG/numberCounter/thousands[3]_i_2/O
                         net (fo=1, routed)           0.000     1.848    binary2DIG/numberCounter/p_0_in__1[3]
    SLICE_X64Y26         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.851     1.978    binary2DIG/numberCounter/CLK
    SLICE_X64Y26         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.131     1.597    binary2DIG/numberCounter/thousands_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X65Y27         FDRE                                         r  binary2DIG/numberCounter/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  binary2DIG/numberCounter/start_reg/Q
                         net (fo=3, routed)           0.167     1.776    binary2DIG/numberCounter/start
    SLICE_X65Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.821 r  binary2DIG/numberCounter/start_i_1/O
                         net (fo=1, routed)           0.000     1.821    binary2DIG/numberCounter/start_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  binary2DIG/numberCounter/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.853     1.980    binary2DIG/numberCounter/CLK
    SLICE_X65Y27         FDRE                                         r  binary2DIG/numberCounter/start_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.091     1.559    binary2DIG/numberCounter/start_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.706    uart/baudrate_gen/counter_reg[11]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X39Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    uart/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.706    uart/baudrate_gen/counter_reg[15]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X39Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    uart/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.706    uart/baudrate_gen/counter_reg[19]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X39Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    uart/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.705    uart/baudrate_gen/counter_reg[3]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.706    uart/baudrate_gen/counter_reg[7]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrate_gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrate_gen/counter_reg[4]_i_1_n_4
    SLICE_X39Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    uart/baudrate_gen/baud_reg_0
    SLICE_X39Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    uart/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   binary2DIG/numberCounter/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   binary2DIG/numberCounter/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   binary2DIG/numberCounter/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y30   binary2DIG/numberCounter/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y30   binary2DIG/numberCounter/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y30   binary2DIG/numberCounter/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y30   binary2DIG/numberCounter/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   binary2DIG/numberCounter/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   binary2DIG/numberCounter/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   binary2DIG/numberCounter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   binary2DIG/numberCounter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   binary2DIG/numberCounter/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   binary2DIG/numberCounter/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   binary2DIG/numberCounter/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   binary2DIG/numberCounter/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y30   binary2DIG/numberCounter/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y30   binary2DIG/numberCounter/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y30   binary2DIG/numberCounter/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y30   binary2DIG/numberCounter/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   binary2DIG/numberCounter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   binary2DIG/numberCounter/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   binary2DIG/numberCounter/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   binary2DIG/numberCounter/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   binary2DIG/numberCounter/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   binary2DIG/numberCounter/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y30   binary2DIG/numberCounter/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y30   binary2DIG/numberCounter/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y30   binary2DIG/numberCounter/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y30   binary2DIG/numberCounter/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.507ns  (logic 3.974ns (41.800%)  route 5.533ns (58.200%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE                         0.000     0.000 r  uart/transmitter/bit_out_reg/C
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.533     5.989    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     9.507 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     9.507    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.138ns  (logic 4.661ns (51.010%)  route 4.477ns (48.990%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.358     1.836    binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.295     2.131 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.982     3.114    binary2DIG/numberCounter/sel0[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.154     3.268 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.136     5.404    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734     9.138 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.138    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.803ns  (logic 4.417ns (50.177%)  route 4.386ns (49.823%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.358     1.836    binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.295     2.131 f  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.987     3.119    binary2DIG/numberCounter/sel0[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     3.243 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.040     5.283    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.803 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.803    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.670ns  (logic 4.432ns (51.120%)  route 4.238ns (48.880%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.358     1.836    binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.295     2.131 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.982     3.114    binary2DIG/numberCounter/sel0[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     3.238 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.897     5.135    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.670 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.670    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.469ns  (logic 4.597ns (54.287%)  route 3.871ns (45.713%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.358     1.836    binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.295     2.131 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.577     2.709    binary2DIG/numberCounter/sel0[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.118     2.827 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.936     4.762    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     8.469 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.469    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.460ns  (logic 4.636ns (54.791%)  route 3.825ns (45.209%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.358     1.836    binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.295     2.131 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.581     2.713    binary2DIG/numberCounter/sel0[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.119     2.832 r  binary2DIG/numberCounter/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.885     4.717    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.460 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.460    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.231ns  (logic 4.426ns (53.776%)  route 3.805ns (46.224%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.358     1.836    binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.295     2.131 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.581     2.713    binary2DIG/numberCounter/sel0[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.837 r  binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865     4.702    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.231 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.231    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.069ns  (logic 4.408ns (54.623%)  route 3.662ns (45.377%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.358     1.836    binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.295     2.131 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.577     2.709    binary2DIG/numberCounter/sel0[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.833 r  binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.726     4.559    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.069 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.069    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.646ns  (logic 1.608ns (21.033%)  route 6.038ns (78.967%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=11, routed)          6.038     7.494    uart/receiver/D[0]
    SLICE_X59Y25         LUT4 (Prop_lut4_I1_O)        0.152     7.646 r  uart/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     7.646    uart/receiver/receiving_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  uart/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.618ns  (logic 1.580ns (20.742%)  route 6.038ns (79.258%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          6.038     7.494    uart/receiver/D[0]
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.618 r  uart/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     7.618    uart/receiver/received_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  uart/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.765%)  route 0.140ns (52.235%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/data_in_reg[5]/Q
                         net (fo=3, routed)           0.140     0.268    uart/transmitter/Q[5]
    SLICE_X59Y28         FDRE                                         r  uart/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.884%)  route 0.131ns (48.116%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE                         0.000     0.000 r  uart/data_in_reg[0]/C
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[0]/Q
                         net (fo=12, routed)          0.131     0.272    uart/transmitter/Q[0]
    SLICE_X59Y28         FDRE                                         r  uart/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  uart/receiver/received_reg/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/received_reg/Q
                         net (fo=3, routed)           0.139     0.280    uart/received_w
    SLICE_X59Y25         FDRE                                         r  uart/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.647%)  route 0.143ns (50.353%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE                         0.000     0.000 r  uart/data_in_reg[3]/C
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[3]/Q
                         net (fo=15, routed)          0.143     0.284    uart/transmitter/Q[3]
    SLICE_X59Y28         FDRE                                         r  uart/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.387%)  route 0.174ns (57.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE                         0.000     0.000 r  uart/data_in_reg[4]/C
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/data_in_reg[4]/Q
                         net (fo=15, routed)          0.174     0.302    uart/transmitter/Q[4]
    SLICE_X59Y28         FDRE                                         r  uart/transmitter/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.780%)  route 0.167ns (54.220%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[4]/C
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[4]/Q
                         net (fo=1, routed)           0.167     0.308    uart/data_out__0[4]
    SLICE_X58Y28         FDRE                                         r  uart/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.164ns (50.445%)  route 0.161ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=1, routed)           0.161     0.325    uart/data_out__0[5]
    SLICE_X58Y28         FDRE                                         r  uart/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.177%)  route 0.193ns (57.823%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE                         0.000     0.000 r  uart/en_reg/C
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/en_reg/Q
                         net (fo=4, routed)           0.193     0.334    uart/transmitter/en
    SLICE_X59Y29         FDRE                                         r  uart/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.227ns (66.939%)  route 0.112ns (33.061%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE                         0.000     0.000 r  uart/receiver/count_reg[1]/C
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/receiver/count_reg[1]/Q
                         net (fo=9, routed)           0.112     0.240    uart/receiver/count_reg[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.099     0.339 r  uart/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.339    uart/receiver/p_0_in[5]
    SLICE_X59Y27         FDRE                                         r  uart/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.736%)  route 0.160ns (46.264%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/data_in_reg[2]/Q
                         net (fo=15, routed)          0.160     0.301    uart/data_out[2]
    SLICE_X60Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.346 r  uart/A_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.346    inputControl/D[2]
    SLICE_X60Y28         LDCE                                         r  inputControl/A_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 binary2DIG/numberCounter/tens_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.444ns  (logic 4.603ns (54.518%)  route 3.840ns (45.482%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.621     5.142    binary2DIG/numberCounter/CLK
    SLICE_X63Y27         FDRE                                         r  binary2DIG/numberCounter/tens_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  binary2DIG/numberCounter/tens_reg[3]/Q
                         net (fo=5, routed)           0.722     6.283    binary2DIG/numberCounter/tens[3]
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.296     6.579 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.982     7.561    binary2DIG/numberCounter/sel0[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.154     7.715 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.136     9.852    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    13.586 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.586    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.264ns  (logic 4.500ns (54.456%)  route 3.764ns (45.544%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.141    binary2DIG/numberCounter/CLK
    SLICE_X64Y26         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  binary2DIG/numberCounter/thousands_reg[2]/Q
                         net (fo=3, routed)           0.800     6.460    binary2DIG/numberCounter/thousands_reg[2]
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.584 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.028     7.611    binary2DIG/numberCounter/sel0[2]
    SLICE_X63Y25         LUT4 (Prop_lut4_I1_O)        0.152     7.763 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.936     9.699    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    13.406 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.406    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.250ns  (logic 4.538ns (55.001%)  route 3.712ns (44.999%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.141    binary2DIG/numberCounter/CLK
    SLICE_X64Y26         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  binary2DIG/numberCounter/thousands_reg[2]/Q
                         net (fo=3, routed)           0.800     6.460    binary2DIG/numberCounter/thousands_reg[2]
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.584 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.027     7.610    binary2DIG/numberCounter/sel0[2]
    SLICE_X63Y25         LUT4 (Prop_lut4_I1_O)        0.152     7.762 r  binary2DIG/numberCounter/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.885     9.648    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.391 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.391    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/tens_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.108ns  (logic 4.359ns (53.759%)  route 3.749ns (46.241%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.621     5.142    binary2DIG/numberCounter/CLK
    SLICE_X63Y27         FDRE                                         r  binary2DIG/numberCounter/tens_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  binary2DIG/numberCounter/tens_reg[3]/Q
                         net (fo=5, routed)           0.722     6.283    binary2DIG/numberCounter/tens[3]
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.296     6.579 f  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.987     7.566    binary2DIG/numberCounter/sel0[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.690 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.040     9.731    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.251 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.251    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.987ns  (logic 4.295ns (53.775%)  route 3.692ns (46.225%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.141    binary2DIG/numberCounter/CLK
    SLICE_X64Y26         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  binary2DIG/numberCounter/thousands_reg[2]/Q
                         net (fo=3, routed)           0.800     6.460    binary2DIG/numberCounter/thousands_reg[2]
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.584 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.027     7.610    binary2DIG/numberCounter/sel0[2]
    SLICE_X63Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.734 r  binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865     9.599    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.128 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.128    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/tens_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.976ns  (logic 4.374ns (54.843%)  route 3.602ns (45.157%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.621     5.142    binary2DIG/numberCounter/CLK
    SLICE_X63Y27         FDRE                                         r  binary2DIG/numberCounter/tens_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  binary2DIG/numberCounter/tens_reg[3]/Q
                         net (fo=5, routed)           0.722     6.283    binary2DIG/numberCounter/tens[3]
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.296     6.579 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.982     7.561    binary2DIG/numberCounter/sel0[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.685 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.897     9.583    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.118 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.118    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.831ns  (logic 4.277ns (54.614%)  route 3.554ns (45.386%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.141    binary2DIG/numberCounter/CLK
    SLICE_X64Y26         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  binary2DIG/numberCounter/thousands_reg[2]/Q
                         net (fo=3, routed)           0.800     6.460    binary2DIG/numberCounter/thousands_reg[2]
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.584 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.028     7.611    binary2DIG/numberCounter/sel0[2]
    SLICE_X63Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.735 r  binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.726     9.461    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.972 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.972    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.504ns (68.767%)  route 0.683ns (31.233%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.583     1.466    binary2DIG/numberCounter/CLK
    SLICE_X64Y26         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  binary2DIG/numberCounter/thousands_reg[3]/Q
                         net (fo=2, routed)           0.099     1.713    binary2DIG/numberCounter/thousands_reg[3]
    SLICE_X64Y26         LUT6 (Prop_lut6_I2_O)        0.099     1.812 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.208     2.020    binary2DIG/numberCounter/sel0[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.045     2.065 r  binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.376     2.441    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.653 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.653    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.522ns (67.378%)  route 0.737ns (32.622%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.583     1.466    binary2DIG/numberCounter/CLK
    SLICE_X64Y26         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  binary2DIG/numberCounter/thousands_reg[3]/Q
                         net (fo=2, routed)           0.099     1.713    binary2DIG/numberCounter/thousands_reg[3]
    SLICE_X64Y26         LUT6 (Prop_lut6_I2_O)        0.099     1.812 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.209     2.021    binary2DIG/numberCounter/sel0[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.045     2.066 r  binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.429     2.495    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.725 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.725    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.452ns (63.787%)  route 0.824ns (36.213%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.583     1.466    binary2DIG/numberCounter/CLK
    SLICE_X62Y26         FDRE                                         r  binary2DIG/numberCounter/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  binary2DIG/numberCounter/ones_reg[0]/Q
                         net (fo=7, routed)           0.206     1.813    binary2DIG/numberCounter/ones[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.858 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.133     1.991    binary2DIG/numberCounter/sel0[0]
    SLICE_X63Y25         LUT4 (Prop_lut4_I3_O)        0.045     2.036 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.485     2.521    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.742 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.742    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.527ns (66.704%)  route 0.762ns (33.296%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.583     1.466    binary2DIG/numberCounter/CLK
    SLICE_X64Y26         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  binary2DIG/numberCounter/thousands_reg[1]/Q
                         net (fo=4, routed)           0.121     1.736    binary2DIG/numberCounter/thousands_reg[1]
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.098     1.834 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.208     2.042    binary2DIG/numberCounter/sel0[1]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.045     2.087 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.432     2.519    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.755 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.755    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.563ns (66.825%)  route 0.776ns (33.175%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.583     1.466    binary2DIG/numberCounter/CLK
    SLICE_X64Y26         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  binary2DIG/numberCounter/thousands_reg[3]/Q
                         net (fo=2, routed)           0.099     1.713    binary2DIG/numberCounter/thousands_reg[3]
    SLICE_X64Y26         LUT6 (Prop_lut6_I2_O)        0.099     1.812 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.208     2.020    binary2DIG/numberCounter/sel0[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.048     2.068 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.469     2.537    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.268     3.804 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.804    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.599ns (68.216%)  route 0.745ns (31.784%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.583     1.466    binary2DIG/numberCounter/CLK
    SLICE_X64Y26         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  binary2DIG/numberCounter/thousands_reg[3]/Q
                         net (fo=2, routed)           0.099     1.713    binary2DIG/numberCounter/thousands_reg[3]
    SLICE_X64Y26         LUT6 (Prop_lut6_I2_O)        0.099     1.812 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.209     2.021    binary2DIG/numberCounter/sel0[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.049     2.070 r  binary2DIG/numberCounter/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.437     2.507    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.811 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.811    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.588ns (64.398%)  route 0.878ns (35.602%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.583     1.466    binary2DIG/numberCounter/CLK
    SLICE_X64Y26         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  binary2DIG/numberCounter/thousands_reg[1]/Q
                         net (fo=4, routed)           0.121     1.736    binary2DIG/numberCounter/thousands_reg[1]
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.098     1.834 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.208     2.042    binary2DIG/numberCounter/sel0[1]
    SLICE_X63Y25         LUT4 (Prop_lut4_I3_O)        0.045     2.087 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.548     2.635    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.297     3.933 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.933    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.166ns  (logic 1.715ns (33.198%)  route 3.451ns (66.802%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[4]/G
    SLICE_X62Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inputControl/A_reg_reg[4]/Q
                         net (fo=3, routed)           1.416     1.975    binary2DIG/numberCounter/Q[3]
    SLICE_X65Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.099 r  binary2DIG/numberCounter/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.099    binary2DIG/numberCounter/counter1_carry_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.649 r  binary2DIG/numberCounter/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.649    binary2DIG/numberCounter/counter1_carry_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.806 f  binary2DIG/numberCounter/counter1_carry__0/CO[1]
                         net (fo=6, routed)           0.911     3.717    binary2DIG/numberCounter/counter1_carry__0_n_2
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.325     4.042 r  binary2DIG/numberCounter/ones[3]_i_2/O
                         net (fo=20, routed)          1.124     5.166    binary2DIG/numberCounter/ones[3]_i_2_n_0
    SLICE_X64Y30         FDRE                                         r  binary2DIG/numberCounter/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508     4.849    binary2DIG/numberCounter/CLK
    SLICE_X64Y30         FDRE                                         r  binary2DIG/numberCounter/counter_reg[12]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.166ns  (logic 1.715ns (33.198%)  route 3.451ns (66.802%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[4]/G
    SLICE_X62Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inputControl/A_reg_reg[4]/Q
                         net (fo=3, routed)           1.416     1.975    binary2DIG/numberCounter/Q[3]
    SLICE_X65Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.099 r  binary2DIG/numberCounter/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.099    binary2DIG/numberCounter/counter1_carry_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.649 r  binary2DIG/numberCounter/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.649    binary2DIG/numberCounter/counter1_carry_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.806 f  binary2DIG/numberCounter/counter1_carry__0/CO[1]
                         net (fo=6, routed)           0.911     3.717    binary2DIG/numberCounter/counter1_carry__0_n_2
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.325     4.042 r  binary2DIG/numberCounter/ones[3]_i_2/O
                         net (fo=20, routed)          1.124     5.166    binary2DIG/numberCounter/ones[3]_i_2_n_0
    SLICE_X64Y30         FDRE                                         r  binary2DIG/numberCounter/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508     4.849    binary2DIG/numberCounter/CLK
    SLICE_X64Y30         FDRE                                         r  binary2DIG/numberCounter/counter_reg[13]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.166ns  (logic 1.715ns (33.198%)  route 3.451ns (66.802%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[4]/G
    SLICE_X62Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inputControl/A_reg_reg[4]/Q
                         net (fo=3, routed)           1.416     1.975    binary2DIG/numberCounter/Q[3]
    SLICE_X65Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.099 r  binary2DIG/numberCounter/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.099    binary2DIG/numberCounter/counter1_carry_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.649 r  binary2DIG/numberCounter/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.649    binary2DIG/numberCounter/counter1_carry_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.806 f  binary2DIG/numberCounter/counter1_carry__0/CO[1]
                         net (fo=6, routed)           0.911     3.717    binary2DIG/numberCounter/counter1_carry__0_n_2
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.325     4.042 r  binary2DIG/numberCounter/ones[3]_i_2/O
                         net (fo=20, routed)          1.124     5.166    binary2DIG/numberCounter/ones[3]_i_2_n_0
    SLICE_X64Y30         FDRE                                         r  binary2DIG/numberCounter/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508     4.849    binary2DIG/numberCounter/CLK
    SLICE_X64Y30         FDRE                                         r  binary2DIG/numberCounter/counter_reg[14]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.166ns  (logic 1.715ns (33.198%)  route 3.451ns (66.802%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[4]/G
    SLICE_X62Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inputControl/A_reg_reg[4]/Q
                         net (fo=3, routed)           1.416     1.975    binary2DIG/numberCounter/Q[3]
    SLICE_X65Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.099 r  binary2DIG/numberCounter/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.099    binary2DIG/numberCounter/counter1_carry_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.649 r  binary2DIG/numberCounter/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.649    binary2DIG/numberCounter/counter1_carry_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.806 f  binary2DIG/numberCounter/counter1_carry__0/CO[1]
                         net (fo=6, routed)           0.911     3.717    binary2DIG/numberCounter/counter1_carry__0_n_2
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.325     4.042 r  binary2DIG/numberCounter/ones[3]_i_2/O
                         net (fo=20, routed)          1.124     5.166    binary2DIG/numberCounter/ones[3]_i_2_n_0
    SLICE_X64Y30         FDRE                                         r  binary2DIG/numberCounter/counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508     4.849    binary2DIG/numberCounter/CLK
    SLICE_X64Y30         FDRE                                         r  binary2DIG/numberCounter/counter_reg[15]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.154ns  (logic 1.715ns (33.274%)  route 3.439ns (66.726%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[4]/G
    SLICE_X62Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inputControl/A_reg_reg[4]/Q
                         net (fo=3, routed)           1.416     1.975    binary2DIG/numberCounter/Q[3]
    SLICE_X65Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.099 r  binary2DIG/numberCounter/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.099    binary2DIG/numberCounter/counter1_carry_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.649 r  binary2DIG/numberCounter/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.649    binary2DIG/numberCounter/counter1_carry_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.806 f  binary2DIG/numberCounter/counter1_carry__0/CO[1]
                         net (fo=6, routed)           0.911     3.717    binary2DIG/numberCounter/counter1_carry__0_n_2
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.325     4.042 r  binary2DIG/numberCounter/ones[3]_i_2/O
                         net (fo=20, routed)          1.112     5.154    binary2DIG/numberCounter/ones[3]_i_2_n_0
    SLICE_X64Y29         FDRE                                         r  binary2DIG/numberCounter/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508     4.849    binary2DIG/numberCounter/CLK
    SLICE_X64Y29         FDRE                                         r  binary2DIG/numberCounter/counter_reg[10]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.154ns  (logic 1.715ns (33.274%)  route 3.439ns (66.726%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[4]/G
    SLICE_X62Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inputControl/A_reg_reg[4]/Q
                         net (fo=3, routed)           1.416     1.975    binary2DIG/numberCounter/Q[3]
    SLICE_X65Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.099 r  binary2DIG/numberCounter/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.099    binary2DIG/numberCounter/counter1_carry_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.649 r  binary2DIG/numberCounter/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.649    binary2DIG/numberCounter/counter1_carry_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.806 f  binary2DIG/numberCounter/counter1_carry__0/CO[1]
                         net (fo=6, routed)           0.911     3.717    binary2DIG/numberCounter/counter1_carry__0_n_2
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.325     4.042 r  binary2DIG/numberCounter/ones[3]_i_2/O
                         net (fo=20, routed)          1.112     5.154    binary2DIG/numberCounter/ones[3]_i_2_n_0
    SLICE_X64Y29         FDRE                                         r  binary2DIG/numberCounter/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508     4.849    binary2DIG/numberCounter/CLK
    SLICE_X64Y29         FDRE                                         r  binary2DIG/numberCounter/counter_reg[11]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.154ns  (logic 1.715ns (33.274%)  route 3.439ns (66.726%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[4]/G
    SLICE_X62Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inputControl/A_reg_reg[4]/Q
                         net (fo=3, routed)           1.416     1.975    binary2DIG/numberCounter/Q[3]
    SLICE_X65Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.099 r  binary2DIG/numberCounter/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.099    binary2DIG/numberCounter/counter1_carry_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.649 r  binary2DIG/numberCounter/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.649    binary2DIG/numberCounter/counter1_carry_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.806 f  binary2DIG/numberCounter/counter1_carry__0/CO[1]
                         net (fo=6, routed)           0.911     3.717    binary2DIG/numberCounter/counter1_carry__0_n_2
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.325     4.042 r  binary2DIG/numberCounter/ones[3]_i_2/O
                         net (fo=20, routed)          1.112     5.154    binary2DIG/numberCounter/ones[3]_i_2_n_0
    SLICE_X64Y29         FDRE                                         r  binary2DIG/numberCounter/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508     4.849    binary2DIG/numberCounter/CLK
    SLICE_X64Y29         FDRE                                         r  binary2DIG/numberCounter/counter_reg[8]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.154ns  (logic 1.715ns (33.274%)  route 3.439ns (66.726%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[4]/G
    SLICE_X62Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inputControl/A_reg_reg[4]/Q
                         net (fo=3, routed)           1.416     1.975    binary2DIG/numberCounter/Q[3]
    SLICE_X65Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.099 r  binary2DIG/numberCounter/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.099    binary2DIG/numberCounter/counter1_carry_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.649 r  binary2DIG/numberCounter/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.649    binary2DIG/numberCounter/counter1_carry_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.806 f  binary2DIG/numberCounter/counter1_carry__0/CO[1]
                         net (fo=6, routed)           0.911     3.717    binary2DIG/numberCounter/counter1_carry__0_n_2
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.325     4.042 r  binary2DIG/numberCounter/ones[3]_i_2/O
                         net (fo=20, routed)          1.112     5.154    binary2DIG/numberCounter/ones[3]_i_2_n_0
    SLICE_X64Y29         FDRE                                         r  binary2DIG/numberCounter/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508     4.849    binary2DIG/numberCounter/CLK
    SLICE_X64Y29         FDRE                                         r  binary2DIG/numberCounter/counter_reg[9]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.023ns  (logic 1.715ns (34.144%)  route 3.308ns (65.856%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[4]/G
    SLICE_X62Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inputControl/A_reg_reg[4]/Q
                         net (fo=3, routed)           1.416     1.975    binary2DIG/numberCounter/Q[3]
    SLICE_X65Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.099 r  binary2DIG/numberCounter/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.099    binary2DIG/numberCounter/counter1_carry_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.649 r  binary2DIG/numberCounter/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.649    binary2DIG/numberCounter/counter1_carry_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.806 f  binary2DIG/numberCounter/counter1_carry__0/CO[1]
                         net (fo=6, routed)           0.911     3.717    binary2DIG/numberCounter/counter1_carry__0_n_2
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.325     4.042 r  binary2DIG/numberCounter/ones[3]_i_2/O
                         net (fo=20, routed)          0.981     5.023    binary2DIG/numberCounter/ones[3]_i_2_n_0
    SLICE_X64Y28         FDRE                                         r  binary2DIG/numberCounter/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.507     4.848    binary2DIG/numberCounter/CLK
    SLICE_X64Y28         FDRE                                         r  binary2DIG/numberCounter/counter_reg[4]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.023ns  (logic 1.715ns (34.144%)  route 3.308ns (65.856%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[4]/G
    SLICE_X62Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inputControl/A_reg_reg[4]/Q
                         net (fo=3, routed)           1.416     1.975    binary2DIG/numberCounter/Q[3]
    SLICE_X65Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.099 r  binary2DIG/numberCounter/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.099    binary2DIG/numberCounter/counter1_carry_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.649 r  binary2DIG/numberCounter/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.649    binary2DIG/numberCounter/counter1_carry_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.806 f  binary2DIG/numberCounter/counter1_carry__0/CO[1]
                         net (fo=6, routed)           0.911     3.717    binary2DIG/numberCounter/counter1_carry__0_n_2
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.325     4.042 r  binary2DIG/numberCounter/ones[3]_i_2/O
                         net (fo=20, routed)          0.981     5.023    binary2DIG/numberCounter/ones[3]_i_2_n_0
    SLICE_X64Y28         FDRE                                         r  binary2DIG/numberCounter/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.507     4.848    binary2DIG/numberCounter/CLK
    SLICE_X64Y28         FDRE                                         r  binary2DIG/numberCounter/counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputControl/A_reg_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/prevData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.158ns (54.837%)  route 0.130ns (45.163%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[7]/G
    SLICE_X62Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputControl/A_reg_reg[7]/Q
                         net (fo=3, routed)           0.130     0.288    binary2DIG/numberCounter/Q[6]
    SLICE_X63Y28         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.854     1.981    binary2DIG/numberCounter/CLK
    SLICE_X63Y28         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[7]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/prevData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.158ns (54.643%)  route 0.131ns (45.357%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[9]/G
    SLICE_X62Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputControl/A_reg_reg[9]/Q
                         net (fo=3, routed)           0.131     0.289    binary2DIG/numberCounter/Q[8]
    SLICE_X63Y28         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.854     1.981    binary2DIG/numberCounter/CLK
    SLICE_X63Y28         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[9]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/prevData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.158ns (54.494%)  route 0.132ns (45.506%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[4]/G
    SLICE_X62Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputControl/A_reg_reg[4]/Q
                         net (fo=3, routed)           0.132     0.290    binary2DIG/numberCounter/Q[3]
    SLICE_X63Y28         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.854     1.981    binary2DIG/numberCounter/CLK
    SLICE_X63Y28         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[4]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/prevData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.178ns (57.517%)  route 0.131ns (42.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[3]/G
    SLICE_X60Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  inputControl/A_reg_reg[3]/Q
                         net (fo=3, routed)           0.131     0.309    binary2DIG/numberCounter/Q[2]
    SLICE_X63Y28         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.854     1.981    binary2DIG/numberCounter/CLK
    SLICE_X63Y28         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[3]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/prevData_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.178ns (49.526%)  route 0.181ns (50.474%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[12]/G
    SLICE_X60Y27         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  inputControl/A_reg_reg[12]/Q
                         net (fo=3, routed)           0.181     0.359    binary2DIG/numberCounter/Q[11]
    SLICE_X63Y29         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    binary2DIG/numberCounter/CLK
    SLICE_X63Y29         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[12]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/prevData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.178ns (48.885%)  route 0.186ns (51.116%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[2]/G
    SLICE_X60Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  inputControl/A_reg_reg[2]/Q
                         net (fo=3, routed)           0.186     0.364    binary2DIG/numberCounter/Q[1]
    SLICE_X63Y28         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.854     1.981    binary2DIG/numberCounter/CLK
    SLICE_X63Y28         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[2]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/prevData_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.178ns (48.815%)  route 0.187ns (51.185%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[13]/G
    SLICE_X60Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  inputControl/A_reg_reg[13]/Q
                         net (fo=3, routed)           0.187     0.365    binary2DIG/numberCounter/Q[12]
    SLICE_X63Y29         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    binary2DIG/numberCounter/CLK
    SLICE_X63Y29         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[13]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/prevData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.158ns (41.280%)  route 0.225ns (58.720%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[1]/G
    SLICE_X62Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputControl/A_reg_reg[1]/Q
                         net (fo=3, routed)           0.225     0.383    binary2DIG/numberCounter/Q[0]
    SLICE_X65Y29         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    binary2DIG/numberCounter/CLK
    SLICE_X65Y29         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[1]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/prevData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.158ns (40.800%)  route 0.229ns (59.200%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[5]/G
    SLICE_X62Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputControl/A_reg_reg[5]/Q
                         net (fo=3, routed)           0.229     0.387    binary2DIG/numberCounter/Q[4]
    SLICE_X65Y29         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    binary2DIG/numberCounter/CLK
    SLICE_X65Y29         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[5]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            binary2DIG/numberCounter/prevData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.178ns (42.266%)  route 0.243ns (57.734%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         LDCE                         0.000     0.000 r  inputControl/A_reg_reg[6]/G
    SLICE_X60Y27         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  inputControl/A_reg_reg[6]/Q
                         net (fo=3, routed)           0.243     0.421    binary2DIG/numberCounter/Q[5]
    SLICE_X63Y28         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.854     1.981    binary2DIG/numberCounter/CLK
    SLICE_X63Y28         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[6]/C





