module adder (input logic a,b,cin,
					output logic S,co);

assign S=cin^(a^b);
assign co=(a&b)|(cin&(a^b));
endmodule