

================================================================
== Vivado HLS Report for 'pad'
================================================================
* Date:           Thu Oct 20 15:43:16 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.295 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     5396|    18018| 53.960 us | 0.180 ms |  5396|  18018|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- Loop 1         |     5184|     5184|          1|          -|          -|    5184|    no    |
        |- Loop 2         |      210|    12832| 210 ~ 802 |          -|          -| 1 ~ 16 |    no    |
        | + Loop 2.1      |      208|      800|  26 ~ 50  |          -|          -| 8 ~ 16 |    no    |
        |  ++ Loop 2.1.1  |       24|       48|          3|          -|          -| 8 ~ 16 |    no    |
        +-----------------+---------+---------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)" [layer.cpp:29]   --->   Operation 8 'read' 'I_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)" [layer.cpp:29]   --->   Operation 9 'read' 'M_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i6 %I_read to i5" [layer.cpp:31]   --->   Operation 10 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.78ns)   --->   "%add_ln31 = add i5 2, %trunc_ln31" [layer.cpp:31]   --->   Operation 11 'add' 'add_ln31' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add_ln31_cast4_cast = zext i5 %add_ln31 to i13" [layer.cpp:31]   --->   Operation 12 'zext' 'add_ln31_cast4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i5 %add_ln31 to i9" [layer.cpp:39]   --->   Operation 13 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %1" [layer.cpp:33]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.09ns)   --->   "%icmp_ln33 = icmp eq i13 %i_0, -3008" [layer.cpp:33]   --->   Operation 16 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5184, i64 5184, i64 5184)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.67ns)   --->   "%i = add i13 %i_0, 1" [layer.cpp:33]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader2.preheader, label %2" [layer.cpp:33]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i13 %i_0 to i64" [layer.cpp:33]   --->   Operation 20 'zext' 'zext_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [5184 x i1]* %output_r, i64 0, i64 %zext_ln33" [layer.cpp:33]   --->   Operation 21 'getelementptr' 'output_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.25ns)   --->   "store i1 false, i1* %output_addr, align 1" [layer.cpp:33]   --->   Operation 22 'store' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5184> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [layer.cpp:33]   --->   Operation 23 'br' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i7 %M_read to i6" [layer.cpp:35]   --->   Operation 24 'trunc' 'trunc_ln35' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i6 %I_read to i8" [layer.cpp:38]   --->   Operation 25 'zext' 'zext_ln38' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%I_cast = zext i6 %I_read to i13" [layer.cpp:29]   --->   Operation 26 'zext' 'I_cast' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader2" [layer.cpp:39]   --->   Operation 27 'br' <Predicate = (icmp_ln33)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.49>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%m_0 = phi i5 [ 0, %.preheader2.preheader ], [ %m, %.preheader2.loopexit ]"   --->   Operation 28 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %.preheader2.preheader ], [ %add_ln39, %.preheader2.loopexit ]" [layer.cpp:39]   --->   Operation 29 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.91ns)   --->   "%add_ln39 = add i8 %phi_mul, %zext_ln38" [layer.cpp:39]   --->   Operation 30 'add' 'add_ln39' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i5 %m_0 to i9" [layer.cpp:39]   --->   Operation 31 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %m_0 to i6" [layer.cpp:35]   --->   Operation 32 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.42ns)   --->   "%icmp_ln35 = icmp slt i6 %zext_ln35, %trunc_ln35" [layer.cpp:35]   --->   Operation 33 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)"   --->   Operation 34 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.78ns)   --->   "%m = add i5 %m_0, 1" [layer.cpp:35]   --->   Operation 35 'add' 'm' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %.preheader1.preheader, label %4" [layer.cpp:35]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (3.49ns)   --->   "%mul_ln39 = mul i9 %zext_ln39_1, %zext_ln39" [layer.cpp:39]   --->   Operation 37 'mul' 'mul_ln39' <Predicate = (icmp_ln35)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader1" [layer.cpp:36]   --->   Operation 38 'br' <Predicate = (icmp_ln35)> <Delay = 1.76>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [layer.cpp:44]   --->   Operation 39 'ret' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%x_0 = phi i5 [ 0, %.preheader1.preheader ], [ %x, %.preheader1.loopexit ]"   --->   Operation 40 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %x_0 to i13" [layer.cpp:36]   --->   Operation 41 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %x_0 to i6" [layer.cpp:36]   --->   Operation 42 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.42ns)   --->   "%icmp_ln36 = icmp slt i6 %zext_ln36_1, %I_read" [layer.cpp:36]   --->   Operation 43 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 44 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.78ns)   --->   "%x = add i5 %x_0, 1" [layer.cpp:39]   --->   Operation 45 'add' 'x' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %.preheader.preheader, label %.preheader2.loopexit" [layer.cpp:36]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i5 %x to i13" [layer.cpp:39]   --->   Operation 47 'zext' 'zext_ln39_2' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader" [layer.cpp:37]   --->   Operation 48 'br' <Predicate = (icmp_ln36)> <Delay = 1.76>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 49 'br' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.29>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%y_0 = phi i5 [ %y, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 50 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i5 %y_0 to i8" [layer.cpp:37]   --->   Operation 51 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 52 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.36ns)   --->   "%icmp_ln37 = icmp eq i5 %y_0, %trunc_ln31" [layer.cpp:37]   --->   Operation 53 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (1.78ns)   --->   "%y = add i5 %y_0, 1" [layer.cpp:39]   --->   Operation 54 'add' 'y' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %.preheader1.loopexit, label %3" [layer.cpp:37]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.91ns)   --->   "%tmp = add i8 %zext_ln37, %phi_mul" [layer.cpp:37]   --->   Operation 56 'add' 'tmp' <Predicate = (!icmp_ln37)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %tmp to i13" [layer.cpp:37]   --->   Operation 57 'zext' 'tmp_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (3.36ns) (grouped into DSP with root node i_index)   --->   "%tmp3 = mul i13 %I_cast, %tmp_cast" [layer.cpp:29]   --->   Operation 58 'mul' 'tmp3' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 59 [1/1] (3.02ns) (root node of the DSP)   --->   "%i_index = add i13 %tmp3, %zext_ln36" [layer.cpp:38]   --->   Operation 59 'add' 'i_index' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i5 %y to i9" [layer.cpp:39]   --->   Operation 60 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.82ns)   --->   "%tmp4 = add i9 %zext_ln39_3, %mul_ln39" [layer.cpp:39]   --->   Operation 61 'add' 'tmp4' <Predicate = (!icmp_ln37)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 62 'br' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp4_cast_cast = zext i9 %tmp4 to i13" [layer.cpp:39]   --->   Operation 63 'zext' 'tmp4_cast_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (3.36ns) (grouped into DSP with root node o_index)   --->   "%tmp5 = mul i13 %tmp4_cast_cast, %add_ln31_cast4_cast" [layer.cpp:39]   --->   Operation 64 'mul' 'tmp5' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [1/1] (3.02ns) (root node of the DSP)   --->   "%o_index = add i13 %zext_ln39_2, %tmp5" [layer.cpp:39]   --->   Operation 65 'add' 'o_index' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i13 %i_index to i64" [layer.cpp:40]   --->   Operation 66 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [5184 x i1]* %input_r, i64 0, i64 %zext_ln40" [layer.cpp:40]   --->   Operation 67 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [layer.cpp:40]   --->   Operation 68 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5184> <RAM>

State 7 <SV = 6> <Delay = 6.50>
ST_7 : Operation 69 [1/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [layer.cpp:40]   --->   Operation 69 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5184> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i13 %o_index to i64" [layer.cpp:40]   --->   Operation 70 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [5184 x i1]* %output_r, i64 0, i64 %zext_ln40_1" [layer.cpp:40]   --->   Operation 71 'getelementptr' 'output_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (3.25ns)   --->   "store i1 %input_load, i1* %output_addr_1, align 1" [layer.cpp:40]   --->   Operation 72 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5184> <RAM>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader" [layer.cpp:37]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.78ns
The critical path consists of the following:
	wire read on port 'I' (layer.cpp:29) [5]  (0 ns)
	'add' operation ('add_ln31', layer.cpp:31) [8]  (1.78 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', layer.cpp:33) [13]  (0 ns)
	'getelementptr' operation ('output_addr', layer.cpp:33) [20]  (0 ns)
	'store' operation ('store_ln33', layer.cpp:33) of constant 0 on array 'output_r' [21]  (3.25 ns)

 <State 3>: 3.49ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', layer.cpp:35) [29]  (0 ns)
	'mul' operation ('mul_ln39', layer.cpp:39) [39]  (3.49 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', layer.cpp:39) [42]  (0 ns)
	'add' operation ('x', layer.cpp:39) [47]  (1.78 ns)

 <State 5>: 8.29ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', layer.cpp:39) [53]  (0 ns)
	'add' operation ('tmp', layer.cpp:37) [60]  (1.92 ns)
	'mul' operation of DSP[63] ('tmp3', layer.cpp:29) [62]  (3.36 ns)
	'add' operation of DSP[63] ('i_index', layer.cpp:38) [63]  (3.02 ns)

 <State 6>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[68] ('tmp5', layer.cpp:39) [67]  (3.36 ns)
	'add' operation of DSP[68] ('o_index', layer.cpp:39) [68]  (3.02 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load', layer.cpp:40) on array 'input_r' [71]  (3.25 ns)
	'store' operation ('store_ln40', layer.cpp:40) of variable 'input_load', layer.cpp:40 on array 'output_r' [74]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
