#ifndef __PLATFORM_H__
#define __PLATFORM_H__

#define ECC_SRAM_MEM	0x10000000
#define ECC_SRAM_SZ	0x20000		/* 128KB */

#define SRAM_REG	0x14c0a000
#define SRAM_MEM	0x14b80000
#define SRAM_SZ		0x3f800		/* 254KB */

#define FMC_MEM_L	0x20000000
#define FMC_MEM_H	0x30000000
#define SPI0_MEM	0x40000000
#define SPI1_MEM	0x44000000
#define SPI2_MEM	0x48000000
#define BSPI_MEM	0x4c000000
#define DRAM_MEM	0x80000000

#define AHBC0_REG	0x12000000
#define USB_VHUBA_REG	0x12011000
#define USB_VHUBB_REG	0x12021000
#define EMMC_REG	0x12090100
#define DRAMC_REG	0x12c00000
#define SCU0_REG	0x12c02000
#define EMMC_BOOT_REG	0x12c0b000
#define SLI0_REG	0x12c17000
#define SEC_REG		0x12c1f000

#define FMC_REG		0x14000000
#define AHBC1_REG	0x140b0000
#define USB_VHUBC_REG	0x14120000
#define USB_VHUBD_REG	0x14122000
#define SCU1_REG	0x14c02000
#define OTP_REG		0x14c07000
#define GPIO1_REG	0x14c0b000
#define SGPIOM0_REG	0x14c0c000
#define SGPIOM1_REG	0x14c0d000
#define SLI1_REG	0x14c1e000
#define LPC0_REG	0x14c31000
#define LPC1_REG	0x14c32000
#define LTPI_REG	0x14c34000
#define RVTMR_REG	0x14c36000
#define WDT_REG		0x14c37000
#define TRNG_REG	0x14c3b000
#define SGPIOS_REG	0x14c3c000

#define I3C_REG(x)      (0x14c20000 + 0x1000 * (x))

#define CPTRA_MBOX_REG	0x14c60000
#define CPTRA_MBOX_SZ	0x20000		/* 128KB */
#define CPTRA_SHA_REG	0x14c61000
#define CPTRA_COMM_REG	0x14c70000

#endif
