#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: C:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22635
#Hostname: shxuuer
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Fri Apr 19 23:57:56 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 8)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 16)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 19)] | Port key has been placed at location K18, whose type is share pin.
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 20)] | Port lin_test has been placed at location Y13, whose type is share pin.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.12 sec
Worst slack after clock region global placement is 15507
Wirelength after clock region global placement is 5461.
1st GP placement takes 1.64 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_109.
C: Place-2028: GLOBAL_CLOCK: the driver es1_dsclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_111.
Clock placement takes 0.39 sec.

Pre global placement takes 2.36 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_151_5.
Placed fixed group with base inst ES8156_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_119_5.
Placed fixed group with base inst adc_dac_int_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst es0_alrck_ibuf/opit_1 on IOL_159_5.
Placed fixed group with base inst es0_dsclk_ibuf/opit_1 on IOL_159_6.
Placed fixed group with base inst es0_mclk_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst es0_sdin_ibuf/opit_1 on IOL_135_5.
Placed fixed group with base inst es1_dlrc_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst es1_dsclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst es1_mclk_obuf/opit_1 on IOL_39_5.
Placed fixed group with base inst es1_sdin_ibuf/opit_1 on IOL_47_5.
Placed fixed group with base inst es1_sdout_obuf/opit_1 on IOL_35_5.
Placed fixed group with base inst es7243_scl_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst es8156_scl_obuf/opit_1 on IOL_119_6.
Placed fixed group with base inst key_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst lin_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst lin_test_ibuf/opit_1 on IOL_167_6.
Placed fixed group with base inst lout_led_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst lout_test_ibuf/opit_1 on IOL_47_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_111.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12387.
	6 iterations finished.
	Final slack 17842.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 16156
2nd GP placement takes 0.45 sec.

Wirelength after global placement is 5527.
Global placement takes 0.48 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 7462.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12387.
	6 iterations finished.
	Final slack 17842.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 16208
3rd GP placement takes 0.56 sec.

Wirelength after post global placement is 6770.
Post global placement takes 0.56 sec.

Phase 4 Legalization started.
The average distance in LP is 0.478764.
Wirelength after legalization is 7879.
Legalization takes 0.08 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17027.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 7879.
Phase 5.2 DP placement started.
Legalized cost 17027.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 7879.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 17027, TNS after placement is 0.
Placement done.
Total placement takes 3.81 sec.
Finished placement.

Routing started.
Building routing graph takes 1.17 sec.
Worst slack is 17027, TNS before global route is 0.
Processing design graph takes 0.28 sec.
Total memory for routing:
	116.068834 M.
Total nets for routing : 1390.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 4 at the end of iteration 0.
Unrouted nets 4 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 94 nets, it takes 0.02 sec.
Unrouted nets 123 at the end of iteration 0.
Unrouted nets 85 at the end of iteration 1.
Unrouted nets 52 at the end of iteration 2.
Unrouted nets 42 at the end of iteration 3.
Unrouted nets 33 at the end of iteration 4.
Unrouted nets 32 at the end of iteration 5.
Unrouted nets 25 at the end of iteration 6.
Unrouted nets 24 at the end of iteration 7.
Unrouted nets 15 at the end of iteration 8.
Unrouted nets 12 at the end of iteration 9.
Unrouted nets 8 at the end of iteration 10.
Unrouted nets 8 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 3 at the end of iteration 31.
Unrouted nets 3 at the end of iteration 32.
Unrouted nets 3 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 5 at the end of iteration 35.
Unrouted nets 4 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 4 at the end of iteration 38.
Unrouted nets 3 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 3 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 0 at the end of iteration 43.
Global Routing step 2 processed 192 nets, it takes 1.67 sec.
Unrouted nets 16 at the end of iteration 0.
Unrouted nets 13 at the end of iteration 1.
Unrouted nets 5 at the end of iteration 2.
Unrouted nets 4 at the end of iteration 3.
Unrouted nets 3 at the end of iteration 4.
Unrouted nets 1 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 0 at the end of iteration 9.
Global Routing step 3 processed 39 nets, it takes 0.11 sec.
Global routing takes 1.83 sec.
Total 1588 subnets.
    forward max bucket size 34341 , backward 158.
        Unrouted nets 868 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.171875 sec.
    forward max bucket size 3523 , backward 157.
        Unrouted nets 576 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.000000 sec.
    forward max bucket size 612 , backward 182.
        Unrouted nets 454 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.062500 sec.
    forward max bucket size 625 , backward 48.
        Unrouted nets 331 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 54 , backward 76.
        Unrouted nets 239 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.062500 sec.
    forward max bucket size 31 , backward 81.
        Unrouted nets 154 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 33 , backward 104.
        Unrouted nets 89 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 44 , backward 148.
        Unrouted nets 68 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 44 , backward 128.
        Unrouted nets 39 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 71.
        Unrouted nets 31 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 12.
        Unrouted nets 24 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 27 , backward 24.
        Unrouted nets 15 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 16.
        Unrouted nets 6 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 13.
        Unrouted nets 7 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 8.
        Unrouted nets 4 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 14.
        Unrouted nets 7 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 2 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 8.
        Unrouted nets 0 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
Detailed routing takes 17 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net nt_es1_dsclk is routed by general path.
C: Route-2036: The clock path from es1_dsclk_ibuf/opit_1:OUT to clkbufg_6/gopclkbufg:CLK is routed by SRB.
I: Design net clock_i2c is routed by general path.
C: Route-2036: The clock path from ES7243E_reg_config/clock_i2c/opit_0_L5Q:Q to ES7243E_reg_config/config_step_reg[2]/opit_0_inv:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 3.42 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.02 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 8.
Incremental timing analysis takes 0.02 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.22 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.06 sec.
Used SRB routing arc is 11510.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 7.41 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 198      | 6450          | 4                  
|   FF                     | 527      | 38700         | 2                  
|   LUT                    | 535      | 25800         | 3                  
|   LUT-FF pairs           | 330      | 25800         | 2                  
| Use of CLMS              | 91       | 4250          | 3                  
|   FF                     | 225      | 25500         | 1                  
|   LUT                    | 244      | 17000         | 2                  
|   LUT-FF pairs           | 111      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 12.5     | 134           | 10                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 117      | 6672          | 2                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 20       | 296           | 7                  
|   IOBD                   | 10       | 64            | 16                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 2        | 161           | 2                  
|   IOBS_TB                | 7        | 56            | 13                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 20       | 400           | 5                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 5        | 30            | 17                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'voice_loop_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:24s
Action pnr: CPU time elapsed is 0h:0m:22s
Action pnr: Process CPU time elapsed is 0h:0m:22s
Current time: Fri Apr 19 23:58:18 2024
Action pnr: Peak memory pool usage is 934 MB
