// Seed: 8891193
module module_0 (
    output tri0 id_0
);
  wire id_3;
  logic [7:0] id_4;
  id_5(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1), .id_4(id_0), .id_5(id_0), .id_6(1)
  );
  wire id_6;
  wire id_7 = id_4[1];
endmodule
module module_1 (
    input  wire id_0,
    input  tri1 id_1,
    input  wor  id_2,
    output wire id_3,
    input  tri0 id_4,
    input  wire id_5,
    input  tri0 id_6
);
  tri1 id_8;
  module_0(
      id_3
  );
  assign id_8 = (id_1 && id_4);
  assign id_8 = 1;
  always #1 begin
    id_9();
  end
endmodule
