Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Sep 11 17:38:41 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/mul17/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  289         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (289)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (289)
5. checking no_input_delay (33)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (289)
--------------------------
 There are 289 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src25_reg[0]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src26_reg[0]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src27_reg[0]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src28_reg[0]/C
src28_reg[1]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src29_reg[0]/C
src29_reg[1]/C
src29_reg[2]/C
src29_reg[3]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src30_reg[1]/C
src30_reg[2]/C
src31_reg[0]/C
src31_reg[1]/C
src32_reg[0]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (289)
--------------------------------------------------
 There are 289 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src25_reg[0]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src26_reg[0]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src27_reg[0]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src28_reg[0]/D
src28_reg[1]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src29_reg[0]/D
src29_reg[1]/D
src29_reg[2]/D
src29_reg[3]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src30_reg[1]/D
src30_reg[2]/D
src31_reg[0]/D
src31_reg[1]/D
src32_reg[0]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src31_
src32_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst32[0]
dst33[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  323          inf        0.000                      0                  323           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           323 Endpoints
Min Delay           323 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.621ns  (logic 5.141ns (53.433%)  route 4.480ns (46.567%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.222     1.563    compressor/chain0_1/src6[0]
    SLICE_X6Y82                                                       r  compressor/chain0_1/carry4_inst0/CYINIT
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.007 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.007    compressor/chain0_1/carryout[3]
    SLICE_X6Y83                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.244 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.721     2.965    compressor/chain1_1/lut6_2_inst4/I0
    SLICE_X5Y84                                                       r  compressor/chain1_1/lut6_2_inst4/LUT6/I0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.222     3.187 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.187    compressor/chain1_1/prop[4]
    SLICE_X5Y84                                                       r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.582 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.582    compressor/chain1_1/carryout[7]
    SLICE_X5Y85                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.816 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=2, routed)           0.708     4.524    compressor/chain2_0/lut2_gene22_0[11]
    SLICE_X3Y85                                                       r  compressor/chain2_0/lut2_prop13/I0
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.234     4.758 r  compressor/chain2_0/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.758    compressor/chain2_0/prop[13]
    SLICE_X3Y85                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.170 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.170    compressor/chain2_0/carryout[15]
    SLICE_X3Y86                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.400 r  compressor/chain2_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.829     7.229    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.392     9.621 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.621    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.567ns  (logic 5.237ns (54.736%)  route 4.331ns (45.264%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.222     1.563    compressor/chain0_1/src6[0]
    SLICE_X6Y82                                                       r  compressor/chain0_1/carry4_inst0/CYINIT
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.007 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.007    compressor/chain0_1/carryout[3]
    SLICE_X6Y83                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.244 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.721     2.965    compressor/chain1_1/lut6_2_inst4/I0
    SLICE_X5Y84                                                       r  compressor/chain1_1/lut6_2_inst4/LUT6/I0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.222     3.187 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.187    compressor/chain1_1/prop[4]
    SLICE_X5Y84                                                       r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.582 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.582    compressor/chain1_1/carryout[7]
    SLICE_X5Y85                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.816 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=2, routed)           0.708     4.524    compressor/chain2_0/lut2_gene22_0[11]
    SLICE_X3Y85                                                       r  compressor/chain2_0/lut2_prop13/I0
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.234     4.758 r  compressor/chain2_0/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.758    compressor/chain2_0/prop[13]
    SLICE_X3Y85                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.170 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.170    compressor/chain2_0/carryout[15]
    SLICE_X3Y86                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.259 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.259    compressor/chain2_0/carryout[19]
    SLICE_X3Y87                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.489 r  compressor/chain2_0/carry4_inst5/O[1]
                         net (fo=1, routed)           1.679     7.169    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.399     9.567 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.567    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst31[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.514ns  (logic 5.247ns (55.146%)  route 4.268ns (44.854%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.222     1.563    compressor/chain0_1/src6[0]
    SLICE_X6Y82                                                       r  compressor/chain0_1/carry4_inst0/CYINIT
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.007 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.007    compressor/chain0_1/carryout[3]
    SLICE_X6Y83                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.244 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.721     2.965    compressor/chain1_1/lut6_2_inst4/I0
    SLICE_X5Y84                                                       r  compressor/chain1_1/lut6_2_inst4/LUT6/I0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.222     3.187 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.187    compressor/chain1_1/prop[4]
    SLICE_X5Y84                                                       r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.582 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.582    compressor/chain1_1/carryout[7]
    SLICE_X5Y85                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.816 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=2, routed)           0.708     4.524    compressor/chain2_0/lut2_gene22_0[11]
    SLICE_X3Y85                                                       r  compressor/chain2_0/lut2_prop13/I0
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.234     4.758 r  compressor/chain2_0/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.758    compressor/chain2_0/prop[13]
    SLICE_X3Y85                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.170 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.170    compressor/chain2_0/carryout[15]
    SLICE_X3Y86                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.259 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.259    compressor/chain2_0/carryout[19]
    SLICE_X3Y87                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.348 r  compressor/chain2_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.348    compressor/chain2_0/carryout[23]
    SLICE_X3Y88                                                       r  compressor/chain2_0/carry4_inst6/CI
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.507 r  compressor/chain2_0/carry4_inst6/O[0]
                         net (fo=1, routed)           1.616     7.124    dst31_OBUF[0]
    R17                                                               r  dst31_OBUF[0]_inst/I
    R17                  OBUF (Prop_obuf_I_O)         2.391     9.514 r  dst31_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.514    dst31[0]
    R17                                                               r  dst31[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.483ns  (logic 5.147ns (54.281%)  route 4.335ns (45.719%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.222     1.563    compressor/chain0_1/src6[0]
    SLICE_X6Y82                                                       r  compressor/chain0_1/carry4_inst0/CYINIT
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.007 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.007    compressor/chain0_1/carryout[3]
    SLICE_X6Y83                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.244 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.721     2.965    compressor/chain1_1/lut6_2_inst4/I0
    SLICE_X5Y84                                                       r  compressor/chain1_1/lut6_2_inst4/LUT6/I0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.222     3.187 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.187    compressor/chain1_1/prop[4]
    SLICE_X5Y84                                                       r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.582 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.582    compressor/chain1_1/carryout[7]
    SLICE_X5Y85                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.816 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=2, routed)           0.708     4.524    compressor/chain2_0/lut2_gene22_0[11]
    SLICE_X3Y85                                                       r  compressor/chain2_0/lut2_prop13/I0
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.234     4.758 r  compressor/chain2_0/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.758    compressor/chain2_0/prop[13]
    SLICE_X3Y85                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.170 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.170    compressor/chain2_0/carryout[15]
    SLICE_X3Y86                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.259 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.259    compressor/chain2_0/carryout[19]
    SLICE_X3Y87                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.418 r  compressor/chain2_0/carry4_inst5/O[0]
                         net (fo=1, routed)           1.684     7.102    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.380     9.483 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.483    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst32[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.468ns  (logic 5.314ns (56.129%)  route 4.154ns (43.871%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.222     1.563    compressor/chain0_1/src6[0]
    SLICE_X6Y82                                                       r  compressor/chain0_1/carry4_inst0/CYINIT
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.007 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.007    compressor/chain0_1/carryout[3]
    SLICE_X6Y83                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.244 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.721     2.965    compressor/chain1_1/lut6_2_inst4/I0
    SLICE_X5Y84                                                       r  compressor/chain1_1/lut6_2_inst4/LUT6/I0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.222     3.187 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.187    compressor/chain1_1/prop[4]
    SLICE_X5Y84                                                       r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.582 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.582    compressor/chain1_1/carryout[7]
    SLICE_X5Y85                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.816 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=2, routed)           0.708     4.524    compressor/chain2_0/lut2_gene22_0[11]
    SLICE_X3Y85                                                       r  compressor/chain2_0/lut2_prop13/I0
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.234     4.758 r  compressor/chain2_0/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.758    compressor/chain2_0/prop[13]
    SLICE_X3Y85                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.170 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.170    compressor/chain2_0/carryout[15]
    SLICE_X3Y86                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.259 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.259    compressor/chain2_0/carryout[19]
    SLICE_X3Y87                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.348 r  compressor/chain2_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.348    compressor/chain2_0/carryout[23]
    SLICE_X3Y88                                                       r  compressor/chain2_0/carry4_inst6/CI
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.578 r  compressor/chain2_0/carry4_inst6/O[1]
                         net (fo=1, routed)           1.502     7.081    dst32_OBUF[0]
    P17                                                               r  dst32_OBUF[0]_inst/I
    P17                  OBUF (Prop_obuf_I_O)         2.387     9.468 r  dst32_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.468    dst32[0]
    P17                                                               r  dst32[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.465ns  (logic 4.973ns (52.542%)  route 4.492ns (47.458%))
  Logic Levels:           9  (CARRY4=5 FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.222     1.563    compressor/chain0_1/src6[0]
    SLICE_X6Y82                                                       r  compressor/chain0_1/carry4_inst0/CYINIT
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.492     2.055 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.727     2.782    compressor/chain1_1/lut6_2_inst1/I0
    SLICE_X5Y83                                                       r  compressor/chain1_1/lut6_2_inst1/LUT6/I0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.222     3.004 r  compressor/chain1_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.004    compressor/chain1_1/prop[1]
    SLICE_X5Y83                                                       r  compressor/chain1_1/carry4_inst0/S[1]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.416 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.416    compressor/chain1_1/carryout[3]
    SLICE_X5Y84                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.650 r  compressor/chain1_1/carry4_inst1/O[3]
                         net (fo=2, routed)           0.708     4.359    compressor/chain2_0/lut2_gene22_0[7]
    SLICE_X3Y84                                                       r  compressor/chain2_0/lut2_prop9/I0
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.234     4.593 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     4.593    compressor/chain2_0/prop[9]
    SLICE_X3Y84                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.005 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.005    compressor/chain2_0/carryout[11]
    SLICE_X3Y85                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.235 r  compressor/chain2_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.834     7.069    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.396     9.465 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.465    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.463ns  (logic 5.076ns (53.644%)  route 4.387ns (46.356%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.222     1.563    compressor/chain0_1/src6[0]
    SLICE_X6Y82                                                       r  compressor/chain0_1/carry4_inst0/CYINIT
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.007 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.007    compressor/chain0_1/carryout[3]
    SLICE_X6Y83                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.244 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.721     2.965    compressor/chain1_1/lut6_2_inst4/I0
    SLICE_X5Y84                                                       r  compressor/chain1_1/lut6_2_inst4/LUT6/I0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.222     3.187 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.187    compressor/chain1_1/prop[4]
    SLICE_X5Y84                                                       r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.582 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.582    compressor/chain1_1/carryout[7]
    SLICE_X5Y85                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.816 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=2, routed)           0.708     4.524    compressor/chain2_0/lut2_gene22_0[11]
    SLICE_X3Y85                                                       r  compressor/chain2_0/lut2_prop13/I0
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.234     4.758 r  compressor/chain2_0/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.758    compressor/chain2_0/prop[13]
    SLICE_X3Y85                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.170 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.170    compressor/chain2_0/carryout[15]
    SLICE_X3Y86                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.329 r  compressor/chain2_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.736     7.065    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.398     9.463 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.463    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.455ns  (logic 4.983ns (52.708%)  route 4.471ns (47.292%))
  Logic Levels:           9  (CARRY4=5 FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.222     1.563    compressor/chain0_1/src6[0]
    SLICE_X6Y82                                                       r  compressor/chain0_1/carry4_inst0/CYINIT
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.492     2.055 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.727     2.782    compressor/chain1_1/lut6_2_inst1/I0
    SLICE_X5Y83                                                       r  compressor/chain1_1/lut6_2_inst1/LUT6/I0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.222     3.004 r  compressor/chain1_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.004    compressor/chain1_1/prop[1]
    SLICE_X5Y83                                                       r  compressor/chain1_1/carry4_inst0/S[1]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.416 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.416    compressor/chain1_1/carryout[3]
    SLICE_X5Y84                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.650 r  compressor/chain1_1/carry4_inst1/O[3]
                         net (fo=2, routed)           0.708     4.359    compressor/chain2_0/lut2_gene22_0[7]
    SLICE_X3Y84                                                       r  compressor/chain2_0/lut2_prop9/I0
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.234     4.593 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     4.593    compressor/chain2_0/prop[9]
    SLICE_X3Y84                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.005 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.005    compressor/chain2_0/carryout[11]
    SLICE_X3Y85                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.239 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=1, routed)           1.814     7.052    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.402     9.455 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.455    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.432ns  (logic 5.101ns (54.084%)  route 4.331ns (45.916%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.222     1.563    compressor/chain0_1/src6[0]
    SLICE_X6Y82                                                       r  compressor/chain0_1/carry4_inst0/CYINIT
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.007 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.007    compressor/chain0_1/carryout[3]
    SLICE_X6Y83                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.244 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.721     2.965    compressor/chain1_1/lut6_2_inst4/I0
    SLICE_X5Y84                                                       r  compressor/chain1_1/lut6_2_inst4/LUT6/I0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.222     3.187 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.187    compressor/chain1_1/prop[4]
    SLICE_X5Y84                                                       r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.582 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.582    compressor/chain1_1/carryout[7]
    SLICE_X5Y85                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.816 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=2, routed)           0.708     4.524    compressor/chain2_0/lut2_gene22_0[11]
    SLICE_X3Y85                                                       r  compressor/chain2_0/lut2_prop13/I0
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.234     4.758 r  compressor/chain2_0/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.758    compressor/chain2_0/prop[13]
    SLICE_X3Y85                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.170 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.170    compressor/chain2_0/carryout[15]
    SLICE_X3Y86                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.351 r  compressor/chain2_0/carry4_inst4/O[2]
                         net (fo=1, routed)           1.680     7.031    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.401     9.432 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.432    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.426ns  (logic 4.914ns (52.133%)  route 4.512ns (47.867%))
  Logic Levels:           9  (CARRY4=5 FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.222     1.563    compressor/chain0_1/src6[0]
    SLICE_X6Y82                                                       r  compressor/chain0_1/carry4_inst0/CYINIT
    SLICE_X6Y82          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.492     2.055 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.727     2.782    compressor/chain1_1/lut6_2_inst1/I0
    SLICE_X5Y83                                                       r  compressor/chain1_1/lut6_2_inst1/LUT6/I0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.222     3.004 r  compressor/chain1_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.004    compressor/chain1_1/prop[1]
    SLICE_X5Y83                                                       r  compressor/chain1_1/carry4_inst0/S[1]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.416 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.416    compressor/chain1_1/carryout[3]
    SLICE_X5Y84                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.650 r  compressor/chain1_1/carry4_inst1/O[3]
                         net (fo=2, routed)           0.708     4.359    compressor/chain2_0/lut2_gene22_0[7]
    SLICE_X3Y84                                                       r  compressor/chain2_0/lut2_prop9/I0
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.234     4.593 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     4.593    compressor/chain2_0/prop[9]
    SLICE_X3Y84                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.005 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.005    compressor/chain2_0/carryout[11]
    SLICE_X3Y85                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.164 r  compressor/chain2_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.854     7.018    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.408     9.426 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.426    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src19_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.148ns (68.684%)  route 0.067ns (31.316%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE                         0.000     0.000 r  src19_reg[9]/C
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src19_reg[9]/Q
                         net (fo=5, routed)           0.067     0.215    src19[9]
    SLICE_X8Y87          FDRE                                         r  src19_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE                         0.000     0.000 r  src8_reg[2]/C
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[2]/Q
                         net (fo=5, routed)           0.113     0.241    src8[2]
    SLICE_X7Y82          FDRE                                         r  src8_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.746%)  route 0.119ns (48.254%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src15_reg[1]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src15_reg[1]/Q
                         net (fo=5, routed)           0.119     0.247    src15[1]
    SLICE_X1Y84          FDRE                                         r  src15_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.270%)  route 0.110ns (43.730%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE                         0.000     0.000 r  src18_reg[10]/C
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src18_reg[10]/Q
                         net (fo=5, routed)           0.110     0.251    src18[10]
    SLICE_X11Y85         FDRE                                         r  src18_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.056%)  route 0.123ns (48.944%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.123     0.251    src9[4]
    SLICE_X0Y82          FDRE                                         r  src9_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.850%)  route 0.111ns (44.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE                         0.000     0.000 r  src21_reg[10]/C
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src21_reg[10]/Q
                         net (fo=3, routed)           0.111     0.252    src21[10]
    SLICE_X11Y87         FDRE                                         r  src21_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src22_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src22_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE                         0.000     0.000 r  src22_reg[4]/C
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src22_reg[4]/Q
                         net (fo=5, routed)           0.126     0.254    src22[4]
    SLICE_X9Y87          FDRE                                         r  src22_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src24_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src24_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  src24_reg[3]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src24_reg[3]/Q
                         net (fo=5, routed)           0.126     0.254    src24[3]
    SLICE_X4Y88          FDRE                                         r  src24_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src22_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src22_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE                         0.000     0.000 r  src22_reg[5]/C
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src22_reg[5]/Q
                         net (fo=5, routed)           0.126     0.254    src22[5]
    SLICE_X9Y87          FDRE                                         r  src22_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src26_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src26_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.443%)  route 0.113ns (44.557%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  src26_reg[5]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src26_reg[5]/Q
                         net (fo=5, routed)           0.113     0.254    src26[5]
    SLICE_X2Y88          FDRE                                         r  src26_reg[6]/D
  -------------------------------------------------------------------    -------------------





