begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===-- ARMTargetTransformInfo.h - ARM specific TTI -------------*- C++ -*-===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_comment
comment|/// \file
end_comment

begin_comment
comment|/// This file a TargetTransformInfo::Concept conforming object specific to the
end_comment

begin_comment
comment|/// ARM target machine. It uses the target's detailed information to
end_comment

begin_comment
comment|/// provide more precise answers to certain TTI queries, while letting the
end_comment

begin_comment
comment|/// target independent and default TTI implementations handle the rest.
end_comment

begin_comment
comment|///
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|LLVM_LIB_TARGET_ARM_ARMTARGETTRANSFORMINFO_H
end_ifndef

begin_define
define|#
directive|define
name|LLVM_LIB_TARGET_ARM_ARMTARGETTRANSFORMINFO_H
end_define

begin_include
include|#
directive|include
file|"ARM.h"
end_include

begin_include
include|#
directive|include
file|"ARMTargetMachine.h"
end_include

begin_include
include|#
directive|include
file|"llvm/Analysis/TargetTransformInfo.h"
end_include

begin_include
include|#
directive|include
file|"llvm/CodeGen/BasicTTIImpl.h"
end_include

begin_include
include|#
directive|include
file|"llvm/Target/TargetLowering.h"
end_include

begin_decl_stmt
name|namespace
name|llvm
block|{
name|class
name|ARMTTIImpl
range|:
name|public
name|BasicTTIImplBase
operator|<
name|ARMTTIImpl
operator|>
block|{
typedef|typedef
name|BasicTTIImplBase
operator|<
name|ARMTTIImpl
operator|>
name|BaseT
expr_stmt|;
typedef|typedef
name|TargetTransformInfo
name|TTI
typedef|;
name|friend
name|BaseT
decl_stmt|;
specifier|const
name|ARMSubtarget
modifier|*
name|ST
decl_stmt|;
specifier|const
name|ARMTargetLowering
modifier|*
name|TLI
decl_stmt|;
comment|/// Estimate the overhead of scalarizing an instruction. Insert and Extract
comment|/// are set if the result needs to be inserted and/or extracted from vectors.
name|unsigned
name|getScalarizationOverhead
parameter_list|(
name|Type
modifier|*
name|Ty
parameter_list|,
name|bool
name|Insert
parameter_list|,
name|bool
name|Extract
parameter_list|)
function_decl|;
specifier|const
name|ARMSubtarget
operator|*
name|getST
argument_list|()
specifier|const
block|{
return|return
name|ST
return|;
block|}
specifier|const
name|ARMTargetLowering
operator|*
name|getTLI
argument_list|()
specifier|const
block|{
return|return
name|TLI
return|;
block|}
name|public
label|:
name|explicit
name|ARMTTIImpl
argument_list|(
specifier|const
name|ARMBaseTargetMachine
operator|*
name|TM
argument_list|,
specifier|const
name|Function
operator|&
name|F
argument_list|)
operator|:
name|BaseT
argument_list|(
name|TM
argument_list|,
name|F
operator|.
name|getParent
argument_list|()
operator|->
name|getDataLayout
argument_list|()
argument_list|)
operator|,
name|ST
argument_list|(
name|TM
operator|->
name|getSubtargetImpl
argument_list|(
name|F
argument_list|)
argument_list|)
operator|,
name|TLI
argument_list|(
argument|ST->getTargetLowering()
argument_list|)
block|{}
comment|// Provide value semantics. MSVC requires that we spell all of these out.
name|ARMTTIImpl
argument_list|(
specifier|const
name|ARMTTIImpl
operator|&
name|Arg
argument_list|)
operator|:
name|BaseT
argument_list|(
name|static_cast
operator|<
specifier|const
name|BaseT
operator|&
operator|>
operator|(
name|Arg
operator|)
argument_list|)
operator|,
name|ST
argument_list|(
name|Arg
operator|.
name|ST
argument_list|)
operator|,
name|TLI
argument_list|(
argument|Arg.TLI
argument_list|)
block|{}
name|ARMTTIImpl
argument_list|(
name|ARMTTIImpl
operator|&&
name|Arg
argument_list|)
operator|:
name|BaseT
argument_list|(
name|std
operator|::
name|move
argument_list|(
name|static_cast
operator|<
name|BaseT
operator|&
operator|>
operator|(
name|Arg
operator|)
argument_list|)
argument_list|)
operator|,
name|ST
argument_list|(
name|std
operator|::
name|move
argument_list|(
name|Arg
operator|.
name|ST
argument_list|)
argument_list|)
operator|,
name|TLI
argument_list|(
argument|std::move(Arg.TLI)
argument_list|)
block|{}
name|bool
name|enableInterleavedAccessVectorization
argument_list|()
block|{
return|return
name|true
return|;
block|}
comment|/// Floating-point computation using ARMv8 AArch32 Advanced
comment|/// SIMD instructions remains unchanged from ARMv7. Only AArch64 SIMD
comment|/// is IEEE-754 compliant, but it's not covered in this target.
name|bool
name|isFPVectorizationPotentiallyUnsafe
parameter_list|()
block|{
return|return
operator|!
name|ST
operator|->
name|isTargetDarwin
argument_list|()
return|;
block|}
comment|/// \name Scalar TTI Implementations
comment|/// @{
name|int
name|getIntImmCodeSizeCost
parameter_list|(
name|unsigned
name|Opcode
parameter_list|,
name|unsigned
name|Idx
parameter_list|,
specifier|const
name|APInt
modifier|&
name|Imm
parameter_list|,
name|Type
modifier|*
name|Ty
parameter_list|)
function_decl|;
name|using
name|BaseT
operator|::
name|getIntImmCost
expr_stmt|;
name|int
name|getIntImmCost
parameter_list|(
specifier|const
name|APInt
modifier|&
name|Imm
parameter_list|,
name|Type
modifier|*
name|Ty
parameter_list|)
function_decl|;
name|int
name|getIntImmCost
parameter_list|(
name|unsigned
name|Opcode
parameter_list|,
name|unsigned
name|Idx
parameter_list|,
specifier|const
name|APInt
modifier|&
name|Imm
parameter_list|,
name|Type
modifier|*
name|Ty
parameter_list|)
function_decl|;
comment|/// @}
comment|/// \name Vector TTI Implementations
comment|/// @{
name|unsigned
name|getNumberOfRegisters
parameter_list|(
name|bool
name|Vector
parameter_list|)
block|{
if|if
condition|(
name|Vector
condition|)
block|{
if|if
condition|(
name|ST
operator|->
name|hasNEON
argument_list|()
condition|)
return|return
literal|16
return|;
return|return
literal|0
return|;
block|}
if|if
condition|(
name|ST
operator|->
name|isThumb1Only
argument_list|()
condition|)
return|return
literal|8
return|;
return|return
literal|13
return|;
block|}
name|unsigned
name|getRegisterBitWidth
parameter_list|(
name|bool
name|Vector
parameter_list|)
block|{
if|if
condition|(
name|Vector
condition|)
block|{
if|if
condition|(
name|ST
operator|->
name|hasNEON
argument_list|()
condition|)
return|return
literal|128
return|;
return|return
literal|0
return|;
block|}
return|return
literal|32
return|;
block|}
name|unsigned
name|getMaxInterleaveFactor
parameter_list|(
name|unsigned
name|VF
parameter_list|)
block|{
return|return
name|ST
operator|->
name|getMaxInterleaveFactor
argument_list|()
return|;
block|}
name|int
name|getShuffleCost
argument_list|(
name|TTI
operator|::
name|ShuffleKind
name|Kind
argument_list|,
name|Type
operator|*
name|Tp
argument_list|,
name|int
name|Index
argument_list|,
name|Type
operator|*
name|SubTp
argument_list|)
decl_stmt|;
name|int
name|getCastInstrCost
parameter_list|(
name|unsigned
name|Opcode
parameter_list|,
name|Type
modifier|*
name|Dst
parameter_list|,
name|Type
modifier|*
name|Src
parameter_list|)
function_decl|;
name|int
name|getCmpSelInstrCost
parameter_list|(
name|unsigned
name|Opcode
parameter_list|,
name|Type
modifier|*
name|ValTy
parameter_list|,
name|Type
modifier|*
name|CondTy
parameter_list|)
function_decl|;
name|int
name|getVectorInstrCost
parameter_list|(
name|unsigned
name|Opcode
parameter_list|,
name|Type
modifier|*
name|Val
parameter_list|,
name|unsigned
name|Index
parameter_list|)
function_decl|;
name|int
name|getAddressComputationCost
parameter_list|(
name|Type
modifier|*
name|Val
parameter_list|,
name|bool
name|IsComplex
parameter_list|)
function_decl|;
name|int
name|getFPOpCost
parameter_list|(
name|Type
modifier|*
name|Ty
parameter_list|)
function_decl|;
name|int
name|getArithmeticInstrCost
argument_list|(
name|unsigned
name|Opcode
argument_list|,
name|Type
operator|*
name|Ty
argument_list|,
name|TTI
operator|::
name|OperandValueKind
name|Op1Info
operator|=
name|TTI
operator|::
name|OK_AnyValue
argument_list|,
name|TTI
operator|::
name|OperandValueKind
name|Op2Info
operator|=
name|TTI
operator|::
name|OK_AnyValue
argument_list|,
name|TTI
operator|::
name|OperandValueProperties
name|Opd1PropInfo
operator|=
name|TTI
operator|::
name|OP_None
argument_list|,
name|TTI
operator|::
name|OperandValueProperties
name|Opd2PropInfo
operator|=
name|TTI
operator|::
name|OP_None
argument_list|)
decl_stmt|;
name|int
name|getMemoryOpCost
parameter_list|(
name|unsigned
name|Opcode
parameter_list|,
name|Type
modifier|*
name|Src
parameter_list|,
name|unsigned
name|Alignment
parameter_list|,
name|unsigned
name|AddressSpace
parameter_list|)
function_decl|;
name|int
name|getInterleavedMemoryOpCost
argument_list|(
name|unsigned
name|Opcode
argument_list|,
name|Type
operator|*
name|VecTy
argument_list|,
name|unsigned
name|Factor
argument_list|,
name|ArrayRef
operator|<
name|unsigned
operator|>
name|Indices
argument_list|,
name|unsigned
name|Alignment
argument_list|,
name|unsigned
name|AddressSpace
argument_list|)
decl_stmt|;
comment|/// @}
block|}
end_decl_stmt

begin_empty_stmt
empty_stmt|;
end_empty_stmt

begin_comment
unit|}
comment|// end namespace llvm
end_comment

begin_endif
endif|#
directive|endif
end_endif

end_unit

