module DatMem (
  input[7:0] input,
  input Clk,
  input wr_en,
  input rd_en
  input[7:0] addr,
  output logic[7:0] output);

  logic[7:0] core[256];

  always_ff @(posedge Clk)
    if(wr_en)
      core[addr] <= input; 
    if(rd_en)
      output <= core[addr];

endmodule
