{"Source Block": ["hdl/library/prcfg/bist/prcfg_adc.v@148:158@HdlStmAssign", "  end\n\n  // prbs monitor\n  assign adc_pn_data_s    = (adc_pn_oos == 1'b1) ? src_adc_ddata : adc_pn_data;\n  assign adc_pn_update_s  = ~(adc_pn_oos ^ adc_pn_match_s);\n  assign adc_pn_match_s   = (adc_data == adc_pn_data) ? 1'b1 : 1'b0;\n  assign adc_pn_err_s     = ~(adc_pn_oos | adc_pn_match_s);\n\n  always @(posedge clk) begin\n    if(adc_dvalid == 1'b1) begin\n      adc_data    <= src_adc_ddata;\n"], "Clone Blocks": [["hdl/library/common/ad_pnmon.v@92:102", "\n  assign adc_pn_match_d_s = (adc_data_in == adc_data_pn) ? 1'b1 : 1'b0;\n  assign adc_pn_match_z_s = (adc_data_in == 'd0) ? 1'b0 : 1'b1;\n  assign adc_pn_match_s = adc_pn_match_d & adc_pn_match_z;\n  assign adc_pn_update_s = ~(adc_pn_oos ^ adc_pn_match_s);\n  assign adc_pn_err_s = ~(adc_pn_oos | adc_pn_match_s);\n\n  // pn oos and counters (16 to clear and set).\n\n  always @(posedge adc_clk) begin\n    adc_valid_d <= adc_valid_in;\n"], ["hdl/library/prcfg/qpsk/prcfg_adc.v@120:130", "  always @(posedge clk) begin\n    channel_sel <= control[ 3:0];\n    mode        <= control[ 7:4];\n  end\n\n  assign adc_dvalid  = src_adc_dwr & src_adc_dsync;\n\n  // prbs monitor\n  assign adc_pn_data_s    = (adc_pn_oos == 1'b1) ? {adc_pn_data[7:2], src_adc_ddata} : adc_pn_data;\n  assign adc_pn_update_s  = ~(adc_pn_oos ^ adc_pn_match_s);\n  assign adc_pn_match_s   = (adc_ddata == adc_pn_data[1:0]) ? 1'b1 : 1'b0;\n"], ["hdl/library/axi_ad9671/axi_ad9671_pnmon.v@201:216", "  assign adc_pn_update_s = ~(adc_pn_oos ^ adc_pn_match_s);\n  assign adc_pn_err_s = ~(adc_pn_oos | adc_pn_match_s);\n\n  // pn running sequence\n\n  always @(posedge adc_clk) begin\n    if (adc_valid == 1'b1) begin\n      adc_pn_en <= ~adc_pn_en;\n      adc_data_d <= adc_data;\n    end\n  end\n\n  always @(posedge adc_clk) begin\n    if (adc_pn_valid_s == 1'b1) begin\n      if (adc_pn_type == 1'b0) begin\n        adc_pn_data <= pn9(adc_pn_data_s);\n"], ["hdl/library/prcfg/bist/prcfg_adc.v@146:156", "    channel_sel  <= control[3:0];\n    mode         <= control[7:4];\n  end\n\n  // prbs monitor\n  assign adc_pn_data_s    = (adc_pn_oos == 1'b1) ? src_adc_ddata : adc_pn_data;\n  assign adc_pn_update_s  = ~(adc_pn_oos ^ adc_pn_match_s);\n  assign adc_pn_match_s   = (adc_data == adc_pn_data) ? 1'b1 : 1'b0;\n  assign adc_pn_err_s     = ~(adc_pn_oos | adc_pn_match_s);\n\n  always @(posedge clk) begin\n"], ["hdl/library/prcfg/qpsk/prcfg_adc.v@125:135", "  assign adc_dvalid  = src_adc_dwr & src_adc_dsync;\n\n  // prbs monitor\n  assign adc_pn_data_s    = (adc_pn_oos == 1'b1) ? {adc_pn_data[7:2], src_adc_ddata} : adc_pn_data;\n  assign adc_pn_update_s  = ~(adc_pn_oos ^ adc_pn_match_s);\n  assign adc_pn_match_s   = (adc_ddata == adc_pn_data[1:0]) ? 1'b1 : 1'b0;\n  assign adc_pn_err_s     = ~(adc_pn_oos | adc_pn_match_s);\n\n  always @(posedge clk) begin\n    if(adc_dvalid == 1'b1) begin\n      adc_ddata    <= src_adc_ddata;\n"], ["hdl/library/common/ad_pnmon.v@90:100", "\n  // make sure data is not 0, sequence will fail.\n\n  assign adc_pn_match_d_s = (adc_data_in == adc_data_pn) ? 1'b1 : 1'b0;\n  assign adc_pn_match_z_s = (adc_data_in == 'd0) ? 1'b0 : 1'b1;\n  assign adc_pn_match_s = adc_pn_match_d & adc_pn_match_z;\n  assign adc_pn_update_s = ~(adc_pn_oos ^ adc_pn_match_s);\n  assign adc_pn_err_s = ~(adc_pn_oos | adc_pn_match_s);\n\n  // pn oos and counters (16 to clear and set).\n\n"], ["hdl/library/prcfg/qpsk/prcfg_adc.v@123:133", "  end\n\n  assign adc_dvalid  = src_adc_dwr & src_adc_dsync;\n\n  // prbs monitor\n  assign adc_pn_data_s    = (adc_pn_oos == 1'b1) ? {adc_pn_data[7:2], src_adc_ddata} : adc_pn_data;\n  assign adc_pn_update_s  = ~(adc_pn_oos ^ adc_pn_match_s);\n  assign adc_pn_match_s   = (adc_ddata == adc_pn_data[1:0]) ? 1'b1 : 1'b0;\n  assign adc_pn_err_s     = ~(adc_pn_oos | adc_pn_match_s);\n\n  always @(posedge clk) begin\n"], ["hdl/library/prcfg/bist/prcfg_adc.v@149:159", "\n  // prbs monitor\n  assign adc_pn_data_s    = (adc_pn_oos == 1'b1) ? src_adc_ddata : adc_pn_data;\n  assign adc_pn_update_s  = ~(adc_pn_oos ^ adc_pn_match_s);\n  assign adc_pn_match_s   = (adc_data == adc_pn_data) ? 1'b1 : 1'b0;\n  assign adc_pn_err_s     = ~(adc_pn_oos | adc_pn_match_s);\n\n  always @(posedge clk) begin\n    if(adc_dvalid == 1'b1) begin\n      adc_data    <= src_adc_ddata;\n      adc_pn_data <= pn(adc_pn_data_s);\n"], ["hdl/library/prcfg/qpsk/prcfg_adc.v@124:134", "\n  assign adc_dvalid  = src_adc_dwr & src_adc_dsync;\n\n  // prbs monitor\n  assign adc_pn_data_s    = (adc_pn_oos == 1'b1) ? {adc_pn_data[7:2], src_adc_ddata} : adc_pn_data;\n  assign adc_pn_update_s  = ~(adc_pn_oos ^ adc_pn_match_s);\n  assign adc_pn_match_s   = (adc_ddata == adc_pn_data[1:0]) ? 1'b1 : 1'b0;\n  assign adc_pn_err_s     = ~(adc_pn_oos | adc_pn_match_s);\n\n  always @(posedge clk) begin\n    if(adc_dvalid == 1'b1) begin\n"], ["hdl/library/common/ad_pnmon.v@89:99", "  wire            adc_pn_err_s;\n\n  // make sure data is not 0, sequence will fail.\n\n  assign adc_pn_match_d_s = (adc_data_in == adc_data_pn) ? 1'b1 : 1'b0;\n  assign adc_pn_match_z_s = (adc_data_in == 'd0) ? 1'b0 : 1'b1;\n  assign adc_pn_match_s = adc_pn_match_d & adc_pn_match_z;\n  assign adc_pn_update_s = ~(adc_pn_oos ^ adc_pn_match_s);\n  assign adc_pn_err_s = ~(adc_pn_oos | adc_pn_match_s);\n\n  // pn oos and counters (16 to clear and set).\n"], ["hdl/library/prcfg/bist/prcfg_adc.v@147:157", "    mode         <= control[7:4];\n  end\n\n  // prbs monitor\n  assign adc_pn_data_s    = (adc_pn_oos == 1'b1) ? src_adc_ddata : adc_pn_data;\n  assign adc_pn_update_s  = ~(adc_pn_oos ^ adc_pn_match_s);\n  assign adc_pn_match_s   = (adc_data == adc_pn_data) ? 1'b1 : 1'b0;\n  assign adc_pn_err_s     = ~(adc_pn_oos | adc_pn_match_s);\n\n  always @(posedge clk) begin\n    if(adc_dvalid == 1'b1) begin\n"], ["hdl/library/prcfg/bist/prcfg_adc.v@140:153", "    end\n  endfunction\n\n  assign adc_dvalid = src_adc_dwr & src_adc_dsync;\n\n  always @(posedge clk) begin\n    channel_sel  <= control[3:0];\n    mode         <= control[7:4];\n  end\n\n  // prbs monitor\n  assign adc_pn_data_s    = (adc_pn_oos == 1'b1) ? src_adc_ddata : adc_pn_data;\n  assign adc_pn_update_s  = ~(adc_pn_oos ^ adc_pn_match_s);\n  assign adc_pn_match_s   = (adc_data == adc_pn_data) ? 1'b1 : 1'b0;\n"], ["hdl/library/common/ad_pnmon.v@91:101", "  // make sure data is not 0, sequence will fail.\n\n  assign adc_pn_match_d_s = (adc_data_in == adc_data_pn) ? 1'b1 : 1'b0;\n  assign adc_pn_match_z_s = (adc_data_in == 'd0) ? 1'b0 : 1'b1;\n  assign adc_pn_match_s = adc_pn_match_d & adc_pn_match_z;\n  assign adc_pn_update_s = ~(adc_pn_oos ^ adc_pn_match_s);\n  assign adc_pn_err_s = ~(adc_pn_oos | adc_pn_match_s);\n\n  // pn oos and counters (16 to clear and set).\n\n  always @(posedge adc_clk) begin\n"], ["hdl/library/prcfg/qpsk/prcfg_adc.v@126:136", "\n  // prbs monitor\n  assign adc_pn_data_s    = (adc_pn_oos == 1'b1) ? {adc_pn_data[7:2], src_adc_ddata} : adc_pn_data;\n  assign adc_pn_update_s  = ~(adc_pn_oos ^ adc_pn_match_s);\n  assign adc_pn_match_s   = (adc_ddata == adc_pn_data[1:0]) ? 1'b1 : 1'b0;\n  assign adc_pn_err_s     = ~(adc_pn_oos | adc_pn_match_s);\n\n  always @(posedge clk) begin\n    if(adc_dvalid == 1'b1) begin\n      adc_ddata    <= src_adc_ddata;\n      adc_pn_data <= pn(adc_pn_data_s);\n"]], "Diff Content": {"Delete": [[153, "  assign adc_pn_match_s   = (adc_data == adc_pn_data) ? 1'b1 : 1'b0;\n"]], "Add": [[153, "  assign adc_pn_match_s   = (src_adc_ddata == adc_pn_data) ? 1'b1 : 1'b0;\n"]]}}