[
    {
        "BriefDescription": "Percentage of time spent in the active CPU power state C0",
        "MetricExpr": "100 *  CPU_CLK_UNHALTED.REF_TSC  /  TSC ",
        "MetricGroup": "",
        "MetricName": "cpu_utilization_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "CPU operating frequency (in GHz)",
        "MetricExpr": "( CPU_CLK_UNHALTED.THREAD  /  CPU_CLK_UNHALTED.REF_TSC  *  #SYSTEM_TSC_FREQ ) / 1000000000",
        "MetricGroup": "",
        "MetricName": "cpu_operating_frequency",
        "ScaleUnit": "1GHz"
    },
    {
        "BriefDescription": "Cycles per instruction retired; indicating how much time each executed instruction took; in units of cycles.",
        "MetricExpr": " CPU_CLK_UNHALTED.THREAD  /  INST_RETIRED.ANY ",
        "MetricGroup": "",
        "MetricName": "cpi",
        "ScaleUnit": "1per_instr"
    },
    {
        "BriefDescription": "The ratio of number of completed memory load instructions to the total number completed instructions",
        "MetricExpr": " MEM_INST_RETIRED.ALL_LOADS  /  INST_RETIRED.ANY ",
        "MetricGroup": "",
        "MetricName": "loads_per_instr",
        "ScaleUnit": "1per_instr"
    },
    {
        "BriefDescription": "The ratio of number of completed memory store instructions to the total number completed instructions",
        "MetricExpr": " MEM_INST_RETIRED.ALL_STORES  /  INST_RETIRED.ANY ",
        "MetricGroup": "",
        "MetricName": "stores_per_instr",
        "ScaleUnit": "1per_instr"
    },
    {
        "BriefDescription": "Ratio of number of requests missing L1 data cache (includes data+rfo w/ prefetches) to the total number of completed instructions",
        "MetricExpr": " L1D.REPLACEMENT  /  INST_RETIRED.ANY ",
        "MetricGroup": "",
        "MetricName": "l1d_mpi_includes_data_plus_rfo_with_prefetches",
        "ScaleUnit": "1per_instr"
    },
    {
        "BriefDescription": "Ratio of number of demand load requests hitting in L1 data cache to the total number of completed instructions ",
        "MetricExpr": " MEM_LOAD_RETIRED.L1_HIT  /  INST_RETIRED.ANY ",
        "MetricGroup": "",
        "MetricName": "l1d_demand_data_read_hits_per_instr",
        "ScaleUnit": "1per_instr"
    },
    {
        "BriefDescription": "Ratio of number of code read requests missing in L1 instruction cache (includes prefetches) to the total number of completed instructions",
        "MetricExpr": " L2_RQSTS.ALL_CODE_RD  /  INST_RETIRED.ANY ",
        "MetricGroup": "",
        "MetricName": "l1_i_code_read_misses_with_prefetches_per_instr",
        "ScaleUnit": "1per_instr"
    },
    {
        "BriefDescription": "Ratio of number of completed demand load requests hitting in L2 cache to the total number of completed instructions ",
        "MetricExpr": " MEM_LOAD_RETIRED.L2_HIT  /  INST_RETIRED.ANY ",
        "MetricGroup": "",
        "MetricName": "l2_demand_data_read_hits_per_instr",
        "ScaleUnit": "1per_instr"
    },
    {
        "BriefDescription": "Ratio of number of requests missing L2 cache (includes code+data+rfo w/ prefetches) to the total number of completed instructions",
        "MetricExpr": " L2_LINES_IN.ALL  /  INST_RETIRED.ANY ",
        "MetricGroup": "",
        "MetricName": "l2_mpi_includes_code_plus_data_plus_rfo_with_prefetches",
        "ScaleUnit": "1per_instr"
    },
    {
        "BriefDescription": "Ratio of number of completed data read request missing L2 cache to the total number of completed instructions",
        "MetricExpr": " MEM_LOAD_RETIRED.L2_MISS  /  INST_RETIRED.ANY ",
        "MetricGroup": "",
        "MetricName": "l2_demand_data_read_mpi",
        "ScaleUnit": "1per_instr"
    },
    {
        "BriefDescription": "Ratio of number of code read request missing L2 cache to the total number of completed instructions",
        "MetricExpr": " L2_RQSTS.CODE_RD_MISS  /  INST_RETIRED.ANY ",
        "MetricGroup": "",
        "MetricName": "l2_demand_code_mpi",
        "ScaleUnit": "1per_instr"
    },
    {
        "BriefDescription": "Ratio of number of data read requests missing last level core cache (includes demand w/ prefetches) to the total number of completed instructions",
        "MetricExpr": "( UNC_CHA_TOR_INSERTS.IA_MISS_LLCPREFDATA  +  UNC_CHA_TOR_INSERTS.IA_MISS_DRD  +  UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF ) /  INST_RETIRED.ANY ",
        "MetricGroup": "",
        "MetricName": "*llc_data_read_mpi_demand_plus_prefetch",
        "ScaleUnit": "1per_instr"
    },
    {
        "BriefDescription": "Ratio of number of code read requests missing last level core cache (includes demand w/ prefetches) to the total number of completed instructions",
        "MetricExpr": "( UNC_CHA_TOR_INSERTS.IA_MISS_LLCPREFCRD  +  UNC_CHA_TOR_INSERTS.IA_MISS_CRD  +  UNC_CHA_TOR_INSERTS.IA_MISS_CRD_PREF ) /  INST_RETIRED.ANY ",
        "MetricGroup": "",
        "MetricName": "*llc_code_read_mpi_demand_plus_prefetch",
        "ScaleUnit": "1per_instr"
    },
    {
        "BriefDescription": "Average latency of a last level cache (LLC) demand data read miss (read memory access) in nano seconds",
        "MetricExpr": "1000000000 * ( UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD  /  UNC_CHA_TOR_INSERTS.IA_MISS_DRD ) / ( UNC_CHA_CLOCKTICKS  / ( source_count(UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD)  *  #NUM_PACKAGES ) )",
        "MetricGroup": "",
        "MetricName": "llc_demand_data_read_miss_latency",
        "ScaleUnit": "1ns"
    },
    {
        "BriefDescription": "Average latency of a last level cache (LLC) demand data read miss (read memory access) addressed to local memory in nano seconds",
        "MetricExpr": "1000000000 * ( UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_LOCAL  /  UNC_CHA_TOR_INSERTS.IA_MISS_DRD_LOCAL ) / ( UNC_CHA_CLOCKTICKS  / ( source_count(UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_LOCAL)  *  #NUM_PACKAGES ) )",
        "MetricGroup": "",
        "MetricName": "llc_demand_data_read_miss_latency_for_local_requests",
        "ScaleUnit": "1ns"
    },
    {
        "BriefDescription": "Average latency of a last level cache (LLC) demand data read miss (read memory access) addressed to remote memory in nano seconds",
        "MetricExpr": "1000000000 * ( UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_REMOTE  /  UNC_CHA_TOR_INSERTS.IA_MISS_DRD_REMOTE ) / ( UNC_CHA_CLOCKTICKS  / ( source_count(UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_REMOTE)  *  #NUM_PACKAGES ) )",
        "MetricGroup": "",
        "MetricName": "llc_demand_data_read_miss_latency_for_remote_requests",
        "ScaleUnit": "1ns"
    },
    {
        "BriefDescription": "Average latency of a last level cache (LLC) demand data read miss (read memory access) addressed to Intel(R) Optane(TM) Persistent Memory(PMEM) in nano seconds",
        "MetricExpr": "1000000000 * ( UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PMM  /  UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PMM ) / ( UNC_CHA_CLOCKTICKS  / ( source_count(UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PMM)  *  #NUM_PACKAGES ) )",
        "MetricGroup": "",
        "MetricName": "llc_demand_data_read_miss_to_pmelatency",
        "ScaleUnit": "1ns"
    },
    {
        "BriefDescription": "Average latency of a last level cache (LLC) demand data read miss (read memory access) addressed to DRAM in nano seconds",
        "MetricExpr": "1000000000 * ( UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_DDR  /  UNC_CHA_TOR_INSERTS.IA_MISS_DRD_DDR ) / ( UNC_CHA_CLOCKTICKS  / ( source_count(UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_DDR)  *  #NUM_PACKAGES ) )",
        "MetricGroup": "",
        "MetricName": "llc_demand_data_read_miss_to_dralatency",
        "ScaleUnit": "1ns"
    },
    {
        "BriefDescription": "Ratio of number of completed page walks (for all page sizes) caused by a code fetch to the total number of completed instructions. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB.",
        "MetricExpr": " ITLB_MISSES.WALK_COMPLETED  /  INST_RETIRED.ANY ",
        "MetricGroup": "",
        "MetricName": "itlb_2nd_level_mpi",
        "ScaleUnit": "1per_instr"
    },
    {
        "BriefDescription": "Ratio of number of completed page walks (for 2 megabyte and 4 megabyte page sizes) caused by a code fetch to the total number of completed instructions. This implies it missed in the Instruction Translation Lookaside Buffer (ITLB) and further levels of TLB.",
        "MetricExpr": " ITLB_MISSES.WALK_COMPLETED_2M_4M  /  INST_RETIRED.ANY ",
        "MetricGroup": "",
        "MetricName": "itlb_2nd_level_large_page_mpi",
        "ScaleUnit": "1per_instr"
    },
    {
        "BriefDescription": "Ratio of number of completed page walks (for all page sizes) caused by demand data loads to the total number of completed instructions. This implies it missed in the DTLB and further levels of TLB.",
        "MetricExpr": " DTLB_LOAD_MISSES.WALK_COMPLETED  /  INST_RETIRED.ANY ",
        "MetricGroup": "",
        "MetricName": "dtlb_2nd_level_load_mpi",
        "ScaleUnit": "1per_instr"
    },
    {
        "BriefDescription": "Ratio of number of completed page walks (for 2 megabyte page sizes) caused by demand data loads to the total number of completed instructions. This implies it missed in the Data Translation Lookaside Buffer (DTLB) and further levels of TLB.",
        "MetricExpr": " DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M  /  INST_RETIRED.ANY ",
        "MetricGroup": "",
        "MetricName": "dtlb_2nd_level_2mb_large_page_load_mpi",
        "ScaleUnit": "1per_instr"
    },
    {
        "BriefDescription": "Ratio of number of completed page walks (for all page sizes) caused by demand data stores to the total number of completed instructions. This implies it missed in the DTLB and further levels of TLB.",
        "MetricExpr": " DTLB_STORE_MISSES.WALK_COMPLETED  /  INST_RETIRED.ANY ",
        "MetricGroup": "",
        "MetricName": "dtlb_2nd_level_store_mpi",
        "ScaleUnit": "1per_instr"
    },
    {
        "BriefDescription": "Memory read that miss the last level cache (LLC) addressed to local DRAM as a percentage of total memory read accesses, does not include LLC prefetches.",
        "MetricExpr": "100 * ( UNC_CHA_TOR_INSERTS.IA_MISS_DRD_LOCAL  +  UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_LOCAL ) / ( UNC_CHA_TOR_INSERTS.IA_MISS_DRD_LOCAL  +  UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_LOCAL  +  UNC_CHA_TOR_INSERTS.IA_MISS_DRD_REMOTE  +  UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_REMOTE )",
        "MetricGroup": "",
        "MetricName": "*numa_percent_reads_addressed_to_local_dram",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "Memory reads that miss the last level cache (LLC) addressed to remote DRAM as a percentage of total memory read accesses, does not include LLC prefetches.",
        "MetricExpr": "100 * ( UNC_CHA_TOR_INSERTS.IA_MISS_DRD_REMOTE  +  UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_REMOTE ) / ( UNC_CHA_TOR_INSERTS.IA_MISS_DRD_LOCAL  +  UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_LOCAL  +  UNC_CHA_TOR_INSERTS.IA_MISS_DRD_REMOTE  +  UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_REMOTE )",
        "MetricGroup": "",
        "MetricName": "*numa_percent_reads_addressed_to_remote_dram",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "Uncore operating frequency in GHz",
        "MetricExpr": " UNC_CHA_CLOCKTICKS  / ( source_count(UNC_CHA_CLOCKTICKS)  *  #NUM_PACKAGES ) / 1000000000",
        "MetricGroup": "",
        "MetricName": "uncore_frequency",
        "ScaleUnit": "1GHz"
    },
    {
        "BriefDescription": "Intel(R) Ultra Path Interconnect (UPI) data transmit bandwidth (MB/sec)",
        "MetricExpr": "( UNC_UPI_TxL_FLITS.ALL_DATA  * (64 / 9.0) / 1000000) / duration_time",
        "MetricGroup": "",
        "MetricName": "upi_data_transmit_bw_only_data",
        "ScaleUnit": "1MB/s"
    },
    {
        "BriefDescription": "DDR memory read bandwidth (MB/sec)",
        "MetricExpr": "( UNC_M_CAS_COUNT.RD  * 64 / 1000000) / duration_time",
        "MetricGroup": "",
        "MetricName": "memory_bandwidth_read",
        "ScaleUnit": "1MB/s"
    },
    {
        "BriefDescription": "DDR memory write bandwidth (MB/sec)",
        "MetricExpr": "( UNC_M_CAS_COUNT.WR  * 64 / 1000000) / duration_time",
        "MetricGroup": "",
        "MetricName": "memory_bandwidth_write",
        "ScaleUnit": "1MB/s"
    },
    {
        "BriefDescription": "DDR memory bandwidth (MB/sec)",
        "MetricExpr": "(( UNC_M_CAS_COUNT.RD  +  UNC_M_CAS_COUNT.WR ) * 64 / 1000000) / duration_time",
        "MetricGroup": "",
        "MetricName": "memory_bandwidth_total",
        "ScaleUnit": "1MB/s"
    },
    {
        "BriefDescription": "Intel(R) Optane(TM) Persistent Memory(PMEM) memory read bandwidth (MB/sec)",
        "MetricExpr": "( UNC_M_PMM_RPQ_INSERTS  * 64 / 1000000) / duration_time",
        "MetricGroup": "",
        "MetricName": "pmememory_bandwidth_read",
        "ScaleUnit": "1MB/s"
    },
    {
        "BriefDescription": "Intel(R) Optane(TM) Persistent Memory(PMEM) memory write bandwidth (MB/sec)",
        "MetricExpr": "( UNC_M_PMM_WPQ_INSERTS  * 64 / 1000000) / duration_time",
        "MetricGroup": "",
        "MetricName": "pmememory_bandwidth_write",
        "ScaleUnit": "1MB/s"
    },
    {
        "BriefDescription": "Intel(R) Optane(TM) Persistent Memory(PMEM) memory bandwidth (MB/sec)",
        "MetricExpr": "(( UNC_M_PMM_RPQ_INSERTS  +  UNC_M_PMM_WPQ_INSERTS ) * 64 / 1000000) / duration_time",
        "MetricGroup": "",
        "MetricName": "pmememory_bandwidth_total",
        "ScaleUnit": "1MB/s"
    },
    {
        "BriefDescription": "Uops delivered from decoded instruction cache (decoded stream buffer or DSB) as a percent of total uops delivered to Instruction Decode Queue",
        "MetricExpr": "100 * ( IDQ.DSB_UOPS  / ( IDQ.DSB_UOPS  +  IDQ.MITE_UOPS  +  IDQ.MS_UOPS  +  LSD.UOPS ) )",
        "MetricGroup": "",
        "MetricName": "percent_uops_delivered_frodecoded_icache_dsb",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "Uops delivered from legacy decode pipeline (Micro-instruction Translation Engine or MITE) as a percent of total uops delivered to Instruction Decode Queue",
        "MetricExpr": "100 * ( IDQ.MITE_UOPS  / ( IDQ.DSB_UOPS  +  IDQ.MITE_UOPS  +  IDQ.MS_UOPS  +  LSD.UOPS ) )",
        "MetricGroup": "",
        "MetricName": "percent_uops_delivered_frolegacy_decode_pipeline_mite",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "Uops delivered from microcode sequencer (MS) as a percent of total uops delivered to Instruction Decode Queue",
        "MetricExpr": "100 * ( IDQ.MS_UOPS  / ( IDQ.DSB_UOPS  +  IDQ.MITE_UOPS  +  IDQ.MS_UOPS  +  LSD.UOPS ) )",
        "MetricGroup": "",
        "MetricName": "percent_uops_delivered_fromicrocode_sequencer_ms",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "Uops delivered from loop stream detector(LSD) as a percent of total uops delivered to Instruction Decode Queue",
        "MetricExpr": "100 * ( LSD.UOPS  / ( IDQ.DSB_UOPS  +  IDQ.MITE_UOPS  +  IDQ.MS_UOPS  +  LSD.UOPS ) )",
        "MetricGroup": "",
        "MetricName": "percent_uops_delivered_froloop_streadetector_lsd",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "Bandwidth (MB/sec) of read requests that miss the last level cache (LLC) and go to local memory.",
        "MetricExpr": "( UNC_CHA_REQUESTS.READS_LOCAL  * 64 / 1000000) / duration_time",
        "MetricGroup": "",
        "MetricName": "llc_miss_local_memory_bandwidth_read",
        "ScaleUnit": "1MB/s"
    },
    {
        "BriefDescription": "Bandwidth (MB/sec) of write requests that miss the last level cache (LLC) and go to local memory.",
        "MetricExpr": "( UNC_CHA_REQUESTS.WRITES_LOCAL  * 64 / 1000000) / duration_time",
        "MetricGroup": "",
        "MetricName": "llc_miss_local_memory_bandwidth_write",
        "ScaleUnit": "1MB/s"
    },
    {
        "BriefDescription": "Bandwidth (MB/sec) of read requests that miss the last level cache (LLC) and go to remote memory.",
        "MetricExpr": "( UNC_CHA_REQUESTS.READS_REMOTE  * 64 / 1000000) / duration_time",
        "MetricGroup": "",
        "MetricName": "llc_miss_remote_memory_bandwidth_read",
        "ScaleUnit": "1MB/s"
    },
    {
        "BriefDescription": "Bandwidth (MB/sec) of write requests that miss the last level cache (LLC) and go to remote memory.",
        "MetricExpr": "( UNC_CHA_REQUESTS.WRITES_REMOTE  * 64 / 1000000) / duration_time",
        "MetricGroup": "",
        "MetricName": "llc_miss_remote_memory_bandwidth_write",
        "ScaleUnit": "1MB/s"
    },
    {
        "BriefDescription": "This category represents fraction of slots where the processor's Frontend undersupplies its Backend. Frontend denotes the first part of the processor core responsible to fetch operations that are executed later on by the Backend part. Within the Frontend; a branch predictor predicts the next address to fetch; cache-lines are fetched from the memory subsystem; parsed into instructions; and lastly decoded into micro-operations (uops). Ideally the Frontend can issue Machine_Width uops every cycle to the Backend. Frontend Bound denotes unutilized issue-slots when there is no Backend stall; i.e. bubbles where Frontend delivered no uops while Backend could have accepted them. For example; stalls due to instruction-cache misses would be categorized under Frontend Bound.",
        "MetricExpr": "100 * (  topdown\\-fe\\-bound  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) -  INT_MISC.UOP_DROPPING  / (  slots  ) )",
        "MetricGroup": "TmaL1, PGO",
        "MetricName": "tma_frontend_bound_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues.  For example; inefficiencies at the instruction decoders; or code restrictions for caching in the DSB (decoded uops cache) are categorized under Frontend Bandwidth. In such cases; the Frontend typically delivers non-optimal amount of uops to the Backend (less than four).",
        "MetricExpr": "100 * ( max( 0 , (  topdown\\-fe\\-bound  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) -  INT_MISC.UOP_DROPPING  / (  slots  ) ) - ( ( ( 5 ) *  IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE  -  INT_MISC.UOP_DROPPING  ) / (  slots  ) ) ) )",
        "MetricGroup": "FetchBW, Frontend, TmaL2",
        "MetricName": "tma_fetch_bandwidth_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This category represents fraction of slots wasted due to incorrect speculations. This include slots used to issue uops that do not eventually get retired and slots for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work due to miss-predicted branches are categorized under Bad Speculation category. Incorrect data speculation followed by Memory Ordering Nukes is another example.",
        "MetricExpr": "100 * ( max( 1 - ( (  topdown\\-fe\\-bound  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) -  INT_MISC.UOP_DROPPING  / (  slots  ) ) + (  topdown\\-be\\-bound  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) + ( ( 5 ) *  INT_MISC.RECOVERY_CYCLES:c1:e1  ) / (  slots  ) ) + (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) ) , 0 ) )",
        "MetricGroup": ", TmaL1",
        "MetricName": "tma_bad_speculation_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric represents fraction of slots the CPU has wasted due to Branch Misprediction.  These slots are either wasted by uops fetched from an incorrectly speculated program path; or stalls when the out-of-order part of the machine needs to recover its state from a speculative path.",
        "MetricExpr": "100 * ( (  BR_MISP_RETIRED.ALL_BRANCHES  / (  BR_MISP_RETIRED.ALL_BRANCHES  +  MACHINE_CLEARS.COUNT  ) ) * ( max( 1 - ( (  topdown\\-fe\\-bound  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) -  INT_MISC.UOP_DROPPING  / (  slots  ) ) + (  topdown\\-be\\-bound  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) + ( ( 5 ) *  INT_MISC.RECOVERY_CYCLES:c1:e1  ) / (  slots  ) ) + (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) ) , 0 ) ) )",
        "MetricGroup": "BadSpec, BrMispredicts, TmaL2",
        "MetricName": "tma_branch_mispredicts_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric represents fraction of slots the CPU has wasted due to Machine Clears.  These slots are either wasted by uops fetched prior to the clear; or stalls the out-of-order portion of the machine needs to recover its state after the clear. For example; this can happen due to memory ordering Nukes (e.g. Memory Disambiguation) or Self-Modifying-Code (SMC) nukes.",
        "MetricExpr": "100 * ( max( 0 , ( max( 1 - ( (  topdown\\-fe\\-bound  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) -  INT_MISC.UOP_DROPPING  / (  slots  ) ) + (  topdown\\-be\\-bound  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) + ( ( 5 ) *  INT_MISC.RECOVERY_CYCLES:c1:e1  ) / (  slots  ) ) + (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) ) , 0 ) ) - ( (  BR_MISP_RETIRED.ALL_BRANCHES  / (  BR_MISP_RETIRED.ALL_BRANCHES  +  MACHINE_CLEARS.COUNT  ) ) * ( max( 1 - ( (  topdown\\-fe\\-bound  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) -  INT_MISC.UOP_DROPPING  / (  slots  ) ) + (  topdown\\-be\\-bound  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) + ( ( 5 ) *  INT_MISC.RECOVERY_CYCLES:c1:e1  ) / (  slots  ) ) + (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) ) , 0 ) ) ) ) )",
        "MetricGroup": "BadSpec, MachineClears, TmaL2",
        "MetricName": "tma_machine_clears_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend. Backend is the portion of the processor core where the out-of-order scheduler dispatches ready uops into their respective execution units; and once completed these uops get retired according to program order. For example; stalls due to data-cache misses or stalls due to the divider unit being overloaded are both categorized under Backend Bound. Backend Bound is further divided into two main categories: Memory Bound and Core Bound.",
        "MetricExpr": "100 * (  topdown\\-be\\-bound  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) + ( ( 5 ) *  INT_MISC.RECOVERY_CYCLES:c1:e1  ) / (  slots  ) )",
        "MetricGroup": "TmaL1",
        "MetricName": "tma_backend_bound_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck.  Memory Bound estimates fraction of slots where pipeline is likely stalled due to demand load or store instructions. This accounts mainly for (1) non-completed in-flight memory demand loads which coincides with execution units starvation; in addition to (2) cases where stores could impose backpressure on the pipeline when many of them get buffered at the same time (less common out of the two).",
        "MetricExpr": "100 * ( ( (  CYCLE_ACTIVITY.STALLS_MEM_ANY  +  EXE_ACTIVITY.BOUND_ON_STORES  ) / (  CYCLE_ACTIVITY.STALLS_TOTAL  + (  EXE_ACTIVITY.1_PORTS_UTIL  + (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) *  EXE_ACTIVITY.2_PORTS_UTIL  ) +  EXE_ACTIVITY.BOUND_ON_STORES  ) ) * (  topdown\\-be\\-bound  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) + ( ( 5 ) *  INT_MISC.RECOVERY_CYCLES:c1:e1  ) / (  slots  ) ) )",
        "MetricGroup": "Backend, TmaL2",
        "MetricName": "tma_memory_bound_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric represents fraction of slots where Core non-memory issues were of a bottleneck.  Shortage in hardware compute resources; or dependencies in software's instructions are both categorized under Core Bound. Hence it may indicate the machine ran out of an out-of-order resource; certain execution units are overloaded or dependencies in program's data- or instruction-flow are limiting the performance (e.g. FP-chained long-latency arithmetic operations).",
        "MetricExpr": "100 * ( max( 0 , (  topdown\\-be\\-bound  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) + ( ( 5 ) *  INT_MISC.RECOVERY_CYCLES:c1:e1  ) / (  slots  ) ) - ( ( (  CYCLE_ACTIVITY.STALLS_MEM_ANY  +  EXE_ACTIVITY.BOUND_ON_STORES  ) / (  CYCLE_ACTIVITY.STALLS_TOTAL  + (  EXE_ACTIVITY.1_PORTS_UTIL  + (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) *  EXE_ACTIVITY.2_PORTS_UTIL  ) +  EXE_ACTIVITY.BOUND_ON_STORES  ) ) * (  topdown\\-be\\-bound  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) + ( ( 5 ) *  INT_MISC.RECOVERY_CYCLES:c1:e1  ) / (  slots  ) ) ) ) )",
        "MetricGroup": "Backend, TmaL2, Compute",
        "MetricName": "tma_core_bound_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related).  Two distinct categories can be attributed into this metric: (1) heavy data-dependency among contiguous instructions would manifest in this metric - such cases are often referred to as low Instruction Level Parallelism (ILP). (2) Contention on some hardware execution unit other than Divider. For example; when there are too many multiply operations.",
        "MetricExpr": "100 * ( (  CYCLE_ACTIVITY.STALLS_TOTAL  -  CYCLE_ACTIVITY.STALLS_MEM_ANY  + (  EXE_ACTIVITY.1_PORTS_UTIL  + (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) *  EXE_ACTIVITY.2_PORTS_UTIL  ) ) / (  CPU_CLK_UNHALTED.THREAD  ) if (  ARITH.DIVIDER_ACTIVE  < (  CYCLE_ACTIVITY.STALLS_TOTAL  -  CYCLE_ACTIVITY.STALLS_MEM_ANY  ) ) else (  EXE_ACTIVITY.1_PORTS_UTIL  + (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) *  EXE_ACTIVITY.2_PORTS_UTIL  ) / (  CPU_CLK_UNHALTED.THREAD  ) )",
        "MetricGroup": "PortsUtil",
        "MetricName": "tma_ports_utilization_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric represents fraction of slots where the CPU was retiring light-weight operations -- instructions that require no more than one uop (micro-operation). This correlates with total number of instructions used by the program. A uops-per-instruction (see UPI metric) ratio of 1 or less should be expected on modern Intel Core generations. While this often indicates efficient X86 instructions were executed; high values does not necessarily mean further performance cannot be gained.",
        "MetricExpr": "100 * (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) )",
        "MetricGroup": "TmaL1",
        "MetricName": "tma_retiring_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "%",
        "MetricExpr": "100 * ( max( 0 , (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) - ( ( ( ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) /  UOPS_ISSUED.ANY  ) *  IDQ.MS_UOPS  / (  slots  ) ) + (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  UOPS_DECODED.DEC0  -  UOPS_DECODED.DEC0:c1  ) /  IDQ.MITE_UOPS  ) ) )",
        "MetricGroup": "Retire, TmaL2",
        "MetricName": "tma_light_operations_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "%",
        "MetricExpr": "100 * ( ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) *  UOPS_EXECUTED.X87  /  UOPS_EXECUTED.THREAD  ) + ( (  FP_ARITH_INST_RETIRED.SCALAR_SINGLE  +  FP_ARITH_INST_RETIRED.SCALAR_DOUBLE  ) / ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) ) + ( (  FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE  +  FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE  +  FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE  +  FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE  +  FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE  +  FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE  ) / ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) ) )",
        "MetricGroup": "HPC, ",
        "MetricName": "tma_fp_arith_percent",
        "ScaleUnit": "1%"
    },
    {
        "MetricExpr": "100 * ( ( max( 0 , (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) - ( ( ( ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) /  UOPS_ISSUED.ANY  ) *  IDQ.MS_UOPS  / (  slots  ) ) + (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  UOPS_DECODED.DEC0  -  UOPS_DECODED.DEC0:c1  ) /  IDQ.MITE_UOPS  ) ) ) *  MEM_INST_RETIRED.ANY  /  INST_RETIRED.ANY  )",
        "MetricGroup": "Pipeline, ",
        "MetricName": "tma_memory_operations_percent",
        "ScaleUnit": "1%"
    },
    {
        "MetricExpr": "100 * ( ( max( 0 , (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) - ( ( ( ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) /  UOPS_ISSUED.ANY  ) *  IDQ.MS_UOPS  / (  slots  ) ) + (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  UOPS_DECODED.DEC0  -  UOPS_DECODED.DEC0:c1  ) /  IDQ.MITE_UOPS  ) ) ) *  BR_INST_RETIRED.ALL_BRANCHES  / ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) )",
        "MetricGroup": "Pipeline, ",
        "MetricName": "tma_branch_instructions_percent",
        "ScaleUnit": "1%"
    },
    {
        "MetricExpr": "100 * ( ( max( 0 , (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) - ( ( ( ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) /  UOPS_ISSUED.ANY  ) *  IDQ.MS_UOPS  / (  slots  ) ) + (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  UOPS_DECODED.DEC0  -  UOPS_DECODED.DEC0:c1  ) /  IDQ.MITE_UOPS  ) ) ) *  INST_RETIRED.NOP  / ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) )",
        "MetricGroup": "Pipeline, ",
        "MetricName": "tma_nop_instructions_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "%",
        "MetricExpr": "100 * ( max( 0 , ( max( 0 , (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) - ( ( ( ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) /  UOPS_ISSUED.ANY  ) *  IDQ.MS_UOPS  / (  slots  ) ) + (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  UOPS_DECODED.DEC0  -  UOPS_DECODED.DEC0:c1  ) /  IDQ.MITE_UOPS  ) ) ) - ( ( ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) *  UOPS_EXECUTED.X87  /  UOPS_EXECUTED.THREAD  ) + ( (  FP_ARITH_INST_RETIRED.SCALAR_SINGLE  +  FP_ARITH_INST_RETIRED.SCALAR_DOUBLE  ) / ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) ) + ( (  FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE  +  FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE  +  FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE  +  FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE  +  FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE  +  FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE  ) / ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) ) ) + ( ( max( 0 , (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) - ( ( ( ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) /  UOPS_ISSUED.ANY  ) *  IDQ.MS_UOPS  / (  slots  ) ) + (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  UOPS_DECODED.DEC0  -  UOPS_DECODED.DEC0:c1  ) /  IDQ.MITE_UOPS  ) ) ) *  MEM_INST_RETIRED.ANY  /  INST_RETIRED.ANY  ) + ( ( max( 0 , (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) - ( ( ( ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) /  UOPS_ISSUED.ANY  ) *  IDQ.MS_UOPS  / (  slots  ) ) + (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  UOPS_DECODED.DEC0  -  UOPS_DECODED.DEC0:c1  ) /  IDQ.MITE_UOPS  ) ) ) *  BR_INST_RETIRED.ALL_BRANCHES  / ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) ) + ( ( max( 0 , (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) - ( ( ( ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) /  UOPS_ISSUED.ANY  ) *  IDQ.MS_UOPS  / (  slots  ) ) + (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  UOPS_DECODED.DEC0  -  UOPS_DECODED.DEC0:c1  ) /  IDQ.MITE_UOPS  ) ) ) *  INST_RETIRED.NOP  / ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) ) ) ) )",
        "MetricGroup": "Pipeline, ",
        "MetricName": "tma_other_light_ops_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "%",
        "MetricExpr": "100 * ( ( ( ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) /  UOPS_ISSUED.ANY  ) *  IDQ.MS_UOPS  / (  slots  ) ) + (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  UOPS_DECODED.DEC0  -  UOPS_DECODED.DEC0:c1  ) /  IDQ.MITE_UOPS  )",
        "MetricGroup": "Retire, TmaL2",
        "MetricName": "tma_heavy_operations_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit.  The MS is used for CISC instructions not supported by the default decoders (like repeat move strings; or CPUID); or by microcode assists used to address some operation modes (like in Floating Point assists). These cases can often be avoided.",
        "MetricExpr": "100 * ( ( ( (  topdown\\-retiring  / (  topdown\\-fe\\-bound  +  topdown\\-bad\\-spec  +  topdown\\-retiring  +  topdown\\-be\\-bound  ) ) * (  slots  ) ) /  UOPS_ISSUED.ANY  ) *  IDQ.MS_UOPS  / (  slots  ) )",
        "MetricGroup": "MicroSeq, ",
        "MetricName": "tma_microcode_sequencer_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric represents fraction of slots the CPU was stalled due to Frontend latency issues.  For example; instruction-cache misses; iTLB misses or fetch stalls after a branch misprediction are categorized under Frontend Latency. In such cases; the Frontend eventually delivers no uops for some period.",
        "MetricExpr": "100 * ( ( ( 5 ) *  IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE  -  INT_MISC.UOP_DROPPING  ) / (  slots  ) )",
        "MetricGroup": "Frontend, TmaL2",
        "MetricName": "tma_fetch_latency_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to instruction cache misses.",
        "MetricExpr": "100 * (  ICACHE_16B.IFDATA_STALL  / (  CPU_CLK_UNHALTED.THREAD  ) )",
        "MetricGroup": "BigFoot, FetchLat, IcMiss",
        "MetricName": "tma_icache_misses_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses.",
        "MetricExpr": "100 * (  ICACHE_64B.IFTAG_STALL  / (  CPU_CLK_UNHALTED.THREAD  ) )",
        "MetricGroup": "BigFoot, FetchLat, MemoryTLB",
        "MetricName": "tma_itlb_misses_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to Branch Resteers. Branch Resteers estimates the Frontend delay in fetching operations from corrected path; following all sorts of miss-predicted branches. For example; branchy code with lots of miss-predictions might get categorized under Branch Resteers. Note the value of this node may overlap with its siblings.",
        "MetricExpr": "100 * (  INT_MISC.CLEAR_RESTEER_CYCLES  / (  CPU_CLK_UNHALTED.THREAD  ) + ( ( 10 ) *  BACLEARS.ANY  / (  CPU_CLK_UNHALTED.THREAD  ) ) )",
        "MetricGroup": ", FetchLat",
        "MetricName": "tma_branch_resteers_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "%",
        "MetricExpr": "100 * (  DSB2MITE_SWITCHES.PENALTY_CYCLES  / (  CPU_CLK_UNHALTED.THREAD  ) )",
        "MetricGroup": "DSBmiss, FetchLat",
        "MetricName": "tma_dsb_switches_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "%",
        "MetricExpr": "100 * (  ILD_STALL.LCP  / (  CPU_CLK_UNHALTED.THREAD  ) )",
        "MetricGroup": "FetchLat",
        "MetricName": "tma_lcp_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "%",
        "MetricExpr": "100 * ( ( 3 ) *  IDQ.MS_SWITCHES  / (  CPU_CLK_UNHALTED.THREAD  ) )",
        "MetricGroup": "FetchLat, MicroSeq",
        "MetricName": "tma_ms_switches_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "%",
        "MetricExpr": "100 * ( (  IDQ.MITE_CYCLES_ANY  -  IDQ.MITE_CYCLES_OK  ) / (  CPU_CLK_UNHALTED.DISTRIBUTED  ) / 2 )",
        "MetricGroup": "DSBmiss, FetchBW",
        "MetricName": "tma_mite_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "%",
        "MetricExpr": "100 * ( (  IDQ.DSB_CYCLES_ANY  -  IDQ.DSB_CYCLES_OK  ) / (  CPU_CLK_UNHALTED.DISTRIBUTED  ) / 2 )",
        "MetricGroup": "DSB, FetchBW",
        "MetricName": "tma_dsb_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "%",
        "MetricExpr": "100 * ( (  LSD.CYCLES_ACTIVE  -  LSD.CYCLES_OK  ) / (  CPU_CLK_UNHALTED.DISTRIBUTED  ) / 2 )",
        "MetricGroup": "FetchBW, LSD",
        "MetricName": "tma_lsd_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric estimates how often the CPU was stalled without loads missing the L1 data cache.  The L1 data cache typically has the shortest latency.  However; in certain cases like loads blocked on older stores; a load might suffer due to high latency even though it is being satisfied by the L1. Another example is loads who miss in the TLB. These cases are characterized by execution unit stalls; while some non-completed demand load lives in the machine without having that demand load missing the L1 cache.",
        "MetricExpr": "100 * ( max( (  CYCLE_ACTIVITY.STALLS_MEM_ANY  -  CYCLE_ACTIVITY.STALLS_L1D_MISS  ) / (  CPU_CLK_UNHALTED.THREAD  ) , 0 ) )",
        "MetricGroup": "CacheMisses, MemoryBound, TmaL3mem",
        "MetricName": "tma_l1_bound_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric estimates how often the CPU was stalled due to L2 cache accesses by loads.  Avoiding cache misses (i.e. L1 misses/L2 hits) can improve the latency and increase performance.",
        "MetricExpr": "100 * ( ( (  MEM_LOAD_RETIRED.L2_HIT  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) / ( (  MEM_LOAD_RETIRED.L2_HIT  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) +  L1D_PEND_MISS.FB_FULL_PERIODS  ) ) * ( (  CYCLE_ACTIVITY.STALLS_L1D_MISS  -  CYCLE_ACTIVITY.STALLS_L2_MISS  ) / (  CPU_CLK_UNHALTED.THREAD  ) ) )",
        "MetricGroup": "CacheMisses, MemoryBound, TmaL3mem",
        "MetricName": "tma_l2_bound_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core.  Avoiding cache misses (i.e. L2 misses/L3 hits) can improve the latency and increase performance.",
        "MetricExpr": "100 * ( (  CYCLE_ACTIVITY.STALLS_L2_MISS  -  CYCLE_ACTIVITY.STALLS_L3_MISS  ) / (  CPU_CLK_UNHALTED.THREAD  ) )",
        "MetricGroup": "CacheMisses, MemoryBound, TmaL3mem",
        "MetricName": "tma_l3_bound_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads. Better caching can improve the latency and increase performance.",
        "MetricExpr": "100 * ( ( (  CYCLE_ACTIVITY.STALLS_L3_MISS  / (  CPU_CLK_UNHALTED.THREAD  ) + ( (  CYCLE_ACTIVITY.STALLS_L1D_MISS  -  CYCLE_ACTIVITY.STALLS_L2_MISS  ) / (  CPU_CLK_UNHALTED.THREAD  ) ) - ( ( (  MEM_LOAD_RETIRED.L2_HIT  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) / ( (  MEM_LOAD_RETIRED.L2_HIT  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) +  L1D_PEND_MISS.FB_FULL_PERIODS  ) ) * ( (  CYCLE_ACTIVITY.STALLS_L1D_MISS  -  CYCLE_ACTIVITY.STALLS_L2_MISS  ) / (  CPU_CLK_UNHALTED.THREAD  ) ) ) ) - ( ( ( ( 1 - ( ( ( 19 * (  MEM_LOAD_L3_MISS_RETIRED.REMOTE_DRAM  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) + 10 * ( (  MEM_LOAD_L3_MISS_RETIRED.LOCAL_DRAM  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) + (  MEM_LOAD_L3_MISS_RETIRED.REMOTE_FWD  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) + (  MEM_LOAD_L3_MISS_RETIRED.REMOTE_HITM  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) ) ) / ( ( 19 * (  MEM_LOAD_L3_MISS_RETIRED.REMOTE_DRAM  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) + 10 * ( (  MEM_LOAD_L3_MISS_RETIRED.LOCAL_DRAM  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) + (  MEM_LOAD_L3_MISS_RETIRED.REMOTE_FWD  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) + (  MEM_LOAD_L3_MISS_RETIRED.REMOTE_HITM  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) ) ) + ( 25 * ( (  MEM_LOAD_RETIRED.LOCAL_PMM  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) ) + 33 * ( (  MEM_LOAD_L3_MISS_RETIRED.REMOTE_PMM  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) ) ) ) ) ) ) * (  CYCLE_ACTIVITY.STALLS_L3_MISS  / (  CPU_CLK_UNHALTED.THREAD  ) + ( (  CYCLE_ACTIVITY.STALLS_L1D_MISS  -  CYCLE_ACTIVITY.STALLS_L2_MISS  ) / (  CPU_CLK_UNHALTED.THREAD  ) ) - ( ( (  MEM_LOAD_RETIRED.L2_HIT  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) / ( (  MEM_LOAD_RETIRED.L2_HIT  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) +  L1D_PEND_MISS.FB_FULL_PERIODS  ) ) * ( (  CYCLE_ACTIVITY.STALLS_L1D_MISS  -  CYCLE_ACTIVITY.STALLS_L2_MISS  ) / (  CPU_CLK_UNHALTED.THREAD  ) ) ) ) ) if ( ( 1000000 ) * (  MEM_LOAD_L3_MISS_RETIRED.REMOTE_PMM  +  MEM_LOAD_RETIRED.LOCAL_PMM  ) >  MEM_LOAD_RETIRED.L1_MISS  ) else 0 ) ) ) )",
        "MetricGroup": "MemoryBound, TmaL3mem",
        "MetricName": "tma_drabound_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "%",
        "MetricExpr": "100 * ( ( ( ( 1 - ( ( ( 19 * (  MEM_LOAD_L3_MISS_RETIRED.REMOTE_DRAM  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) + 10 * ( (  MEM_LOAD_L3_MISS_RETIRED.LOCAL_DRAM  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) + (  MEM_LOAD_L3_MISS_RETIRED.REMOTE_FWD  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) + (  MEM_LOAD_L3_MISS_RETIRED.REMOTE_HITM  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) ) ) / ( ( 19 * (  MEM_LOAD_L3_MISS_RETIRED.REMOTE_DRAM  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) + 10 * ( (  MEM_LOAD_L3_MISS_RETIRED.LOCAL_DRAM  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) + (  MEM_LOAD_L3_MISS_RETIRED.REMOTE_FWD  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) + (  MEM_LOAD_L3_MISS_RETIRED.REMOTE_HITM  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) ) ) + ( 25 * ( (  MEM_LOAD_RETIRED.LOCAL_PMM  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) ) + 33 * ( (  MEM_LOAD_L3_MISS_RETIRED.REMOTE_PMM  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) ) ) ) ) ) ) * (  CYCLE_ACTIVITY.STALLS_L3_MISS  / (  CPU_CLK_UNHALTED.THREAD  ) + ( (  CYCLE_ACTIVITY.STALLS_L1D_MISS  -  CYCLE_ACTIVITY.STALLS_L2_MISS  ) / (  CPU_CLK_UNHALTED.THREAD  ) ) - ( ( (  MEM_LOAD_RETIRED.L2_HIT  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) / ( (  MEM_LOAD_RETIRED.L2_HIT  * ( 1 + (  MEM_LOAD_RETIRED.FB_HIT  / (  MEM_LOAD_RETIRED.L1_MISS  ) ) ) ) +  L1D_PEND_MISS.FB_FULL_PERIODS  ) ) * ( (  CYCLE_ACTIVITY.STALLS_L1D_MISS  -  CYCLE_ACTIVITY.STALLS_L2_MISS  ) / (  CPU_CLK_UNHALTED.THREAD  ) ) ) ) ) if ( ( 1000000 ) * (  MEM_LOAD_L3_MISS_RETIRED.REMOTE_PMM  +  MEM_LOAD_RETIRED.LOCAL_PMM  ) >  MEM_LOAD_RETIRED.L1_MISS  ) else 0 ) )",
        "MetricGroup": "MemoryBound, Server, TmaL3mem",
        "MetricName": "tma_pmbound_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric estimates how often CPU was stalled  due to RFO store memory accesses; RFO store issue a read-for-ownership request before the write. Even though store accesses do not typically stall out-of-order CPUs; there are few cases where stores can lead to actual stalls. This metric will be flagged should RFO stores be a bottleneck.",
        "MetricExpr": "100 * (  EXE_ACTIVITY.BOUND_ON_STORES  / (  CPU_CLK_UNHALTED.THREAD  ) )",
        "MetricGroup": "MemoryBound, TmaL3mem",
        "MetricName": "tma_store_bound_percent",
        "ScaleUnit": "1%"
    },
    {
        "BriefDescription": "This metric represents fraction of cycles where the Divider unit was active. Divide and square root instructions are performed by the Divider unit and can take considerably longer latency than integer or Floating Point addition; subtraction; or multiplication.",
        "MetricExpr": "100 * (  ARITH.DIVIDER_ACTIVE  / (  CPU_CLK_UNHALTED.THREAD  ) )",
        "MetricGroup": "",
        "MetricName": "tma_divider_percent",
        "ScaleUnit": "1%"
    }
]