

================================================================
== Vivado HLS Report for 'xfOtsuKernel'
================================================================
* Date:           Wed Mar 18 11:35:46 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 37.203 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1034|     1034| 51.700 us | 51.700 us |  1034|  1034|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |      Instance      |  Module |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_Inverse_fu_227  |Inverse  |        1|        1| 50.000 ns | 50.000 ns |    1|    1| function |
        |grp_Inverse_fu_239  |Inverse  |        1|        1| 50.000 ns | 50.000 ns |    1|    1| function |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- HISTOGRAM_NORM_LOOP  |      256|      256|         2|          1|          1|   256|    yes   |
        |- SUM_LOOP             |      256|      256|         2|          1|          1|   256|    yes   |
        |- THRESHOLD_LOOP       |      515|      515|         5|          2|          1|   256|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     47|       0|   3933|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        8|      -|      66|    828|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    308|    -|
|Register         |        -|      -|     917|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        9|     47|     983|   5069|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|     21|   ~0   |      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+----+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------+---------+---------+-------+----+-----+-----+
    |grp_Inverse_fu_227  |Inverse  |        4|      0|  33|  414|    0|
    |grp_Inverse_fu_239  |Inverse  |        4|      0|  33|  414|    0|
    +--------------------+---------+---------+-------+----+-----+-----+
    |Total               |         |        8|      0|  66|  828|    0|
    +--------------------+---------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |HistArray_V_U  |xfOtsuKernel_HistxdS  |        1|  0|   0|    0|   256|   33|     1|         8448|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        1|  0|   0|    0|   256|   33|     1|         8448|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+-------+---+-----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+-----+------------+------------+
    |mul_ln104_fu_720_p2                      |     *    |      2|  0|   20|          32|           9|
    |mul_ln121_fu_873_p2                      |     *    |      4|  0|   47|          25|          64|
    |mul_ln123_fu_887_p2                      |     *    |      4|  0|   20|          32|          32|
    |mul_ln127_fu_942_p2                      |     *    |     10|  0|   47|          64|          64|
    |mul_ln135_fu_993_p2                      |     *    |      4|  0|   20|          32|          32|
    |mul_ln136_fu_1016_p2                     |     *    |      7|  0|   47|          32|          64|
    |mul_ln89_fu_507_p2                       |     *    |      2|  0|   20|           8|          32|
    |ret_V_1_fu_664_p2                        |     *    |      6|  0|   17|          32|          45|
    |ret_V_2_fu_857_p2                        |     *    |      2|  0|   22|           9|          33|
    |ret_V_fu_626_p2                          |     *    |      4|  0|   20|          32|          32|
    |total_V_fu_539_p2                        |     *    |      2|  0|   47|          25|          25|
    |add_ln112_1_fu_823_p2                    |     +    |      0|  0|   32|          25|          25|
    |add_ln115_fu_732_p2                      |     +    |      0|  0|   15|           8|           8|
    |add_ln127_1_fu_760_p2                    |     +    |      0|  0|   15|           9|           9|
    |add_ln127_fu_751_p2                      |     +    |      0|  0|   15|           8|           4|
    |add_ln67_fu_281_p2                       |     +    |      0|  0|   15|           6|           7|
    |add_ln77_fu_375_p2                       |     +    |      0|  0|   15|           6|           7|
    |add_ln88_fu_487_p2                       |     +    |      0|  0|   39|          32|          32|
    |i_1_fu_701_p2                            |     +    |      0|  0|   15|           9|           1|
    |i_2_fu_794_p2                            |     +    |      0|  0|   15|           9|           1|
    |i_fu_611_p2                              |     +    |      0|  0|   15|           9|           1|
    |sumB_fu_867_p2                           |     +    |      0|  0|   71|          64|          64|
    |sum_fu_726_p2                            |     +    |      0|  0|   39|          32|          32|
    |wB_fu_817_p2                             |     +    |      0|  0|   39|          32|          32|
    |d_fu_897_p2                              |     -    |      0|  0|   71|          64|          64|
    |sub_ln125_fu_911_p2                      |     -    |      0|  0|   71|           1|          64|
    |sub_ln1500_1_fu_591_p2                   |     -    |      0|  0|   15|           1|           8|
    |sub_ln1500_fu_577_p2                     |     -    |      0|  0|   15|           1|           8|
    |sub_ln72_fu_321_p2                       |     -    |      0|  0|   15|           5|           8|
    |sub_ln82_fu_415_p2                       |     -    |      0|  0|   15|           5|           8|
    |wF_fu_938_p2                             |     -    |      0|  0|   32|          25|          25|
    |and_ln70_fu_343_p2                       |    and   |      0|  0|    2|           1|           1|
    |and_ln80_fu_437_p2                       |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op198_call_state11_state10  |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op208_call_state12_state11  |    and   |      0|  0|    2|           1|           1|
    |ashr_ln127_fu_946_p2                     |   ashr   |      0|  0|  182|          64|          64|
    |icmp_ln101_fu_695_p2                     |   icmp   |      0|  0|   13|           9|          10|
    |icmp_ln108_fu_788_p2                     |   icmp   |      0|  0|   13|           9|          10|
    |icmp_ln113_fu_829_p2                     |   icmp   |      0|  0|   18|          32|           1|
    |icmp_ln115_fu_840_p2                     |   icmp   |      0|  0|   18|          32|           1|
    |icmp_ln138_fu_1036_p2                    |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln65_fu_271_p2                      |   icmp   |      0|  0|   11|           8|           5|
    |icmp_ln70_fu_315_p2                      |   icmp   |      0|  0|   11|           8|           8|
    |icmp_ln75_fu_365_p2                      |   icmp   |      0|  0|   11|           8|           5|
    |icmp_ln80_fu_409_p2                      |   icmp   |      0|  0|   11|           8|           8|
    |icmp_ln93_fu_605_p2                      |   icmp   |      0|  0|   13|           9|          10|
    |a1_fu_878_p2                             |   lshr   |      0|  0|  182|          64|          64|
    |c1_fu_892_p2                             |   lshr   |      0|  0|  182|          64|          64|
    |hgt_1_fu_385_p2                          |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln115_fu_835_p2                     |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln1500_1_fu_669_p2                  |   lshr   |      0|  0|  235|          77|          77|
    |lshr_ln1500_fu_635_p2                    |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln88_fu_501_p2                      |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln89_fu_525_p2                      |   lshr   |      0|  0|  101|          32|          32|
    |maxtmp_fu_1006_p2                        |   lshr   |      0|  0|  182|          64|          64|
    |varMax_fu_1030_p2                        |   lshr   |      0|  0|  182|          64|          64|
    |wdt_1_fu_291_p2                          |   lshr   |      0|  0|  101|          32|          32|
    |ap_predicate_tran12to14_state10          |    or    |      0|  0|    2|           1|           1|
    |d_1_fu_917_p3                            |  select  |      0|  0|   64|           1|          64|
    |hgt_3_fu_443_p3                          |  select  |      0|  0|   32|           1|          32|
    |hgt_4_fu_451_p3                          |  select  |      0|  0|   32|           1|          32|
    |select_ln138_1_fu_1049_p3                |  select  |      0|  0|   64|           1|          64|
    |select_ln138_fu_1042_p3                  |  select  |      0|  0|    8|           1|           8|
    |select_ln1500_fu_687_p3                  |  select  |      0|  0|   33|           1|          33|
    |select_ln70_fu_459_p3                    |  select  |      0|  0|    7|           1|           7|
    |select_ln80_fu_467_p3                    |  select  |      0|  0|    7|           1|           7|
    |tmp2_V_fu_653_p3                         |  select  |      0|  0|   45|           1|          45|
    |wdt_3_fu_349_p3                          |  select  |      0|  0|   32|           1|          32|
    |wdt_4_fu_357_p3                          |  select  |      0|  0|   32|           1|          32|
    |hgt_2_fu_425_p2                          |    shl   |      0|  0|  101|          32|          32|
    |shl_ln1500_1_fu_674_p2                   |    shl   |      0|  0|  235|          77|          77|
    |shl_ln1500_fu_640_p2                     |    shl   |      0|  0|  235|          77|          77|
    |wdt_2_fu_331_p2                          |    shl   |      0|  0|  101|          32|          32|
    |ap_enable_pp0                            |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1                            |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp2                            |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1                  |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1                  |    xor   |      0|  0|    2|           2|           1|
    |xor_ln65_fu_337_p2                       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln75_fu_431_p2                       |    xor   |      0|  0|    2|           1|           2|
    +-----------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                                    |          |     47|  0| 3933|        1725|        2174|
    +-----------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |HistArray_V_address0                    |  27|          5|    8|         40|
    |HistArray_V_d0                          |  15|          3|   33|         99|
    |ap_NS_fsm                               |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1                 |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                 |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2                 |  15|          3|    1|          3|
    |ap_phi_mux_i_op_assign_2_phi_fu_207_p4  |   9|          2|   32|         64|
    |ap_phi_mux_i_op_assign_3_phi_fu_219_p4  |   9|          2|    9|         18|
    |ap_phi_mux_i_op_assign_phi_fu_195_p4    |   9|          2|    9|         18|
    |grp_Inverse_fu_227_M                    |  15|          3|    6|         18|
    |grp_Inverse_fu_227_N_read               |  21|          4|    8|         32|
    |grp_Inverse_fu_227_ap_start             |   9|          2|    1|          2|
    |grp_Inverse_fu_227_x                    |  21|          4|   16|         64|
    |i_0_reg_168                             |   9|          2|    9|         18|
    |i_op_assign_1_reg_179                   |   9|          2|   32|         64|
    |i_op_assign_2_reg_203                   |   9|          2|   32|         64|
    |i_op_assign_3_reg_215                   |   9|          2|    9|         18|
    |i_op_assign_4_fu_104                    |   9|          2|   64|        128|
    |i_op_assign_reg_191                     |   9|          2|    9|         18|
    |thresh_write_assign_fu_108              |   9|          2|    8|         16|
    |varMax_0_fu_100                         |   9|          2|   64|        128|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 308|         64|  354|        830|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln112_1_reg_1250               |  25|   0|   25|          0|
    |ap_CS_fsm                          |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |   1|   0|    1|          0|
    |d_1_reg_1264                       |  64|   0|   64|          0|
    |grp_Inverse_fu_227_ap_start_reg    |   1|   0|    1|          0|
    |i_0_reg_168                        |   9|   0|    9|          0|
    |i_1_reg_1157                       |   9|   0|    9|          0|
    |i_2_reg_1235                       |   9|   0|    9|          0|
    |i_op_assign_1_reg_179              |  32|   0|   32|          0|
    |i_op_assign_2_reg_203              |  32|   0|   32|          0|
    |i_op_assign_3_reg_215              |   9|   0|    9|          0|
    |i_op_assign_4_fu_104               |  64|   0|   64|          0|
    |i_op_assign_reg_191                |   9|   0|    9|          0|
    |icmp_ln101_reg_1153                |   1|   0|    1|          0|
    |icmp_ln108_reg_1231                |   1|   0|    1|          0|
    |icmp_ln108_reg_1231_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln113_reg_1256                |   1|   0|    1|          0|
    |icmp_ln113_reg_1256_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln115_reg_1260                |   1|   0|    1|          0|
    |icmp_ln115_reg_1260_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln93_reg_1134                 |   1|   0|    1|          0|
    |max_val_reg_1270                   |   8|   0|    8|          0|
    |max_val_reg_1270_pp2_iter1_reg     |   8|   0|    8|          0|
    |n1_1_fu_116                        |   8|   0|    8|          0|
    |n1_reg_1290                        |   8|   0|    8|          0|
    |n2_1_fu_112                        |   8|   0|    8|          0|
    |res_reg_1275                       |  32|   0|   32|          0|
    |rhs_V_reg_1109                     |  32|   0|   77|         45|
    |sext_ln115_reg_1205                |  32|   0|   32|          0|
    |sext_ln88_1_reg_1072               |   8|   0|    8|          0|
    |sext_ln89_1_reg_1078               |   9|   0|    9|          0|
    |sext_ln89_2_reg_1083               |   8|   0|    8|          0|
    |thresh_write_assign_fu_108         |   8|   0|    8|          0|
    |tmp_3_reg_1099                     |   1|   0|    1|          0|
    |tmp_4_reg_1114                     |   1|   0|    1|          0|
    |total_V_reg_1088                   |  25|   0|   25|          0|
    |val1_reg_1285                      |  32|   0|   32|          0|
    |varMax_0_fu_100                    |  64|   0|   64|          0|
    |wB_reg_1245                        |  32|   0|   32|          0|
    |x_inv2_reg_1280                    |  16|   0|   16|          0|
    |zext_ln121_1_reg_1215              |  32|   0|   64|         32|
    |zext_ln121_reg_1210                |  25|   0|   64|         39|
    |zext_ln123_reg_1221                |  32|   0|   64|         32|
    |zext_ln127_reg_1226                |  32|   0|   64|         32|
    |zext_ln1500_1_reg_1119             |  32|   0|   77|         45|
    |zext_ln1500_2_reg_1124             |  32|   0|   77|         45|
    |zext_ln1500_3_reg_1129             |  32|   0|   77|         45|
    |zext_ln1500_reg_1094               |  32|   0|   64|         32|
    |zext_ln215_reg_1104                |  32|   0|   64|         32|
    |zext_ln96_reg_1143                 |   9|   0|   64|         55|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 917|   0| 1351|        434|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | xfOtsuKernel | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | xfOtsuKernel | return value |
|ap_start         |  in |    1| ap_ctrl_hs | xfOtsuKernel | return value |
|ap_done          | out |    1| ap_ctrl_hs | xfOtsuKernel | return value |
|ap_idle          | out |    1| ap_ctrl_hs | xfOtsuKernel | return value |
|ap_ready         | out |    1| ap_ctrl_hs | xfOtsuKernel | return value |
|ap_return        | out |    8| ap_ctrl_hs | xfOtsuKernel | return value |
|p_hist_address0  | out |    8|  ap_memory |    p_hist    |     array    |
|p_hist_ce0       | out |    1|  ap_memory |    p_hist    |     array    |
|p_hist_q0        |  in |   32|  ap_memory |    p_hist    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

