Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr 14 19:47:19 2024
| Host         : C26-5CG2151F2H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clock_divider_inst/f_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.339        0.000                      0                   94        0.265        0.000                      0                   94        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.339        0.000                      0                   94        0.265        0.000                      0                   94        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 tdm_clk_div_inst/f_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.890ns (21.701%)  route 3.211ns (78.299%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.636     5.157    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 f  tdm_clk_div_inst/f_count_reg[28]/Q
                         net (fo=2, routed)           0.677     6.353    tdm_clk_div_inst/f_count_reg_n_0_[28]
    SLICE_X65Y40         LUT4 (Prop_lut4_I2_O)        0.124     6.477 f  tdm_clk_div_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.633     7.110    tdm_clk_div_inst/f_count[30]_i_8__0_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.234 f  tdm_clk_div_inst/f_count[30]_i_3__0/O
                         net (fo=2, routed)           1.089     8.323    tdm_clk_div_inst/f_count[30]_i_3__0_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.447 r  tdm_clk_div_inst/f_count[30]_i_1__0/O
                         net (fo=30, routed)          0.812     9.258    tdm_clk_div_inst/f_clk
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.858    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[25]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X64Y40         FDRE (Setup_fdre_C_R)       -0.524    14.598    tdm_clk_div_inst/f_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 tdm_clk_div_inst/f_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.890ns (21.701%)  route 3.211ns (78.299%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.636     5.157    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 f  tdm_clk_div_inst/f_count_reg[28]/Q
                         net (fo=2, routed)           0.677     6.353    tdm_clk_div_inst/f_count_reg_n_0_[28]
    SLICE_X65Y40         LUT4 (Prop_lut4_I2_O)        0.124     6.477 f  tdm_clk_div_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.633     7.110    tdm_clk_div_inst/f_count[30]_i_8__0_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.234 f  tdm_clk_div_inst/f_count[30]_i_3__0/O
                         net (fo=2, routed)           1.089     8.323    tdm_clk_div_inst/f_count[30]_i_3__0_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.447 r  tdm_clk_div_inst/f_count[30]_i_1__0/O
                         net (fo=30, routed)          0.812     9.258    tdm_clk_div_inst/f_clk
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.858    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[26]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X64Y40         FDRE (Setup_fdre_C_R)       -0.524    14.598    tdm_clk_div_inst/f_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 tdm_clk_div_inst/f_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.890ns (21.701%)  route 3.211ns (78.299%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.636     5.157    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 f  tdm_clk_div_inst/f_count_reg[28]/Q
                         net (fo=2, routed)           0.677     6.353    tdm_clk_div_inst/f_count_reg_n_0_[28]
    SLICE_X65Y40         LUT4 (Prop_lut4_I2_O)        0.124     6.477 f  tdm_clk_div_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.633     7.110    tdm_clk_div_inst/f_count[30]_i_8__0_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.234 f  tdm_clk_div_inst/f_count[30]_i_3__0/O
                         net (fo=2, routed)           1.089     8.323    tdm_clk_div_inst/f_count[30]_i_3__0_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.447 r  tdm_clk_div_inst/f_count[30]_i_1__0/O
                         net (fo=30, routed)          0.812     9.258    tdm_clk_div_inst/f_clk
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.858    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[27]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X64Y40         FDRE (Setup_fdre_C_R)       -0.524    14.598    tdm_clk_div_inst/f_count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 tdm_clk_div_inst/f_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.890ns (21.701%)  route 3.211ns (78.299%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.636     5.157    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 f  tdm_clk_div_inst/f_count_reg[28]/Q
                         net (fo=2, routed)           0.677     6.353    tdm_clk_div_inst/f_count_reg_n_0_[28]
    SLICE_X65Y40         LUT4 (Prop_lut4_I2_O)        0.124     6.477 f  tdm_clk_div_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.633     7.110    tdm_clk_div_inst/f_count[30]_i_8__0_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.234 f  tdm_clk_div_inst/f_count[30]_i_3__0/O
                         net (fo=2, routed)           1.089     8.323    tdm_clk_div_inst/f_count[30]_i_3__0_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.447 r  tdm_clk_div_inst/f_count[30]_i_1__0/O
                         net (fo=30, routed)          0.812     9.258    tdm_clk_div_inst/f_clk
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.858    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[28]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X64Y40         FDRE (Setup_fdre_C_R)       -0.524    14.598    tdm_clk_div_inst/f_count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 tdm_clk_div_inst/f_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.890ns (22.459%)  route 3.073ns (77.541%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.636     5.157    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 f  tdm_clk_div_inst/f_count_reg[28]/Q
                         net (fo=2, routed)           0.677     6.353    tdm_clk_div_inst/f_count_reg_n_0_[28]
    SLICE_X65Y40         LUT4 (Prop_lut4_I2_O)        0.124     6.477 f  tdm_clk_div_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.633     7.110    tdm_clk_div_inst/f_count[30]_i_8__0_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.234 f  tdm_clk_div_inst/f_count[30]_i_3__0/O
                         net (fo=2, routed)           1.089     8.323    tdm_clk_div_inst/f_count[30]_i_3__0_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.447 r  tdm_clk_div_inst/f_count[30]_i_1__0/O
                         net (fo=30, routed)          0.673     9.120    tdm_clk_div_inst/f_clk
    SLICE_X64Y39         FDRE                                         r  tdm_clk_div_inst/f_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.858    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  tdm_clk_div_inst/f_count_reg[21]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y39         FDRE (Setup_fdre_C_R)       -0.524    14.573    tdm_clk_div_inst/f_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 tdm_clk_div_inst/f_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.890ns (22.459%)  route 3.073ns (77.541%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.636     5.157    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 f  tdm_clk_div_inst/f_count_reg[28]/Q
                         net (fo=2, routed)           0.677     6.353    tdm_clk_div_inst/f_count_reg_n_0_[28]
    SLICE_X65Y40         LUT4 (Prop_lut4_I2_O)        0.124     6.477 f  tdm_clk_div_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.633     7.110    tdm_clk_div_inst/f_count[30]_i_8__0_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.234 f  tdm_clk_div_inst/f_count[30]_i_3__0/O
                         net (fo=2, routed)           1.089     8.323    tdm_clk_div_inst/f_count[30]_i_3__0_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.447 r  tdm_clk_div_inst/f_count[30]_i_1__0/O
                         net (fo=30, routed)          0.673     9.120    tdm_clk_div_inst/f_clk
    SLICE_X64Y39         FDRE                                         r  tdm_clk_div_inst/f_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.858    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  tdm_clk_div_inst/f_count_reg[22]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y39         FDRE (Setup_fdre_C_R)       -0.524    14.573    tdm_clk_div_inst/f_count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 tdm_clk_div_inst/f_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.890ns (22.459%)  route 3.073ns (77.541%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.636     5.157    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 f  tdm_clk_div_inst/f_count_reg[28]/Q
                         net (fo=2, routed)           0.677     6.353    tdm_clk_div_inst/f_count_reg_n_0_[28]
    SLICE_X65Y40         LUT4 (Prop_lut4_I2_O)        0.124     6.477 f  tdm_clk_div_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.633     7.110    tdm_clk_div_inst/f_count[30]_i_8__0_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.234 f  tdm_clk_div_inst/f_count[30]_i_3__0/O
                         net (fo=2, routed)           1.089     8.323    tdm_clk_div_inst/f_count[30]_i_3__0_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.447 r  tdm_clk_div_inst/f_count[30]_i_1__0/O
                         net (fo=30, routed)          0.673     9.120    tdm_clk_div_inst/f_clk
    SLICE_X64Y39         FDRE                                         r  tdm_clk_div_inst/f_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.858    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  tdm_clk_div_inst/f_count_reg[23]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y39         FDRE (Setup_fdre_C_R)       -0.524    14.573    tdm_clk_div_inst/f_count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 tdm_clk_div_inst/f_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.890ns (22.459%)  route 3.073ns (77.541%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.636     5.157    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 f  tdm_clk_div_inst/f_count_reg[28]/Q
                         net (fo=2, routed)           0.677     6.353    tdm_clk_div_inst/f_count_reg_n_0_[28]
    SLICE_X65Y40         LUT4 (Prop_lut4_I2_O)        0.124     6.477 f  tdm_clk_div_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.633     7.110    tdm_clk_div_inst/f_count[30]_i_8__0_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.234 f  tdm_clk_div_inst/f_count[30]_i_3__0/O
                         net (fo=2, routed)           1.089     8.323    tdm_clk_div_inst/f_count[30]_i_3__0_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.447 r  tdm_clk_div_inst/f_count[30]_i_1__0/O
                         net (fo=30, routed)          0.673     9.120    tdm_clk_div_inst/f_clk
    SLICE_X64Y39         FDRE                                         r  tdm_clk_div_inst/f_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.858    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  tdm_clk_div_inst/f_count_reg[24]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y39         FDRE (Setup_fdre_C_R)       -0.524    14.573    tdm_clk_div_inst/f_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 tdm_clk_div_inst/f_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.890ns (22.505%)  route 3.065ns (77.495%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.636     5.157    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 f  tdm_clk_div_inst/f_count_reg[28]/Q
                         net (fo=2, routed)           0.677     6.353    tdm_clk_div_inst/f_count_reg_n_0_[28]
    SLICE_X65Y40         LUT4 (Prop_lut4_I2_O)        0.124     6.477 f  tdm_clk_div_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.633     7.110    tdm_clk_div_inst/f_count[30]_i_8__0_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.234 f  tdm_clk_div_inst/f_count[30]_i_3__0/O
                         net (fo=2, routed)           1.089     8.323    tdm_clk_div_inst/f_count[30]_i_3__0_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.447 r  tdm_clk_div_inst/f_count[30]_i_1__0/O
                         net (fo=30, routed)          0.665     9.112    tdm_clk_div_inst/f_clk
    SLICE_X64Y36         FDRE                                         r  tdm_clk_div_inst/f_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  tdm_clk_div_inst/f_count_reg[10]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y36         FDRE (Setup_fdre_C_R)       -0.524    14.570    tdm_clk_div_inst/f_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 tdm_clk_div_inst/f_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.890ns (22.505%)  route 3.065ns (77.495%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.636     5.157    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 f  tdm_clk_div_inst/f_count_reg[28]/Q
                         net (fo=2, routed)           0.677     6.353    tdm_clk_div_inst/f_count_reg_n_0_[28]
    SLICE_X65Y40         LUT4 (Prop_lut4_I2_O)        0.124     6.477 f  tdm_clk_div_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.633     7.110    tdm_clk_div_inst/f_count[30]_i_8__0_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.234 f  tdm_clk_div_inst/f_count[30]_i_3__0/O
                         net (fo=2, routed)           1.089     8.323    tdm_clk_div_inst/f_count[30]_i_3__0_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.447 r  tdm_clk_div_inst/f_count[30]_i_1__0/O
                         net (fo=30, routed)          0.665     9.112    tdm_clk_div_inst/f_clk
    SLICE_X64Y36         FDRE                                         r  tdm_clk_div_inst/f_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  tdm_clk_div_inst/f_count_reg[11]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y36         FDRE (Setup_fdre_C_R)       -0.524    14.570    tdm_clk_div_inst/f_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  5.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tdm_clk_div_inst/f_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.475    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  tdm_clk_div_inst/f_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  tdm_clk_div_inst/f_count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.765    tdm_clk_div_inst/f_count_reg_n_0_[15]
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  tdm_clk_div_inst/f_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    tdm_clk_div_inst/f_count_reg[16]_i_1_n_5
    SLICE_X64Y37         FDRE                                         r  tdm_clk_div_inst/f_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     1.989    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  tdm_clk_div_inst/f_count_reg[15]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.134     1.609    tdm_clk_div_inst/f_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tdm_clk_div_inst/f_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.476    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  tdm_clk_div_inst/f_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  tdm_clk_div_inst/f_count_reg[19]/Q
                         net (fo=2, routed)           0.125     1.766    tdm_clk_div_inst/f_count_reg_n_0_[19]
    SLICE_X64Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  tdm_clk_div_inst/f_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    tdm_clk_div_inst/f_count_reg[20]_i_1_n_5
    SLICE_X64Y38         FDRE                                         r  tdm_clk_div_inst/f_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.991    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  tdm_clk_div_inst/f_count_reg[19]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y38         FDRE (Hold_fdre_C_D)         0.134     1.610    tdm_clk_div_inst/f_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tdm_clk_div_inst/f_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.476    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  tdm_clk_div_inst/f_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  tdm_clk_div_inst/f_count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.766    tdm_clk_div_inst/f_count_reg_n_0_[23]
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  tdm_clk_div_inst/f_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    tdm_clk_div_inst/f_count_reg[24]_i_1_n_5
    SLICE_X64Y39         FDRE                                         r  tdm_clk_div_inst/f_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.991    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  tdm_clk_div_inst/f_count_reg[23]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.134     1.610    tdm_clk_div_inst/f_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tdm_clk_div_inst/f_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.477    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  tdm_clk_div_inst/f_count_reg[27]/Q
                         net (fo=2, routed)           0.125     1.767    tdm_clk_div_inst/f_count_reg_n_0_[27]
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  tdm_clk_div_inst/f_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    tdm_clk_div_inst/f_count_reg[28]_i_1_n_5
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.865     1.992    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  tdm_clk_div_inst/f_count_reg[27]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.134     1.611    tdm_clk_div_inst/f_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tdm_clk_div_inst/f_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  tdm_clk_div_inst/f_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  tdm_clk_div_inst/f_count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.764    tdm_clk_div_inst/f_count_reg_n_0_[7]
    SLICE_X64Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  tdm_clk_div_inst/f_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    tdm_clk_div_inst/f_count_reg[8]_i_1_n_5
    SLICE_X64Y35         FDRE                                         r  tdm_clk_div_inst/f_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     1.988    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  tdm_clk_div_inst/f_count_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y35         FDRE (Hold_fdre_C_D)         0.134     1.608    tdm_clk_div_inst/f_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tdm_clk_div_inst/f_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  tdm_clk_div_inst/f_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  tdm_clk_div_inst/f_count_reg[3]/Q
                         net (fo=2, routed)           0.125     1.764    tdm_clk_div_inst/f_count_reg_n_0_[3]
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  tdm_clk_div_inst/f_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    tdm_clk_div_inst/f_count_reg[4]_i_1_n_5
    SLICE_X64Y34         FDRE                                         r  tdm_clk_div_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     1.987    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  tdm_clk_div_inst/f_count_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y34         FDRE (Hold_fdre_C_D)         0.134     1.608    tdm_clk_div_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 tdm_clk_div_inst/f_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  tdm_clk_div_inst/f_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  tdm_clk_div_inst/f_count_reg[11]/Q
                         net (fo=2, routed)           0.126     1.764    tdm_clk_div_inst/f_count_reg_n_0_[11]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  tdm_clk_div_inst/f_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    tdm_clk_div_inst/f_count_reg[12]_i_1_n_5
    SLICE_X64Y36         FDRE                                         r  tdm_clk_div_inst/f_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     1.988    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  tdm_clk_div_inst/f_count_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y36         FDRE (Hold_fdre_C_D)         0.134     1.608    tdm_clk_div_inst/f_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 tdm_clk_div_inst/f_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm_clk_div_inst/f_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.630%)  route 0.181ns (49.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  tdm_clk_div_inst/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  tdm_clk_div_inst/f_count_reg[0]/Q
                         net (fo=3, routed)           0.181     1.796    tdm_clk_div_inst/f_count_reg_n_0_[0]
    SLICE_X65Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  tdm_clk_div_inst/f_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.841    tdm_clk_div_inst/f_count[0]
    SLICE_X65Y34         FDRE                                         r  tdm_clk_div_inst/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     1.987    tdm_clk_div_inst/clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  tdm_clk_div_inst/f_count_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X65Y34         FDRE (Hold_fdre_C_D)         0.091     1.565    tdm_clk_div_inst/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clock_divider_inst/f_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.477    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X63Y52         FDCE                                         r  clock_divider_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  clock_divider_inst/f_clk_reg/Q
                         net (fo=6, routed)           0.183     1.801    clock_divider_inst/led_OBUF[0]
    SLICE_X63Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.846 r  clock_divider_inst/f_clk_i_1/O
                         net (fo=1, routed)           0.000     1.846    clock_divider_inst/f_clk_i_1_n_0
    SLICE_X63Y52         FDCE                                         r  clock_divider_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.992    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X63Y52         FDCE                                         r  clock_divider_inst/f_clk_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y52         FDCE (Hold_fdce_C_D)         0.091     1.568    clock_divider_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 clock_divider_inst/f_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.270ns (40.104%)  route 0.403ns (59.896%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.477    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  clock_divider_inst/f_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.128     1.605 r  clock_divider_inst/f_count_reg[9]/Q
                         net (fo=2, routed)           0.100     1.705    clock_divider_inst/f_count[9]
    SLICE_X63Y51         LUT5 (Prop_lut5_I2_O)        0.098     1.803 r  clock_divider_inst/f_count[30]_i_5/O
                         net (fo=31, routed)          0.303     2.106    clock_divider_inst/f_count[30]_i_5_n_0
    SLICE_X63Y49         LUT4 (Prop_lut4_I2_O)        0.044     2.150 r  clock_divider_inst/f_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.150    clock_divider_inst/f_count_0[3]
    SLICE_X63Y49         FDCE                                         r  clock_divider_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.867     1.994    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  clock_divider_inst/f_count_reg[3]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X63Y49         FDCE (Hold_fdce_C_D)         0.107     1.857    clock_divider_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y52   clock_divider_inst/f_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y53   clock_divider_inst/f_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51   clock_divider_inst/f_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51   clock_divider_inst/f_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51   clock_divider_inst/f_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y52   clock_divider_inst/f_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y52   clock_divider_inst/f_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y52   clock_divider_inst/f_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y52   clock_divider_inst/f_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y36   tdm_clk_div_inst/f_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y34   tdm_clk_div_inst/f_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y36   tdm_clk_div_inst/f_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y36   tdm_clk_div_inst/f_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y36   tdm_clk_div_inst/f_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   tdm_clk_div_inst/f_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   tdm_clk_div_inst/f_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   tdm_clk_div_inst/f_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   tdm_clk_div_inst/f_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y38   tdm_clk_div_inst/f_count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   clock_divider_inst/f_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   clock_divider_inst/f_count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   clock_divider_inst/f_count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   clock_divider_inst/f_count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   clock_divider_inst/f_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   clock_divider_inst/f_count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   clock_divider_inst/f_count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   clock_divider_inst/f_count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   clock_divider_inst/f_count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   clock_divider_inst/f_count_reg[24]/C



