<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="BFS_Scatter" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="CSR_V" src_type="ap_uint&lt;33&gt; const " src_isptr="0" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="CSR_V" hw_bitwidth="33" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="CSR_E" src_type="ap_uint&lt;33&gt; const " src_isptr="0" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="CSR_E" hw_bitwidth="33" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="glbl_d" src_type="ap_uint&lt;33&gt; const " src_isptr="0" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="glbl_d" hw_bitwidth="33" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="w" src_name="rd_baseAddr" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="rd_baseAddr" hw_bitwidth="64" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="w" src_name="wr_baseAddr" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="wr_baseAddr" hw_bitwidth="64" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="rd_port" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="256" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="rd_port" hw_bitwidth="128" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0"/>
        </hw>
      </arg>
      <arg id="6" access_type="w" src_name="wr_port" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="256" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="wr_port" hw_bitwidth="128" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0"/>
        </hw>
      </arg>
      <arg id="7" access_type="w" src_name="rd_req" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="rd_req_V" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="8" access_type="w" src_name="wr_len" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="wr_len" hw_bitwidth="16" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="9" access_type="w" src_name="rd_start" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="rd_start" hw_bitwidth="1" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="10" access_type="w" src_name="wr_start" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="wr_start" hw_bitwidth="1" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="11" access_type="r" src_name="N_Vertex" src_type="ap_uint&lt;33&gt; const " src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="N_Vertex" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="12" access_type="r" src_name="root" src_type="ap_uint&lt;33&gt; const " src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="root" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="13" access_type="r" src_name="peID" src_type="ap_uint&lt;33&gt; const " src_isptr="0" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="peID" hw_bitwidth="8" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="14" access_type="w" src_name="sw_data_0" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="sw_data_0_V" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="15" access_type="w" src_name="sw_data_1" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="sw_data_1_V" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="16" access_type="w" src_name="sw_data_2" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="sw_data_2_V" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="17" access_type="w" src_name="sw_data_3" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="sw_data_3_V" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="18" access_type="r" src_name="glblIterIdx" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="glblIterIdx" hw_bitwidth="16" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="19" access_type="r" src_name="cycle_cnt" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="cycle_cnt" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="20" access_type="w" src_name="launch_recv" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="launch_recv" hw_bitwidth="1" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="21" access_type="r" src_name="resWrite" src_type="ap_uint&lt;33&gt; const " src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="resWrite" hw_bitwidth="1" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="22" access_type="rw" src_name="tmp_dist_0" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="64" src_size_or_depth="4096">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="tmp_dist_0" hw_bitwidth="64" hw_size_or_depth="4096">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="23" access_type="rw" src_name="tmp_dist_1" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="64" src_size_or_depth="4096">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="tmp_dist_1" hw_bitwidth="64" hw_size_or_depth="4096">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="24" access_type="rw" src_name="tmp_dist_2" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="64" src_size_or_depth="4096">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="tmp_dist_2" hw_bitwidth="64" hw_size_or_depth="4096">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="25" access_type="rw" src_name="tmp_dist_3" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="64" src_size_or_depth="4096">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="tmp_dist_3" hw_bitwidth="64" hw_size_or_depth="4096">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="26" access_type="rw" src_name="tmp_dist_4" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="64" src_size_or_depth="4096">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="tmp_dist_4" hw_bitwidth="64" hw_size_or_depth="4096">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="27" access_type="rw" src_name="tmp_dist_5" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="64" src_size_or_depth="4096">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="tmp_dist_5" hw_bitwidth="64" hw_size_or_depth="4096">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="28" access_type="rw" src_name="tmp_dist_6" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="64" src_size_or_depth="4096">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="tmp_dist_6" hw_bitwidth="64" hw_size_or_depth="4096">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="29" access_type="rw" src_name="tmp_dist_7" src_type="ap_uint&lt;33&gt; const " src_isptr="1" src_bitwidth="64" src_size_or_depth="4096">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="tmp_dist_7" hw_bitwidth="64" hw_size_or_depth="4096">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
