

================================================================
== Vivado HLS Report for 'conv2'
================================================================
* Date:           Sun Oct 18 11:15:24 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet5_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3235069|  3235069|  3235069|  3235069|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.B_CONV2.gep.BIAS            |       17|       17|         3|          1|          1|    16|    yes   |
        |- memcpy.conv_out1.gep.FM_DDR_BUFF2  |     1177|     1177|         3|          1|          1|  1176|    yes   |
        |- memcpy.W_CONV2.gep.WEIGHT          |     2401|     2401|         3|          1|          1|  2400|    yes   |
        |- Loop 4                             |  3205560|  3205560|    641112|          -|          -|     5|    no    |
        | + Loop 4.1                          |   641110|   641110|    128222|          -|          -|     5|    no    |
        |  ++ Loop 4.1.1                      |   128220|   128220|     12822|          -|          -|    10|    no    |
        |   +++ Loop 4.1.1.1                  |    12820|    12820|      1282|          -|          -|    10|    no    |
        |    ++++ Loop 4.1.1.1.1              |     1280|     1280|        80|          -|          -|    16|    no    |
        |     +++++ conv2_label1              |       78|       78|        13|          -|          -|     6|    no    |
        |- Loop 5                             |    16220|    16220|      1622|          -|          -|    10|    no    |
        | + Loop 5.1                          |     1620|     1620|       162|          -|          -|    10|    no    |
        |  ++ conv2_label2                    |      160|      160|        10|          -|          -|    16|    no    |
        |- Loop 6                             |     9260|     9260|      1852|          -|          -|     5|    no    |
        | + Loop 6.1                          |     1850|     1850|       370|          -|          -|     5|    no    |
        |  ++ conv2_label3                    |      368|      368|        23|          -|          -|    16|    no    |
        |- memcpy.FM_DDR_BUFF1.conv_out2.gep  |      401|      401|         3|          1|          1|   400|    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 94
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-1 : II = 1, D = 3, States = { 18 19 20 }
  Pipeline-2 : II = 1, D = 3, States = { 28 29 30 }
  Pipeline-3 : II = 1, D = 3, States = { 87 88 89 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	11  / (exitcond10)
	9  / (!exitcond10)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	21  / (exitcond11)
	19  / (!exitcond11)
19 --> 
	20  / true
20 --> 
	18  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	31  / (exitcond12)
	29  / (!exitcond12)
29 --> 
	30  / true
30 --> 
	28  / true
31 --> 
	32  / true
32 --> 
	33  / (!exitcond9)
	50  / (exitcond9)
33 --> 
	34  / (!exitcond8)
	32  / (exitcond8)
34 --> 
	35  / (!exitcond7)
	33  / (exitcond7)
35 --> 
	36  / (!exitcond6)
	34  / (exitcond6)
36 --> 
	37  / (!exitcond5)
	35  / (exitcond5)
37 --> 
	38  / (!exitcond4)
	36  / (exitcond4)
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	37  / true
50 --> 
	51  / (!exitcond3)
	62  / (exitcond3)
51 --> 
	52  / (!exitcond2)
	50  / (exitcond2)
52 --> 
	53  / (!exitcond1)
	51  / (exitcond1)
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	52  / true
62 --> 
	63  / (tmp_7)
	87  / (!tmp_7)
63 --> 
	64  / (tmp_2)
	62  / (!tmp_2)
64 --> 
	65  / (!exitcond)
	63  / (exitcond)
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	64  / true
87 --> 
	90  / (exitcond13)
	88  / (!exitcond13)
88 --> 
	89  / true
89 --> 
	87  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%BIAS_addr = getelementptr inbounds float* %BIAS, i64 6" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 95 'getelementptr' 'BIAS_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [7/7] (8.75ns)   --->   "%BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 96 'readreq' 'BIAS_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 97 [6/7] (8.75ns)   --->   "%BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 97 'readreq' 'BIAS_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 98 [5/7] (8.75ns)   --->   "%BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 98 'readreq' 'BIAS_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 99 [4/7] (8.75ns)   --->   "%BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 99 'readreq' 'BIAS_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 100 [3/7] (8.75ns)   --->   "%BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 100 'readreq' 'BIAS_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 101 [2/7] (8.75ns)   --->   "%BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 101 'readreq' 'BIAS_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %WEIGHT, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FM_DDR_BUFF2, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FM_DDR_BUFF1, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %BIAS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/7] (8.75ns)   --->   "%BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 106 'readreq' 'BIAS_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 107 [1/1] (1.76ns)   --->   "br label %burst.rd.header" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 107 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 1.78>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%indvar = phi i5 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 108 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (1.36ns)   --->   "%exitcond10 = icmp eq i5 %indvar, -16" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 109 'icmp' 'exitcond10' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 110 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (1.78ns)   --->   "%indvar_next = add i5 %indvar, 1" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 111 'add' 'indvar_next' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %burst.rd.header18.preheader, label %burst.rd.body" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 113 [1/1] (8.75ns)   --->   "%BIAS_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %BIAS_addr) nounwind" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 113 'read' 'BIAS_addr_read' <Predicate = (!exitcond10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 114 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 115 'specpipeline' 'empty_12' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_B_CONV2_OC)" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 116 'specloopname' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%indvar2 = zext i5 %indvar to i64" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 117 'zext' 'indvar2' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%B_CONV2_addr_1 = getelementptr [16 x float]* @B_CONV2, i64 0, i64 %indvar2" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 118 'getelementptr' 'B_CONV2_addr_1' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (2.32ns)   --->   "store float %BIAS_addr_read, float* %B_CONV2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 119 'store' <Predicate = (!exitcond10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 120 'specregionend' 'burstread_rend' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [../2C_prj/lenet5/conv.cpp:78]   --->   Operation 121 'br' <Predicate = (!exitcond10)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 8.75>
ST_11 : Operation 122 [7/7] (8.75ns)   --->   "%FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 122 'readreq' 'FM_DDR_BUFF2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 8.75>
ST_12 : Operation 123 [6/7] (8.75ns)   --->   "%FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 123 'readreq' 'FM_DDR_BUFF2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 8.75>
ST_13 : Operation 124 [5/7] (8.75ns)   --->   "%FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 124 'readreq' 'FM_DDR_BUFF2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 8.75>
ST_14 : Operation 125 [4/7] (8.75ns)   --->   "%FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 125 'readreq' 'FM_DDR_BUFF2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 8.75>
ST_15 : Operation 126 [3/7] (8.75ns)   --->   "%FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 126 'readreq' 'FM_DDR_BUFF2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 8.75>
ST_16 : Operation 127 [2/7] (8.75ns)   --->   "%FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 127 'readreq' 'FM_DDR_BUFF2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 8.75>
ST_17 : Operation 128 [1/7] (8.75ns)   --->   "%FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 128 'readreq' 'FM_DDR_BUFF2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 129 [1/1] (1.76ns)   --->   "br label %burst.rd.header18" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 129 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 15> <Delay = 1.88>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%indvar1 = phi i11 [ %indvar_next1, %burst.rd.body19 ], [ 0, %burst.rd.header18.preheader ]" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 130 'phi' 'indvar1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (1.88ns)   --->   "%exitcond11 = icmp eq i11 %indvar1, -872" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 131 'icmp' 'exitcond11' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176) nounwind"   --->   Operation 132 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (1.63ns)   --->   "%indvar_next1 = add i11 %indvar1, 1" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 133 'add' 'indvar_next1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %exitcond11, label %burst.rd.end17, label %burst.rd.body19" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 16> <Delay = 8.75>
ST_19 : Operation 135 [1/1] (8.75ns)   --->   "%FM_DDR_BUFF2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 135 'read' 'FM_DDR_BUFF2_read' <Predicate = (!exitcond11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 3.25>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 136 'specregionbegin' 'burstread_rbegin1' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 137 'specpipeline' 'empty_14' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_conv_out1_s)" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 138 'specloopname' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%indvar3 = zext i11 %indvar1 to i64" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 139 'zext' 'indvar3' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%conv_out1_addr_1 = getelementptr [1176 x float]* @conv_out1, i64 0, i64 %indvar3" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 140 'getelementptr' 'conv_out1_addr_1' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (3.25ns)   --->   "store float %FM_DDR_BUFF2_read, float* %conv_out1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 141 'store' <Predicate = (!exitcond11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%burstread_rend28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 142 'specregionend' 'burstread_rend28' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "br label %burst.rd.header18" [../2C_prj/lenet5/conv.cpp:79]   --->   Operation 143 'br' <Predicate = (!exitcond11)> <Delay = 0.00>

State 21 <SV = 16> <Delay = 8.75>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%WEIGHT_addr = getelementptr inbounds float* %WEIGHT, i64 150" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 144 'getelementptr' 'WEIGHT_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 145 [7/7] (8.75ns)   --->   "%WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 145 'readreq' 'WEIGHT_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 8.75>
ST_22 : Operation 146 [6/7] (8.75ns)   --->   "%WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 146 'readreq' 'WEIGHT_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 18> <Delay = 8.75>
ST_23 : Operation 147 [5/7] (8.75ns)   --->   "%WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 147 'readreq' 'WEIGHT_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 8.75>
ST_24 : Operation 148 [4/7] (8.75ns)   --->   "%WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 148 'readreq' 'WEIGHT_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 8.75>
ST_25 : Operation 149 [3/7] (8.75ns)   --->   "%WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 149 'readreq' 'WEIGHT_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 8.75>
ST_26 : Operation 150 [2/7] (8.75ns)   --->   "%WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 150 'readreq' 'WEIGHT_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 8.75>
ST_27 : Operation 151 [1/7] (8.75ns)   --->   "%WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 151 'readreq' 'WEIGHT_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 152 [1/1] (1.76ns)   --->   "br label %burst.rd.header31" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 152 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 23> <Delay = 1.99>
ST_28 : Operation 153 [1/1] (0.00ns)   --->   "%indvar4 = phi i12 [ 0, %burst.rd.end17 ], [ %indvar_next2, %burst.rd.body32 ]" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 153 'phi' 'indvar4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 154 [1/1] (1.99ns)   --->   "%exitcond12 = icmp eq i12 %indvar4, -1696" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 154 'icmp' 'exitcond12' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 155 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2400, i64 2400, i64 2400) nounwind"   --->   Operation 155 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 156 [1/1] (1.54ns)   --->   "%indvar_next2 = add i12 %indvar4, 1" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 156 'add' 'indvar_next2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %exitcond12, label %burst.rd.end30.preheader, label %burst.rd.body32" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 24> <Delay = 8.75>
ST_29 : Operation 158 [1/1] (8.75ns)   --->   "%WEIGHT_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %WEIGHT_addr) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 158 'read' 'WEIGHT_addr_read' <Predicate = (!exitcond12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 3.25>
ST_30 : Operation 159 [1/1] (0.00ns)   --->   "%burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 159 'specregionbegin' 'burstread_rbegin2' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_30 : Operation 160 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 160 'specpipeline' 'empty_16' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_30 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @memcpy_OC_W_CONV2_OC)" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 161 'specloopname' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_30 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_1 = zext i12 %indvar4 to i64" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 162 'zext' 'tmp_1' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_30 : Operation 163 [1/1] (0.00ns)   --->   "%W_CONV2_addr_1 = getelementptr [2400 x float]* @W_CONV2, i64 0, i64 %tmp_1" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 163 'getelementptr' 'W_CONV2_addr_1' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_30 : Operation 164 [1/1] (3.25ns)   --->   "store float %WEIGHT_addr_read, float* %W_CONV2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 164 'store' <Predicate = (!exitcond12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_30 : Operation 165 [1/1] (0.00ns)   --->   "%burstread_rend42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2) nounwind" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 165 'specregionend' 'burstread_rend42' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_30 : Operation 166 [1/1] (0.00ns)   --->   "br label %burst.rd.header31" [../2C_prj/lenet5/conv.cpp:80]   --->   Operation 166 'br' <Predicate = (!exitcond12)> <Delay = 0.00>

State 31 <SV = 24> <Delay = 1.76>
ST_31 : Operation 167 [1/1] (1.76ns)   --->   "br label %burst.rd.end30" [../2C_prj/lenet5/conv.cpp:82]   --->   Operation 167 'br' <Predicate = true> <Delay = 1.76>

State 32 <SV = 25> <Delay = 2.10>
ST_32 : Operation 168 [1/1] (0.00ns)   --->   "%kr = phi i3 [ %kr_1, %burst.rd.end30.loopexit ], [ 0, %burst.rd.end30.preheader ]"   --->   Operation 168 'phi' 'kr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 169 [1/1] (0.00ns)   --->   "%kr_cast = zext i3 %kr to i4" [../2C_prj/lenet5/conv.cpp:82]   --->   Operation 169 'zext' 'kr_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 170 [1/1] (1.13ns)   --->   "%exitcond9 = icmp eq i3 %kr, -3" [../2C_prj/lenet5/conv.cpp:82]   --->   Operation 170 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 171 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 171 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 172 [1/1] (1.65ns)   --->   "%kr_1 = add i3 %kr, 1" [../2C_prj/lenet5/conv.cpp:82]   --->   Operation 172 'add' 'kr_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader14.preheader, label %.preheader19.preheader" [../2C_prj/lenet5/conv.cpp:82]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_3 = zext i3 %kr to i64" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 174 'zext' 'tmp_3' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_32 : Operation 175 [1/1] (1.76ns)   --->   "br label %.preheader19" [../2C_prj/lenet5/conv.cpp:83]   --->   Operation 175 'br' <Predicate = (!exitcond9)> <Delay = 1.76>
ST_32 : Operation 176 [1/1] (1.76ns)   --->   "br label %.preheader14" [../2C_prj/lenet5/conv.cpp:97]   --->   Operation 176 'br' <Predicate = (exitcond9)> <Delay = 1.76>

State 33 <SV = 26> <Delay = 2.10>
ST_33 : Operation 177 [1/1] (0.00ns)   --->   "%kc = phi i3 [ 0, %.preheader19.preheader ], [ %kc_1, %.preheader19.loopexit ]"   --->   Operation 177 'phi' 'kc' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 178 [1/1] (0.00ns)   --->   "%kc_cast = zext i3 %kc to i4" [../2C_prj/lenet5/conv.cpp:83]   --->   Operation 178 'zext' 'kc_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 179 [1/1] (1.13ns)   --->   "%exitcond8 = icmp eq i3 %kc, -3" [../2C_prj/lenet5/conv.cpp:83]   --->   Operation 179 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 180 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 180 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 181 [1/1] (1.65ns)   --->   "%kc_1 = add i3 %kc, 1" [../2C_prj/lenet5/conv.cpp:83]   --->   Operation 181 'add' 'kc_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %burst.rd.end30.loopexit, label %.preheader18.preheader" [../2C_prj/lenet5/conv.cpp:83]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i3 %kc to i13" [../2C_prj/lenet5/conv.cpp:84]   --->   Operation 183 'zext' 'tmp_6_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_33 : Operation 184 [1/1] (1.76ns)   --->   "br label %.preheader18" [../2C_prj/lenet5/conv.cpp:84]   --->   Operation 184 'br' <Predicate = (!exitcond8)> <Delay = 1.76>
ST_33 : Operation 185 [1/1] (0.00ns)   --->   "br label %burst.rd.end30"   --->   Operation 185 'br' <Predicate = (exitcond8)> <Delay = 0.00>

State 34 <SV = 27> <Delay = 2.28>
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "%r = phi i4 [ 0, %.preheader18.preheader ], [ %r_3, %.preheader18.loopexit ]"   --->   Operation 186 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 187 [1/1] (1.30ns)   --->   "%exitcond7 = icmp eq i4 %r, -6" [../2C_prj/lenet5/conv.cpp:84]   --->   Operation 187 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 188 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 188 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 189 [1/1] (1.73ns)   --->   "%r_3 = add i4 %r, 1" [../2C_prj/lenet5/conv.cpp:84]   --->   Operation 189 'add' 'r_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader19.loopexit, label %.preheader17.preheader" [../2C_prj/lenet5/conv.cpp:84]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 191 [1/1] (1.73ns)   --->   "%tmp_s = add i4 %r, %kr_cast" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 191 'add' 'tmp_s' <Predicate = (!exitcond7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i4 %tmp_s to i9" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 192 'zext' 'tmp_12_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_34 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i4 %r to i9" [../2C_prj/lenet5/conv.cpp:85]   --->   Operation 193 'zext' 'tmp_13_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_34 : Operation 194 [1/1] (1.76ns)   --->   "br label %.preheader17" [../2C_prj/lenet5/conv.cpp:85]   --->   Operation 194 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_34 : Operation 195 [1/1] (0.00ns)   --->   "br label %.preheader19"   --->   Operation 195 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 35 <SV = 28> <Delay = 2.28>
ST_35 : Operation 196 [1/1] (0.00ns)   --->   "%c = phi i4 [ 0, %.preheader17.preheader ], [ %c_3, %.preheader17.loopexit ]"   --->   Operation 196 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 197 [1/1] (1.30ns)   --->   "%exitcond6 = icmp eq i4 %c, -6" [../2C_prj/lenet5/conv.cpp:85]   --->   Operation 197 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 198 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 198 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 199 [1/1] (1.73ns)   --->   "%c_3 = add i4 %c, 1" [../2C_prj/lenet5/conv.cpp:85]   --->   Operation 199 'add' 'c_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader18.loopexit, label %.preheader16.preheader" [../2C_prj/lenet5/conv.cpp:85]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 201 [1/1] (1.73ns)   --->   "%tmp_23 = add i4 %c, %kc_cast" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 201 'add' 'tmp_23' <Predicate = (!exitcond6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i4 %tmp_23 to i12" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 202 'zext' 'tmp_26_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_35 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i4 %c to i12" [../2C_prj/lenet5/conv.cpp:86]   --->   Operation 203 'zext' 'tmp_27_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_35 : Operation 204 [1/1] (1.76ns)   --->   "br label %.preheader16" [../2C_prj/lenet5/conv.cpp:86]   --->   Operation 204 'br' <Predicate = (!exitcond6)> <Delay = 1.76>
ST_35 : Operation 205 [1/1] (0.00ns)   --->   "br label %.preheader18"   --->   Operation 205 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 36 <SV = 29> <Delay = 7.48>
ST_36 : Operation 206 [1/1] (0.00ns)   --->   "%chl_out = phi i5 [ 0, %.preheader16.preheader ], [ %chl_out_1, %.preheader16.loopexit ]"   --->   Operation 206 'phi' 'chl_out' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 207 [1/1] (1.36ns)   --->   "%exitcond5 = icmp eq i5 %chl_out, -16" [../2C_prj/lenet5/conv.cpp:86]   --->   Operation 207 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 208 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 208 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 209 [1/1] (1.78ns)   --->   "%chl_out_1 = add i5 %chl_out, 1" [../2C_prj/lenet5/conv.cpp:86]   --->   Operation 209 'add' 'chl_out_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader17.loopexit, label %.preheader15.preheader" [../2C_prj/lenet5/conv.cpp:86]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %chl_out, i3 0)" [../2C_prj/lenet5/conv.cpp:86]   --->   Operation 211 'bitconcatenate' 'tmp_48' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_36 : Operation 212 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i8 %tmp_48 to i9" [../2C_prj/lenet5/conv.cpp:86]   --->   Operation 212 'zext' 'p_shl4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_36 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_49 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %chl_out, i1 false)" [../2C_prj/lenet5/conv.cpp:86]   --->   Operation 213 'bitconcatenate' 'tmp_49' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_36 : Operation 214 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i6 %tmp_49 to i9" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 214 'zext' 'p_shl5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_36 : Operation 215 [1/1] (1.91ns)   --->   "%tmp_50 = sub i9 %p_shl4_cast, %p_shl5_cast" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 215 'sub' 'tmp_50' <Predicate = (!exitcond5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_71_cast = sext i9 %tmp_50 to i10" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 216 'sext' 'tmp_71_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_36 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_51 = add i9 %p_shl4_cast, %p_shl5_cast" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 217 'add' 'tmp_51' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 218 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_52 = add i9 %tmp_13_cast, %tmp_51" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 218 'add' 'tmp_52' <Predicate = (!exitcond5)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 219 [1/1] (0.00ns)   --->   "%p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_52, i3 0)" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 219 'bitconcatenate' 'p_shl_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_36 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_53 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_52, i1 false)" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 220 'bitconcatenate' 'tmp_53' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_36 : Operation 221 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i10 %tmp_53 to i12" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 221 'zext' 'p_shl1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_36 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_54 = add i12 %p_shl_cast, %p_shl1_cast" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 222 'add' 'tmp_54' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 223 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp_55 = add i12 %tmp_27_cast, %tmp_54" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 223 'add' 'tmp_55' <Predicate = (!exitcond5)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_79_cast = zext i12 %tmp_55 to i64" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 224 'zext' 'tmp_79_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_36 : Operation 225 [1/1] (0.00ns)   --->   "%conv2_buff_addr_5 = getelementptr [1600 x float]* @conv2_buff, i64 0, i64 %tmp_79_cast" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 225 'getelementptr' 'conv2_buff_addr_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_36 : Operation 226 [1/1] (1.76ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:88]   --->   Operation 226 'br' <Predicate = (!exitcond5)> <Delay = 1.76>
ST_36 : Operation 227 [1/1] (0.00ns)   --->   "br label %.preheader17"   --->   Operation 227 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 37 <SV = 30> <Delay = 7.57>
ST_37 : Operation 228 [1/1] (0.00ns)   --->   "%chl_in = phi i3 [ %chl_in_1, %1 ], [ 0, %.preheader15.preheader ]"   --->   Operation 228 'phi' 'chl_in' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 229 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %chl_in, -2" [../2C_prj/lenet5/conv.cpp:88]   --->   Operation 229 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 230 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 230 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 231 [1/1] (1.65ns)   --->   "%chl_in_1 = add i3 %chl_in, 1" [../2C_prj/lenet5/conv.cpp:88]   --->   Operation 231 'add' 'chl_in_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader16.loopexit, label %1" [../2C_prj/lenet5/conv.cpp:88]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i3 %chl_in to i10" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 233 'zext' 'tmp_35_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_37 : Operation 234 [1/1] (1.82ns)   --->   "%tmp_56 = add i10 %tmp_71_cast, %tmp_35_cast" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 234 'add' 'tmp_56' <Predicate = (!exitcond4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_80_cast = sext i10 %tmp_56 to i64" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 235 'sext' 'tmp_80_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_37 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_57 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_56, i2 0)" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 236 'bitconcatenate' 'tmp_57' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_37 : Operation 237 [1/1] (0.00ns)   --->   "%p_shl = sext i12 %tmp_57 to i64" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 237 'sext' 'p_shl' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_37 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_58 = add i64 %tmp_80_cast, %p_shl" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 238 'add' 'tmp_58' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 239 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp_59 = add i64 %tmp_58, %tmp_3" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 239 'add' 'tmp_59' <Predicate = (!exitcond4)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i64 %tmp_59 to i13" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 240 'trunc' 'tmp_60' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_37 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i64 %tmp_59 to i11" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 241 'trunc' 'tmp_61' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_37 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_64 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %chl_in, i4 0)" [../2C_prj/lenet5/conv.cpp:88]   --->   Operation 242 'bitconcatenate' 'tmp_64' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_37 : Operation 243 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i7 %tmp_64 to i8" [../2C_prj/lenet5/conv.cpp:88]   --->   Operation 243 'zext' 'p_shl8_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_37 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_65 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %chl_in, i1 false)" [../2C_prj/lenet5/conv.cpp:88]   --->   Operation 244 'bitconcatenate' 'tmp_65' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_37 : Operation 245 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i4 %tmp_65 to i8" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 245 'zext' 'p_shl9_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_37 : Operation 246 [1/1] (1.87ns)   --->   "%tmp_66 = sub i8 %p_shl8_cast, %p_shl9_cast" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 246 'sub' 'tmp_66' <Predicate = (!exitcond4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_89_cast = sext i8 %tmp_66 to i9" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 247 'sext' 'tmp_89_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_37 : Operation 248 [1/1] (1.91ns)   --->   "%tmp_67 = add i9 %tmp_89_cast, %tmp_12_cast" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 248 'add' 'tmp_67' <Predicate = (!exitcond4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i9 %tmp_67 to i8" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 249 'trunc' 'tmp_68' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_37 : Operation 250 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_68, i4 0)" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 250 'bitconcatenate' 'p_shl6_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_37 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_69 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_67, i1 false)" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 251 'bitconcatenate' 'tmp_69' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_37 : Operation 252 [1/1] (0.00ns)   --->   "%p_shl7_cast = sext i10 %tmp_69 to i12" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 252 'sext' 'p_shl7_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_37 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_70 = sub i12 %p_shl6_cast, %p_shl7_cast" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 253 'sub' 'tmp_70' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 254 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp_71 = add i12 %tmp_70, %tmp_26_cast" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 254 'add' 'tmp_71' <Predicate = (!exitcond4)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 255 [1/1] (0.00ns)   --->   "br label %.preheader16"   --->   Operation 255 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 38 <SV = 31> <Delay = 7.06>
ST_38 : Operation 256 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_61, i2 0)" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 256 'bitconcatenate' 'p_shl10_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_62 = add i13 %tmp_60, %p_shl10_cast" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 257 'add' 'tmp_62' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 258 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp_63 = add i13 %tmp_62, %tmp_6_cast" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 258 'add' 'tmp_63' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_86_cast = zext i13 %tmp_63 to i64" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 259 'zext' 'tmp_86_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 260 [1/1] (0.00ns)   --->   "%W_CONV2_addr = getelementptr [2400 x float]* @W_CONV2, i64 0, i64 %tmp_86_cast" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 260 'getelementptr' 'W_CONV2_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_94_cast = zext i12 %tmp_71 to i64" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 261 'zext' 'tmp_94_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 262 [1/1] (0.00ns)   --->   "%conv_out1_addr = getelementptr [1176 x float]* @conv_out1, i64 0, i64 %tmp_94_cast" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 262 'getelementptr' 'conv_out1_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 263 [2/2] (3.25ns)   --->   "%conv_out1_load = load float* %conv_out1_addr, align 4" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 263 'load' 'conv_out1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_38 : Operation 264 [2/2] (3.25ns)   --->   "%W_CONV2_load = load float* %W_CONV2_addr, align 4" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 264 'load' 'W_CONV2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 39 <SV = 32> <Delay = 3.25>
ST_39 : Operation 265 [1/2] (3.25ns)   --->   "%conv_out1_load = load float* %conv_out1_addr, align 4" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 265 'load' 'conv_out1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_39 : Operation 266 [1/2] (3.25ns)   --->   "%W_CONV2_load = load float* %W_CONV2_addr, align 4" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 266 'load' 'W_CONV2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 40 <SV = 33> <Delay = 5.70>
ST_40 : Operation 267 [4/4] (5.70ns)   --->   "%tmp_36 = fmul float %conv_out1_load, %W_CONV2_load" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 267 'fmul' 'tmp_36' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 34> <Delay = 5.70>
ST_41 : Operation 268 [3/4] (5.70ns)   --->   "%tmp_36 = fmul float %conv_out1_load, %W_CONV2_load" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 268 'fmul' 'tmp_36' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 35> <Delay = 5.70>
ST_42 : Operation 269 [2/4] (5.70ns)   --->   "%tmp_36 = fmul float %conv_out1_load, %W_CONV2_load" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 269 'fmul' 'tmp_36' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 270 [2/2] (3.25ns)   --->   "%conv2_buff_load_5 = load float* %conv2_buff_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 270 'load' 'conv2_buff_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 43 <SV = 36> <Delay = 5.70>
ST_43 : Operation 271 [1/4] (5.70ns)   --->   "%tmp_36 = fmul float %conv_out1_load, %W_CONV2_load" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 271 'fmul' 'tmp_36' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 272 [1/2] (3.25ns)   --->   "%conv2_buff_load_5 = load float* %conv2_buff_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 272 'load' 'conv2_buff_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 44 <SV = 37> <Delay = 8.39>
ST_44 : Operation 273 [5/5] (8.39ns)   --->   "%tmp_37 = fadd float %conv2_buff_load_5, %tmp_36" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 273 'fadd' 'tmp_37' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 38> <Delay = 7.25>
ST_45 : Operation 274 [4/5] (7.25ns)   --->   "%tmp_37 = fadd float %conv2_buff_load_5, %tmp_36" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 274 'fadd' 'tmp_37' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 39> <Delay = 7.25>
ST_46 : Operation 275 [3/5] (7.25ns)   --->   "%tmp_37 = fadd float %conv2_buff_load_5, %tmp_36" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 275 'fadd' 'tmp_37' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 40> <Delay = 7.25>
ST_47 : Operation 276 [2/5] (7.25ns)   --->   "%tmp_37 = fadd float %conv2_buff_load_5, %tmp_36" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 276 'fadd' 'tmp_37' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 41> <Delay = 7.25>
ST_48 : Operation 277 [1/5] (7.25ns)   --->   "%tmp_37 = fadd float %conv2_buff_load_5, %tmp_36" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 277 'fadd' 'tmp_37' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 42> <Delay = 3.25>
ST_49 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [../2C_prj/lenet5/conv.cpp:88]   --->   Operation 278 'specloopname' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 279 [1/1] (3.25ns)   --->   "store float %tmp_37, float* %conv2_buff_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:89]   --->   Operation 279 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_49 : Operation 280 [1/1] (0.00ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:88]   --->   Operation 280 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 26> <Delay = 2.28>
ST_50 : Operation 281 [1/1] (0.00ns)   --->   "%r1 = phi i4 [ %r_1, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]"   --->   Operation 281 'phi' 'r1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 282 [1/1] (1.30ns)   --->   "%exitcond3 = icmp eq i4 %r1, -6" [../2C_prj/lenet5/conv.cpp:97]   --->   Operation 282 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 283 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 283 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 284 [1/1] (1.73ns)   --->   "%r_1 = add i4 %r1, 1" [../2C_prj/lenet5/conv.cpp:97]   --->   Operation 284 'add' 'r_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 285 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader11.preheader, label %.preheader13.preheader" [../2C_prj/lenet5/conv.cpp:97]   --->   Operation 285 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i4 %r1 to i9" [../2C_prj/lenet5/conv.cpp:98]   --->   Operation 286 'zext' 'tmp_4_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_50 : Operation 287 [1/1] (1.76ns)   --->   "br label %.preheader13" [../2C_prj/lenet5/conv.cpp:98]   --->   Operation 287 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_50 : Operation 288 [1/1] (1.76ns)   --->   "br label %.preheader11" [../2C_prj/lenet5/conv.cpp:107]   --->   Operation 288 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 51 <SV = 27> <Delay = 2.28>
ST_51 : Operation 289 [1/1] (0.00ns)   --->   "%c2 = phi i4 [ 0, %.preheader13.preheader ], [ %c_1, %.preheader13.loopexit ]"   --->   Operation 289 'phi' 'c2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 290 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %c2, -6" [../2C_prj/lenet5/conv.cpp:98]   --->   Operation 290 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 291 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 291 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 292 [1/1] (1.73ns)   --->   "%c_1 = add i4 %c2, 1" [../2C_prj/lenet5/conv.cpp:98]   --->   Operation 292 'add' 'c_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 293 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader14.loopexit, label %.preheader12.preheader" [../2C_prj/lenet5/conv.cpp:98]   --->   Operation 293 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i4 %c2 to i12" [../2C_prj/lenet5/conv.cpp:100]   --->   Operation 294 'zext' 'tmp_10_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_51 : Operation 295 [1/1] (1.76ns)   --->   "br label %.preheader12" [../2C_prj/lenet5/conv.cpp:100]   --->   Operation 295 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_51 : Operation 296 [1/1] (0.00ns)   --->   "br label %.preheader14"   --->   Operation 296 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 52 <SV = 28> <Delay = 7.48>
ST_52 : Operation 297 [1/1] (0.00ns)   --->   "%chl = phi i5 [ %chl_1, %._crit_edge ], [ 0, %.preheader12.preheader ]"   --->   Operation 297 'phi' 'chl' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 298 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %chl, -16" [../2C_prj/lenet5/conv.cpp:100]   --->   Operation 298 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 299 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 299 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 300 [1/1] (1.78ns)   --->   "%chl_1 = add i5 %chl, 1" [../2C_prj/lenet5/conv.cpp:100]   --->   Operation 300 'add' 'chl_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 301 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader13.loopexit, label %._crit_edge" [../2C_prj/lenet5/conv.cpp:100]   --->   Operation 301 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %chl, i3 0)" [../2C_prj/lenet5/conv.cpp:100]   --->   Operation 302 'bitconcatenate' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_52 : Operation 303 [1/1] (0.00ns)   --->   "%p_shl14_cast = zext i8 %tmp_8 to i9" [../2C_prj/lenet5/conv.cpp:100]   --->   Operation 303 'zext' 'p_shl14_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_52 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_10 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %chl, i1 false)" [../2C_prj/lenet5/conv.cpp:100]   --->   Operation 304 'bitconcatenate' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_52 : Operation 305 [1/1] (0.00ns)   --->   "%p_shl15_cast = zext i6 %tmp_10 to i9" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 305 'zext' 'p_shl15_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_52 : Operation 306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_11 = add i9 %p_shl15_cast, %p_shl14_cast" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 306 'add' 'tmp_11' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 307 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_12 = add i9 %tmp_11, %tmp_4_cast" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 307 'add' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 308 [1/1] (0.00ns)   --->   "%p_shl12_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_12, i3 0)" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 308 'bitconcatenate' 'p_shl12_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_52 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_12, i1 false)" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 309 'bitconcatenate' 'tmp_13' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_52 : Operation 310 [1/1] (0.00ns)   --->   "%p_shl13_cast = zext i10 %tmp_13 to i12" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 310 'zext' 'p_shl13_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_52 : Operation 311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_14 = add i12 %p_shl13_cast, %p_shl12_cast" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 311 'add' 'tmp_14' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 312 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp_15 = add i12 %tmp_14, %tmp_10_cast" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 312 'add' 'tmp_15' <Predicate = (!exitcond1)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_42_cast = zext i12 %tmp_15 to i64" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 313 'zext' 'tmp_42_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_52 : Operation 314 [1/1] (0.00ns)   --->   "%conv2_buff_addr = getelementptr [1600 x float]* @conv2_buff, i64 0, i64 %tmp_42_cast" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 314 'getelementptr' 'conv2_buff_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_52 : Operation 315 [1/1] (0.00ns)   --->   "br label %.preheader13"   --->   Operation 315 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 53 <SV = 29> <Delay = 3.25>
ST_53 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_6 = zext i5 %chl to i64" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 316 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 317 [2/2] (3.25ns)   --->   "%conv2_buff_load = load float* %conv2_buff_addr, align 4" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 317 'load' 'conv2_buff_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_53 : Operation 318 [1/1] (0.00ns)   --->   "%B_CONV2_addr = getelementptr inbounds [16 x float]* @B_CONV2, i64 0, i64 %tmp_6" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 318 'getelementptr' 'B_CONV2_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 319 [2/2] (2.32ns)   --->   "%B_CONV2_load = load float* %B_CONV2_addr, align 4" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 319 'load' 'B_CONV2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 54 <SV = 30> <Delay = 3.25>
ST_54 : Operation 320 [1/2] (3.25ns)   --->   "%conv2_buff_load = load float* %conv2_buff_addr, align 4" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 320 'load' 'conv2_buff_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_54 : Operation 321 [1/2] (2.32ns)   --->   "%B_CONV2_load = load float* %B_CONV2_addr, align 4" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 321 'load' 'B_CONV2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 55 <SV = 31> <Delay = 8.39>
ST_55 : Operation 322 [5/5] (8.39ns)   --->   "%tmp_16 = fadd float %conv2_buff_load, %B_CONV2_load" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 322 'fadd' 'tmp_16' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 32> <Delay = 7.25>
ST_56 : Operation 323 [4/5] (7.25ns)   --->   "%tmp_16 = fadd float %conv2_buff_load, %B_CONV2_load" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 323 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 33> <Delay = 7.25>
ST_57 : Operation 324 [3/5] (7.25ns)   --->   "%tmp_16 = fadd float %conv2_buff_load, %B_CONV2_load" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 324 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 34> <Delay = 7.25>
ST_58 : Operation 325 [2/5] (7.25ns)   --->   "%tmp_16 = fadd float %conv2_buff_load, %B_CONV2_load" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 325 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 35> <Delay = 7.25>
ST_59 : Operation 326 [1/5] (7.25ns)   --->   "%tmp_16 = fadd float %conv2_buff_load, %B_CONV2_load" [../2C_prj/lenet5/conv.cpp:101]   --->   Operation 326 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 36> <Delay = 7.76>
ST_60 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_23_to_int = bitcast float %tmp_16 to i32" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 327 'bitcast' 'tmp_23_to_int' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_23_to_int, i32 23, i32 30)" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 328 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i32 %tmp_23_to_int to i23" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 329 'trunc' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 330 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_17, -1" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 330 'icmp' 'notlhs' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 331 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_18, 0" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 331 'icmp' 'notrhs' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%tmp_19 = or i1 %notrhs, %notlhs" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 332 'or' 'tmp_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 333 [1/1] (6.78ns)   --->   "%tmp_20 = fcmp ogt float %tmp_16, 0.000000e+00" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 333 'fcmp' 'tmp_20' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%tmp_21 = and i1 %tmp_19, %tmp_20" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 334 'and' 'tmp_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 335 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_22 = select i1 %tmp_21, float %tmp_16, float 0.000000e+00" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 335 'select' 'tmp_22' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 61 <SV = 37> <Delay = 3.25>
ST_61 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [../2C_prj/lenet5/conv.cpp:100]   --->   Operation 336 'specloopname' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 337 [1/1] (3.25ns)   --->   "store float %tmp_22, float* %conv2_buff_addr, align 4" [../2C_prj/lenet5/conv.cpp:102]   --->   Operation 337 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_61 : Operation 338 [1/1] (0.00ns)   --->   "br label %.preheader12" [../2C_prj/lenet5/conv.cpp:100]   --->   Operation 338 'br' <Predicate = true> <Delay = 0.00>

State 62 <SV = 27> <Delay = 8.75>
ST_62 : Operation 339 [1/1] (0.00ns)   --->   "%r3 = phi i4 [ %r_2, %4 ], [ 0, %.preheader11.preheader ]"   --->   Operation 339 'phi' 'r3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 340 [1/1] (1.30ns)   --->   "%tmp_7 = icmp ult i4 %r3, -6" [../2C_prj/lenet5/conv.cpp:107]   --->   Operation 340 'icmp' 'tmp_7' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 341 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 341 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 342 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %.preheader10.preheader, label %burst.wr.header.preheader" [../2C_prj/lenet5/conv.cpp:107]   --->   Operation 342 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i4 %r3 to i9" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 343 'zext' 'tmp_8_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_62 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_9 = or i4 %r3, 1" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 344 'or' 'tmp_9' <Predicate = (tmp_7)> <Delay = 0.00>
ST_62 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %tmp_9 to i9" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 345 'zext' 'tmp_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_62 : Operation 346 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %r3, i32 1, i32 3)" [../2C_prj/lenet5/conv.cpp:108]   --->   Operation 346 'partselect' 'tmp' <Predicate = (tmp_7)> <Delay = 0.00>
ST_62 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i3 %tmp to i8" [../2C_prj/lenet5/conv.cpp:108]   --->   Operation 347 'zext' 'tmp_5_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_62 : Operation 348 [1/1] (1.76ns)   --->   "br label %.preheader10" [../2C_prj/lenet5/conv.cpp:108]   --->   Operation 348 'br' <Predicate = (tmp_7)> <Delay = 1.76>
ST_62 : Operation 349 [1/1] (8.75ns)   --->   "%FM_DDR_BUFF1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 400) nounwind" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 349 'writereq' 'FM_DDR_BUFF1_wr_req' <Predicate = (!tmp_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 350 [1/1] (1.76ns)   --->   "br label %burst.wr.header" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 350 'br' <Predicate = (!tmp_7)> <Delay = 1.76>

State 63 <SV = 28> <Delay = 2.28>
ST_63 : Operation 351 [1/1] (0.00ns)   --->   "%c4 = phi i4 [ %c_2, %3 ], [ 0, %.preheader10.preheader ]"   --->   Operation 351 'phi' 'c4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 352 [1/1] (1.30ns)   --->   "%tmp_2 = icmp ult i4 %c4, -6" [../2C_prj/lenet5/conv.cpp:108]   --->   Operation 352 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 353 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 353 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 354 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader.preheader, label %4" [../2C_prj/lenet5/conv.cpp:108]   --->   Operation 354 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i4 %c4 to i12" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 355 'zext' 'tmp_15_cast' <Predicate = (tmp_2)> <Delay = 0.00>
ST_63 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_4 = or i4 %c4, 1" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 356 'or' 'tmp_4' <Predicate = (tmp_2)> <Delay = 0.00>
ST_63 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i4 %tmp_4 to i12" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 357 'zext' 'tmp_17_cast' <Predicate = (tmp_2)> <Delay = 0.00>
ST_63 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_5 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %c4, i32 1, i32 3)" [../2C_prj/lenet5/conv.cpp:110]   --->   Operation 358 'partselect' 'tmp_5' <Predicate = (tmp_2)> <Delay = 0.00>
ST_63 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i3 %tmp_5 to i10" [../2C_prj/lenet5/conv.cpp:110]   --->   Operation 359 'zext' 'tmp_19_cast' <Predicate = (tmp_2)> <Delay = 0.00>
ST_63 : Operation 360 [1/1] (1.76ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:110]   --->   Operation 360 'br' <Predicate = (tmp_2)> <Delay = 1.76>
ST_63 : Operation 361 [1/1] (1.73ns)   --->   "%r_2 = add i4 %r3, 2" [../2C_prj/lenet5/conv.cpp:107]   --->   Operation 361 'add' 'r_2' <Predicate = (!tmp_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 362 [1/1] (0.00ns)   --->   "br label %.preheader11" [../2C_prj/lenet5/conv.cpp:107]   --->   Operation 362 'br' <Predicate = (!tmp_2)> <Delay = 0.00>

State 64 <SV = 29> <Delay = 7.39>
ST_64 : Operation 363 [1/1] (0.00ns)   --->   "%chl5 = phi i5 [ %chl_2, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 363 'phi' 'chl5' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 364 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %chl5, -16" [../2C_prj/lenet5/conv.cpp:110]   --->   Operation 364 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 365 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 365 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 366 [1/1] (1.78ns)   --->   "%chl_2 = add i5 %chl5, 1" [../2C_prj/lenet5/conv.cpp:110]   --->   Operation 366 'add' 'chl_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 367 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [../2C_prj/lenet5/conv.cpp:110]   --->   Operation 367 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i5 %chl5 to i8" [../2C_prj/lenet5/conv.cpp:110]   --->   Operation 368 'zext' 'tmp_29_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_64 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %chl5, i3 0)" [../2C_prj/lenet5/conv.cpp:110]   --->   Operation 369 'bitconcatenate' 'tmp_24' <Predicate = (!exitcond)> <Delay = 0.00>
ST_64 : Operation 370 [1/1] (0.00ns)   --->   "%p_shl22_cast = zext i8 %tmp_24 to i9" [../2C_prj/lenet5/conv.cpp:110]   --->   Operation 370 'zext' 'p_shl22_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_64 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_25 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %chl5, i1 false)" [../2C_prj/lenet5/conv.cpp:110]   --->   Operation 371 'bitconcatenate' 'tmp_25' <Predicate = (!exitcond)> <Delay = 0.00>
ST_64 : Operation 372 [1/1] (0.00ns)   --->   "%p_shl23_cast = zext i6 %tmp_25 to i9" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 372 'zext' 'p_shl23_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_64 : Operation 373 [1/1] (1.91ns)   --->   "%tmp_26 = add i9 %p_shl22_cast, %p_shl23_cast" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 373 'add' 'tmp_26' <Predicate = (!exitcond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 374 [1/1] (1.82ns)   --->   "%tmp_27 = add i9 %tmp_8_cast, %tmp_26" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 374 'add' 'tmp_27' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 375 [1/1] (1.82ns)   --->   "%tmp_38 = add i9 %tmp_cast, %tmp_26" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 375 'add' 'tmp_38' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_43 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %chl5, i2 0)" [../2C_prj/lenet5/conv.cpp:110]   --->   Operation 376 'bitconcatenate' 'tmp_43' <Predicate = (!exitcond)> <Delay = 0.00>
ST_64 : Operation 377 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i7 %tmp_43 to i8" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 377 'zext' 'p_shl17_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_64 : Operation 378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_44 = add i8 %p_shl17_cast, %tmp_29_cast" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 378 'add' 'tmp_44' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 379 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp_45 = add i8 %tmp_5_cast, %tmp_44" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 379 'add' 'tmp_45' <Predicate = (!exitcond)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_65_cast = zext i8 %tmp_45 to i10" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 380 'zext' 'tmp_65_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_64 : Operation 381 [1/1] (0.00ns)   --->   "%p_shl16_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_45, i2 0)" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 381 'bitconcatenate' 'p_shl16_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_64 : Operation 382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_46 = add i10 %p_shl16_cast, %tmp_65_cast" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 382 'add' 'tmp_46' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 383 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp_47 = add i10 %tmp_19_cast, %tmp_46" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 383 'add' 'tmp_47' <Predicate = (!exitcond)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 384 [1/1] (1.73ns)   --->   "%c_2 = add i4 %c4, 2" [../2C_prj/lenet5/conv.cpp:108]   --->   Operation 384 'add' 'c_2' <Predicate = (exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 385 [1/1] (0.00ns)   --->   "br label %.preheader10" [../2C_prj/lenet5/conv.cpp:108]   --->   Operation 385 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 65 <SV = 30> <Delay = 6.34>
ST_65 : Operation 386 [1/1] (0.00ns)   --->   "%p_shl20_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_27, i3 0)" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 386 'bitconcatenate' 'p_shl20_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_28 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_27, i1 false)" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 387 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 388 [1/1] (0.00ns)   --->   "%p_shl21_cast = zext i10 %tmp_28 to i12" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 388 'zext' 'p_shl21_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 389 [1/1] (1.54ns)   --->   "%tmp_29 = add i12 %p_shl20_cast, %p_shl21_cast" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 389 'add' 'tmp_29' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 390 [1/1] (1.54ns)   --->   "%tmp_34 = add i12 %tmp_15_cast, %tmp_29" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 390 'add' 'tmp_34' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_55_cast = zext i12 %tmp_34 to i64" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 391 'zext' 'tmp_55_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 392 [1/1] (0.00ns)   --->   "%conv2_buff_addr_1 = getelementptr [1600 x float]* @conv2_buff, i64 0, i64 %tmp_55_cast" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 392 'getelementptr' 'conv2_buff_addr_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 393 [1/1] (1.54ns)   --->   "%tmp_35 = add i12 %tmp_17_cast, %tmp_29" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 393 'add' 'tmp_35' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_56_cast = zext i12 %tmp_35 to i64" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 394 'zext' 'tmp_56_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 395 [1/1] (0.00ns)   --->   "%conv2_buff_addr_2 = getelementptr [1600 x float]* @conv2_buff, i64 0, i64 %tmp_56_cast" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 395 'getelementptr' 'conv2_buff_addr_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 396 [1/1] (0.00ns)   --->   "%p_shl18_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_38, i3 0)" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 396 'bitconcatenate' 'p_shl18_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_39 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_38, i1 false)" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 397 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 398 [1/1] (0.00ns)   --->   "%p_shl19_cast = zext i10 %tmp_39 to i12" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 398 'zext' 'p_shl19_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 399 [1/1] (1.54ns)   --->   "%tmp_40 = add i12 %p_shl18_cast, %p_shl19_cast" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 399 'add' 'tmp_40' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 400 [1/1] (1.54ns)   --->   "%tmp_41 = add i12 %tmp_15_cast, %tmp_40" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 400 'add' 'tmp_41' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 401 [1/1] (1.54ns)   --->   "%tmp_42 = add i12 %tmp_17_cast, %tmp_40" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 401 'add' 'tmp_42' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 402 [2/2] (3.25ns)   --->   "%conv2_buff_load_1 = load float* %conv2_buff_addr_1, align 8" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 402 'load' 'conv2_buff_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_65 : Operation 403 [2/2] (3.25ns)   --->   "%conv2_buff_load_2 = load float* %conv2_buff_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 403 'load' 'conv2_buff_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 66 <SV = 31> <Delay = 3.25>
ST_66 : Operation 404 [1/2] (3.25ns)   --->   "%conv2_buff_load_1 = load float* %conv2_buff_addr_1, align 8" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 404 'load' 'conv2_buff_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_66 : Operation 405 [1/2] (3.25ns)   --->   "%conv2_buff_load_2 = load float* %conv2_buff_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 405 'load' 'conv2_buff_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 67 <SV = 32> <Delay = 8.39>
ST_67 : Operation 406 [5/5] (8.39ns)   --->   "%tmp_30 = fadd float %conv2_buff_load_1, %conv2_buff_load_2" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 406 'fadd' 'tmp_30' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 33> <Delay = 7.25>
ST_68 : Operation 407 [4/5] (7.25ns)   --->   "%tmp_30 = fadd float %conv2_buff_load_1, %conv2_buff_load_2" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 407 'fadd' 'tmp_30' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 34> <Delay = 7.25>
ST_69 : Operation 408 [3/5] (7.25ns)   --->   "%tmp_30 = fadd float %conv2_buff_load_1, %conv2_buff_load_2" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 408 'fadd' 'tmp_30' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 35> <Delay = 7.25>
ST_70 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_61_cast = zext i12 %tmp_41 to i64" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 409 'zext' 'tmp_61_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 410 [1/1] (0.00ns)   --->   "%conv2_buff_addr_3 = getelementptr [1600 x float]* @conv2_buff, i64 0, i64 %tmp_61_cast" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 410 'getelementptr' 'conv2_buff_addr_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 411 [2/5] (7.25ns)   --->   "%tmp_30 = fadd float %conv2_buff_load_1, %conv2_buff_load_2" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 411 'fadd' 'tmp_30' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 412 [2/2] (3.25ns)   --->   "%conv2_buff_load_3 = load float* %conv2_buff_addr_3, align 8" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 412 'load' 'conv2_buff_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 71 <SV = 36> <Delay = 7.25>
ST_71 : Operation 413 [1/5] (7.25ns)   --->   "%tmp_30 = fadd float %conv2_buff_load_1, %conv2_buff_load_2" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 413 'fadd' 'tmp_30' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 414 [1/2] (3.25ns)   --->   "%conv2_buff_load_3 = load float* %conv2_buff_addr_3, align 8" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 414 'load' 'conv2_buff_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 72 <SV = 37> <Delay = 8.39>
ST_72 : Operation 415 [5/5] (8.39ns)   --->   "%tmp_31 = fadd float %tmp_30, %conv2_buff_load_3" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 415 'fadd' 'tmp_31' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 38> <Delay = 7.25>
ST_73 : Operation 416 [4/5] (7.25ns)   --->   "%tmp_31 = fadd float %tmp_30, %conv2_buff_load_3" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 416 'fadd' 'tmp_31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 39> <Delay = 7.25>
ST_74 : Operation 417 [3/5] (7.25ns)   --->   "%tmp_31 = fadd float %tmp_30, %conv2_buff_load_3" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 417 'fadd' 'tmp_31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 40> <Delay = 7.25>
ST_75 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_62_cast = zext i12 %tmp_42 to i64" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 418 'zext' 'tmp_62_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 419 [1/1] (0.00ns)   --->   "%conv2_buff_addr_4 = getelementptr [1600 x float]* @conv2_buff, i64 0, i64 %tmp_62_cast" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 419 'getelementptr' 'conv2_buff_addr_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 420 [2/5] (7.25ns)   --->   "%tmp_31 = fadd float %tmp_30, %conv2_buff_load_3" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 420 'fadd' 'tmp_31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 421 [2/2] (3.25ns)   --->   "%conv2_buff_load_4 = load float* %conv2_buff_addr_4, align 4" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 421 'load' 'conv2_buff_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 76 <SV = 41> <Delay = 7.25>
ST_76 : Operation 422 [1/5] (7.25ns)   --->   "%tmp_31 = fadd float %tmp_30, %conv2_buff_load_3" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 422 'fadd' 'tmp_31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 423 [1/2] (3.25ns)   --->   "%conv2_buff_load_4 = load float* %conv2_buff_addr_4, align 4" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 423 'load' 'conv2_buff_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 77 <SV = 42> <Delay = 8.39>
ST_77 : Operation 424 [5/5] (8.39ns)   --->   "%tmp_32 = fadd float %tmp_31, %conv2_buff_load_4" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 424 'fadd' 'tmp_32' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 43> <Delay = 7.25>
ST_78 : Operation 425 [4/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_31, %conv2_buff_load_4" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 425 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 44> <Delay = 7.25>
ST_79 : Operation 426 [3/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_31, %conv2_buff_load_4" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 426 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 45> <Delay = 7.25>
ST_80 : Operation 427 [2/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_31, %conv2_buff_load_4" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 427 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 46> <Delay = 7.25>
ST_81 : Operation 428 [1/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_31, %conv2_buff_load_4" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 428 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 47> <Delay = 5.70>
ST_82 : Operation 429 [4/4] (5.70ns)   --->   "%tmp_33 = fmul float %tmp_32, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 429 'fmul' 'tmp_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 48> <Delay = 5.70>
ST_83 : Operation 430 [3/4] (5.70ns)   --->   "%tmp_33 = fmul float %tmp_32, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 430 'fmul' 'tmp_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 49> <Delay = 5.70>
ST_84 : Operation 431 [2/4] (5.70ns)   --->   "%tmp_33 = fmul float %tmp_32, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 431 'fmul' 'tmp_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 50> <Delay = 5.70>
ST_85 : Operation 432 [1/4] (5.70ns)   --->   "%tmp_33 = fmul float %tmp_32, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 432 'fmul' 'tmp_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 51> <Delay = 3.25>
ST_86 : Operation 433 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str8) nounwind" [../2C_prj/lenet5/conv.cpp:110]   --->   Operation 433 'specloopname' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_68_cast = zext i10 %tmp_47 to i64" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 434 'zext' 'tmp_68_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 435 [1/1] (0.00ns)   --->   "%conv_out2_addr = getelementptr [400 x float]* @conv_out2, i64 0, i64 %tmp_68_cast" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 435 'getelementptr' 'conv_out2_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 436 [1/1] (3.25ns)   --->   "store float %tmp_33, float* %conv_out2_addr, align 4" [../2C_prj/lenet5/conv.cpp:111]   --->   Operation 436 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_86 : Operation 437 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:110]   --->   Operation 437 'br' <Predicate = true> <Delay = 0.00>

State 87 <SV = 28> <Delay = 3.25>
ST_87 : Operation 438 [1/1] (0.00ns)   --->   "%indvar6 = phi i9 [ %indvar_next3, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 438 'phi' 'indvar6' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 439 [1/1] (1.66ns)   --->   "%exitcond13 = icmp eq i9 %indvar6, -112" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 439 'icmp' 'exitcond13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 440 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 440 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 441 [1/1] (1.82ns)   --->   "%indvar_next3 = add i9 %indvar6, 1" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 441 'add' 'indvar_next3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 442 [1/1] (0.00ns)   --->   "br i1 %exitcond13, label %memcpy.tail, label %burst.wr.body" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 442 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 443 [1/1] (0.00ns)   --->   "%indvar7 = zext i9 %indvar6 to i64" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 443 'zext' 'indvar7' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_87 : Operation 444 [1/1] (0.00ns)   --->   "%conv_out2_addr_1 = getelementptr [400 x float]* @conv_out2, i64 0, i64 %indvar7" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 444 'getelementptr' 'conv_out2_addr_1' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_87 : Operation 445 [2/2] (3.25ns)   --->   "%conv_out2_load = load float* %conv_out2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 445 'load' 'conv_out2_load' <Predicate = (!exitcond13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 88 <SV = 29> <Delay = 3.25>
ST_88 : Operation 446 [1/2] (3.25ns)   --->   "%conv_out2_load = load float* %conv_out2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 446 'load' 'conv_out2_load' <Predicate = (!exitcond13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 89 <SV = 30> <Delay = 8.75>
ST_89 : Operation 447 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 447 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_89 : Operation 448 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 448 'specpipeline' 'empty_30' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_89 : Operation 449 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_FM_DDR_BUF_1)" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 449 'specloopname' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_89 : Operation 450 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %FM_DDR_BUFF1, float %conv_out2_load, i4 -1) nounwind" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 450 'write' <Predicate = (!exitcond13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 451 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 451 'specregionend' 'burstwrite_rend' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_89 : Operation 452 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 452 'br' <Predicate = (!exitcond13)> <Delay = 0.00>

State 90 <SV = 29> <Delay = 8.75>
ST_90 : Operation 453 [5/5] (8.75ns)   --->   "%FM_DDR_BUFF1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 453 'writeresp' 'FM_DDR_BUFF1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 30> <Delay = 8.75>
ST_91 : Operation 454 [4/5] (8.75ns)   --->   "%FM_DDR_BUFF1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 454 'writeresp' 'FM_DDR_BUFF1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 31> <Delay = 8.75>
ST_92 : Operation 455 [3/5] (8.75ns)   --->   "%FM_DDR_BUFF1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 455 'writeresp' 'FM_DDR_BUFF1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 32> <Delay = 8.75>
ST_93 : Operation 456 [2/5] (8.75ns)   --->   "%FM_DDR_BUFF1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 456 'writeresp' 'FM_DDR_BUFF1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 33> <Delay = 8.75>
ST_94 : Operation 457 [1/5] (8.75ns)   --->   "%FM_DDR_BUFF1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind" [../2C_prj/lenet5/conv.cpp:115]   --->   Operation 457 'writeresp' 'FM_DDR_BUFF1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 458 [1/1] (0.00ns)   --->   "ret void" [../2C_prj/lenet5/conv.cpp:116]   --->   Operation 458 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FM_DDR_BUFF1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ FM_DDR_BUFF2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ WEIGHT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ BIAS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B_CONV2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_buff]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_out2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
BIAS_addr            (getelementptr    ) [ 00111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_102         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_103         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_104         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_105         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_addr_rd_req     (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_107         (br               ) [ 00000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar               (phi              ) [ 00000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond10           (icmp             ) [ 00000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next          (add              ) [ 00000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_112         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_addr_read       (read             ) [ 00000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin     (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_12             (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_116         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar2              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B_CONV2_addr_1       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_119         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend       (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_121         (br               ) [ 00000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
FM_DDR_BUFF2_rd_req  (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_129         (br               ) [ 00000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000]
indvar1              (phi              ) [ 00000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond11           (icmp             ) [ 00000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000]
empty_13             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next1         (add              ) [ 00000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_134         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
FM_DDR_BUFF2_read    (read             ) [ 00000000000000000010100000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin1    (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_14             (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_138         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar3              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_out1_addr_1     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_141         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend28     (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_143         (br               ) [ 00000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000]
WEIGHT_addr          (getelementptr    ) [ 00000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000]
WEIGHT_addr_rd_req   (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_152         (br               ) [ 00000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000]
indvar4              (phi              ) [ 00000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000]
exitcond12           (icmp             ) [ 00000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000]
empty_15             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next2         (add              ) [ 00000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000]
StgValue_157         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
WEIGHT_addr_read     (read             ) [ 00000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin2    (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_16             (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_161         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
W_CONV2_addr_1       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_164         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend42     (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_166         (br               ) [ 00000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000]
StgValue_167         (br               ) [ 00000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000]
kr                   (phi              ) [ 00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
kr_cast              (zext             ) [ 00000000000000000000000000000000011111111111111111000000000000000000000000000000000000000000000]
exitcond9            (icmp             ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
empty_17             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
kr_1                 (add              ) [ 00000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000]
StgValue_173         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                (zext             ) [ 00000000000000000000000000000000011111111111111111000000000000000000000000000000000000000000000]
StgValue_175         (br               ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
StgValue_176         (br               ) [ 00000000000000000000000000000000111111111111111111111111111111000000000000000000000000000000000]
kc                   (phi              ) [ 00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
kc_cast              (zext             ) [ 00000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000]
exitcond8            (icmp             ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
empty_18             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
kc_1                 (add              ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
StgValue_182         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_cast           (zext             ) [ 00000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000]
StgValue_184         (br               ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
StgValue_185         (br               ) [ 00000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000]
r                    (phi              ) [ 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
exitcond7            (icmp             ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
empty_19             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_3                  (add              ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
StgValue_190         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12_cast          (zext             ) [ 00000000000000000000000000000000000111111111111111000000000000000000000000000000000000000000000]
tmp_13_cast          (zext             ) [ 00000000000000000000000000000000000111111111111111000000000000000000000000000000000000000000000]
StgValue_194         (br               ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
StgValue_195         (br               ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
c                    (phi              ) [ 00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
exitcond6            (icmp             ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
empty_20             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_3                  (add              ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
StgValue_200         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26_cast          (zext             ) [ 00000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000]
tmp_27_cast          (zext             ) [ 00000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000]
StgValue_204         (br               ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
StgValue_205         (br               ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
chl_out              (phi              ) [ 00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
exitcond5            (icmp             ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
empty_21             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
chl_out_1            (add              ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
StgValue_210         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_48               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl4_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_49               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl5_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_50               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_71_cast          (sext             ) [ 00000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000000]
tmp_51               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_52               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl_cast           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_53               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl1_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_54               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_55               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_79_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_buff_addr_5    (getelementptr    ) [ 00000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000000]
StgValue_226         (br               ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
StgValue_227         (br               ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
chl_in               (phi              ) [ 00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
exitcond4            (icmp             ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
empty_22             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
chl_in_1             (add              ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
StgValue_232         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_35_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_56               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_80_cast          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_57               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl                (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_58               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_59               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_60               (trunc            ) [ 00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
tmp_61               (trunc            ) [ 00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
tmp_64               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl8_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_65               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl9_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_66               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_89_cast          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_67               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_68               (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl6_cast          (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_69               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl7_cast          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_70               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_71               (add              ) [ 00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
StgValue_255         (br               ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
p_shl10_cast         (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_62               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_63               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_86_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
W_CONV2_addr         (getelementptr    ) [ 00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
tmp_94_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_out1_addr       (getelementptr    ) [ 00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
conv_out1_load       (load             ) [ 00000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000]
W_CONV2_load         (load             ) [ 00000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000]
tmp_36               (fmul             ) [ 00000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000]
conv2_buff_load_5    (load             ) [ 00000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000]
tmp_37               (fadd             ) [ 00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
StgValue_278         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_279         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_280         (br               ) [ 00000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
r1                   (phi              ) [ 00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
exitcond3            (icmp             ) [ 00000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
empty_23             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_1                  (add              ) [ 00000000000000000000000000000000100000000000000000111111111111000000000000000000000000000000000]
StgValue_285         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_cast           (zext             ) [ 00000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000]
StgValue_287         (br               ) [ 00000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
StgValue_288         (br               ) [ 00000000000000000000000000000000000000000000000000111111111111111111111111111111111111100000000]
c2                   (phi              ) [ 00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
exitcond2            (icmp             ) [ 00000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
empty_24             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_1                  (add              ) [ 00000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
StgValue_293         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000]
StgValue_295         (br               ) [ 00000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
StgValue_296         (br               ) [ 00000000000000000000000000000000100000000000000000111111111111000000000000000000000000000000000]
chl                  (phi              ) [ 00000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000]
exitcond1            (icmp             ) [ 00000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
empty_25             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
chl_1                (add              ) [ 00000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
StgValue_301         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl14_cast         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl15_cast         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl12_cast         (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl13_cast         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_42_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_buff_addr      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000]
StgValue_315         (br               ) [ 00000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
tmp_6                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B_CONV2_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
conv2_buff_load      (load             ) [ 00000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
B_CONV2_load         (load             ) [ 00000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
tmp_16               (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
tmp_23_to_int        (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17               (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18               (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs               (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs               (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20               (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21               (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22               (select           ) [ 00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000]
StgValue_336         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_337         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_338         (br               ) [ 00000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
r3                   (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
tmp_7                (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111111111111111100000]
empty_26             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_342         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8_cast           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000011111111111111111111111100000000]
tmp_9                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_cast             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000011111111111111111111111100000000]
tmp                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_cast           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000011111111111111111111111100000000]
StgValue_348         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
FM_DDR_BUFF1_wr_req  (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_350         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111111111111111100000]
c4                   (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000011111111111111111111111100000000]
tmp_2                (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
empty_27             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_354         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000001111111111111111111111100000000]
tmp_4                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000001111111111111111111111100000000]
tmp_5                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000001111111111111111111111100000000]
StgValue_360         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
r_2                  (add              ) [ 00000000000000000000000000000000000000000000000000100000000000111111111111111111111111100000000]
StgValue_362         (br               ) [ 00000000000000000000000000000000000000000000000000100000000000111111111111111111111111100000000]
chl5                 (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
exitcond             (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
empty_28             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
chl_2                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
StgValue_367         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl22_cast         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl23_cast         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000]
tmp_38               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000]
tmp_43               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl17_cast         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_44               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_45               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_65_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl16_cast         (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_46               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_47               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000111111111111111111111100000000]
c_2                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
StgValue_385         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
p_shl20_cast         (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl21_cast         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_55_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_buff_addr_1    (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
tmp_35               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_56_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_buff_addr_2    (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
p_shl18_cast         (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_39               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl19_cast         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_40               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_41               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000]
tmp_42               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000000]
conv2_buff_load_1    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000]
conv2_buff_load_2    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000]
tmp_61_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_buff_addr_3    (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
tmp_30               (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000]
conv2_buff_load_3    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000]
tmp_62_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_buff_addr_4    (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
tmp_31               (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000]
conv2_buff_load_4    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000]
tmp_32               (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000]
tmp_33               (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
StgValue_433         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_68_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_out2_addr       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_436         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_437         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
indvar6              (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
exitcond13           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000]
empty_29             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next3         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000100000000000000000000000011100000]
StgValue_442         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar7              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_out2_addr_1     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000]
conv_out2_load       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000]
burstwrite_rbegin    (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_30             (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_449         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_450         (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstwrite_rend      (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_452         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000100000000000000000000000011100000]
FM_DDR_BUFF1_wr_resp (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_458         (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FM_DDR_BUFF1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FM_DDR_BUFF1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FM_DDR_BUFF2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FM_DDR_BUFF2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="WEIGHT">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="BIAS">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BIAS"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_CONV2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_out1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="W_CONV2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv2_buff">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_out2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_B_CONV2_OC"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_conv_out1_s"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_W_CONV2_OC"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_FM_DDR_BUF_1"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="190" class="1004" name="grp_readreq_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="BIAS_addr_rd_req/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="BIAS_addr_read_read_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="8"/>
<pin id="200" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BIAS_addr_read/9 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_readreq_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="12" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="FM_DDR_BUFF2_rd_req/11 "/>
</bind>
</comp>

<comp id="210" class="1004" name="FM_DDR_BUFF2_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FM_DDR_BUFF2_read/19 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_readreq_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="13" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="WEIGHT_addr_rd_req/21 "/>
</bind>
</comp>

<comp id="223" class="1004" name="WEIGHT_addr_read_read_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="8"/>
<pin id="226" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WEIGHT_addr_read/29 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_writeresp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="FM_DDR_BUFF1_wr_req/62 FM_DDR_BUFF1_wr_resp/90 "/>
</bind>
</comp>

<comp id="236" class="1004" name="StgValue_450_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="1"/>
<pin id="240" dir="0" index="3" bw="1" slack="0"/>
<pin id="241" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_450/89 "/>
</bind>
</comp>

<comp id="246" class="1004" name="B_CONV2_addr_1_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_CONV2_addr_1/10 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="1"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_119/10 B_CONV2_load/53 "/>
</bind>
</comp>

<comp id="259" class="1004" name="conv_out1_addr_1_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="11" slack="0"/>
<pin id="263" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out1_addr_1/20 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="11" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_141/20 conv_out1_load/38 "/>
</bind>
</comp>

<comp id="272" class="1004" name="W_CONV2_addr_1_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="12" slack="0"/>
<pin id="276" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_CONV2_addr_1/30 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_164/30 W_CONV2_load/38 "/>
</bind>
</comp>

<comp id="285" class="1004" name="conv2_buff_addr_5_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="12" slack="0"/>
<pin id="289" dir="1" index="3" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_buff_addr_5/36 "/>
</bind>
</comp>

<comp id="292" class="1004" name="W_CONV2_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="13" slack="0"/>
<pin id="296" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_CONV2_addr/38 "/>
</bind>
</comp>

<comp id="299" class="1004" name="conv_out1_addr_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="12" slack="0"/>
<pin id="303" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out1_addr/38 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="0" index="2" bw="0" slack="0"/>
<pin id="343" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="344" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="1"/>
<pin id="346" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="conv2_buff_load_5/42 StgValue_279/49 conv2_buff_load/53 StgValue_337/61 conv2_buff_load_1/65 conv2_buff_load_2/65 conv2_buff_load_3/70 conv2_buff_load_4/75 "/>
</bind>
</comp>

<comp id="313" class="1004" name="conv2_buff_addr_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="12" slack="0"/>
<pin id="317" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_buff_addr/52 "/>
</bind>
</comp>

<comp id="320" class="1004" name="B_CONV2_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="5" slack="0"/>
<pin id="324" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_CONV2_addr/53 "/>
</bind>
</comp>

<comp id="328" class="1004" name="conv2_buff_addr_1_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="12" slack="0"/>
<pin id="332" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_buff_addr_1/65 "/>
</bind>
</comp>

<comp id="335" class="1004" name="conv2_buff_addr_2_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="12" slack="0"/>
<pin id="339" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_buff_addr_2/65 "/>
</bind>
</comp>

<comp id="348" class="1004" name="conv2_buff_addr_3_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="12" slack="0"/>
<pin id="352" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_buff_addr_3/70 "/>
</bind>
</comp>

<comp id="356" class="1004" name="conv2_buff_addr_4_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="12" slack="0"/>
<pin id="360" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_buff_addr_4/75 "/>
</bind>
</comp>

<comp id="364" class="1004" name="conv_out2_addr_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="10" slack="0"/>
<pin id="368" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out2_addr/86 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="1"/>
<pin id="374" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_436/86 conv_out2_load/87 "/>
</bind>
</comp>

<comp id="377" class="1004" name="conv_out2_addr_1_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="9" slack="0"/>
<pin id="381" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out2_addr_1/87 "/>
</bind>
</comp>

<comp id="385" class="1005" name="indvar_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="1"/>
<pin id="387" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="indvar_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="5" slack="0"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/8 "/>
</bind>
</comp>

<comp id="397" class="1005" name="indvar1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="11" slack="1"/>
<pin id="399" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar1 (phireg) "/>
</bind>
</comp>

<comp id="401" class="1004" name="indvar1_phi_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="0"/>
<pin id="403" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="1" slack="1"/>
<pin id="405" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar1/18 "/>
</bind>
</comp>

<comp id="409" class="1005" name="indvar4_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="12" slack="1"/>
<pin id="411" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar4 (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="indvar4_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="12" slack="0"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar4/28 "/>
</bind>
</comp>

<comp id="421" class="1005" name="kr_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="1"/>
<pin id="423" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kr (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="kr_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="0"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="1" slack="1"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kr/32 "/>
</bind>
</comp>

<comp id="432" class="1005" name="kc_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="1"/>
<pin id="434" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kc (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="kc_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="3" slack="0"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kc/33 "/>
</bind>
</comp>

<comp id="443" class="1005" name="r_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="1"/>
<pin id="445" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="r_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="4" slack="0"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/34 "/>
</bind>
</comp>

<comp id="454" class="1005" name="c_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="1"/>
<pin id="456" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="c_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="4" slack="0"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/35 "/>
</bind>
</comp>

<comp id="465" class="1005" name="chl_out_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="1"/>
<pin id="467" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="chl_out (phireg) "/>
</bind>
</comp>

<comp id="469" class="1004" name="chl_out_phi_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="5" slack="0"/>
<pin id="473" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="chl_out/36 "/>
</bind>
</comp>

<comp id="476" class="1005" name="chl_in_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="1"/>
<pin id="478" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="chl_in (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="chl_in_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="0"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="1" slack="1"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="chl_in/37 "/>
</bind>
</comp>

<comp id="487" class="1005" name="r1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="1"/>
<pin id="489" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r1 (phireg) "/>
</bind>
</comp>

<comp id="491" class="1004" name="r1_phi_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="1" slack="1"/>
<pin id="495" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r1/50 "/>
</bind>
</comp>

<comp id="498" class="1005" name="c2_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="1"/>
<pin id="500" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c2 (phireg) "/>
</bind>
</comp>

<comp id="502" class="1004" name="c2_phi_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="4" slack="0"/>
<pin id="506" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2/51 "/>
</bind>
</comp>

<comp id="509" class="1005" name="chl_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="1"/>
<pin id="511" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="chl (phireg) "/>
</bind>
</comp>

<comp id="513" class="1004" name="chl_phi_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="0"/>
<pin id="515" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="516" dir="0" index="2" bw="1" slack="1"/>
<pin id="517" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="chl/52 "/>
</bind>
</comp>

<comp id="521" class="1005" name="r3_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="1"/>
<pin id="523" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r3 (phireg) "/>
</bind>
</comp>

<comp id="525" class="1004" name="r3_phi_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="1"/>
<pin id="527" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="528" dir="0" index="2" bw="1" slack="1"/>
<pin id="529" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="530" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r3/62 "/>
</bind>
</comp>

<comp id="533" class="1005" name="c4_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="1"/>
<pin id="535" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4 (phireg) "/>
</bind>
</comp>

<comp id="537" class="1004" name="c4_phi_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="1"/>
<pin id="539" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="2" bw="1" slack="1"/>
<pin id="541" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4/63 "/>
</bind>
</comp>

<comp id="545" class="1005" name="chl5_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="1"/>
<pin id="547" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="chl5 (phireg) "/>
</bind>
</comp>

<comp id="549" class="1004" name="chl5_phi_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="0"/>
<pin id="551" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="552" dir="0" index="2" bw="1" slack="1"/>
<pin id="553" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="chl5/64 "/>
</bind>
</comp>

<comp id="556" class="1005" name="indvar6_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="9" slack="1"/>
<pin id="558" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar6 (phireg) "/>
</bind>
</comp>

<comp id="560" class="1004" name="indvar6_phi_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="9" slack="0"/>
<pin id="562" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="563" dir="0" index="2" bw="1" slack="1"/>
<pin id="564" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="565" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar6/87 "/>
</bind>
</comp>

<comp id="567" class="1004" name="grp_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="0" index="1" bw="32" slack="1"/>
<pin id="570" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_37/44 tmp_16/55 tmp_30/67 tmp_31/72 tmp_32/77 "/>
</bind>
</comp>

<comp id="571" class="1004" name="grp_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_36/40 tmp_33/82 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_20_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_20/60 "/>
</bind>
</comp>

<comp id="581" class="1005" name="reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 tmp_33 "/>
</bind>
</comp>

<comp id="587" class="1005" name="reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2_buff_load_5 conv2_buff_load conv2_buff_load_1 conv2_buff_load_3 conv2_buff_load_4 "/>
</bind>
</comp>

<comp id="594" class="1005" name="reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 tmp_16 tmp_30 tmp_31 tmp_32 "/>
</bind>
</comp>

<comp id="602" class="1004" name="BIAS_addr_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="4" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BIAS_addr/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="exitcond10_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="0"/>
<pin id="611" dir="0" index="1" bw="5" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10/8 "/>
</bind>
</comp>

<comp id="615" class="1004" name="indvar_next_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/8 "/>
</bind>
</comp>

<comp id="621" class="1004" name="indvar2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="2"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar2/10 "/>
</bind>
</comp>

<comp id="626" class="1004" name="exitcond11_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="11" slack="0"/>
<pin id="628" dir="0" index="1" bw="11" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond11/18 "/>
</bind>
</comp>

<comp id="632" class="1004" name="indvar_next1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="11" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next1/18 "/>
</bind>
</comp>

<comp id="638" class="1004" name="indvar3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="11" slack="2"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar3/20 "/>
</bind>
</comp>

<comp id="643" class="1004" name="WEIGHT_addr_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="9" slack="0"/>
<pin id="646" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT_addr/21 "/>
</bind>
</comp>

<comp id="650" class="1004" name="exitcond12_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="12" slack="0"/>
<pin id="652" dir="0" index="1" bw="12" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond12/28 "/>
</bind>
</comp>

<comp id="656" class="1004" name="indvar_next2_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="12" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next2/28 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="12" slack="2"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/30 "/>
</bind>
</comp>

<comp id="667" class="1004" name="kr_cast_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="0"/>
<pin id="669" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kr_cast/32 "/>
</bind>
</comp>

<comp id="671" class="1004" name="exitcond9_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="3" slack="0"/>
<pin id="673" dir="0" index="1" bw="3" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/32 "/>
</bind>
</comp>

<comp id="677" class="1004" name="kr_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="3" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kr_1/32 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_3_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="3" slack="0"/>
<pin id="685" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/32 "/>
</bind>
</comp>

<comp id="687" class="1004" name="kc_cast_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="0"/>
<pin id="689" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kc_cast/33 "/>
</bind>
</comp>

<comp id="691" class="1004" name="exitcond8_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="0"/>
<pin id="693" dir="0" index="1" bw="3" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/33 "/>
</bind>
</comp>

<comp id="697" class="1004" name="kc_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="3" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kc_1/33 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_6_cast_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="3" slack="0"/>
<pin id="705" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/33 "/>
</bind>
</comp>

<comp id="707" class="1004" name="exitcond7_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="4" slack="0"/>
<pin id="709" dir="0" index="1" bw="4" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/34 "/>
</bind>
</comp>

<comp id="713" class="1004" name="r_3_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="4" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_3/34 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_s_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="4" slack="0"/>
<pin id="721" dir="0" index="1" bw="3" slack="2"/>
<pin id="722" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/34 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_12_cast_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="4" slack="0"/>
<pin id="726" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/34 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_13_cast_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="0"/>
<pin id="730" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/34 "/>
</bind>
</comp>

<comp id="732" class="1004" name="exitcond6_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="4" slack="0"/>
<pin id="734" dir="0" index="1" bw="4" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/35 "/>
</bind>
</comp>

<comp id="738" class="1004" name="c_3_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="4" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3/35 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_23_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="4" slack="0"/>
<pin id="746" dir="0" index="1" bw="3" slack="2"/>
<pin id="747" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/35 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_26_cast_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="4" slack="0"/>
<pin id="751" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/35 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_27_cast_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="4" slack="0"/>
<pin id="755" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/35 "/>
</bind>
</comp>

<comp id="757" class="1004" name="exitcond5_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="0"/>
<pin id="759" dir="0" index="1" bw="5" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/36 "/>
</bind>
</comp>

<comp id="763" class="1004" name="chl_out_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="5" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="chl_out_1/36 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_48_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="0" index="1" bw="5" slack="0"/>
<pin id="772" dir="0" index="2" bw="1" slack="0"/>
<pin id="773" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_48/36 "/>
</bind>
</comp>

<comp id="777" class="1004" name="p_shl4_cast_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="0"/>
<pin id="779" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/36 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_49_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="6" slack="0"/>
<pin id="783" dir="0" index="1" bw="5" slack="0"/>
<pin id="784" dir="0" index="2" bw="1" slack="0"/>
<pin id="785" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/36 "/>
</bind>
</comp>

<comp id="789" class="1004" name="p_shl5_cast_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="6" slack="0"/>
<pin id="791" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/36 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_50_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="0"/>
<pin id="795" dir="0" index="1" bw="6" slack="0"/>
<pin id="796" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_50/36 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_71_cast_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="9" slack="0"/>
<pin id="801" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_71_cast/36 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_51_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="0" index="1" bw="6" slack="0"/>
<pin id="806" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/36 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_52_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="4" slack="2"/>
<pin id="811" dir="0" index="1" bw="9" slack="0"/>
<pin id="812" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_52/36 "/>
</bind>
</comp>

<comp id="814" class="1004" name="p_shl_cast_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="12" slack="0"/>
<pin id="816" dir="0" index="1" bw="9" slack="0"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/36 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_53_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="10" slack="0"/>
<pin id="824" dir="0" index="1" bw="9" slack="0"/>
<pin id="825" dir="0" index="2" bw="1" slack="0"/>
<pin id="826" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/36 "/>
</bind>
</comp>

<comp id="830" class="1004" name="p_shl1_cast_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="10" slack="0"/>
<pin id="832" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/36 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_54_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="12" slack="0"/>
<pin id="836" dir="0" index="1" bw="10" slack="0"/>
<pin id="837" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_54/36 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_55_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="4" slack="1"/>
<pin id="842" dir="0" index="1" bw="12" slack="0"/>
<pin id="843" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_55/36 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_79_cast_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="12" slack="0"/>
<pin id="847" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_79_cast/36 "/>
</bind>
</comp>

<comp id="850" class="1004" name="exitcond4_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="3" slack="0"/>
<pin id="852" dir="0" index="1" bw="2" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/37 "/>
</bind>
</comp>

<comp id="856" class="1004" name="chl_in_1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="3" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="chl_in_1/37 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_35_cast_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="3" slack="0"/>
<pin id="864" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast/37 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_56_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="9" slack="1"/>
<pin id="868" dir="0" index="1" bw="3" slack="0"/>
<pin id="869" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/37 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_80_cast_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="10" slack="0"/>
<pin id="873" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_80_cast/37 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_57_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="12" slack="0"/>
<pin id="877" dir="0" index="1" bw="10" slack="0"/>
<pin id="878" dir="0" index="2" bw="1" slack="0"/>
<pin id="879" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_57/37 "/>
</bind>
</comp>

<comp id="883" class="1004" name="p_shl_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="12" slack="0"/>
<pin id="885" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl/37 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_58_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="10" slack="0"/>
<pin id="889" dir="0" index="1" bw="12" slack="0"/>
<pin id="890" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/37 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_59_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="13" slack="0"/>
<pin id="895" dir="0" index="1" bw="3" slack="5"/>
<pin id="896" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_59/37 "/>
</bind>
</comp>

<comp id="898" class="1004" name="tmp_60_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="15" slack="0"/>
<pin id="900" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_60/37 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_61_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="15" slack="0"/>
<pin id="904" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/37 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_64_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="7" slack="0"/>
<pin id="908" dir="0" index="1" bw="3" slack="0"/>
<pin id="909" dir="0" index="2" bw="1" slack="0"/>
<pin id="910" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_64/37 "/>
</bind>
</comp>

<comp id="914" class="1004" name="p_shl8_cast_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="7" slack="0"/>
<pin id="916" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/37 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_65_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="4" slack="0"/>
<pin id="920" dir="0" index="1" bw="3" slack="0"/>
<pin id="921" dir="0" index="2" bw="1" slack="0"/>
<pin id="922" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_65/37 "/>
</bind>
</comp>

<comp id="926" class="1004" name="p_shl9_cast_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="4" slack="0"/>
<pin id="928" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/37 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_66_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="7" slack="0"/>
<pin id="932" dir="0" index="1" bw="4" slack="0"/>
<pin id="933" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_66/37 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp_89_cast_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="0"/>
<pin id="938" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_89_cast/37 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_67_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="0"/>
<pin id="942" dir="0" index="1" bw="4" slack="3"/>
<pin id="943" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_67/37 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_68_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="9" slack="0"/>
<pin id="947" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/37 "/>
</bind>
</comp>

<comp id="949" class="1004" name="p_shl6_cast_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="12" slack="0"/>
<pin id="951" dir="0" index="1" bw="8" slack="0"/>
<pin id="952" dir="0" index="2" bw="1" slack="0"/>
<pin id="953" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/37 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_69_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="10" slack="0"/>
<pin id="959" dir="0" index="1" bw="9" slack="0"/>
<pin id="960" dir="0" index="2" bw="1" slack="0"/>
<pin id="961" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69/37 "/>
</bind>
</comp>

<comp id="965" class="1004" name="p_shl7_cast_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="10" slack="0"/>
<pin id="967" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl7_cast/37 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp_70_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="12" slack="0"/>
<pin id="971" dir="0" index="1" bw="10" slack="0"/>
<pin id="972" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_70/37 "/>
</bind>
</comp>

<comp id="975" class="1004" name="tmp_71_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="12" slack="0"/>
<pin id="977" dir="0" index="1" bw="4" slack="2"/>
<pin id="978" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_71/37 "/>
</bind>
</comp>

<comp id="980" class="1004" name="p_shl10_cast_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="13" slack="0"/>
<pin id="982" dir="0" index="1" bw="11" slack="1"/>
<pin id="983" dir="0" index="2" bw="1" slack="0"/>
<pin id="984" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10_cast/38 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_62_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="13" slack="1"/>
<pin id="989" dir="0" index="1" bw="13" slack="0"/>
<pin id="990" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_62/38 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_63_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="13" slack="0"/>
<pin id="994" dir="0" index="1" bw="3" slack="5"/>
<pin id="995" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_63/38 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_86_cast_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="13" slack="0"/>
<pin id="999" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_86_cast/38 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp_94_cast_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="12" slack="1"/>
<pin id="1004" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_94_cast/38 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="exitcond3_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="4" slack="0"/>
<pin id="1008" dir="0" index="1" bw="4" slack="0"/>
<pin id="1009" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/50 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="r_1_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="4" slack="0"/>
<pin id="1014" dir="0" index="1" bw="1" slack="0"/>
<pin id="1015" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/50 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="tmp_4_cast_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="4" slack="0"/>
<pin id="1020" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/50 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="exitcond2_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="4" slack="0"/>
<pin id="1024" dir="0" index="1" bw="4" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/51 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="c_1_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="4" slack="0"/>
<pin id="1030" dir="0" index="1" bw="1" slack="0"/>
<pin id="1031" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/51 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_10_cast_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="4" slack="0"/>
<pin id="1036" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/51 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="exitcond1_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="5" slack="0"/>
<pin id="1040" dir="0" index="1" bw="5" slack="0"/>
<pin id="1041" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/52 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="chl_1_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="5" slack="0"/>
<pin id="1046" dir="0" index="1" bw="1" slack="0"/>
<pin id="1047" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="chl_1/52 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="tmp_8_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="8" slack="0"/>
<pin id="1052" dir="0" index="1" bw="5" slack="0"/>
<pin id="1053" dir="0" index="2" bw="1" slack="0"/>
<pin id="1054" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/52 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="p_shl14_cast_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="0"/>
<pin id="1060" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl14_cast/52 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="tmp_10_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="6" slack="0"/>
<pin id="1064" dir="0" index="1" bw="5" slack="0"/>
<pin id="1065" dir="0" index="2" bw="1" slack="0"/>
<pin id="1066" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/52 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="p_shl15_cast_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="6" slack="0"/>
<pin id="1072" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl15_cast/52 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_11_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="6" slack="0"/>
<pin id="1076" dir="0" index="1" bw="8" slack="0"/>
<pin id="1077" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/52 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_12_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="9" slack="0"/>
<pin id="1082" dir="0" index="1" bw="4" slack="2"/>
<pin id="1083" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/52 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="p_shl12_cast_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="12" slack="0"/>
<pin id="1087" dir="0" index="1" bw="9" slack="0"/>
<pin id="1088" dir="0" index="2" bw="1" slack="0"/>
<pin id="1089" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl12_cast/52 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_13_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="10" slack="0"/>
<pin id="1095" dir="0" index="1" bw="9" slack="0"/>
<pin id="1096" dir="0" index="2" bw="1" slack="0"/>
<pin id="1097" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/52 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="p_shl13_cast_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="10" slack="0"/>
<pin id="1103" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl13_cast/52 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="tmp_14_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="10" slack="0"/>
<pin id="1107" dir="0" index="1" bw="12" slack="0"/>
<pin id="1108" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/52 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="tmp_15_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="12" slack="0"/>
<pin id="1113" dir="0" index="1" bw="4" slack="1"/>
<pin id="1114" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/52 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_42_cast_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="12" slack="0"/>
<pin id="1118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast/52 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="tmp_6_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="5" slack="1"/>
<pin id="1123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/53 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_23_to_int_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="1"/>
<pin id="1128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_23_to_int/60 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="tmp_17_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="0"/>
<pin id="1132" dir="0" index="1" bw="32" slack="0"/>
<pin id="1133" dir="0" index="2" bw="6" slack="0"/>
<pin id="1134" dir="0" index="3" bw="6" slack="0"/>
<pin id="1135" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/60 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="tmp_18_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="0"/>
<pin id="1142" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/60 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="notlhs_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="8" slack="0"/>
<pin id="1146" dir="0" index="1" bw="1" slack="0"/>
<pin id="1147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/60 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="notrhs_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="23" slack="0"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/60 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="tmp_19_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="0"/>
<pin id="1158" dir="0" index="1" bw="1" slack="0"/>
<pin id="1159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_19/60 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="tmp_21_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="1" slack="0"/>
<pin id="1165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_21/60 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp_22_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="0"/>
<pin id="1170" dir="0" index="1" bw="32" slack="1"/>
<pin id="1171" dir="0" index="2" bw="32" slack="0"/>
<pin id="1172" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/60 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="tmp_7_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="4" slack="0"/>
<pin id="1178" dir="0" index="1" bw="4" slack="0"/>
<pin id="1179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/62 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="tmp_8_cast_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="4" slack="0"/>
<pin id="1184" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/62 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp_9_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="4" slack="0"/>
<pin id="1188" dir="0" index="1" bw="1" slack="0"/>
<pin id="1189" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9/62 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="tmp_cast_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="4" slack="0"/>
<pin id="1194" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/62 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="tmp_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="3" slack="0"/>
<pin id="1198" dir="0" index="1" bw="4" slack="0"/>
<pin id="1199" dir="0" index="2" bw="1" slack="0"/>
<pin id="1200" dir="0" index="3" bw="3" slack="0"/>
<pin id="1201" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/62 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="tmp_5_cast_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="3" slack="0"/>
<pin id="1208" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/62 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="tmp_2_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="4" slack="0"/>
<pin id="1212" dir="0" index="1" bw="4" slack="0"/>
<pin id="1213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/63 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="tmp_15_cast_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="4" slack="0"/>
<pin id="1218" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/63 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="tmp_4_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="4" slack="0"/>
<pin id="1222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1223" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/63 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="tmp_17_cast_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="4" slack="0"/>
<pin id="1228" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/63 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="tmp_5_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="3" slack="0"/>
<pin id="1232" dir="0" index="1" bw="4" slack="0"/>
<pin id="1233" dir="0" index="2" bw="1" slack="0"/>
<pin id="1234" dir="0" index="3" bw="3" slack="0"/>
<pin id="1235" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/63 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="tmp_19_cast_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="3" slack="0"/>
<pin id="1242" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/63 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="r_2_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="4" slack="1"/>
<pin id="1246" dir="0" index="1" bw="3" slack="0"/>
<pin id="1247" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/63 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="exitcond_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="5" slack="0"/>
<pin id="1252" dir="0" index="1" bw="5" slack="0"/>
<pin id="1253" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/64 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="chl_2_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="5" slack="0"/>
<pin id="1258" dir="0" index="1" bw="1" slack="0"/>
<pin id="1259" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="chl_2/64 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="tmp_29_cast_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="5" slack="0"/>
<pin id="1264" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast/64 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="tmp_24_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="8" slack="0"/>
<pin id="1268" dir="0" index="1" bw="5" slack="0"/>
<pin id="1269" dir="0" index="2" bw="1" slack="0"/>
<pin id="1270" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/64 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="p_shl22_cast_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="8" slack="0"/>
<pin id="1276" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl22_cast/64 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="tmp_25_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="6" slack="0"/>
<pin id="1280" dir="0" index="1" bw="5" slack="0"/>
<pin id="1281" dir="0" index="2" bw="1" slack="0"/>
<pin id="1282" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/64 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="p_shl23_cast_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="6" slack="0"/>
<pin id="1288" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl23_cast/64 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="tmp_26_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="8" slack="0"/>
<pin id="1292" dir="0" index="1" bw="6" slack="0"/>
<pin id="1293" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/64 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="tmp_27_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="4" slack="2"/>
<pin id="1298" dir="0" index="1" bw="9" slack="0"/>
<pin id="1299" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/64 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="tmp_38_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="4" slack="2"/>
<pin id="1303" dir="0" index="1" bw="9" slack="0"/>
<pin id="1304" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38/64 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="tmp_43_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="7" slack="0"/>
<pin id="1308" dir="0" index="1" bw="5" slack="0"/>
<pin id="1309" dir="0" index="2" bw="1" slack="0"/>
<pin id="1310" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43/64 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="p_shl17_cast_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="7" slack="0"/>
<pin id="1316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl17_cast/64 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="tmp_44_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="7" slack="0"/>
<pin id="1320" dir="0" index="1" bw="5" slack="0"/>
<pin id="1321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/64 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="tmp_45_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="3" slack="2"/>
<pin id="1326" dir="0" index="1" bw="8" slack="0"/>
<pin id="1327" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/64 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="tmp_65_cast_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="8" slack="0"/>
<pin id="1331" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65_cast/64 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="p_shl16_cast_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="10" slack="0"/>
<pin id="1335" dir="0" index="1" bw="8" slack="0"/>
<pin id="1336" dir="0" index="2" bw="1" slack="0"/>
<pin id="1337" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl16_cast/64 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="tmp_46_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="10" slack="0"/>
<pin id="1343" dir="0" index="1" bw="8" slack="0"/>
<pin id="1344" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/64 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="tmp_47_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="3" slack="1"/>
<pin id="1349" dir="0" index="1" bw="10" slack="0"/>
<pin id="1350" dir="1" index="2" bw="10" slack="22"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47/64 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="c_2_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="4" slack="1"/>
<pin id="1354" dir="0" index="1" bw="3" slack="0"/>
<pin id="1355" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/64 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="p_shl20_cast_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="12" slack="0"/>
<pin id="1360" dir="0" index="1" bw="9" slack="1"/>
<pin id="1361" dir="0" index="2" bw="1" slack="0"/>
<pin id="1362" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl20_cast/65 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="tmp_28_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="10" slack="0"/>
<pin id="1367" dir="0" index="1" bw="9" slack="1"/>
<pin id="1368" dir="0" index="2" bw="1" slack="0"/>
<pin id="1369" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/65 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="p_shl21_cast_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="10" slack="0"/>
<pin id="1374" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl21_cast/65 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="tmp_29_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="12" slack="0"/>
<pin id="1378" dir="0" index="1" bw="10" slack="0"/>
<pin id="1379" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/65 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="tmp_34_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="4" slack="2"/>
<pin id="1384" dir="0" index="1" bw="12" slack="0"/>
<pin id="1385" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/65 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="tmp_55_cast_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="12" slack="0"/>
<pin id="1389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55_cast/65 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="tmp_35_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="4" slack="2"/>
<pin id="1394" dir="0" index="1" bw="12" slack="0"/>
<pin id="1395" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35/65 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="tmp_56_cast_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="12" slack="0"/>
<pin id="1399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56_cast/65 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="p_shl18_cast_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="12" slack="0"/>
<pin id="1404" dir="0" index="1" bw="9" slack="1"/>
<pin id="1405" dir="0" index="2" bw="1" slack="0"/>
<pin id="1406" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl18_cast/65 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="tmp_39_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="10" slack="0"/>
<pin id="1411" dir="0" index="1" bw="9" slack="1"/>
<pin id="1412" dir="0" index="2" bw="1" slack="0"/>
<pin id="1413" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/65 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="p_shl19_cast_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="10" slack="0"/>
<pin id="1418" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl19_cast/65 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="tmp_40_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="12" slack="0"/>
<pin id="1422" dir="0" index="1" bw="10" slack="0"/>
<pin id="1423" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/65 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="tmp_41_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="4" slack="2"/>
<pin id="1428" dir="0" index="1" bw="12" slack="0"/>
<pin id="1429" dir="1" index="2" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/65 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="tmp_42_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="4" slack="2"/>
<pin id="1433" dir="0" index="1" bw="12" slack="0"/>
<pin id="1434" dir="1" index="2" bw="12" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/65 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="tmp_61_cast_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="12" slack="5"/>
<pin id="1438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61_cast/70 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="tmp_62_cast_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="12" slack="10"/>
<pin id="1442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62_cast/75 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="tmp_68_cast_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="10" slack="22"/>
<pin id="1446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_68_cast/86 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="exitcond13_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="9" slack="0"/>
<pin id="1450" dir="0" index="1" bw="8" slack="0"/>
<pin id="1451" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond13/87 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="indvar_next3_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="9" slack="0"/>
<pin id="1456" dir="0" index="1" bw="1" slack="0"/>
<pin id="1457" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next3/87 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="indvar7_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="9" slack="0"/>
<pin id="1462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar7/87 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="BIAS_addr_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="32" slack="1"/>
<pin id="1467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BIAS_addr "/>
</bind>
</comp>

<comp id="1471" class="1005" name="exitcond10_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="1"/>
<pin id="1473" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond10 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="indvar_next_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="5" slack="0"/>
<pin id="1477" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="1480" class="1005" name="BIAS_addr_read_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="32" slack="1"/>
<pin id="1482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BIAS_addr_read "/>
</bind>
</comp>

<comp id="1485" class="1005" name="exitcond11_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="1" slack="1"/>
<pin id="1487" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond11 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="indvar_next1_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="11" slack="0"/>
<pin id="1491" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next1 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="FM_DDR_BUFF2_read_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="32" slack="1"/>
<pin id="1496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FM_DDR_BUFF2_read "/>
</bind>
</comp>

<comp id="1499" class="1005" name="WEIGHT_addr_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="32" slack="1"/>
<pin id="1501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHT_addr "/>
</bind>
</comp>

<comp id="1505" class="1005" name="exitcond12_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="1" slack="1"/>
<pin id="1507" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond12 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="indvar_next2_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="12" slack="0"/>
<pin id="1511" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next2 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="WEIGHT_addr_read_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="32" slack="1"/>
<pin id="1516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHT_addr_read "/>
</bind>
</comp>

<comp id="1519" class="1005" name="kr_cast_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="4" slack="2"/>
<pin id="1521" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="kr_cast "/>
</bind>
</comp>

<comp id="1527" class="1005" name="kr_1_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="3" slack="0"/>
<pin id="1529" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kr_1 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="tmp_3_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="64" slack="5"/>
<pin id="1534" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="kc_cast_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="4" slack="2"/>
<pin id="1539" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="kc_cast "/>
</bind>
</comp>

<comp id="1545" class="1005" name="kc_1_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="3" slack="0"/>
<pin id="1547" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kc_1 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="tmp_6_cast_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="13" slack="5"/>
<pin id="1552" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="1558" class="1005" name="r_3_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="4" slack="0"/>
<pin id="1560" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_3 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="tmp_12_cast_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="9" slack="3"/>
<pin id="1565" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_12_cast "/>
</bind>
</comp>

<comp id="1568" class="1005" name="tmp_13_cast_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="9" slack="2"/>
<pin id="1570" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13_cast "/>
</bind>
</comp>

<comp id="1576" class="1005" name="c_3_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="4" slack="0"/>
<pin id="1578" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="tmp_26_cast_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="12" slack="2"/>
<pin id="1583" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_26_cast "/>
</bind>
</comp>

<comp id="1586" class="1005" name="tmp_27_cast_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="12" slack="1"/>
<pin id="1588" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27_cast "/>
</bind>
</comp>

<comp id="1594" class="1005" name="chl_out_1_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="5" slack="0"/>
<pin id="1596" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="chl_out_1 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="tmp_71_cast_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="10" slack="1"/>
<pin id="1601" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71_cast "/>
</bind>
</comp>

<comp id="1604" class="1005" name="conv2_buff_addr_5_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="11" slack="6"/>
<pin id="1606" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="conv2_buff_addr_5 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="chl_in_1_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="3" slack="0"/>
<pin id="1614" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="chl_in_1 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="tmp_60_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="13" slack="1"/>
<pin id="1619" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="tmp_61_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="11" slack="1"/>
<pin id="1624" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="tmp_71_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="12" slack="1"/>
<pin id="1629" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="W_CONV2_addr_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="12" slack="1"/>
<pin id="1634" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="W_CONV2_addr "/>
</bind>
</comp>

<comp id="1637" class="1005" name="conv_out1_addr_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="11" slack="1"/>
<pin id="1639" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out1_addr "/>
</bind>
</comp>

<comp id="1642" class="1005" name="conv_out1_load_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="32" slack="1"/>
<pin id="1644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_out1_load "/>
</bind>
</comp>

<comp id="1647" class="1005" name="W_CONV2_load_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="32" slack="1"/>
<pin id="1649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_CONV2_load "/>
</bind>
</comp>

<comp id="1655" class="1005" name="r_1_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="4" slack="0"/>
<pin id="1657" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="tmp_4_cast_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="9" slack="2"/>
<pin id="1662" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="1668" class="1005" name="c_1_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="4" slack="0"/>
<pin id="1670" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="tmp_10_cast_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="12" slack="1"/>
<pin id="1675" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_cast "/>
</bind>
</comp>

<comp id="1681" class="1005" name="chl_1_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="5" slack="0"/>
<pin id="1683" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="chl_1 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="conv2_buff_addr_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="11" slack="1"/>
<pin id="1688" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv2_buff_addr "/>
</bind>
</comp>

<comp id="1691" class="1005" name="B_CONV2_addr_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="4" slack="1"/>
<pin id="1693" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_CONV2_addr "/>
</bind>
</comp>

<comp id="1696" class="1005" name="B_CONV2_load_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="32" slack="1"/>
<pin id="1698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_CONV2_load "/>
</bind>
</comp>

<comp id="1701" class="1005" name="tmp_22_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="32" slack="1"/>
<pin id="1703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="tmp_7_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="1" slack="1"/>
<pin id="1708" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="tmp_8_cast_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="9" slack="2"/>
<pin id="1712" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8_cast "/>
</bind>
</comp>

<comp id="1715" class="1005" name="tmp_cast_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="9" slack="2"/>
<pin id="1717" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="1720" class="1005" name="tmp_5_cast_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="8" slack="2"/>
<pin id="1722" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5_cast "/>
</bind>
</comp>

<comp id="1728" class="1005" name="tmp_15_cast_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="12" slack="2"/>
<pin id="1730" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15_cast "/>
</bind>
</comp>

<comp id="1734" class="1005" name="tmp_17_cast_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="12" slack="2"/>
<pin id="1736" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17_cast "/>
</bind>
</comp>

<comp id="1740" class="1005" name="tmp_19_cast_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="10" slack="1"/>
<pin id="1742" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_cast "/>
</bind>
</comp>

<comp id="1745" class="1005" name="r_2_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="4" slack="1"/>
<pin id="1747" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="chl_2_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="5" slack="0"/>
<pin id="1755" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="chl_2 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="tmp_27_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="9" slack="1"/>
<pin id="1760" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1764" class="1005" name="tmp_38_reg_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="9" slack="1"/>
<pin id="1766" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="tmp_47_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="10" slack="22"/>
<pin id="1772" dir="1" index="1" bw="10" slack="22"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="c_2_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="4" slack="1"/>
<pin id="1777" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="1780" class="1005" name="conv2_buff_addr_1_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="11" slack="1"/>
<pin id="1782" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv2_buff_addr_1 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="conv2_buff_addr_2_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="11" slack="1"/>
<pin id="1787" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv2_buff_addr_2 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="tmp_41_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="12" slack="5"/>
<pin id="1792" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="tmp_42_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="12" slack="10"/>
<pin id="1797" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="conv2_buff_load_2_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="32" slack="1"/>
<pin id="1802" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2_buff_load_2 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="conv2_buff_addr_3_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="11" slack="1"/>
<pin id="1807" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv2_buff_addr_3 "/>
</bind>
</comp>

<comp id="1810" class="1005" name="conv2_buff_addr_4_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="11" slack="1"/>
<pin id="1812" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv2_buff_addr_4 "/>
</bind>
</comp>

<comp id="1815" class="1005" name="exitcond13_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="1" slack="1"/>
<pin id="1817" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond13 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="indvar_next3_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="9" slack="0"/>
<pin id="1821" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next3 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="conv_out2_addr_1_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="9" slack="1"/>
<pin id="1826" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_out2_addr_1 "/>
</bind>
</comp>

<comp id="1829" class="1005" name="conv_out2_load_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="32" slack="1"/>
<pin id="1831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_out2_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="195"><net_src comp="20" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="2" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="66" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="82" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="156" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="0" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="158" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="242"><net_src comp="184" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="186" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="245"><net_src comp="188" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="10" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="62" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="12" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="62" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="14" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="62" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="12" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="62" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="10" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="62" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="299" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="307"><net_src comp="292" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="318"><net_src comp="14" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="62" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="8" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="62" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="320" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="333"><net_src comp="14" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="62" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="14" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="62" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="328" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="347"><net_src comp="335" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="353"><net_src comp="14" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="62" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="348" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="361"><net_src comp="14" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="62" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="356" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="369"><net_src comp="16" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="62" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="364" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="16" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="62" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="377" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="388"><net_src comp="36" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="389" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="400"><net_src comp="68" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="408"><net_src comp="401" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="412"><net_src comp="84" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="413" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="424"><net_src comp="96" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="435"><net_src comp="96" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="104" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="104" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="36" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="479"><net_src comp="96" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="476" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="490"><net_src comp="104" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="487" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="501"><net_src comp="104" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="36" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="520"><net_src comp="513" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="524"><net_src comp="104" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="521" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="532"><net_src comp="525" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="536"><net_src comp="104" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="544"><net_src comp="537" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="548"><net_src comp="36" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="555"><net_src comp="545" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="559"><net_src comp="170" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="556" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="575"><net_src comp="166" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="148" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="571" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="590"><net_src comp="308" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="592"><net_src comp="308" pin="7"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="597"><net_src comp="567" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="600"><net_src comp="594" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="601"><net_src comp="594" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="606"><net_src comp="6" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="18" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="608"><net_src comp="602" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="613"><net_src comp="389" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="38" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="389" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="44" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="385" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="630"><net_src comp="401" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="70" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="401" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="74" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="397" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="647"><net_src comp="4" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="80" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="649"><net_src comp="643" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="654"><net_src comp="413" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="86" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="413" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="90" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="409" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="670"><net_src comp="425" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="425" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="98" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="425" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="102" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="425" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="436" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="436" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="98" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="436" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="102" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="436" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="447" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="106" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="447" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="110" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="447" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="727"><net_src comp="719" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="447" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="458" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="106" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="458" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="110" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="458" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="744" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="458" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="761"><net_src comp="469" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="38" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="469" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="44" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="774"><net_src comp="112" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="469" pin="4"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="96" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="780"><net_src comp="769" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="786"><net_src comp="114" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="469" pin="4"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="116" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="792"><net_src comp="781" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="777" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="789" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="802"><net_src comp="793" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="777" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="789" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="803" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="118" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="809" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="96" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="827"><net_src comp="120" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="809" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="116" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="833"><net_src comp="822" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="838"><net_src comp="814" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="830" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="834" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="848"><net_src comp="840" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="854"><net_src comp="480" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="122" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="480" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="102" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="865"><net_src comp="480" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="862" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="874"><net_src comp="866" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="880"><net_src comp="124" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="866" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="126" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="886"><net_src comp="875" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="871" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="883" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="887" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="901"><net_src comp="893" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="893" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="911"><net_src comp="128" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="480" pin="4"/><net_sink comp="906" pin=1"/></net>

<net id="913"><net_src comp="104" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="917"><net_src comp="906" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="923"><net_src comp="130" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="480" pin="4"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="116" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="929"><net_src comp="918" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="914" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="926" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="930" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="944"><net_src comp="936" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="948"><net_src comp="940" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="954"><net_src comp="132" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="945" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="956"><net_src comp="104" pin="0"/><net_sink comp="949" pin=2"/></net>

<net id="962"><net_src comp="120" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="940" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="116" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="968"><net_src comp="957" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="973"><net_src comp="949" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="965" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="979"><net_src comp="969" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="985"><net_src comp="134" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="126" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="991"><net_src comp="980" pin="3"/><net_sink comp="987" pin=1"/></net>

<net id="996"><net_src comp="987" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="1000"><net_src comp="992" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1005"><net_src comp="1002" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1010"><net_src comp="491" pin="4"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="106" pin="0"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="491" pin="4"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="110" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1021"><net_src comp="491" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1026"><net_src comp="502" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="106" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1032"><net_src comp="502" pin="4"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="110" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1037"><net_src comp="502" pin="4"/><net_sink comp="1034" pin=0"/></net>

<net id="1042"><net_src comp="513" pin="4"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="38" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1048"><net_src comp="513" pin="4"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="44" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1055"><net_src comp="112" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="513" pin="4"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="96" pin="0"/><net_sink comp="1050" pin=2"/></net>

<net id="1061"><net_src comp="1050" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1067"><net_src comp="114" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1068"><net_src comp="513" pin="4"/><net_sink comp="1062" pin=1"/></net>

<net id="1069"><net_src comp="116" pin="0"/><net_sink comp="1062" pin=2"/></net>

<net id="1073"><net_src comp="1062" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1078"><net_src comp="1070" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="1058" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1084"><net_src comp="1074" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1090"><net_src comp="118" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1091"><net_src comp="1080" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1092"><net_src comp="96" pin="0"/><net_sink comp="1085" pin=2"/></net>

<net id="1098"><net_src comp="120" pin="0"/><net_sink comp="1093" pin=0"/></net>

<net id="1099"><net_src comp="1080" pin="2"/><net_sink comp="1093" pin=1"/></net>

<net id="1100"><net_src comp="116" pin="0"/><net_sink comp="1093" pin=2"/></net>

<net id="1104"><net_src comp="1093" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1109"><net_src comp="1101" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="1085" pin="3"/><net_sink comp="1105" pin=1"/></net>

<net id="1115"><net_src comp="1105" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1119"><net_src comp="1111" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="1124"><net_src comp="509" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1129"><net_src comp="594" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1136"><net_src comp="138" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="1126" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1138"><net_src comp="140" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1139"><net_src comp="142" pin="0"/><net_sink comp="1130" pin=3"/></net>

<net id="1143"><net_src comp="1126" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1148"><net_src comp="1130" pin="4"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="144" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1154"><net_src comp="1140" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="146" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1160"><net_src comp="1150" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="1144" pin="2"/><net_sink comp="1156" pin=1"/></net>

<net id="1166"><net_src comp="1156" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="576" pin="2"/><net_sink comp="1162" pin=1"/></net>

<net id="1173"><net_src comp="1162" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1174"><net_src comp="594" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1175"><net_src comp="148" pin="0"/><net_sink comp="1168" pin=2"/></net>

<net id="1180"><net_src comp="525" pin="4"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="106" pin="0"/><net_sink comp="1176" pin=1"/></net>

<net id="1185"><net_src comp="525" pin="4"/><net_sink comp="1182" pin=0"/></net>

<net id="1190"><net_src comp="525" pin="4"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="110" pin="0"/><net_sink comp="1186" pin=1"/></net>

<net id="1195"><net_src comp="1186" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1202"><net_src comp="152" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1203"><net_src comp="525" pin="4"/><net_sink comp="1196" pin=1"/></net>

<net id="1204"><net_src comp="54" pin="0"/><net_sink comp="1196" pin=2"/></net>

<net id="1205"><net_src comp="154" pin="0"/><net_sink comp="1196" pin=3"/></net>

<net id="1209"><net_src comp="1196" pin="4"/><net_sink comp="1206" pin=0"/></net>

<net id="1214"><net_src comp="537" pin="4"/><net_sink comp="1210" pin=0"/></net>

<net id="1215"><net_src comp="106" pin="0"/><net_sink comp="1210" pin=1"/></net>

<net id="1219"><net_src comp="537" pin="4"/><net_sink comp="1216" pin=0"/></net>

<net id="1224"><net_src comp="537" pin="4"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="110" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1229"><net_src comp="1220" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1236"><net_src comp="152" pin="0"/><net_sink comp="1230" pin=0"/></net>

<net id="1237"><net_src comp="537" pin="4"/><net_sink comp="1230" pin=1"/></net>

<net id="1238"><net_src comp="54" pin="0"/><net_sink comp="1230" pin=2"/></net>

<net id="1239"><net_src comp="154" pin="0"/><net_sink comp="1230" pin=3"/></net>

<net id="1243"><net_src comp="1230" pin="4"/><net_sink comp="1240" pin=0"/></net>

<net id="1248"><net_src comp="521" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1249"><net_src comp="160" pin="0"/><net_sink comp="1244" pin=1"/></net>

<net id="1254"><net_src comp="549" pin="4"/><net_sink comp="1250" pin=0"/></net>

<net id="1255"><net_src comp="38" pin="0"/><net_sink comp="1250" pin=1"/></net>

<net id="1260"><net_src comp="549" pin="4"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="44" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1265"><net_src comp="549" pin="4"/><net_sink comp="1262" pin=0"/></net>

<net id="1271"><net_src comp="112" pin="0"/><net_sink comp="1266" pin=0"/></net>

<net id="1272"><net_src comp="549" pin="4"/><net_sink comp="1266" pin=1"/></net>

<net id="1273"><net_src comp="96" pin="0"/><net_sink comp="1266" pin=2"/></net>

<net id="1277"><net_src comp="1266" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1283"><net_src comp="114" pin="0"/><net_sink comp="1278" pin=0"/></net>

<net id="1284"><net_src comp="549" pin="4"/><net_sink comp="1278" pin=1"/></net>

<net id="1285"><net_src comp="116" pin="0"/><net_sink comp="1278" pin=2"/></net>

<net id="1289"><net_src comp="1278" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1294"><net_src comp="1274" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1295"><net_src comp="1286" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1300"><net_src comp="1290" pin="2"/><net_sink comp="1296" pin=1"/></net>

<net id="1305"><net_src comp="1290" pin="2"/><net_sink comp="1301" pin=1"/></net>

<net id="1311"><net_src comp="162" pin="0"/><net_sink comp="1306" pin=0"/></net>

<net id="1312"><net_src comp="549" pin="4"/><net_sink comp="1306" pin=1"/></net>

<net id="1313"><net_src comp="126" pin="0"/><net_sink comp="1306" pin=2"/></net>

<net id="1317"><net_src comp="1306" pin="3"/><net_sink comp="1314" pin=0"/></net>

<net id="1322"><net_src comp="1314" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1323"><net_src comp="1262" pin="1"/><net_sink comp="1318" pin=1"/></net>

<net id="1328"><net_src comp="1318" pin="2"/><net_sink comp="1324" pin=1"/></net>

<net id="1332"><net_src comp="1324" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1338"><net_src comp="164" pin="0"/><net_sink comp="1333" pin=0"/></net>

<net id="1339"><net_src comp="1324" pin="2"/><net_sink comp="1333" pin=1"/></net>

<net id="1340"><net_src comp="126" pin="0"/><net_sink comp="1333" pin=2"/></net>

<net id="1345"><net_src comp="1333" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1346"><net_src comp="1329" pin="1"/><net_sink comp="1341" pin=1"/></net>

<net id="1351"><net_src comp="1341" pin="2"/><net_sink comp="1347" pin=1"/></net>

<net id="1356"><net_src comp="533" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1357"><net_src comp="160" pin="0"/><net_sink comp="1352" pin=1"/></net>

<net id="1363"><net_src comp="118" pin="0"/><net_sink comp="1358" pin=0"/></net>

<net id="1364"><net_src comp="96" pin="0"/><net_sink comp="1358" pin=2"/></net>

<net id="1370"><net_src comp="120" pin="0"/><net_sink comp="1365" pin=0"/></net>

<net id="1371"><net_src comp="116" pin="0"/><net_sink comp="1365" pin=2"/></net>

<net id="1375"><net_src comp="1365" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1380"><net_src comp="1358" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1381"><net_src comp="1372" pin="1"/><net_sink comp="1376" pin=1"/></net>

<net id="1386"><net_src comp="1376" pin="2"/><net_sink comp="1382" pin=1"/></net>

<net id="1390"><net_src comp="1382" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1396"><net_src comp="1376" pin="2"/><net_sink comp="1392" pin=1"/></net>

<net id="1400"><net_src comp="1392" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1407"><net_src comp="118" pin="0"/><net_sink comp="1402" pin=0"/></net>

<net id="1408"><net_src comp="96" pin="0"/><net_sink comp="1402" pin=2"/></net>

<net id="1414"><net_src comp="120" pin="0"/><net_sink comp="1409" pin=0"/></net>

<net id="1415"><net_src comp="116" pin="0"/><net_sink comp="1409" pin=2"/></net>

<net id="1419"><net_src comp="1409" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1424"><net_src comp="1402" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1425"><net_src comp="1416" pin="1"/><net_sink comp="1420" pin=1"/></net>

<net id="1430"><net_src comp="1420" pin="2"/><net_sink comp="1426" pin=1"/></net>

<net id="1435"><net_src comp="1420" pin="2"/><net_sink comp="1431" pin=1"/></net>

<net id="1439"><net_src comp="1436" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1443"><net_src comp="1440" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1447"><net_src comp="1444" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1452"><net_src comp="560" pin="4"/><net_sink comp="1448" pin=0"/></net>

<net id="1453"><net_src comp="172" pin="0"/><net_sink comp="1448" pin=1"/></net>

<net id="1458"><net_src comp="560" pin="4"/><net_sink comp="1454" pin=0"/></net>

<net id="1459"><net_src comp="176" pin="0"/><net_sink comp="1454" pin=1"/></net>

<net id="1463"><net_src comp="560" pin="4"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1468"><net_src comp="602" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="1470"><net_src comp="1465" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="1474"><net_src comp="609" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1478"><net_src comp="615" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1483"><net_src comp="197" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="1488"><net_src comp="626" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1492"><net_src comp="632" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1497"><net_src comp="210" pin="2"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1502"><net_src comp="643" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="1504"><net_src comp="1499" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="1508"><net_src comp="650" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1512"><net_src comp="656" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="1517"><net_src comp="223" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="1522"><net_src comp="667" pin="1"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1530"><net_src comp="677" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1535"><net_src comp="683" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="1540"><net_src comp="687" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1548"><net_src comp="697" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1553"><net_src comp="703" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1561"><net_src comp="713" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="1566"><net_src comp="724" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1571"><net_src comp="728" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1579"><net_src comp="738" pin="2"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1584"><net_src comp="749" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1589"><net_src comp="753" pin="1"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1597"><net_src comp="763" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="1602"><net_src comp="799" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1607"><net_src comp="285" pin="3"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1615"><net_src comp="856" pin="2"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1620"><net_src comp="898" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1625"><net_src comp="902" pin="1"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1630"><net_src comp="975" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1635"><net_src comp="292" pin="3"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1640"><net_src comp="299" pin="3"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1645"><net_src comp="266" pin="3"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1650"><net_src comp="279" pin="3"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1658"><net_src comp="1012" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="1663"><net_src comp="1018" pin="1"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1671"><net_src comp="1028" pin="2"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1676"><net_src comp="1034" pin="1"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1684"><net_src comp="1044" pin="2"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1689"><net_src comp="313" pin="3"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1694"><net_src comp="320" pin="3"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1699"><net_src comp="253" pin="3"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1704"><net_src comp="1168" pin="3"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1709"><net_src comp="1176" pin="2"/><net_sink comp="1706" pin=0"/></net>

<net id="1713"><net_src comp="1182" pin="1"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1718"><net_src comp="1192" pin="1"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1723"><net_src comp="1206" pin="1"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1731"><net_src comp="1216" pin="1"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1733"><net_src comp="1728" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1737"><net_src comp="1226" pin="1"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1739"><net_src comp="1734" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1743"><net_src comp="1240" pin="1"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1748"><net_src comp="1244" pin="2"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1756"><net_src comp="1256" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1761"><net_src comp="1296" pin="2"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1763"><net_src comp="1758" pin="1"/><net_sink comp="1365" pin=1"/></net>

<net id="1767"><net_src comp="1301" pin="2"/><net_sink comp="1764" pin=0"/></net>

<net id="1768"><net_src comp="1764" pin="1"/><net_sink comp="1402" pin=1"/></net>

<net id="1769"><net_src comp="1764" pin="1"/><net_sink comp="1409" pin=1"/></net>

<net id="1773"><net_src comp="1347" pin="2"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1778"><net_src comp="1352" pin="2"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1783"><net_src comp="328" pin="3"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1788"><net_src comp="335" pin="3"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1793"><net_src comp="1426" pin="2"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1798"><net_src comp="1431" pin="2"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1803"><net_src comp="308" pin="7"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1808"><net_src comp="348" pin="3"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1813"><net_src comp="356" pin="3"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1818"><net_src comp="1448" pin="2"/><net_sink comp="1815" pin=0"/></net>

<net id="1822"><net_src comp="1454" pin="2"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1827"><net_src comp="377" pin="3"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1832"><net_src comp="371" pin="3"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="236" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FM_DDR_BUFF1 | {62 89 90 91 92 93 94 }
	Port: B_CONV2 | {10 }
	Port: conv_out1 | {20 }
	Port: W_CONV2 | {30 }
	Port: conv2_buff | {49 61 }
	Port: conv_out2 | {86 }
 - Input state : 
	Port: conv2 : FM_DDR_BUFF2 | {11 12 13 14 15 16 17 19 }
	Port: conv2 : WEIGHT | {21 22 23 24 25 26 27 29 }
	Port: conv2 : BIAS | {1 2 3 4 5 6 7 9 }
	Port: conv2 : B_CONV2 | {53 54 }
	Port: conv2 : conv_out1 | {38 39 }
	Port: conv2 : W_CONV2 | {38 39 }
	Port: conv2 : conv2_buff | {42 43 53 54 65 66 70 71 75 76 }
	Port: conv2 : conv_out2 | {87 88 }
  - Chain level:
	State 1
		BIAS_addr_rd_req : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		exitcond10 : 1
		indvar_next : 1
		StgValue_112 : 2
	State 9
	State 10
		B_CONV2_addr_1 : 1
		StgValue_119 : 2
		burstread_rend : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		exitcond11 : 1
		indvar_next1 : 1
		StgValue_134 : 2
	State 19
	State 20
		conv_out1_addr_1 : 1
		StgValue_141 : 2
		burstread_rend28 : 1
	State 21
		WEIGHT_addr_rd_req : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		exitcond12 : 1
		indvar_next2 : 1
		StgValue_157 : 2
	State 29
	State 30
		W_CONV2_addr_1 : 1
		StgValue_164 : 2
		burstread_rend42 : 1
	State 31
	State 32
		kr_cast : 1
		exitcond9 : 1
		kr_1 : 1
		StgValue_173 : 2
		tmp_3 : 1
	State 33
		kc_cast : 1
		exitcond8 : 1
		kc_1 : 1
		StgValue_182 : 2
		tmp_6_cast : 1
	State 34
		exitcond7 : 1
		r_3 : 1
		StgValue_190 : 2
		tmp_s : 1
		tmp_12_cast : 2
		tmp_13_cast : 1
	State 35
		exitcond6 : 1
		c_3 : 1
		StgValue_200 : 2
		tmp_23 : 1
		tmp_26_cast : 2
		tmp_27_cast : 1
	State 36
		exitcond5 : 1
		chl_out_1 : 1
		StgValue_210 : 2
		tmp_48 : 1
		p_shl4_cast : 2
		tmp_49 : 1
		p_shl5_cast : 2
		tmp_50 : 3
		tmp_71_cast : 4
		tmp_51 : 3
		tmp_52 : 4
		p_shl_cast : 5
		tmp_53 : 5
		p_shl1_cast : 6
		tmp_54 : 7
		tmp_55 : 8
		tmp_79_cast : 9
		conv2_buff_addr_5 : 10
	State 37
		exitcond4 : 1
		chl_in_1 : 1
		StgValue_232 : 2
		tmp_35_cast : 1
		tmp_56 : 2
		tmp_80_cast : 3
		tmp_57 : 3
		p_shl : 4
		tmp_58 : 5
		tmp_59 : 6
		tmp_60 : 7
		tmp_61 : 7
		tmp_64 : 1
		p_shl8_cast : 2
		tmp_65 : 1
		p_shl9_cast : 2
		tmp_66 : 3
		tmp_89_cast : 4
		tmp_67 : 5
		tmp_68 : 6
		p_shl6_cast : 7
		tmp_69 : 6
		p_shl7_cast : 7
		tmp_70 : 8
		tmp_71 : 9
	State 38
		tmp_62 : 1
		tmp_63 : 2
		tmp_86_cast : 3
		W_CONV2_addr : 4
		conv_out1_addr : 1
		conv_out1_load : 2
		W_CONV2_load : 5
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
		exitcond3 : 1
		r_1 : 1
		StgValue_285 : 2
		tmp_4_cast : 1
	State 51
		exitcond2 : 1
		c_1 : 1
		StgValue_293 : 2
		tmp_10_cast : 1
	State 52
		exitcond1 : 1
		chl_1 : 1
		StgValue_301 : 2
		tmp_8 : 1
		p_shl14_cast : 2
		tmp_10 : 1
		p_shl15_cast : 2
		tmp_11 : 3
		tmp_12 : 4
		p_shl12_cast : 5
		tmp_13 : 5
		p_shl13_cast : 6
		tmp_14 : 7
		tmp_15 : 8
		tmp_42_cast : 9
		conv2_buff_addr : 10
	State 53
		B_CONV2_addr : 1
		B_CONV2_load : 2
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
		tmp_17 : 1
		tmp_18 : 1
		notlhs : 2
		notrhs : 2
		tmp_19 : 3
		tmp_21 : 3
		tmp_22 : 3
	State 61
	State 62
		tmp_7 : 1
		StgValue_342 : 2
		tmp_8_cast : 1
		tmp_9 : 1
		tmp_cast : 1
		tmp : 1
		tmp_5_cast : 2
	State 63
		tmp_2 : 1
		StgValue_354 : 2
		tmp_15_cast : 1
		tmp_4 : 1
		tmp_17_cast : 1
		tmp_5 : 1
		tmp_19_cast : 2
	State 64
		exitcond : 1
		chl_2 : 1
		StgValue_367 : 2
		tmp_29_cast : 1
		tmp_24 : 1
		p_shl22_cast : 2
		tmp_25 : 1
		p_shl23_cast : 2
		tmp_26 : 3
		tmp_27 : 4
		tmp_38 : 4
		tmp_43 : 1
		p_shl17_cast : 2
		tmp_44 : 3
		tmp_45 : 4
		tmp_65_cast : 5
		p_shl16_cast : 5
		tmp_46 : 6
		tmp_47 : 7
	State 65
		p_shl21_cast : 1
		tmp_29 : 2
		tmp_34 : 3
		tmp_55_cast : 4
		conv2_buff_addr_1 : 5
		tmp_35 : 3
		tmp_56_cast : 4
		conv2_buff_addr_2 : 5
		p_shl19_cast : 1
		tmp_40 : 2
		tmp_41 : 3
		tmp_42 : 3
		conv2_buff_load_1 : 6
		conv2_buff_load_2 : 6
	State 66
	State 67
	State 68
	State 69
	State 70
		conv2_buff_addr_3 : 1
		conv2_buff_load_3 : 2
	State 71
	State 72
	State 73
	State 74
	State 75
		conv2_buff_addr_4 : 1
		conv2_buff_load_4 : 2
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
		conv_out2_addr : 1
		StgValue_436 : 2
	State 87
		exitcond13 : 1
		indvar_next3 : 1
		StgValue_442 : 2
		indvar7 : 1
		conv_out2_addr_1 : 2
		conv_out2_load : 3
	State 88
	State 89
		burstwrite_rend : 1
	State 90
	State 91
	State 92
	State 93
	State 94


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_567          |    2    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|
|          |       indvar_next_fu_615      |    0    |    0    |    15   |
|          |      indvar_next1_fu_632      |    0    |    0    |    13   |
|          |      indvar_next2_fu_656      |    0    |    0    |    12   |
|          |          kr_1_fu_677          |    0    |    0    |    12   |
|          |          kc_1_fu_697          |    0    |    0    |    12   |
|          |           r_3_fu_713          |    0    |    0    |    13   |
|          |          tmp_s_fu_719         |    0    |    0    |    13   |
|          |           c_3_fu_738          |    0    |    0    |    13   |
|          |         tmp_23_fu_744         |    0    |    0    |    13   |
|          |        chl_out_1_fu_763       |    0    |    0    |    15   |
|          |         tmp_51_fu_803         |    0    |    0    |    10   |
|          |         tmp_52_fu_809         |    0    |    0    |    10   |
|          |         tmp_54_fu_834         |    0    |    0    |    10   |
|          |         tmp_55_fu_840         |    0    |    0    |    10   |
|          |        chl_in_1_fu_856        |    0    |    0    |    12   |
|          |         tmp_56_fu_866         |    0    |    0    |    15   |
|          |         tmp_58_fu_887         |    0    |    0    |    10   |
|          |         tmp_59_fu_893         |    0    |    0    |    10   |
|          |         tmp_67_fu_940         |    0    |    0    |    15   |
|          |         tmp_71_fu_975         |    0    |    0    |    10   |
|          |         tmp_62_fu_987         |    0    |    0    |    10   |
|          |         tmp_63_fu_992         |    0    |    0    |    10   |
|    add   |          r_1_fu_1012          |    0    |    0    |    13   |
|          |          c_1_fu_1028          |    0    |    0    |    13   |
|          |         chl_1_fu_1044         |    0    |    0    |    15   |
|          |         tmp_11_fu_1074        |    0    |    0    |    10   |
|          |         tmp_12_fu_1080        |    0    |    0    |    10   |
|          |         tmp_14_fu_1105        |    0    |    0    |    10   |
|          |         tmp_15_fu_1111        |    0    |    0    |    10   |
|          |          r_2_fu_1244          |    0    |    0    |    13   |
|          |         chl_2_fu_1256         |    0    |    0    |    15   |
|          |         tmp_26_fu_1290        |    0    |    0    |    15   |
|          |         tmp_27_fu_1296        |    0    |    0    |    15   |
|          |         tmp_38_fu_1301        |    0    |    0    |    15   |
|          |         tmp_44_fu_1318        |    0    |    0    |    10   |
|          |         tmp_45_fu_1324        |    0    |    0    |    10   |
|          |         tmp_46_fu_1341        |    0    |    0    |    10   |
|          |         tmp_47_fu_1347        |    0    |    0    |    10   |
|          |          c_2_fu_1352          |    0    |    0    |    13   |
|          |         tmp_29_fu_1376        |    0    |    0    |    12   |
|          |         tmp_34_fu_1382        |    0    |    0    |    12   |
|          |         tmp_35_fu_1392        |    0    |    0    |    12   |
|          |         tmp_40_fu_1420        |    0    |    0    |    12   |
|          |         tmp_41_fu_1426        |    0    |    0    |    12   |
|          |         tmp_42_fu_1431        |    0    |    0    |    12   |
|          |      indvar_next3_fu_1454     |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_571          |    3    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|
|   fcmp   |         tmp_20_fu_576         |    0    |    66   |   239   |
|----------|-------------------------------|---------|---------|---------|
|          |       exitcond10_fu_609       |    0    |    0    |    11   |
|          |       exitcond11_fu_626       |    0    |    0    |    13   |
|          |       exitcond12_fu_650       |    0    |    0    |    13   |
|          |        exitcond9_fu_671       |    0    |    0    |    9    |
|          |        exitcond8_fu_691       |    0    |    0    |    9    |
|          |        exitcond7_fu_707       |    0    |    0    |    9    |
|          |        exitcond6_fu_732       |    0    |    0    |    9    |
|          |        exitcond5_fu_757       |    0    |    0    |    11   |
|   icmp   |        exitcond4_fu_850       |    0    |    0    |    9    |
|          |       exitcond3_fu_1006       |    0    |    0    |    9    |
|          |       exitcond2_fu_1022       |    0    |    0    |    9    |
|          |       exitcond1_fu_1038       |    0    |    0    |    11   |
|          |         notlhs_fu_1144        |    0    |    0    |    11   |
|          |         notrhs_fu_1150        |    0    |    0    |    18   |
|          |         tmp_7_fu_1176         |    0    |    0    |    9    |
|          |         tmp_2_fu_1210         |    0    |    0    |    9    |
|          |        exitcond_fu_1250       |    0    |    0    |    11   |
|          |       exitcond13_fu_1448      |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_50_fu_793         |    0    |    0    |    15   |
|    sub   |         tmp_66_fu_930         |    0    |    0    |    15   |
|          |         tmp_70_fu_969         |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|  select  |         tmp_22_fu_1168        |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_19_fu_1156        |    0    |    0    |    2    |
|    or    |         tmp_9_fu_1186         |    0    |    0    |    0    |
|          |         tmp_4_fu_1220         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    and   |         tmp_21_fu_1162        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_190      |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_202      |    0    |    0    |    0    |
|          |       grp_readreq_fu_216      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |   BIAS_addr_read_read_fu_197  |    0    |    0    |    0    |
|   read   | FM_DDR_BUFF2_read_read_fu_210 |    0    |    0    |    0    |
|          |  WEIGHT_addr_read_read_fu_223 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_228     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |   StgValue_450_write_fu_236   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         indvar2_fu_621        |    0    |    0    |    0    |
|          |         indvar3_fu_638        |    0    |    0    |    0    |
|          |          tmp_1_fu_662         |    0    |    0    |    0    |
|          |         kr_cast_fu_667        |    0    |    0    |    0    |
|          |          tmp_3_fu_683         |    0    |    0    |    0    |
|          |         kc_cast_fu_687        |    0    |    0    |    0    |
|          |       tmp_6_cast_fu_703       |    0    |    0    |    0    |
|          |       tmp_12_cast_fu_724      |    0    |    0    |    0    |
|          |       tmp_13_cast_fu_728      |    0    |    0    |    0    |
|          |       tmp_26_cast_fu_749      |    0    |    0    |    0    |
|          |       tmp_27_cast_fu_753      |    0    |    0    |    0    |
|          |       p_shl4_cast_fu_777      |    0    |    0    |    0    |
|          |       p_shl5_cast_fu_789      |    0    |    0    |    0    |
|          |       p_shl1_cast_fu_830      |    0    |    0    |    0    |
|          |       tmp_79_cast_fu_845      |    0    |    0    |    0    |
|          |       tmp_35_cast_fu_862      |    0    |    0    |    0    |
|          |       p_shl8_cast_fu_914      |    0    |    0    |    0    |
|          |       p_shl9_cast_fu_926      |    0    |    0    |    0    |
|          |       tmp_86_cast_fu_997      |    0    |    0    |    0    |
|          |      tmp_94_cast_fu_1002      |    0    |    0    |    0    |
|          |       tmp_4_cast_fu_1018      |    0    |    0    |    0    |
|          |      tmp_10_cast_fu_1034      |    0    |    0    |    0    |
|   zext   |      p_shl14_cast_fu_1058     |    0    |    0    |    0    |
|          |      p_shl15_cast_fu_1070     |    0    |    0    |    0    |
|          |      p_shl13_cast_fu_1101     |    0    |    0    |    0    |
|          |      tmp_42_cast_fu_1116      |    0    |    0    |    0    |
|          |         tmp_6_fu_1121         |    0    |    0    |    0    |
|          |       tmp_8_cast_fu_1182      |    0    |    0    |    0    |
|          |        tmp_cast_fu_1192       |    0    |    0    |    0    |
|          |       tmp_5_cast_fu_1206      |    0    |    0    |    0    |
|          |      tmp_15_cast_fu_1216      |    0    |    0    |    0    |
|          |      tmp_17_cast_fu_1226      |    0    |    0    |    0    |
|          |      tmp_19_cast_fu_1240      |    0    |    0    |    0    |
|          |      tmp_29_cast_fu_1262      |    0    |    0    |    0    |
|          |      p_shl22_cast_fu_1274     |    0    |    0    |    0    |
|          |      p_shl23_cast_fu_1286     |    0    |    0    |    0    |
|          |      p_shl17_cast_fu_1314     |    0    |    0    |    0    |
|          |      tmp_65_cast_fu_1329      |    0    |    0    |    0    |
|          |      p_shl21_cast_fu_1372     |    0    |    0    |    0    |
|          |      tmp_55_cast_fu_1387      |    0    |    0    |    0    |
|          |      tmp_56_cast_fu_1397      |    0    |    0    |    0    |
|          |      p_shl19_cast_fu_1416     |    0    |    0    |    0    |
|          |      tmp_61_cast_fu_1436      |    0    |    0    |    0    |
|          |      tmp_62_cast_fu_1440      |    0    |    0    |    0    |
|          |      tmp_68_cast_fu_1444      |    0    |    0    |    0    |
|          |        indvar7_fu_1460        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_48_fu_769         |    0    |    0    |    0    |
|          |         tmp_49_fu_781         |    0    |    0    |    0    |
|          |       p_shl_cast_fu_814       |    0    |    0    |    0    |
|          |         tmp_53_fu_822         |    0    |    0    |    0    |
|          |         tmp_57_fu_875         |    0    |    0    |    0    |
|          |         tmp_64_fu_906         |    0    |    0    |    0    |
|          |         tmp_65_fu_918         |    0    |    0    |    0    |
|          |       p_shl6_cast_fu_949      |    0    |    0    |    0    |
|          |         tmp_69_fu_957         |    0    |    0    |    0    |
|          |      p_shl10_cast_fu_980      |    0    |    0    |    0    |
|bitconcatenate|         tmp_8_fu_1050         |    0    |    0    |    0    |
|          |         tmp_10_fu_1062        |    0    |    0    |    0    |
|          |      p_shl12_cast_fu_1085     |    0    |    0    |    0    |
|          |         tmp_13_fu_1093        |    0    |    0    |    0    |
|          |         tmp_24_fu_1266        |    0    |    0    |    0    |
|          |         tmp_25_fu_1278        |    0    |    0    |    0    |
|          |         tmp_43_fu_1306        |    0    |    0    |    0    |
|          |      p_shl16_cast_fu_1333     |    0    |    0    |    0    |
|          |      p_shl20_cast_fu_1358     |    0    |    0    |    0    |
|          |         tmp_28_fu_1365        |    0    |    0    |    0    |
|          |      p_shl18_cast_fu_1402     |    0    |    0    |    0    |
|          |         tmp_39_fu_1409        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       tmp_71_cast_fu_799      |    0    |    0    |    0    |
|          |       tmp_80_cast_fu_871      |    0    |    0    |    0    |
|   sext   |          p_shl_fu_883         |    0    |    0    |    0    |
|          |       tmp_89_cast_fu_936      |    0    |    0    |    0    |
|          |       p_shl7_cast_fu_965      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_60_fu_898         |    0    |    0    |    0    |
|   trunc  |         tmp_61_fu_902         |    0    |    0    |    0    |
|          |         tmp_68_fu_945         |    0    |    0    |    0    |
|          |         tmp_18_fu_1140        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_17_fu_1130        |    0    |    0    |    0    |
|partselect|          tmp_fu_1196          |    0    |    0    |    0    |
|          |         tmp_5_fu_1230         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |   414   |   1776  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  BIAS_addr_read_reg_1480 |   32   |
|    BIAS_addr_reg_1465    |   32   |
|   B_CONV2_addr_reg_1691  |    4   |
|   B_CONV2_load_reg_1696  |   32   |
|FM_DDR_BUFF2_read_reg_1494|   32   |
| WEIGHT_addr_read_reg_1514|   32   |
|   WEIGHT_addr_reg_1499   |   32   |
|   W_CONV2_addr_reg_1632  |   12   |
|   W_CONV2_load_reg_1647  |   32   |
|        c2_reg_498        |    4   |
|        c4_reg_533        |    4   |
|       c_1_reg_1668       |    4   |
|       c_2_reg_1775       |    4   |
|       c_3_reg_1576       |    4   |
|         c_reg_454        |    4   |
|       chl5_reg_545       |    5   |
|      chl_1_reg_1681      |    5   |
|      chl_2_reg_1753      |    5   |
|     chl_in_1_reg_1612    |    3   |
|      chl_in_reg_476      |    3   |
|    chl_out_1_reg_1594    |    5   |
|      chl_out_reg_465     |    5   |
|        chl_reg_509       |    5   |
|conv2_buff_addr_1_reg_1780|   11   |
|conv2_buff_addr_2_reg_1785|   11   |
|conv2_buff_addr_3_reg_1805|   11   |
|conv2_buff_addr_4_reg_1810|   11   |
|conv2_buff_addr_5_reg_1604|   11   |
| conv2_buff_addr_reg_1686 |   11   |
|conv2_buff_load_2_reg_1800|   32   |
|  conv_out1_addr_reg_1637 |   11   |
|  conv_out1_load_reg_1642 |   32   |
| conv_out2_addr_1_reg_1824|    9   |
|  conv_out2_load_reg_1829 |   32   |
|    exitcond10_reg_1471   |    1   |
|    exitcond11_reg_1485   |    1   |
|    exitcond12_reg_1505   |    1   |
|    exitcond13_reg_1815   |    1   |
|      indvar1_reg_397     |   11   |
|      indvar4_reg_409     |   12   |
|      indvar6_reg_556     |    9   |
|   indvar_next1_reg_1489  |   11   |
|   indvar_next2_reg_1509  |   12   |
|   indvar_next3_reg_1819  |    9   |
|   indvar_next_reg_1475   |    5   |
|      indvar_reg_385      |    5   |
|       kc_1_reg_1545      |    3   |
|     kc_cast_reg_1537     |    4   |
|        kc_reg_432        |    3   |
|       kr_1_reg_1527      |    3   |
|     kr_cast_reg_1519     |    4   |
|        kr_reg_421        |    3   |
|        r1_reg_487        |    4   |
|        r3_reg_521        |    4   |
|       r_1_reg_1655       |    4   |
|       r_2_reg_1745       |    4   |
|       r_3_reg_1558       |    4   |
|         r_reg_443        |    4   |
|          reg_581         |   32   |
|          reg_587         |   32   |
|          reg_594         |   32   |
|   tmp_10_cast_reg_1673   |   12   |
|   tmp_12_cast_reg_1563   |    9   |
|   tmp_13_cast_reg_1568   |    9   |
|   tmp_15_cast_reg_1728   |   12   |
|   tmp_17_cast_reg_1734   |   12   |
|   tmp_19_cast_reg_1740   |   10   |
|      tmp_22_reg_1701     |   32   |
|   tmp_26_cast_reg_1581   |   12   |
|   tmp_27_cast_reg_1586   |   12   |
|      tmp_27_reg_1758     |    9   |
|      tmp_38_reg_1764     |    9   |
|      tmp_3_reg_1532      |   64   |
|      tmp_41_reg_1790     |   12   |
|      tmp_42_reg_1795     |   12   |
|      tmp_47_reg_1770     |   10   |
|    tmp_4_cast_reg_1660   |    9   |
|    tmp_5_cast_reg_1720   |    8   |
|      tmp_60_reg_1617     |   13   |
|      tmp_61_reg_1622     |   11   |
|    tmp_6_cast_reg_1550   |   13   |
|   tmp_71_cast_reg_1599   |   10   |
|      tmp_71_reg_1627     |   12   |
|      tmp_7_reg_1706      |    1   |
|    tmp_8_cast_reg_1710   |    9   |
|     tmp_cast_reg_1715    |    9   |
+--------------------------+--------+
|           Total          |  1031  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_190  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_216  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_228 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_253  |  p0  |   3  |   4  |   12   ||    15   |
|   grp_access_fu_266  |  p0  |   3  |  11  |   33   ||    15   |
|   grp_access_fu_279  |  p0  |   3  |  12  |   36   ||    15   |
|   grp_access_fu_308  |  p0  |   4  |  11  |   44   ||    21   |
|   grp_access_fu_308  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_308  |  p2  |   6  |   0  |    0   ||    33   |
|   grp_access_fu_371  |  p0  |   3  |   9  |   27   ||    15   |
|    indvar_reg_385    |  p0  |   2  |   5  |   10   ||    9    |
|    indvar1_reg_397   |  p0  |   2  |  11  |   22   ||    9    |
|    indvar4_reg_409   |  p0  |   2  |  12  |   24   ||    9    |
|      chl_reg_509     |  p0  |   2  |   5  |   10   ||    9    |
|      r3_reg_521      |  p0  |   2  |   4  |    8   ||    9    |
|      c4_reg_533      |  p0  |   2  |   4  |    8   ||    9    |
|      grp_fu_567      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_567      |  p1  |   4  |  32  |   128  ||    21   |
|      grp_fu_571      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_571      |  p1  |   2  |  32  |   64   ||    9    |
|        reg_587       |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   812  ||  37.698 ||   252   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   414  |  1776  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   37   |    -   |   252  |
|  Register |    -   |    -   |  1031  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   37   |  1445  |  2028  |
+-----------+--------+--------+--------+--------+
