Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Sat Jun 10 22:25:21 2017
| Host         : wsguo-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file b2000t_c2c_bram_wrapper_control_sets_placed.rpt
| Design       : b2000t_c2c_bram_wrapper
| Device       : xc7v2000t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   228 |
| Unused register locations in slices containing registers |   764 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             973 |          262 |
| No           | No                    | Yes                    |             723 |          221 |
| No           | Yes                   | No                     |             549 |          177 |
| Yes          | No                    | No                     |             627 |          169 |
| Yes          | No                    | Yes                    |             170 |           50 |
| Yes          | Yes                   | No                     |            1170 |          271 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                    Clock Signal                                                                   |                                                                                                                                                Enable Signal                                                                                                                                               |                                                                                                                                   Set/Reset Signal                                                                                                                                   | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                       |                1 |              1 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                      |                1 |              1 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                            |                1 |              1 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                       |                1 |              1 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                      |                1 |              1 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                    |                1 |              1 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                    |                1 |              1 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                 |                1 |              1 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                   |                1 |              1 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/time_out_wait_bypass_reg                                                                                                             | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/time_out_wait_bypass_reg                                                                                         |                1 |              1 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/vio_0/inst/DECODER_INST/probe_in_reg_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk                                                                                                             |                1 |              1 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                       |                1 |              1 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/R0                                                                                                                                                                  |                1 |              1 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                       |                1 |              2 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                            |                1 |              2 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                       |                1 |              2 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                            |                1 |              2 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                           |                1 |              2 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                      |                1 |              2 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                                  | b2000t_c2c_bram_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                      |                1 |              2 |
|  dbg_hub/inst/itck_i                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                       |                1 |              2 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                       |                1 |              2 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                  |                2 |              2 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                           |                1 |              2 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst/AS[0]                                   |                1 |              3 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/SR[0]                     |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                 |                1 |              3 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                 |                2 |              3 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                    |                1 |              3 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                3 |              3 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst/AS[0]                                   |                1 |              3 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gpregsm1.user_valid_reg[0] |                1 |              3 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst/AS[0]                                   |                2 |              3 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                 |                1 |              3 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/SR[0]                     |                1 |              3 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/SR[0]                      |                1 |              3 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                               |                1 |              3 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst/AS[0]                                    |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                 |                1 |              3 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst/AS[0]                                    |                2 |              3 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst/AS[0]                                    |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                 |                2 |              3 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                    |                1 |              3 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst/AS[0]                                    |                1 |              3 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst/AS[0]                                   |                2 |              3 |
|  dbg_hub/inst/itck_i                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                1 |              3 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                 |                1 |              3 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                                 |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/SR[0]                                                                                                                                        |                2 |              4 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                                                                             |                1 |              4 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                       |                2 |              4 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/state[4]_i_2_n_0                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.user_reset_sync_inst/SR[0]                                                                                                                                                             |                2 |              4 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/pat_count[3]_i_1_n_0                                                                                                                                                                        | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.user_reset_sync_inst/SR[0]                                                                                                                                                             |                1 |              4 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_0_in                                                                                                                                                                                 |                4 |              4 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                                                                  |                1 |              4 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                       |                2 |              4 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                2 |              4 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                                  | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                      |                1 |              4 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wait_for_rd_en[3]_i_1_n_0                                                                                                                                          | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_rd_clk                                                                                                               |                1 |              4 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2_n_0                                                                                                                                                                         | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                       |                2 |              4 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                      |                1 |              4 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                               |                1 |              4 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                      |                1 |              4 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |              4 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                                                                                                                | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                      |                3 |              4 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/u_rst_sync_gt/SS[0]                                                                                                                                                                                                     |                1 |              4 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/reset_r_reg                                                                                                                                                         |                3 |              4 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/reset_count_r                                                                                                                                                         |                1 |              4 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/FSM_onehot_state[3]_i_2_n_0                                                                                                                                                       | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/FSM_onehot_state[3]_i_1_n_0                                                                                                                                 |                3 |              5 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/vio_0/inst/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                                         |                1 |              5 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_2_n_0                                                                                                                                                                 | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_1__0_n_0                                                                                                                                        |                2 |              5 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/err_detect_i/ready_r_reg0                                                                                                                                                            |                2 |              5 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/RX_NA_IDLE                                                                                                                                                                                       | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/rx_na_idles_cntr[4]_i_1_n_0                                                                                                                                                |                1 |              5 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_bond_gen_i/data_v_r                                                                                                                                                                                 | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_bond_gen_i/free_count_r[0]_i_1_n_0                                                                                                                                            |                1 |              5 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg0                                                                                                                            |                2 |              5 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txdatavalid_symgen_i                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wr_monitor_flag                                                                                                                                                    | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg[0]                                                           |                2 |              5 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                    |                2 |              6 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                    |                3 |              6 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                     |                2 |              6 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_28_out                                                                                                                                                                                                     | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                      |                1 |              6 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID.axi_rid_temp[5]_i_1_n_0                                                                                                                                                                              | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                      |                2 |              6 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_4_out                                                                                                                                                                                                      | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                                                                                         |                2 |              6 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/idle_xmit_cntr[0]_i_1_n_0                                                                                                                                                                 | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/idle_xmit_cntr_reg[5]_0[0]                                                                                                                                          |                2 |              6 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                       | b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                            |                1 |              6 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                     |                4 |              6 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/system_reset_r2                                                                                                                     |                3 |              6 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                                                | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                      |                2 |              6 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data[19]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              7 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gdiff.diff_pntr_pad_reg[2][0]                                                                    |                2 |              7 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                             |                2 |              7 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/vio_0/inst/U_XSDB_SLAVE/reg_do[10]_i_1_n_0                                                                                                                                                                                                                         |                1 |              7 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                                 |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                |                5 |              7 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gdiff.diff_pntr_pad_reg[2][0]                                                                    |                2 |              7 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_gtx_reset_comb/SR[0]                                                                                                                          |                2 |              7 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                      |                3 |              8 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                  |                2 |              8 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                                 | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count                                                                                                                                                   | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                |                3 |              8 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0]                                                           | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                     |                3 |              8 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                                 | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_1_n_0                                                                                                                                                | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/SR[0]                                                                                                                                        |                3 |              8 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                                 | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state__0                                                                                                                                                       | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                |                7 |              8 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                                 | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count                                                                                                                                                   | b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                                                                            |                2 |              8 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                                 | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0                                                                                                                                                       | b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                                                                            |                6 |              8 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                    |                2 |              8 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                     |                3 |              8 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/itck_i                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                  |                1 |              8 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gdiff.diff_pntr_pad_reg[2][0]                                                                     |                3 |              8 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/new_gtx_rx_pcsreset_comb                                                                                                                                 |                2 |              9 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/core_reset_logic_i/SR[0]                                                                                                                                                                             |                6 |              9 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[11]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                6 |             10 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/p_1_in[2]                                                                                                                                                 | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r                                                                                                                             |                3 |             10 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                  |                2 |             10 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/br_fifo_reset                                                                                                                                                                                         |                5 |             10 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[11]_0                                                                                                                                                        | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[11]                                                                                                                                    |                4 |             10 |
|  dbg_hub/inst/itck_i                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                           |                2 |             10 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                     |                3 |             10 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                                 |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                                                                            |                8 |             10 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/br_fifo_reset                                                                                                                                                                                         |                5 |             10 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_rd_clk                                                                                                               |                2 |             11 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst//RAM_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                3 |             12 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                  |                3 |             12 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst//RAM_reg_192_255_0_2_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                3 |             12 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst//RAM_reg_128_191_0_2_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                3 |             12 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst//RAM_reg_0_63_0_2_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                3 |             12 |
|  dbg_hub/inst/itck_i                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                  |                3 |             12 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count_reg[0]                                                                                                             | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/time_out_wait_bypass_reg                                                                                         |                4 |             13 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_flop_reg[0]_0                                                                                                                                          |                4 |             13 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/vio_0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                                             |                3 |             13 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                  | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                      |                5 |             14 |
|  dbg_hub/inst/itck_i                                                                                                                              | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                     | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                             |                5 |             14 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_out                                                                                            |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                5 |             15 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/standard_cc_module_i/count_16d_srl_r[0]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                3 |             15 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                             | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                      |                6 |             15 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                                 | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/sel                                                                                                                                                               | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                                    |                4 |             16 |
|  dbg_hub/inst/itck_i                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                      |                4 |             16 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[7][0]                                                             | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                     |                4 |             16 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[7][0]                                                             | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                     |                3 |             16 |
|  dbg_hub/inst/itck_i                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                                           |                                                                                                                                                                                                                                                                                      |                6 |             16 |
|  dbg_hub/inst/itck_i                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                       |                3 |             16 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                4 |             16 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                      |                3 |             16 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                5 |             16 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i[15]_i_1_n_0                                                                                                            |                4 |             16 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                  |                3 |             16 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                4 |             16 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[7][0]                                                              | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                     |                4 |             16 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                  |                3 |             16 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i0                                                                                                                                      | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r                                                                                                                             |                4 |             16 |
|  dbg_hub/inst/itck_i                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                       |                3 |             16 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                 |                5 |             17 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                 |                5 |             17 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i_0                                                                               | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[0]                                                                                                               | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/clear                                                                                                            |                5 |             17 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[8][0]                                                              | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                      |                4 |             18 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                  |                5 |             18 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/itck_i                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                 |                3 |             18 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[8][0]                                                              | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                      |                5 |             18 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                  |                3 |             18 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                                 | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/time_out_counter                                                                                                                                                  | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                      |                5 |             19 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                                 | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_counter                                                                                                                                                  | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/reset_time_out                                                                                                                              |                5 |             19 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/standard_cc_module_i/count_24d_srl_r0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                5 |             23 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                        | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                     |                5 |             24 |
|  dbg_hub/inst/itck_i                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                      |                3 |             24 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                                 | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_assertion                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                7 |             24 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                                 |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0                                                                                                                 |                6 |             24 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/E[0]                                        | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                6 |             24 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |             24 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/E[0]                                        | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                6 |             24 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/E[0]                                         | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                             |                6 |             27 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0] | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                             |                6 |             27 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                 |               16 |             27 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                 |                7 |             28 |
|  dbg_hub/inst/itck_i                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                 |                4 |             28 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[49][0]                                                         | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                    |                5 |             31 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[49][0]                                                         | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                    |                9 |             31 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                5 |             32 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                 | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                                                                                         |                4 |             32 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdatavalid_i                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                4 |             32 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                               | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                      |                5 |             32 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld44_out                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                9 |             32 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                    |               14 |             32 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe_1_or_2_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                9 |             32 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                                 |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_cdrlock_counter_reg[31]_0[0]                                                                                                             |               14 |             33 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[40][0]                                                          | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                     |                6 |             37 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                     |               10 |             40 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                     |                9 |             40 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/mod_do_wr_en                                                                                                                                                       | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                                                                                               |                9 |             40 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                9 |             41 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[40][0]                                                          | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                     |                6 |             41 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |               11 |             41 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                     |                9 |             42 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                     |                9 |             42 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                      |               25 |             43 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                             |               10 |             46 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                             |               10 |             46 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                      |               12 |             47 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                      |               11 |             47 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_tdm_inst/storage_data2_reg[48][0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                9 |             48 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |               14 |             48 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/tdm_user_data_ready                                                                                                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.user_reset_sync_inst/calib_done_flop_reg                                                                                                                                               |               13 |             48 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               13 |             55 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |               20 |             55 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txdatavalid_symgen_i                                                                                                                                                           | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA_reg[59]                                                                                                                                                     |               10 |             59 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/E[0]                                                                                                                                                                                      | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/SR[0]                                                                                                                                                               |               12 |             64 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/valid_d                                                                                                                                                                                          | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/core_reset_logic_i/SR[0]                                                                                                                                                                             |               13 |             64 |
|  dbg_hub/inst/itck_i                                                                                                                              |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |               24 |             64 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/RX_DATA_REG_reg[0]                                                                                                                           |               14 |             66 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.user_reset_sync_inst/calib_done_flop_reg                                                                                                                                               |               23 |             76 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxdatavalid_i_0                                                                                                                                                                | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1_n_0                                                                                                        |               16 |             90 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                            | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                                                                                               |               18 |             94 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                                 |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |               34 |            103 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               | b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/data_valid_i                                                                                                                                           |                                                                                                                                                                                                                                                                                      |               28 |            122 |
|  b2000t_c2c_bram_i/clk_wiz/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |               59 |            205 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |               60 |            265 |
|  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                               |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |               99 |            399 |
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    17 |
| 2      |                    13 |
| 3      |                    24 |
| 4      |                    24 |
| 5      |                     9 |
| 6      |                    13 |
| 7      |                     7 |
| 8      |                    13 |
| 9      |                     2 |
| 10     |                     9 |
| 11     |                     1 |
| 12     |                     6 |
| 13     |                     3 |
| 14     |                     2 |
| 15     |                     3 |
| 16+    |                    82 |
+--------+-----------------------+


