--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml CPU1.twx CPU1.ncd -o CPU1.twr CPU1.pcf

Design file:              CPU1.ncd
Physical constraint file: CPU1.pcf
Device,package,speed:     xc3s50,pq208,-5 (PRODUCTION 1.39 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ProCounterin<0>|    0.419(R)|    0.630(R)|clk_IBUF          |   0.000|
ProCounterin<1>|    1.120(R)|    0.069(R)|clk_IBUF          |   0.000|
ProCounterin<2>|    0.336(R)|    0.708(R)|clk_IBUF          |   0.000|
ProCounterin<3>|    0.401(R)|    0.663(R)|clk_IBUF          |   0.000|
ProCounterin<4>|    0.330(R)|    0.720(R)|clk_IBUF          |   0.000|
ProCounterin<5>|    0.323(R)|    0.719(R)|clk_IBUF          |   0.000|
ProCounterin<6>|    0.053(R)|    0.925(R)|clk_IBUF          |   0.000|
ProCounterin<7>|    0.424(R)|    0.631(R)|clk_IBUF          |   0.000|
StartEverything|    2.154(R)|    0.365(R)|clk_IBUF          |   0.000|
reset          |    1.468(R)|    0.573(R)|clk_IBUF          |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------------+------------+------------------+--------+
                   | clk (edge) |                  | Clock  |
Destination        |   to PAD   |Internal Clock(s) | Phase  |
-------------------+------------+------------------+--------+
StageRegData_out<0>|    7.722(R)|clk_IBUF          |   0.000|
StageRegPCtr_out<0>|    7.761(R)|clk_IBUF          |   0.000|
StageRegPCtr_out<1>|    7.402(R)|clk_IBUF          |   0.000|
StageRegPCtr_out<2>|    8.090(R)|clk_IBUF          |   0.000|
StageRegPCtr_out<3>|    7.096(R)|clk_IBUF          |   0.000|
StageRegPCtr_out<4>|    7.095(R)|clk_IBUF          |   0.000|
StageRegPCtr_out<5>|    7.758(R)|clk_IBUF          |   0.000|
StageRegPCtr_out<6>|    7.755(R)|clk_IBUF          |   0.000|
StageRegPCtr_out<7>|    7.108(R)|clk_IBUF          |   0.000|
-------------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.955|    2.955|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 01 03:42:17 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 115 MB



