{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752813297892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752813297894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 18 13:34:57 2025 " "Processing started: Fri Jul 18 13:34:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752813297894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752813297894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRAFFIC -c TRAFFIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRAFFIC -c TRAFFIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752813297894 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752813298242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752813298242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file traffic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRAFFIC " "Found entity 1: TRAFFIC" {  } { { "TRAFFIC.bdf" "" { Schematic "d:/work/TRAFFIC/TRAFFIC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752813304718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752813304718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRAFFIC " "Elaborating entity \"TRAFFIC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752813304749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 74139:inst17 " "Elaborating entity \"74139\" for hierarchy \"74139:inst17\"" {  } { { "TRAFFIC.bdf" "inst17" { Schematic "d:/work/TRAFFIC/TRAFFIC.bdf" { { 144 1056 1176 304 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752813304765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74139:inst17 " "Elaborated megafunction instantiation \"74139:inst17\"" {  } { { "TRAFFIC.bdf" "" { Schematic "d:/work/TRAFFIC/TRAFFIC.bdf" { { 144 1056 1176 304 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752813304765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4count 4count:inst52 " "Elaborating entity \"4count\" for hierarchy \"4count:inst52\"" {  } { { "TRAFFIC.bdf" "inst52" { Schematic "d:/work/TRAFFIC/TRAFFIC.bdf" { { 144 760 880 336 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752813304782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "4count:inst52 " "Elaborated megafunction instantiation \"4count:inst52\"" {  } { { "TRAFFIC.bdf" "" { Schematic "d:/work/TRAFFIC/TRAFFIC.bdf" { { 144 760 880 336 "inst52" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752813304783 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tc.bdf 1 1 " "Using design file tc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TC " "Found entity 1: TC" {  } { { "tc.bdf" "" { Schematic "d:/work/TRAFFIC/tc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752813304794 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752813304794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TC TC:inst51 " "Elaborating entity \"TC\" for hierarchy \"TC:inst51\"" {  } { { "TRAFFIC.bdf" "inst51" { Schematic "d:/work/TRAFFIC/TRAFFIC.bdf" { { 128 224 368 256 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752813304794 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comp4.bdf 1 1 " "Using design file comp4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 COMP4 " "Found entity 1: COMP4" {  } { { "comp4.bdf" "" { Schematic "d:/work/TRAFFIC/comp4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752813304804 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752813304804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP4 TC:inst51\|COMP4:inst101 " "Elaborating entity \"COMP4\" for hierarchy \"TC:inst51\|COMP4:inst101\"" {  } { { "tc.bdf" "inst101" { Schematic "d:/work/TRAFFIC/tc.bdf" { { 456 776 872 552 "inst101" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752813304804 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "LA " "Found inconsistent dimensions for element \"LA\"" {  } { { "comp4.bdf" "" { Schematic "d:/work/TRAFFIC/comp4.bdf" { { 424 416 464 441 "LA\[1..0\]" "" } { 448 568 744 464 "LA" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752813304805 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "LB " "Found inconsistent dimensions for element \"LB\"" {  } { { "comp4.bdf" "" { Schematic "d:/work/TRAFFIC/comp4.bdf" { { 440 416 464 457 "LB\[1..0\]" "" } { 464 568 744 480 "LB" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752813304805 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "LA " "Converted elements in bus name \"LA\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LA\[1..0\] LA1..0 " "Converted element name(s) from \"LA\[1..0\]\" to \"LA1..0\"" {  } { { "comp4.bdf" "" { Schematic "d:/work/TRAFFIC/comp4.bdf" { { 424 416 464 441 "LA\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1752813304805 ""}  } { { "comp4.bdf" "" { Schematic "d:/work/TRAFFIC/comp4.bdf" { { 424 416 464 441 "LA\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1752813304805 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "LB " "Converted elements in bus name \"LB\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LB\[1..0\] LB1..0 " "Converted element name(s) from \"LB\[1..0\]\" to \"LB1..0\"" {  } { { "comp4.bdf" "" { Schematic "d:/work/TRAFFIC/comp4.bdf" { { 440 416 464 457 "LB\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1752813304805 ""}  } { { "comp4.bdf" "" { Schematic "d:/work/TRAFFIC/comp4.bdf" { { 440 416 464 457 "LB\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1752813304805 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comp2.bdf 1 1 " "Using design file comp2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 COMP2 " "Found entity 1: COMP2" {  } { { "comp2.bdf" "" { Schematic "d:/work/TRAFFIC/comp2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752813304815 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752813304815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP2 TC:inst51\|COMP4:inst101\|COMP2:inst3 " "Elaborating entity \"COMP2\" for hierarchy \"TC:inst51\|COMP4:inst101\|COMP2:inst3\"" {  } { { "comp4.bdf" "inst3" { Schematic "d:/work/TRAFFIC/comp4.bdf" { { 408 464 560 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752813304816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:inst4 " "Elaborating entity \"74157\" for hierarchy \"74157:inst4\"" {  } { { "TRAFFIC.bdf" "inst4" { Schematic "d:/work/TRAFFIC/TRAFFIC.bdf" { { 472 208 328 664 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752813304835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:inst4 " "Elaborated megafunction instantiation \"74157:inst4\"" {  } { { "TRAFFIC.bdf" "" { Schematic "d:/work/TRAFFIC/TRAFFIC.bdf" { { 472 208 328 664 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752813304836 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752813305181 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752813305490 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752813305490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752813305515 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752813305515 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752813305515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752813305515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752813305527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 18 13:35:05 2025 " "Processing ended: Fri Jul 18 13:35:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752813305527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752813305527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752813305527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752813305527 ""}
