-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\test_switching_states_6Phase_without_delays\hdlsrc\test_switching_states_6Phase_without_delays\test_swithcing_states_6Phase_without_delays_src_HDL_DUT2.vhd
-- Created: 2022-10-14 16:22:04
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: 1e-08
-- Target subsystem base rate: 1e-08
-- 
-- 
-- Clock Enable  Sample Time
-- -------------------------------------------------------------
-- ce_out        1e-08
-- -------------------------------------------------------------
-- 
-- 
-- Output Signal                 Clock Enable  Sample Time
-- -------------------------------------------------------------
-- HB1T                          ce_out        1e-08
-- HB1B                          ce_out        1e-08
-- HB2T                          ce_out        1e-08
-- HB2B                          ce_out        1e-08
-- HB3T                          ce_out        1e-08
-- HB3B                          ce_out        1e-08
-- HB4T                          ce_out        1e-08
-- HB4B                          ce_out        1e-08
-- HB5T                          ce_out        1e-08
-- HB5B                          ce_out        1e-08
-- HB6T                          ce_out        1e-08
-- HB6B                          ce_out        1e-08
-- done                          ce_out        1e-08
-- -------------------------------------------------------------
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: test_swithcing_states_6Phase_without_delays_src_HDL_DUT2
-- Source Path: test_switching_states_6Phase_without_delays/HDL_DUT2
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY test_swithcing_states_6Phase_without_delays_src_HDL_DUT2 IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        clk_enable                        :   IN    std_logic;
        I                                 :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        valid_in                          :   IN    std_logic;
        ce_out                            :   OUT   std_logic;
        HB1T                              :   OUT   std_logic;
        HB1B                              :   OUT   std_logic;
        HB2T                              :   OUT   std_logic;
        HB2B                              :   OUT   std_logic;
        HB3T                              :   OUT   std_logic;
        HB3B                              :   OUT   std_logic;
        HB4T                              :   OUT   std_logic;
        HB4B                              :   OUT   std_logic;
        HB5T                              :   OUT   std_logic;
        HB5B                              :   OUT   std_logic;
        HB6T                              :   OUT   std_logic;
        HB6B                              :   OUT   std_logic;
        done                              :   OUT   std_logic
        );
END test_swithcing_states_6Phase_without_delays_src_HDL_DUT2;


ARCHITECTURE rtl OF test_swithcing_states_6Phase_without_delays_src_HDL_DUT2 IS

  -- Component Declarations
  COMPONENT test_swithcing_states_6Phase_without_delays_src_Detect_Rise_Positive
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          U                               :   IN    std_logic;
          Y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_swithcing_states_6Phase_without_delays_src_MATLAB_Function1
    PORT( I                               :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          next_switching_state            :   OUT   std_logic_vector(0 TO 11)  -- boolean [12]
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : test_swithcing_states_6Phase_without_delays_src_Detect_Rise_Positive
    USE ENTITY work.test_swithcing_states_6Phase_without_delays_src_Detect_Rise_Positive(rtl);

  FOR ALL : test_swithcing_states_6Phase_without_delays_src_MATLAB_Function1
    USE ENTITY work.test_swithcing_states_6Phase_without_delays_src_MATLAB_Function1(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL End_Cycle                        : std_logic;
  SIGNAL switch_compare_1                 : std_logic;
  SIGNAL I_signed                         : signed(31 DOWNTO 0);  -- int32
  SIGNAL Switch_on2_out1                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay2_out1                      : signed(31 DOWNTO 0);  -- int32
  SIGNAL next_switching_state             : std_logic_vector(0 TO 11);  -- boolean [12]

BEGIN
  u_Detect_Rise_Positive : test_swithcing_states_6Phase_without_delays_src_Detect_Rise_Positive
    PORT MAP( clk => clk,
              reset => reset,
              enb => clk_enable,
              U => valid_in,
              Y => End_Cycle
              );

  u_MATLAB_Function1 : test_swithcing_states_6Phase_without_delays_src_MATLAB_Function1
    PORT MAP( I => std_logic_vector(Switch_on2_out1),  -- int32
              next_switching_state => next_switching_state  -- boolean [12]
              );

  
  switch_compare_1 <= '1' WHEN End_Cycle = '1' ELSE
      '0';

  enb <= clk_enable;

  I_signed <= signed(I);

  Delay2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay2_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay2_out1 <= Switch_on2_out1;
      END IF;
    END IF;
  END PROCESS Delay2_process;


  
  Switch_on2_out1 <= Delay2_out1 WHEN switch_compare_1 = '0' ELSE
      I_signed;

  ce_out <= clk_enable;

  HB1T <= next_switching_state(0);

  HB1B <= next_switching_state(1);

  HB2T <= next_switching_state(2);

  HB2B <= next_switching_state(3);

  HB3T <= next_switching_state(4);

  HB3B <= next_switching_state(5);

  HB4T <= next_switching_state(6);

  HB4B <= next_switching_state(7);

  HB5T <= next_switching_state(8);

  HB5B <= next_switching_state(9);

  HB6T <= next_switching_state(10);

  HB6B <= next_switching_state(11);

  done <= End_Cycle;

END rtl;

