5 18 181 2 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (inc1.1.vcd) 2 -o (inc1.1.cdd) 2 -v (inc1.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 inc1.1.v 1 21 1
2 1 3d 5 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 5 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 inc1.1.v 0 10 1
2 2 0 6 50008 1 21004 0 0 1 16 0 0
2 3 1 6 10001 0 1410 0 0 1 1 a
2 4 37 6 10008 1 16 2 3
2 5 1 7 10001 0 1410 0 0 1 1 a
2 6 52 7 10003 1 1012 0 5 1 18 0 1 0 0 0 0
2 7 1 8 30003 1 1008 0 0 1 1 a
2 8 29 8 30003 1 1002 7 0 1 18 0 1 0 0 0 0
2 9 1 9 10001 0 1410 0 0 1 1 a
2 10 52 9 10003 0 1012 0 9 1 18 0 1 0 0 0 0
4 4 6 1 11 6 6 4
4 6 7 1 0 8 8 4
4 8 8 3 0 10 0 4
4 10 9 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 inc1.1.v 0 19 1
