{"vcs1":{"timestamp_begin":1759290921.499619212, "rt":0.79, "ut":0.30, "st":0.13}}
{"vcselab":{"timestamp_begin":1759290922.357059934, "rt":0.67, "ut":0.17, "st":0.07}}
{"link":{"timestamp_begin":1759290923.076009168, "rt":0.19, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759290921.167082358}
{"VCS_COMP_START_TIME": 1759290921.167082358}
{"VCS_COMP_END_TIME": 1759290924.010502956}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog3 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog6 +notimingcheck"}
{"vcs1": {"peak_mem": 367952}}
{"vcselab": {"peak_mem": 229972}}
