<stg><name>(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %stream_b_done = alloca i32 1

]]></Node>
<StgValue><ssdm name="stream_b_done"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %stream_a_done = alloca i32 1

]]></Node>
<StgValue><ssdm name="stream_a_done"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %stream_c_addr = alloca i32 1

]]></Node>
<StgValue><ssdm name="stream_c_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %stream_b_addr = alloca i32 1

]]></Node>
<StgValue><ssdm name="stream_b_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %stream_a_addr = alloca i32 1

]]></Node>
<StgValue><ssdm name="stream_a_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
newFuncRoot:5 %ram_depth_1_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %ram_depth_1

]]></Node>
<StgValue><ssdm name="ram_depth_1_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="27">
<![CDATA[
newFuncRoot:6 %ram_depth_1_cast = zext i27 %ram_depth_1_read

]]></Node>
<StgValue><ssdm name="ram_depth_1_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ram_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_copy_a1, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_copy_b2, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_copy_c3, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i32 0, i32 %stream_a_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i32 0, i32 %stream_b_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i32 0, i32 %stream_c_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i1 0, i1 %stream_a_done

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i1 0, i1 %stream_b_done

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:0 %stream_c_done = phi i1 %stream_c_done_2, void %if.end53, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="stream_c_done"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:3 %stream_a_addr_1 = load i32 %stream_a_addr

]]></Node>
<StgValue><ssdm name="stream_a_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:5 %br_ln45 = br i1 %stream_c_done, void %while.body, void %while.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
while.body:0 %stream_a_done_load = load i1 %stream_a_done

]]></Node>
<StgValue><ssdm name="stream_a_done_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:1 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
while.body:2 %tmp = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i256P0A, i256 %data_copy_a1, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body:3 %xor_ln47 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln47"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body:4 %or_ln47 = or i1 %stream_a_done_load, i1 %xor_ln47

]]></Node>
<StgValue><ssdm name="or_ln47"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body:5 %or_ln47_1 = or i1 %stream_a_done_load, i1 %tmp

]]></Node>
<StgValue><ssdm name="or_ln47_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body:6 %br_ln47 = br i1 %or_ln47, void %if.then, void %while.body.if.end29_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
if.then:0 %zext_ln49 = zext i32 %stream_a_addr_1

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:1 %ram_V_addr = getelementptr i256 %ram_V, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="ram_V_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="256" op_0_bw="9">
<![CDATA[
if.then:2 %ram_V_load = load i9 %ram_V_addr

]]></Node>
<StgValue><ssdm name="ram_V_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:4 %stream_a_addr_2 = add i32 %stream_a_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="stream_a_addr_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:5 %stream_a_done_1 = icmp_eq  i32 %stream_a_addr_2, i32 %ram_depth_1_cast

]]></Node>
<StgValue><ssdm name="stream_a_done_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:6 %store_ln55 = store i32 %stream_a_addr_2, i32 %stream_a_addr

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:7 %store_ln55 = store i1 %stream_a_done_1, i1 %stream_a_done

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.if.end29_crit_edge:0 %store_ln47 = store i1 %or_ln47_1, i1 %stream_a_done

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
while.body.if.end29_crit_edge:1 %br_ln47 = br void %if.end29

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end29:0 %stream_b_done_load = load i1 %stream_b_done

]]></Node>
<StgValue><ssdm name="stream_b_done_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
if.end29:1 %tmp_s = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i256P0A, i256 %data_copy_b2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end29:2 %xor_ln57 = xor i1 %tmp_s, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln57"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end29:3 %or_ln57 = or i1 %stream_b_done_load, i1 %xor_ln57

]]></Node>
<StgValue><ssdm name="or_ln57"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end29:4 %or_ln57_1 = or i1 %stream_b_done_load, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="or_ln57_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end29:5 %br_ln57 = br i1 %or_ln57, void %if.then34, void %if.end29.if.end41_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end29.if.end41_crit_edge:0 %store_ln57 = store i1 %or_ln57_1, i1 %stream_b_done

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
if.end29.if.end41_crit_edge:1 %br_ln57 = br void %if.end41

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:1 %stream_c_addr_1 = load i32 %stream_c_addr

]]></Node>
<StgValue><ssdm name="stream_c_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:2 %stream_b_addr_1 = load i32 %stream_b_addr

]]></Node>
<StgValue><ssdm name="stream_b_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.cond:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="256" op_0_bw="9">
<![CDATA[
if.then:2 %ram_V_load = load i9 %ram_V_addr

]]></Node>
<StgValue><ssdm name="ram_V_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
if.then:3 %write_ln49 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_copy_a1, i256 %ram_V_load

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
if.then:8 %br_ln55 = br void %if.end29

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="32">
<![CDATA[
if.then34:0 %zext_ln59 = zext i32 %stream_b_addr_1

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then34:1 %ram_V_addr_1 = getelementptr i256 %ram_V, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="ram_V_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="256" op_0_bw="9">
<![CDATA[
if.then34:2 %ram_V_load_1 = load i9 %ram_V_addr_1

]]></Node>
<StgValue><ssdm name="ram_V_load_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then34:4 %stream_b_addr_2 = add i32 %stream_b_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="stream_b_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then34:5 %stream_b_done_1 = icmp_eq  i32 %stream_b_addr_2, i32 %ram_depth_1_cast

]]></Node>
<StgValue><ssdm name="stream_b_done_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then34:6 %store_ln65 = store i32 %stream_b_addr_2, i32 %stream_b_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then34:7 %store_ln65 = store i1 %stream_b_done_1, i1 %stream_b_done

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
if.end41:0 %tmp_1 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i256P0A, i256 %data_copy_c3, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end41:1 %br_ln67 = br i1 %tmp_1, void %if.end53, void %if.then46

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then46:4 %stream_c_addr_2 = add i32 %stream_c_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="stream_c_addr_2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then46:5 %stream_c_done_1 = icmp_eq  i32 %stream_c_addr_2, i32 %ram_depth_1_cast

]]></Node>
<StgValue><ssdm name="stream_c_done_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then46:6 %store_ln75 = store i32 %stream_c_addr_2, i32 %stream_c_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
if.then46:7 %br_ln75 = br void %if.end53

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
while.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="256" op_0_bw="9">
<![CDATA[
if.then34:2 %ram_V_load_1 = load i9 %ram_V_addr_1

]]></Node>
<StgValue><ssdm name="ram_V_load_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
if.then34:3 %write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_copy_b2, i256 %ram_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
if.then34:8 %br_ln65 = br void %if.end41

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="32">
<![CDATA[
if.then46:0 %zext_ln69 = zext i32 %stream_c_addr_1

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then46:1 %ram_V_addr_2 = getelementptr i256 %ram_V, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="ram_V_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="256" op_0_bw="9">
<![CDATA[
if.then46:2 %ram_V_load_2 = load i9 %ram_V_addr_2

]]></Node>
<StgValue><ssdm name="ram_V_load_2"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end53:0 %stream_c_done_2 = phi i1 %stream_c_done_1, void %if.then46, i1 0, void %if.end41

]]></Node>
<StgValue><ssdm name="stream_c_done_2"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
if.end53:1 %br_ln45 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="78" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="256" op_0_bw="9">
<![CDATA[
if.then46:2 %ram_V_load_2 = load i9 %ram_V_addr_2

]]></Node>
<StgValue><ssdm name="ram_V_load_2"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
if.then46:3 %write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_copy_c3, i256 %ram_V_load_2

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="100" name="data_copy_c3" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="data_copy_c3"/></StgValue>
</port>
<port id="101" name="data_copy_b2" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="data_copy_b2"/></StgValue>
</port>
<port id="102" name="data_copy_a1" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="data_copy_a1"/></StgValue>
</port>
<port id="103" name="ram_V" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="ram_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="ram_depth_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ram_depth_1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="106" from="StgValue_105" to="stream_b_done" fromId="105" toId="7">
</dataflow>
<dataflow id="107" from="StgValue_105" to="stream_a_done" fromId="105" toId="8">
</dataflow>
<dataflow id="108" from="StgValue_105" to="stream_c_addr" fromId="105" toId="9">
</dataflow>
<dataflow id="109" from="StgValue_105" to="stream_b_addr" fromId="105" toId="10">
</dataflow>
<dataflow id="110" from="StgValue_105" to="stream_a_addr" fromId="105" toId="11">
</dataflow>
<dataflow id="112" from="_ssdm_op_Read.ap_auto.i27" to="ram_depth_1_read" fromId="111" toId="12">
</dataflow>
<dataflow id="113" from="ram_depth_1" to="ram_depth_1_read" fromId="104" toId="12">
</dataflow>
<dataflow id="114" from="ram_depth_1_read" to="ram_depth_1_cast" fromId="12" toId="13">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="115" toId="14">
</dataflow>
<dataflow id="117" from="ram_V" to="specmemcore_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specmemcore_ln0" fromId="118" toId="14">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specmemcore_ln0" fromId="120" toId="14">
</dataflow>
<dataflow id="123" from="StgValue_122" to="specmemcore_ln0" fromId="122" toId="14">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="124" toId="15">
</dataflow>
<dataflow id="126" from="data_copy_a1" to="specinterface_ln0" fromId="102" toId="15">
</dataflow>
<dataflow id="128" from="empty_14" to="specinterface_ln0" fromId="127" toId="15">
</dataflow>
<dataflow id="130" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="15">
</dataflow>
<dataflow id="131" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="15">
</dataflow>
<dataflow id="133" from="empty_13" to="specinterface_ln0" fromId="132" toId="15">
</dataflow>
<dataflow id="134" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="15">
</dataflow>
<dataflow id="135" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="15">
</dataflow>
<dataflow id="136" from="empty_13" to="specinterface_ln0" fromId="132" toId="15">
</dataflow>
<dataflow id="137" from="empty_13" to="specinterface_ln0" fromId="132" toId="15">
</dataflow>
<dataflow id="138" from="empty_13" to="specinterface_ln0" fromId="132" toId="15">
</dataflow>
<dataflow id="139" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="15">
</dataflow>
<dataflow id="140" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="15">
</dataflow>
<dataflow id="141" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="15">
</dataflow>
<dataflow id="142" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="15">
</dataflow>
<dataflow id="143" from="empty_13" to="specinterface_ln0" fromId="132" toId="15">
</dataflow>
<dataflow id="144" from="empty_13" to="specinterface_ln0" fromId="132" toId="15">
</dataflow>
<dataflow id="146" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="15">
</dataflow>
<dataflow id="147" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="15">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="124" toId="16">
</dataflow>
<dataflow id="149" from="data_copy_b2" to="specinterface_ln0" fromId="101" toId="16">
</dataflow>
<dataflow id="150" from="empty_14" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="151" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="152" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="153" from="empty_13" to="specinterface_ln0" fromId="132" toId="16">
</dataflow>
<dataflow id="154" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="155" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="156" from="empty_13" to="specinterface_ln0" fromId="132" toId="16">
</dataflow>
<dataflow id="157" from="empty_13" to="specinterface_ln0" fromId="132" toId="16">
</dataflow>
<dataflow id="158" from="empty_13" to="specinterface_ln0" fromId="132" toId="16">
</dataflow>
<dataflow id="159" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="160" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="161" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="162" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="163" from="empty_13" to="specinterface_ln0" fromId="132" toId="16">
</dataflow>
<dataflow id="164" from="empty_13" to="specinterface_ln0" fromId="132" toId="16">
</dataflow>
<dataflow id="165" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="16">
</dataflow>
<dataflow id="166" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="124" toId="17">
</dataflow>
<dataflow id="168" from="data_copy_c3" to="specinterface_ln0" fromId="100" toId="17">
</dataflow>
<dataflow id="169" from="empty_14" to="specinterface_ln0" fromId="127" toId="17">
</dataflow>
<dataflow id="170" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="17">
</dataflow>
<dataflow id="171" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="17">
</dataflow>
<dataflow id="172" from="empty_13" to="specinterface_ln0" fromId="132" toId="17">
</dataflow>
<dataflow id="173" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="17">
</dataflow>
<dataflow id="174" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="17">
</dataflow>
<dataflow id="175" from="empty_13" to="specinterface_ln0" fromId="132" toId="17">
</dataflow>
<dataflow id="176" from="empty_13" to="specinterface_ln0" fromId="132" toId="17">
</dataflow>
<dataflow id="177" from="empty_13" to="specinterface_ln0" fromId="132" toId="17">
</dataflow>
<dataflow id="178" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="17">
</dataflow>
<dataflow id="179" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="17">
</dataflow>
<dataflow id="180" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="17">
</dataflow>
<dataflow id="181" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="17">
</dataflow>
<dataflow id="182" from="empty_13" to="specinterface_ln0" fromId="132" toId="17">
</dataflow>
<dataflow id="183" from="empty_13" to="specinterface_ln0" fromId="132" toId="17">
</dataflow>
<dataflow id="184" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="17">
</dataflow>
<dataflow id="185" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="17">
</dataflow>
<dataflow id="186" from="StgValue_129" to="store_ln0" fromId="129" toId="18">
</dataflow>
<dataflow id="187" from="stream_a_addr" to="store_ln0" fromId="11" toId="18">
</dataflow>
<dataflow id="188" from="StgValue_129" to="store_ln0" fromId="129" toId="19">
</dataflow>
<dataflow id="189" from="stream_b_addr" to="store_ln0" fromId="10" toId="19">
</dataflow>
<dataflow id="190" from="StgValue_129" to="store_ln0" fromId="129" toId="20">
</dataflow>
<dataflow id="191" from="stream_c_addr" to="store_ln0" fromId="9" toId="20">
</dataflow>
<dataflow id="193" from="StgValue_192" to="store_ln0" fromId="192" toId="21">
</dataflow>
<dataflow id="194" from="stream_a_done" to="store_ln0" fromId="8" toId="21">
</dataflow>
<dataflow id="195" from="StgValue_192" to="store_ln0" fromId="192" toId="22">
</dataflow>
<dataflow id="196" from="stream_b_done" to="store_ln0" fromId="7" toId="22">
</dataflow>
<dataflow id="197" from="stream_c_done_2" to="stream_c_done" fromId="76" toId="24">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="198" from="br_ln45" to="stream_c_done" fromId="77" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="199" from="StgValue_192" to="stream_c_done" fromId="192" toId="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="200" from="br_ln0" to="stream_c_done" fromId="23" toId="24">
</dataflow>
<dataflow id="201" from="stream_a_addr" to="stream_a_addr_1" fromId="11" toId="25">
</dataflow>
<dataflow id="202" from="stream_c_done" to="br_ln45" fromId="24" toId="26">
</dataflow>
<dataflow id="203" from="stream_a_done" to="stream_a_done_load" fromId="8" toId="27">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecLoopName" to="specloopname_ln47" fromId="204" toId="28">
</dataflow>
<dataflow id="207" from="empty_16" to="specloopname_ln47" fromId="206" toId="28">
</dataflow>
<dataflow id="209" from="_ssdm_op_NbWriteReq.ap_fifo.i256P0A" to="tmp" fromId="208" toId="29">
</dataflow>
<dataflow id="210" from="data_copy_a1" to="tmp" fromId="102" toId="29">
</dataflow>
<dataflow id="211" from="StgValue_105" to="tmp" fromId="105" toId="29">
</dataflow>
<dataflow id="212" from="tmp" to="xor_ln47" fromId="29" toId="30">
</dataflow>
<dataflow id="214" from="StgValue_213" to="xor_ln47" fromId="213" toId="30">
</dataflow>
<dataflow id="215" from="stream_a_done_load" to="or_ln47" fromId="27" toId="31">
</dataflow>
<dataflow id="216" from="xor_ln47" to="or_ln47" fromId="30" toId="31">
</dataflow>
<dataflow id="217" from="stream_a_done_load" to="or_ln47_1" fromId="27" toId="32">
</dataflow>
<dataflow id="218" from="tmp" to="or_ln47_1" fromId="29" toId="32">
</dataflow>
<dataflow id="219" from="or_ln47" to="br_ln47" fromId="31" toId="33">
</dataflow>
<dataflow id="220" from="stream_a_addr_1" to="zext_ln49" fromId="25" toId="34">
</dataflow>
<dataflow id="221" from="ram_V" to="ram_V_addr" fromId="103" toId="35">
</dataflow>
<dataflow id="223" from="StgValue_222" to="ram_V_addr" fromId="222" toId="35">
</dataflow>
<dataflow id="224" from="zext_ln49" to="ram_V_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="225" from="ram_V_addr" to="ram_V_load" fromId="35" toId="36">
</dataflow>
<dataflow id="226" from="stream_a_addr_1" to="stream_a_addr_2" fromId="25" toId="37">
</dataflow>
<dataflow id="227" from="StgValue_105" to="stream_a_addr_2" fromId="105" toId="37">
</dataflow>
<dataflow id="228" from="stream_a_addr_2" to="stream_a_done_1" fromId="37" toId="38">
</dataflow>
<dataflow id="229" from="ram_depth_1_cast" to="stream_a_done_1" fromId="13" toId="38">
</dataflow>
<dataflow id="230" from="stream_a_addr_2" to="store_ln55" fromId="37" toId="39">
</dataflow>
<dataflow id="231" from="stream_a_addr" to="store_ln55" fromId="11" toId="39">
</dataflow>
<dataflow id="232" from="stream_a_done_1" to="store_ln55" fromId="38" toId="40">
</dataflow>
<dataflow id="233" from="stream_a_done" to="store_ln55" fromId="8" toId="40">
</dataflow>
<dataflow id="234" from="or_ln47_1" to="store_ln47" fromId="32" toId="41">
</dataflow>
<dataflow id="235" from="stream_a_done" to="store_ln47" fromId="8" toId="41">
</dataflow>
<dataflow id="236" from="stream_b_done" to="stream_b_done_load" fromId="7" toId="43">
</dataflow>
<dataflow id="237" from="_ssdm_op_NbWriteReq.ap_fifo.i256P0A" to="tmp_s" fromId="208" toId="44">
</dataflow>
<dataflow id="238" from="data_copy_b2" to="tmp_s" fromId="101" toId="44">
</dataflow>
<dataflow id="239" from="StgValue_105" to="tmp_s" fromId="105" toId="44">
</dataflow>
<dataflow id="240" from="tmp_s" to="xor_ln57" fromId="44" toId="45">
</dataflow>
<dataflow id="241" from="StgValue_213" to="xor_ln57" fromId="213" toId="45">
</dataflow>
<dataflow id="242" from="stream_b_done_load" to="or_ln57" fromId="43" toId="46">
</dataflow>
<dataflow id="243" from="xor_ln57" to="or_ln57" fromId="45" toId="46">
</dataflow>
<dataflow id="244" from="stream_b_done_load" to="or_ln57_1" fromId="43" toId="47">
</dataflow>
<dataflow id="245" from="tmp_s" to="or_ln57_1" fromId="44" toId="47">
</dataflow>
<dataflow id="246" from="or_ln57" to="br_ln57" fromId="46" toId="48">
</dataflow>
<dataflow id="247" from="or_ln57_1" to="store_ln57" fromId="47" toId="49">
</dataflow>
<dataflow id="248" from="stream_b_done" to="store_ln57" fromId="7" toId="49">
</dataflow>
<dataflow id="249" from="stream_c_addr" to="stream_c_addr_1" fromId="9" toId="51">
</dataflow>
<dataflow id="250" from="stream_b_addr" to="stream_b_addr_1" fromId="10" toId="52">
</dataflow>
<dataflow id="252" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="251" toId="53">
</dataflow>
<dataflow id="253" from="StgValue_145" to="specpipeline_ln0" fromId="145" toId="53">
</dataflow>
<dataflow id="254" from="StgValue_129" to="specpipeline_ln0" fromId="129" toId="53">
</dataflow>
<dataflow id="255" from="StgValue_105" to="specpipeline_ln0" fromId="105" toId="53">
</dataflow>
<dataflow id="256" from="StgValue_129" to="specpipeline_ln0" fromId="129" toId="53">
</dataflow>
<dataflow id="258" from="p_str" to="specpipeline_ln0" fromId="257" toId="53">
</dataflow>
<dataflow id="259" from="ram_V_addr" to="ram_V_load" fromId="35" toId="54">
</dataflow>
<dataflow id="261" from="_ssdm_op_Write.ap_fifo.volatile.i256P0A" to="write_ln49" fromId="260" toId="55">
</dataflow>
<dataflow id="262" from="data_copy_a1" to="write_ln49" fromId="102" toId="55">
</dataflow>
<dataflow id="263" from="ram_V_load" to="write_ln49" fromId="54" toId="55">
</dataflow>
<dataflow id="264" from="stream_b_addr_1" to="zext_ln59" fromId="52" toId="57">
</dataflow>
<dataflow id="265" from="ram_V" to="ram_V_addr_1" fromId="103" toId="58">
</dataflow>
<dataflow id="266" from="StgValue_222" to="ram_V_addr_1" fromId="222" toId="58">
</dataflow>
<dataflow id="267" from="zext_ln59" to="ram_V_addr_1" fromId="57" toId="58">
</dataflow>
<dataflow id="268" from="ram_V_addr_1" to="ram_V_load_1" fromId="58" toId="59">
</dataflow>
<dataflow id="269" from="stream_b_addr_1" to="stream_b_addr_2" fromId="52" toId="60">
</dataflow>
<dataflow id="270" from="StgValue_105" to="stream_b_addr_2" fromId="105" toId="60">
</dataflow>
<dataflow id="271" from="stream_b_addr_2" to="stream_b_done_1" fromId="60" toId="61">
</dataflow>
<dataflow id="272" from="ram_depth_1_cast" to="stream_b_done_1" fromId="13" toId="61">
</dataflow>
<dataflow id="273" from="stream_b_addr_2" to="store_ln65" fromId="60" toId="62">
</dataflow>
<dataflow id="274" from="stream_b_addr" to="store_ln65" fromId="10" toId="62">
</dataflow>
<dataflow id="275" from="stream_b_done_1" to="store_ln65" fromId="61" toId="63">
</dataflow>
<dataflow id="276" from="stream_b_done" to="store_ln65" fromId="7" toId="63">
</dataflow>
<dataflow id="277" from="_ssdm_op_NbWriteReq.ap_fifo.i256P0A" to="tmp_1" fromId="208" toId="64">
</dataflow>
<dataflow id="278" from="data_copy_c3" to="tmp_1" fromId="100" toId="64">
</dataflow>
<dataflow id="279" from="StgValue_105" to="tmp_1" fromId="105" toId="64">
</dataflow>
<dataflow id="280" from="tmp_1" to="br_ln67" fromId="64" toId="65">
</dataflow>
<dataflow id="281" from="stream_c_addr_1" to="stream_c_addr_2" fromId="51" toId="66">
</dataflow>
<dataflow id="282" from="StgValue_105" to="stream_c_addr_2" fromId="105" toId="66">
</dataflow>
<dataflow id="283" from="stream_c_addr_2" to="stream_c_done_1" fromId="66" toId="67">
</dataflow>
<dataflow id="284" from="ram_depth_1_cast" to="stream_c_done_1" fromId="13" toId="67">
</dataflow>
<dataflow id="285" from="stream_c_addr_2" to="store_ln75" fromId="66" toId="68">
</dataflow>
<dataflow id="286" from="stream_c_addr" to="store_ln75" fromId="9" toId="68">
</dataflow>
<dataflow id="287" from="ram_V_addr_1" to="ram_V_load_1" fromId="58" toId="70">
</dataflow>
<dataflow id="288" from="_ssdm_op_Write.ap_fifo.volatile.i256P0A" to="write_ln59" fromId="260" toId="71">
</dataflow>
<dataflow id="289" from="data_copy_b2" to="write_ln59" fromId="101" toId="71">
</dataflow>
<dataflow id="290" from="ram_V_load_1" to="write_ln59" fromId="70" toId="71">
</dataflow>
<dataflow id="291" from="stream_c_addr_1" to="zext_ln69" fromId="51" toId="73">
</dataflow>
<dataflow id="292" from="ram_V" to="ram_V_addr_2" fromId="103" toId="74">
</dataflow>
<dataflow id="293" from="StgValue_222" to="ram_V_addr_2" fromId="222" toId="74">
</dataflow>
<dataflow id="294" from="zext_ln69" to="ram_V_addr_2" fromId="73" toId="74">
</dataflow>
<dataflow id="295" from="ram_V_addr_2" to="ram_V_load_2" fromId="74" toId="75">
</dataflow>
<dataflow id="296" from="stream_c_done_1" to="stream_c_done_2" fromId="67" toId="76">
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="297" from="br_ln75" to="stream_c_done_2" fromId="69" toId="76">
</dataflow>
<dataflow id="298" from="StgValue_192" to="stream_c_done_2" fromId="192" toId="76">
<condition id="-1">
<or_exp><and_exp><literal name="stream_c_done" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="299" from="br_ln67" to="stream_c_done_2" fromId="65" toId="76">
</dataflow>
<dataflow id="300" from="ram_V_addr_2" to="ram_V_load_2" fromId="74" toId="78">
</dataflow>
<dataflow id="301" from="_ssdm_op_Write.ap_fifo.volatile.i256P0A" to="write_ln69" fromId="260" toId="79">
</dataflow>
<dataflow id="302" from="data_copy_c3" to="write_ln69" fromId="100" toId="79">
</dataflow>
<dataflow id="303" from="ram_V_load_2" to="write_ln69" fromId="78" toId="79">
</dataflow>
<dataflow id="304" from="stream_c_done" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="305" from="or_ln47" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="306" from="or_ln57" to="StgValue_2" fromId="46" toId="2">
</dataflow>
<dataflow id="307" from="stream_c_done" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="308" from="or_ln47" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="309" from="or_ln57" to="StgValue_3" fromId="46" toId="3">
</dataflow>
<dataflow id="310" from="tmp_1" to="StgValue_3" fromId="64" toId="3">
</dataflow>
<dataflow id="311" from="stream_c_done" to="StgValue_4" fromId="24" toId="4">
</dataflow>
<dataflow id="312" from="or_ln57" to="StgValue_4" fromId="46" toId="4">
</dataflow>
<dataflow id="313" from="tmp_1" to="StgValue_4" fromId="64" toId="4">
</dataflow>
<dataflow id="314" from="stream_c_done" to="StgValue_5" fromId="24" toId="5">
</dataflow>
<dataflow id="315" from="tmp_1" to="StgValue_5" fromId="64" toId="5">
</dataflow>
</dataflows>


</stg>
