--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml InputPort2X8bit.twx InputPort2X8bit.ncd -o
InputPort2X8bit.twr InputPort2X8bit.pcf

Design file:              InputPort2X8bit.ncd
Physical constraint file: InputPort2X8bit.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
A_PORT<0>    |   -0.210(R)|    1.295(R)|CLK_BUFGP         |   0.000|
A_PORT<1>    |   -0.258(R)|    1.334(R)|CLK_BUFGP         |   0.000|
A_PORT<2>    |   -0.211(R)|    1.297(R)|CLK_BUFGP         |   0.000|
A_PORT<3>    |   -0.466(R)|    1.501(R)|CLK_BUFGP         |   0.000|
A_PORT<4>    |    0.053(R)|    1.086(R)|CLK_BUFGP         |   0.000|
A_PORT<5>    |   -0.421(R)|    1.465(R)|CLK_BUFGP         |   0.000|
A_PORT<6>    |   -0.175(R)|    1.267(R)|CLK_BUFGP         |   0.000|
A_PORT<7>    |   -0.420(R)|    1.463(R)|CLK_BUFGP         |   0.000|
B_PORT<0>    |   -0.004(R)|    1.136(R)|CLK_BUFGP         |   0.000|
B_PORT<1>    |   -0.050(R)|    1.173(R)|CLK_BUFGP         |   0.000|
B_PORT<2>    |   -0.222(R)|    1.310(R)|CLK_BUFGP         |   0.000|
B_PORT<3>    |   -0.270(R)|    1.349(R)|CLK_BUFGP         |   0.000|
B_PORT<4>    |    0.021(R)|    1.115(R)|CLK_BUFGP         |   0.000|
B_PORT<5>    |    0.034(R)|    1.105(R)|CLK_BUFGP         |   0.000|
B_PORT<6>    |    0.014(R)|    1.122(R)|CLK_BUFGP         |   0.000|
B_PORT<7>    |    0.265(R)|    0.921(R)|CLK_BUFGP         |   0.000|
ENABLE_PORT_A|    0.892(R)|    1.259(R)|CLK_BUFGP         |   0.000|
ENABLE_PORT_B|    0.231(R)|    1.373(R)|CLK_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock OUTPUT_SELECT<0>
------------+------------+------------+--------------------+--------+
            |Max Setup to|Max Hold to |                    | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
------------+------------+------------+--------------------+--------+
C_BUS_IN<0> |    1.340(R)|    0.256(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_IN<1> |    1.229(R)|    0.423(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_IN<2> |    1.137(R)|    0.600(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_IN<3> |    1.271(R)|    0.492(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_IN<4> |    1.314(R)|    0.539(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_IN<5> |    0.875(R)|    0.890(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_IN<6> |    1.190(R)|    0.717(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_IN<7> |    1.215(R)|    0.696(R)|C_BUS_OUT_cmp_eq0000|   0.000|
------------+------------+------------+--------------------+--------+

Setup/Hold to clock OUTPUT_SELECT<1>
------------+------------+------------+--------------------+--------+
            |Max Setup to|Max Hold to |                    | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
------------+------------+------------+--------------------+--------+
C_BUS_IN<0> |    1.510(R)|    0.044(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_IN<1> |    1.399(R)|    0.211(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_IN<2> |    1.307(R)|    0.388(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_IN<3> |    1.441(R)|    0.280(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_IN<4> |    1.484(R)|    0.327(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_IN<5> |    1.045(R)|    0.678(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_IN<6> |    1.360(R)|    0.505(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_IN<7> |    1.385(R)|    0.484(R)|C_BUS_OUT_cmp_eq0000|   0.000|
------------+------------+------------+--------------------+--------+

Clock OUTPUT_SELECT<0> to Pad
------------+------------+--------------------+--------+
            | clk (edge) |                    | Clock  |
Destination |   to PAD   |Internal Clock(s)   | Phase  |
------------+------------+--------------------+--------+
C_BUS_OUT<0>|    5.935(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_OUT<1>|    6.152(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_OUT<2>|    6.436(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_OUT<3>|    6.436(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_OUT<4>|    6.659(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_OUT<5>|    6.659(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_OUT<6>|    6.880(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_OUT<7>|    6.880(R)|C_BUS_OUT_cmp_eq0000|   0.000|
------------+------------+--------------------+--------+

Clock OUTPUT_SELECT<1> to Pad
------------+------------+--------------------+--------+
            | clk (edge) |                    | Clock  |
Destination |   to PAD   |Internal Clock(s)   | Phase  |
------------+------------+--------------------+--------+
C_BUS_OUT<0>|    5.723(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_OUT<1>|    5.940(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_OUT<2>|    6.224(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_OUT<3>|    6.224(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_OUT<4>|    6.447(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_OUT<5>|    6.447(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_OUT<6>|    6.668(R)|C_BUS_OUT_cmp_eq0000|   0.000|
C_BUS_OUT<7>|    6.668(R)|C_BUS_OUT_cmp_eq0000|   0.000|
------------+------------+--------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.447|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OUTPUT_SELECT<0>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
CLK             |    4.236|         |         |         |
OUTPUT_SELECT<0>|    1.570|    1.570|         |         |
OUTPUT_SELECT<1>|    1.349|    1.349|         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock OUTPUT_SELECT<1>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
CLK             |    4.236|         |         |         |
OUTPUT_SELECT<0>|    1.740|    1.740|         |         |
OUTPUT_SELECT<1>|    1.519|    1.519|         |         |
----------------+---------+---------+---------+---------+


Analysis completed Sun Oct 26 06:55:12 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



