digraph "CFG for 'add_uint_with_neg_flag' function" {
	label="CFG for 'add_uint_with_neg_flag' function";

	Node0x1107dd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = alloca i64*, align 8\l  %6 = alloca i8*, align 8\l  %7 = alloca i64, align 8\l  %8 = alloca i8, align 1\l  store i64* %0, i64** %5, align 8, !tbaa !1252\l  call void @llvm.dbg.declare(metadata i64** %5, metadata !1248, metadata\l... !DIExpression()), !dbg !1256\l  store i8* %1, i8** %6, align 8, !tbaa !1252\l  call void @llvm.dbg.declare(metadata i8** %6, metadata !1249, metadata\l... !DIExpression()), !dbg !1257\l  store i64 %2, i64* %7, align 8, !tbaa !1258\l  call void @llvm.dbg.declare(metadata i64* %7, metadata !1250, metadata\l... !DIExpression()), !dbg !1260\l  %9 = zext i1 %3 to i8\l  store i8 %9, i8* %8, align 1, !tbaa !1261\l  call void @llvm.dbg.declare(metadata i8* %8, metadata !1251, metadata\l... !DIExpression()), !dbg !1263\l  %10 = load i8*, i8** %6, align 8, !dbg !1264, !tbaa !1252\l  %11 = load i8, i8* %10, align 1, !dbg !1266, !tbaa !1261, !range !1267\l  %12 = trunc i8 %11 to i1, !dbg !1266\l  %13 = zext i1 %12 to i32, !dbg !1266\l  %14 = load i8, i8* %8, align 1, !dbg !1268, !tbaa !1261, !range !1267\l  %15 = trunc i8 %14 to i1, !dbg !1268\l  %16 = zext i1 %15 to i32, !dbg !1268\l  %17 = icmp eq i32 %13, %16, !dbg !1269\l  br i1 %17, label %18, label %23, !dbg !1270\l|{<s0>T|<s1>F}}"];
	Node0x1107dd0:s0 -> Node0x1108470;
	Node0x1107dd0:s1 -> Node0x11084c0;
	Node0x1108470 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%18:\l18:                                               \l  %19 = load i64, i64* %7, align 8, !dbg !1271, !tbaa !1258\l  %20 = load i64*, i64** %5, align 8, !dbg !1273, !tbaa !1252\l  %21 = load i64, i64* %20, align 8, !dbg !1274, !tbaa !1258\l  %22 = add i64 %21, %19, !dbg !1274\l  store i64 %22, i64* %20, align 8, !dbg !1274, !tbaa !1258\l  br label %67, !dbg !1275\l}"];
	Node0x1108470 -> Node0x1108790;
	Node0x11084c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%23:\l23:                                               \l  %24 = load i8*, i8** %6, align 8, !dbg !1276, !tbaa !1252\l  %25 = load i8, i8* %24, align 1, !dbg !1278, !tbaa !1261, !range !1267\l  %26 = trunc i8 %25 to i1, !dbg !1278\l  br i1 %26, label %27, label %32, !dbg !1279\l|{<s0>T|<s1>F}}"];
	Node0x11084c0:s0 -> Node0x1108510;
	Node0x11084c0:s1 -> Node0x1108560;
	Node0x1108510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%27:\l27:                                               \l  %28 = load i64*, i64** %5, align 8, !dbg !1280, !tbaa !1252\l  %29 = load i64, i64* %28, align 8, !dbg !1281, !tbaa !1258\l  %30 = sub i64 0, %29, !dbg !1282\l  %31 = load i64*, i64** %5, align 8, !dbg !1283, !tbaa !1252\l  store i64 %30, i64* %31, align 8, !dbg !1284, !tbaa !1258\l  br label %32, !dbg !1285\l}"];
	Node0x1108510 -> Node0x1108560;
	Node0x1108560 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%32:\l32:                                               \l  %33 = load i8, i8* %8, align 1, !dbg !1286, !tbaa !1261, !range !1267\l  %34 = trunc i8 %33 to i1, !dbg !1286\l  br i1 %34, label %35, label %38, !dbg !1288\l|{<s0>T|<s1>F}}"];
	Node0x1108560:s0 -> Node0x11085b0;
	Node0x1108560:s1 -> Node0x1108600;
	Node0x11085b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%35:\l35:                                               \l  %36 = load i64, i64* %7, align 8, !dbg !1289, !tbaa !1258\l  %37 = sub i64 0, %36, !dbg !1290\l  store i64 %37, i64* %7, align 8, !dbg !1291, !tbaa !1258\l  br label %38, !dbg !1292\l}"];
	Node0x11085b0 -> Node0x1108600;
	Node0x1108600 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%38:\l38:                                               \l  %39 = load i64, i64* %7, align 8, !dbg !1293, !tbaa !1258\l  %40 = load i64*, i64** %5, align 8, !dbg !1295, !tbaa !1252\l  %41 = load i64, i64* %40, align 8, !dbg !1296, !tbaa !1258\l  %42 = icmp ult i64 %39, %41, !dbg !1297\l  br i1 %42, label %43, label %48, !dbg !1298\l|{<s0>T|<s1>F}}"];
	Node0x1108600:s0 -> Node0x1108650;
	Node0x1108600:s1 -> Node0x11086a0;
	Node0x1108650 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%43:\l43:                                               \l  %44 = load i64, i64* %7, align 8, !dbg !1299, !tbaa !1258\l  %45 = load i64*, i64** %5, align 8, !dbg !1300, !tbaa !1252\l  %46 = load i64, i64* %45, align 8, !dbg !1301, !tbaa !1258\l  %47 = sub i64 %46, %44, !dbg !1301\l  store i64 %47, i64* %45, align 8, !dbg !1301, !tbaa !1258\l  br label %58, !dbg !1302\l}"];
	Node0x1108650 -> Node0x11086f0;
	Node0x11086a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%48:\l48:                                               \l  %49 = load i64, i64* %7, align 8, !dbg !1303, !tbaa !1258\l  %50 = load i64*, i64** %5, align 8, !dbg !1305, !tbaa !1252\l  %51 = load i64, i64* %50, align 8, !dbg !1306, !tbaa !1258\l  %52 = sub i64 %49, %51, !dbg !1307\l  %53 = load i64*, i64** %5, align 8, !dbg !1308, !tbaa !1252\l  store i64 %52, i64* %53, align 8, !dbg !1309, !tbaa !1258\l  %54 = load i8, i8* %8, align 1, !dbg !1310, !tbaa !1261, !range !1267\l  %55 = trunc i8 %54 to i1, !dbg !1310\l  %56 = load i8*, i8** %6, align 8, !dbg !1311, !tbaa !1252\l  %57 = zext i1 %55 to i8, !dbg !1312\l  store i8 %57, i8* %56, align 1, !dbg !1312, !tbaa !1261\l  br label %58\l}"];
	Node0x11086a0 -> Node0x11086f0;
	Node0x11086f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%58:\l58:                                               \l  %59 = load i8*, i8** %6, align 8, !dbg !1313, !tbaa !1252\l  %60 = load i8, i8* %59, align 1, !dbg !1315, !tbaa !1261, !range !1267\l  %61 = trunc i8 %60 to i1, !dbg !1315\l  br i1 %61, label %62, label %67, !dbg !1316\l|{<s0>T|<s1>F}}"];
	Node0x11086f0:s0 -> Node0x1108740;
	Node0x11086f0:s1 -> Node0x1108790;
	Node0x1108740 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%62:\l62:                                               \l  %63 = load i64*, i64** %5, align 8, !dbg !1317, !tbaa !1252\l  %64 = load i64, i64* %63, align 8, !dbg !1318, !tbaa !1258\l  %65 = sub i64 0, %64, !dbg !1319\l  %66 = load i64*, i64** %5, align 8, !dbg !1320, !tbaa !1252\l  store i64 %65, i64* %66, align 8, !dbg !1321, !tbaa !1258\l  br label %67, !dbg !1322\l}"];
	Node0x1108740 -> Node0x1108790;
	Node0x1108790 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%67:\l67:                                               \l  ret void, !dbg !1323\l}"];
}
