Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Sun Mar 08 19:18:23 2015
| Host         : 2002-15 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Toplvl_control_sets_placed.rpt
| Design       : Toplvl
| Device       : xc7a100t
-----------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |     3 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+------------------+------------------+----------------+
|     Clock Signal    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+---------------+------------------+------------------+----------------+
|  M_CLKtop_IBUF_BUFG | PBtop_IBUF[1] |                  |                3 |              8 |
|  M_CLKtop_IBUF_BUFG | Swi/WriteEN   |                  |                2 |             16 |
|  M_CLKtop_IBUF_BUFG |               |                  |                8 |             29 |
+---------------------+---------------+------------------+------------------+----------------+


