

================================================================
== Vivado HLS Report for 'Matrix_Vector_Activa'
================================================================
* Date:           Wed Jul 15 16:51:45 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        project_StreamingFCLayer_Batch_3
* Solution:       sol1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.571|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   10|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    8|    8|         2|          1|          1|     8|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond)
	3  / (!exitcond)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%accu_0_0_V_1 = alloca i32"   --->   Operation 5 'alloca' 'accu_0_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%accu_0_1_V_1 = alloca i32"   --->   Operation 6 'alloca' 'accu_0_1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%accu_0_2_V_1 = alloca i32"   --->   Operation 7 'alloca' 'accu_0_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%accu_0_3_V_1 = alloca i32"   --->   Operation 8 'alloca' 'accu_0_3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%accu_0_4_V_1 = alloca i32"   --->   Operation 9 'alloca' 'accu_0_4_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%accu_0_5_V_1 = alloca i32"   --->   Operation 10 'alloca' 'accu_0_5_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%accu_0_6_V_1 = alloca i32"   --->   Operation 11 'alloca' 'accu_0_6_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%accu_0_7_V_1 = alloca i32"   --->   Operation 12 'alloca' 'accu_0_7_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%accu_0_8_V_1 = alloca i32"   --->   Operation 13 'alloca' 'accu_0_8_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%accu_0_9_V_1 = alloca i32"   --->   Operation 14 'alloca' 'accu_0_9_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sf = alloca i32"   --->   Operation 15 'alloca' 'sf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%nf = alloca i32"   --->   Operation 16 'alloca' 'nf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%inputBuf_7_V_2 = alloca i8"   --->   Operation 17 'alloca' 'inputBuf_7_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inputBuf_7_V_11 = alloca i8"   --->   Operation 18 'alloca' 'inputBuf_7_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%inputBuf_7_V_9 = alloca i8"   --->   Operation 19 'alloca' 'inputBuf_7_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%inputBuf_7_V_7 = alloca i8"   --->   Operation 20 'alloca' 'inputBuf_7_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%inputBuf_7_V_5 = alloca i8"   --->   Operation 21 'alloca' 'inputBuf_7_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%inputBuf_7_V_3 = alloca i8"   --->   Operation 22 'alloca' 'inputBuf_7_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inputBuf_7_V_14 = alloca i8"   --->   Operation 23 'alloca' 'inputBuf_7_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%inputBuf_7_V_16 = alloca i8"   --->   Operation 24 'alloca' 'inputBuf_7_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i80* %weight_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i320* %out_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.66ns)   --->   "store i32 0, i32* %nf"   --->   Operation 28 'store' <Predicate = true> <Delay = 1.66>
ST_1 : Operation 29 [1/1] (1.66ns)   --->   "store i32 0, i32* %sf"   --->   Operation 29 'store' <Predicate = true> <Delay = 1.66>
ST_1 : Operation 30 [1/1] (1.66ns)   --->   "br label %1" [/workspace/finn-hlslib/mvau.hpp:247]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 8.57>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_1, %._crit_edge ]"   --->   Operation 31 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.44ns)   --->   "%exitcond = icmp eq i4 %i, -8" [/workspace/finn-hlslib/mvau.hpp:247]   --->   Operation 32 'icmp' 'exitcond' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.77ns)   --->   "%i_1 = add i4 %i, 1" [/workspace/finn-hlslib/mvau.hpp:247]   --->   Operation 34 'add' 'i_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %2" [/workspace/finn-hlslib/mvau.hpp:247]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%nf_load_1 = load i32* %nf" [/workspace/finn-hlslib/mvau.hpp:251]   --->   Operation 36 'load' 'nf_load_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [/workspace/finn-hlslib/mvau.hpp:247]   --->   Operation 37 'specregionbegin' 'tmp_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [/workspace/finn-hlslib/mvau.hpp:248]   --->   Operation 38 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.43ns)   --->   "%tmp = icmp eq i32 %nf_load_1, 0" [/workspace/finn-hlslib/mvau.hpp:251]   --->   Operation 39 'icmp' 'tmp' <Predicate = (!exitcond)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sf_load_1 = load i32* %sf" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 40 'load' 'sf_load_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%inputBuf_7_V_2_load = load i8* %inputBuf_7_V_2"   --->   Operation 41 'load' 'inputBuf_7_V_2_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%inputBuf_7_V_11_loa = load i8* %inputBuf_7_V_11"   --->   Operation 42 'load' 'inputBuf_7_V_11_loa' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%inputBuf_7_V_9_load = load i8* %inputBuf_7_V_9"   --->   Operation 43 'load' 'inputBuf_7_V_9_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%inputBuf_7_V_7_load = load i8* %inputBuf_7_V_7"   --->   Operation 44 'load' 'inputBuf_7_V_7_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%inputBuf_7_V_5_load = load i8* %inputBuf_7_V_5"   --->   Operation 45 'load' 'inputBuf_7_V_5_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%inputBuf_7_V_3_load = load i8* %inputBuf_7_V_3"   --->   Operation 46 'load' 'inputBuf_7_V_3_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%inputBuf_7_V_14_loa = load i8* %inputBuf_7_V_14"   --->   Operation 47 'load' 'inputBuf_7_V_14_loa' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%inputBuf_7_V_16_loa = load i8* %inputBuf_7_V_16" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 48 'load' 'inputBuf_7_V_16_loa' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %3" [/workspace/finn-hlslib/mvau.hpp:251]   --->   Operation 49 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i32 %sf_load_1 to i3" [/workspace/finn-hlslib/mvau.hpp:259]   --->   Operation 50 'trunc' 'tmp_85' <Predicate = (!exitcond & !tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.27ns)   --->   "%inElem_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %inputBuf_7_V_2_load, i8 %inputBuf_7_V_11_loa, i8 %inputBuf_7_V_9_load, i8 %inputBuf_7_V_7_load, i8 %inputBuf_7_V_5_load, i8 %inputBuf_7_V_3_load, i8 %inputBuf_7_V_14_loa, i8 %inputBuf_7_V_16_loa, i3 %tmp_85)" [/workspace/finn-hlslib/mvau.hpp:259]   --->   Operation 51 'mux' 'inElem_V' <Predicate = (!exitcond & !tmp)> <Delay = 2.27> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.66ns)   --->   "br label %.loopexit"   --->   Operation 52 'br' <Predicate = (!exitcond & !tmp)> <Delay = 1.66>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_V_V)" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 53 'read' 'tmp_V_1' <Predicate = (!exitcond & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i32 %sf_load_1 to i3" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 54 'trunc' 'tmp_84' <Predicate = (!exitcond & tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.18ns)   --->   "%sel_tmp = icmp eq i3 %tmp_84, -2" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 55 'icmp' 'sel_tmp' <Predicate = (!exitcond & tmp)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.18ns)   --->   "%sel_tmp1 = icmp eq i3 %tmp_84, -3" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 56 'icmp' 'sel_tmp1' <Predicate = (!exitcond & tmp)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.18ns)   --->   "%sel_tmp2 = icmp eq i3 %tmp_84, -4" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 57 'icmp' 'sel_tmp2' <Predicate = (!exitcond & tmp)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.18ns)   --->   "%sel_tmp3 = icmp eq i3 %tmp_84, 3" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 58 'icmp' 'sel_tmp3' <Predicate = (!exitcond & tmp)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.18ns)   --->   "%sel_tmp4 = icmp eq i3 %tmp_84, 2" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 59 'icmp' 'sel_tmp4' <Predicate = (!exitcond & tmp)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.18ns)   --->   "%sel_tmp5 = icmp eq i3 %tmp_84, 1" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 60 'icmp' 'sel_tmp5' <Predicate = (!exitcond & tmp)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.18ns)   --->   "%sel_tmp6 = icmp eq i3 %tmp_84, 0" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 61 'icmp' 'sel_tmp6' <Predicate = (!exitcond & tmp)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns)   --->   "%or_cond = or i1 %sel_tmp6, %sel_tmp5" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 62 'or' 'or_cond' <Predicate = (!exitcond & tmp)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_cond3)   --->   "%or_cond1 = or i1 %sel_tmp4, %sel_tmp3" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 63 'or' 'or_cond1' <Predicate = (!exitcond & tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns)   --->   "%or_cond2 = or i1 %sel_tmp2, %sel_tmp1" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 64 'or' 'or_cond2' <Predicate = (!exitcond & tmp)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%newSel = select i1 %sel_tmp, i8 %inputBuf_7_V_16_loa, i8 %tmp_V_1" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 65 'select' 'newSel' <Predicate = (!exitcond & tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond3 = or i1 %or_cond, %or_cond1" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 66 'or' 'or_cond3' <Predicate = (!exitcond & tmp)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.04ns) (out node of the LUT)   --->   "%newSel1 = select i1 %or_cond2, i8 %inputBuf_7_V_16_loa, i8 %newSel" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 67 'select' 'newSel1' <Predicate = (!exitcond & tmp)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.04ns) (out node of the LUT)   --->   "%inputBuf_7_V = select i1 %or_cond3, i8 %inputBuf_7_V_16_loa, i8 %newSel1" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 68 'select' 'inputBuf_7_V' <Predicate = (!exitcond & tmp)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%newSel3 = select i1 %sel_tmp, i8 %tmp_V_1, i8 %inputBuf_7_V_14_loa" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 69 'select' 'newSel3' <Predicate = (!exitcond & tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.04ns) (out node of the LUT)   --->   "%newSel4 = select i1 %or_cond2, i8 %inputBuf_7_V_14_loa, i8 %newSel3" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 70 'select' 'newSel4' <Predicate = (!exitcond & tmp)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.04ns) (out node of the LUT)   --->   "%inputBuf_7_V_1 = select i1 %or_cond3, i8 %inputBuf_7_V_14_loa, i8 %newSel4" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 71 'select' 'inputBuf_7_V_1' <Predicate = (!exitcond & tmp)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node newSel7)   --->   "%newSel6 = select i1 %sel_tmp2, i8 %inputBuf_7_V_3_load, i8 %tmp_V_1" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 72 'select' 'newSel6' <Predicate = (!exitcond & tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.04ns) (out node of the LUT)   --->   "%newSel7 = select i1 %or_cond2, i8 %newSel6, i8 %inputBuf_7_V_3_load" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 73 'select' 'newSel7' <Predicate = (!exitcond & tmp)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.04ns) (out node of the LUT)   --->   "%inputBuf_7_V_4 = select i1 %or_cond3, i8 %inputBuf_7_V_3_load, i8 %newSel7" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 74 'select' 'inputBuf_7_V_4' <Predicate = (!exitcond & tmp)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node inputBuf_7_V_6)   --->   "%newSel9 = select i1 %sel_tmp2, i8 %tmp_V_1, i8 %inputBuf_7_V_5_load" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 75 'select' 'newSel9' <Predicate = (!exitcond & tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.04ns) (out node of the LUT)   --->   "%inputBuf_7_V_6 = select i1 %or_cond3, i8 %inputBuf_7_V_5_load, i8 %newSel9" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 76 'select' 'inputBuf_7_V_6' <Predicate = (!exitcond & tmp)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%newSel2 = select i1 %sel_tmp4, i8 %inputBuf_7_V_7_load, i8 %tmp_V_1" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 77 'select' 'newSel2' <Predicate = (!exitcond & tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.04ns) (out node of the LUT)   --->   "%newSel5 = select i1 %or_cond, i8 %inputBuf_7_V_7_load, i8 %newSel2" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 78 'select' 'newSel5' <Predicate = (!exitcond & tmp)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.04ns) (out node of the LUT)   --->   "%inputBuf_7_V_8 = select i1 %or_cond3, i8 %newSel5, i8 %inputBuf_7_V_7_load" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 79 'select' 'inputBuf_7_V_8' <Predicate = (!exitcond & tmp)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node inputBuf_7_V_18)   --->   "%newSel8 = select i1 %sel_tmp4, i8 %tmp_V_1, i8 %inputBuf_7_V_9_load" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 80 'select' 'newSel8' <Predicate = (!exitcond & tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.04ns) (out node of the LUT)   --->   "%inputBuf_7_V_18 = select i1 %or_cond, i8 %inputBuf_7_V_9_load, i8 %newSel8" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 81 'select' 'inputBuf_7_V_18' <Predicate = (!exitcond & tmp)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node inputBuf_7_V_20)   --->   "%inputBuf_7_V_19 = select i1 %sel_tmp5, i8 %tmp_V_1, i8 %inputBuf_7_V_11_loa" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 82 'select' 'inputBuf_7_V_19' <Predicate = (!exitcond & tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.04ns) (out node of the LUT)   --->   "%inputBuf_7_V_20 = select i1 %sel_tmp6, i8 %inputBuf_7_V_11_loa, i8 %inputBuf_7_V_19" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 83 'select' 'inputBuf_7_V_20' <Predicate = (!exitcond & tmp)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.04ns)   --->   "%inputBuf_7_V_21 = select i1 %sel_tmp6, i8 %tmp_V_1, i8 %inputBuf_7_V_2_load" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 84 'select' 'inputBuf_7_V_21' <Predicate = (!exitcond & tmp)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "store i8 %inputBuf_7_V, i8* %inputBuf_7_V_16" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 85 'store' <Predicate = (!exitcond & tmp)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "store i8 %inputBuf_7_V_1, i8* %inputBuf_7_V_14" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 86 'store' <Predicate = (!exitcond & tmp)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "store i8 %inputBuf_7_V_4, i8* %inputBuf_7_V_3" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 87 'store' <Predicate = (!exitcond & tmp)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "store i8 %inputBuf_7_V_6, i8* %inputBuf_7_V_5" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 88 'store' <Predicate = (!exitcond & tmp)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "store i8 %inputBuf_7_V_8, i8* %inputBuf_7_V_7" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 89 'store' <Predicate = (!exitcond & tmp)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "store i8 %inputBuf_7_V_18, i8* %inputBuf_7_V_9" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 90 'store' <Predicate = (!exitcond & tmp)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "store i8 %inputBuf_7_V_20, i8* %inputBuf_7_V_11" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 91 'store' <Predicate = (!exitcond & tmp)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "store i8 %inputBuf_7_V_21, i8* %inputBuf_7_V_2" [/workspace/finn-hlslib/mvau.hpp:255]   --->   Operation 92 'store' <Predicate = (!exitcond & tmp)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.66ns)   --->   "br label %.loopexit" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 93 'br' <Predicate = (!exitcond & tmp)> <Delay = 1.66>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%act_m_val_V = phi i8 [ %tmp_V_1, %_ifconv ], [ %inElem_V, %3 ]"   --->   Operation 94 'phi' 'act_m_val_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sf_load = load i32* %sf" [/workspace/finn-hlslib/mvau.hpp:288]   --->   Operation 95 'load' 'sf_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i80 @_ssdm_op_Read.axis.volatile.i80P(i80* %weight_V_V)" [/workspace/finn-hlslib/mvau.hpp:263]   --->   Operation 96 'read' 'tmp_V_2' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 97 [1/1] (2.43ns)   --->   "%tmp_6 = icmp eq i32 %sf_load, 0" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 97 'icmp' 'tmp_6' <Predicate = (!exitcond)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_83)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 72)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 98 'bitselect' 'tmp_86' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_0_1)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 73)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 99 'bitselect' 'tmp_87' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_0_2)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 74)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 100 'bitselect' 'tmp_88' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_0_3)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 75)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 101 'bitselect' 'tmp_89' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_0_4)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 76)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 102 'bitselect' 'tmp_90' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_0_5)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 77)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 103 'bitselect' 'tmp_91' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_0_6)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 78)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 104 'bitselect' 'tmp_92' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_0_7)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 79)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 105 'bitselect' 'tmp_93' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i8(i8 %act_m_val_V, i8 0) nounwind" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 106 'bitselect' 'p_Result_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_83)   --->   "%tmp1 = xor i1 %p_Result_2, %tmp_86" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 107 'xor' 'tmp1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_83 = xor i1 %tmp1, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 108 'xor' 'tmp_83' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%res_cast = zext i1 %tmp_83 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 109 'zext' 'res_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_83, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 110 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_2_0_1 = call i1 @_ssdm_op_BitSelect.i1.i8.i8(i8 %act_m_val_V, i8 1) nounwind" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 111 'bitselect' 'p_Result_2_0_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_0_1)   --->   "%tmp2 = xor i1 %p_Result_2_0_1, %tmp_87" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 112 'xor' 'tmp2' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_0_1 = xor i1 %tmp2, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 113 'xor' 'tmp_16_0_1' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%res_0_1_cast = zext i1 %tmp_16_0_1 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 114 'zext' 'res_0_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_0_1, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 115 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_2_0_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i8(i8 %act_m_val_V, i8 2) nounwind" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 116 'bitselect' 'p_Result_2_0_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_0_2)   --->   "%tmp3 = xor i1 %p_Result_2_0_2, %tmp_88" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 117 'xor' 'tmp3' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_0_2 = xor i1 %tmp3, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 118 'xor' 'tmp_16_0_2' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%res_0_2_cast = zext i1 %tmp_16_0_2 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 119 'zext' 'res_0_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_0_2, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 120 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_2_0_3 = call i1 @_ssdm_op_BitSelect.i1.i8.i8(i8 %act_m_val_V, i8 3) nounwind" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 121 'bitselect' 'p_Result_2_0_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_0_3)   --->   "%tmp4 = xor i1 %p_Result_2_0_3, %tmp_89" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 122 'xor' 'tmp4' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_0_3 = xor i1 %tmp4, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 123 'xor' 'tmp_16_0_3' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%res_0_3_cast = zext i1 %tmp_16_0_3 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 124 'zext' 'res_0_3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_0_3, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 125 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_2_0_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i8(i8 %act_m_val_V, i8 4) nounwind" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 126 'bitselect' 'p_Result_2_0_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_0_4)   --->   "%tmp5 = xor i1 %p_Result_2_0_4, %tmp_90" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 127 'xor' 'tmp5' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_0_4 = xor i1 %tmp5, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 128 'xor' 'tmp_16_0_4' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_2_0_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i8(i8 %act_m_val_V, i8 5) nounwind" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 129 'bitselect' 'p_Result_2_0_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_0_5)   --->   "%tmp6 = xor i1 %p_Result_2_0_5, %tmp_91" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 130 'xor' 'tmp6' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_0_5 = xor i1 %tmp6, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 131 'xor' 'tmp_16_0_5' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_2_0_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i8(i8 %act_m_val_V, i8 6) nounwind" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 132 'bitselect' 'p_Result_2_0_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_0_6)   --->   "%tmp7 = xor i1 %p_Result_2_0_6, %tmp_92" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 133 'xor' 'tmp7' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_0_6 = xor i1 %tmp7, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 134 'xor' 'tmp_16_0_6' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_2_0_7 = call i1 @_ssdm_op_BitSelect.i1.i8.i8(i8 %act_m_val_V, i8 7) nounwind" [/workspace/finn-hlslib/mvau.hpp:253]   --->   Operation 135 'bitselect' 'p_Result_2_0_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_0_7)   --->   "%tmp8 = xor i1 %p_Result_2_0_7, %tmp_93" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 136 'xor' 'tmp8' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_0_7 = xor i1 %tmp8, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 137 'xor' 'tmp_16_0_7' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%res_0_7_cast = zext i1 %tmp_16_0_7 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 138 'zext' 'res_0_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_0_7, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 139 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (1.58ns)   --->   "%tmp12 = add i2 %res_cast, %res_0_3_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 140 'add' 'tmp12' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp138_cast = zext i2 %tmp12 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 141 'zext' 'tmp138_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = add i2 %res_0_7_cast, %res_0_1_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 142 'add' 'tmp13' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 143 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp14 = add i2 %res_0_2_cast, %tmp13" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 143 'add' 'tmp14' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp139_cast = zext i2 %tmp14 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 144 'zext' 'tmp139_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (1.58ns)   --->   "%tmp15 = add i3 %tmp138_cast, %tmp139_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 145 'add' 'tmp15' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 64)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 146 'bitselect' 'tmp_94' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1_1)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 65)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 147 'bitselect' 'tmp_95' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1_2)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 66)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 148 'bitselect' 'tmp_96' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1_3)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 67)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 149 'bitselect' 'tmp_97' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1_4)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 68)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 150 'bitselect' 'tmp_98' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1_5)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 69)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 151 'bitselect' 'tmp_99' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1_6)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 70)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 152 'bitselect' 'tmp_100' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1_7)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 71)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 153 'bitselect' 'tmp_101' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1)   --->   "%tmp16 = xor i1 %p_Result_2, %tmp_94" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 154 'xor' 'tmp16' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_1 = xor i1 %tmp16, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 155 'xor' 'tmp_16_1' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%res_1_cast = zext i1 %tmp_16_1 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 156 'zext' 'res_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_1, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 157 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1_1)   --->   "%tmp17 = xor i1 %p_Result_2_0_1, %tmp_95" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 158 'xor' 'tmp17' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_1_1 = xor i1 %tmp17, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 159 'xor' 'tmp_16_1_1' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%res_1_1_cast = zext i1 %tmp_16_1_1 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 160 'zext' 'res_1_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_1_1, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 161 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1_2)   --->   "%tmp18 = xor i1 %p_Result_2_0_2, %tmp_96" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 162 'xor' 'tmp18' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_1_2 = xor i1 %tmp18, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 163 'xor' 'tmp_16_1_2' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%res_1_2_cast = zext i1 %tmp_16_1_2 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 164 'zext' 'res_1_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_1_2, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 165 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1_3)   --->   "%tmp19 = xor i1 %p_Result_2_0_3, %tmp_97" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 166 'xor' 'tmp19' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_1_3 = xor i1 %tmp19, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 167 'xor' 'tmp_16_1_3' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%res_1_3_cast = zext i1 %tmp_16_1_3 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 168 'zext' 'res_1_3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_1_3, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 169 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1_4)   --->   "%tmp20 = xor i1 %p_Result_2_0_4, %tmp_98" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 170 'xor' 'tmp20' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_1_4 = xor i1 %tmp20, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 171 'xor' 'tmp_16_1_4' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1_5)   --->   "%tmp21 = xor i1 %p_Result_2_0_5, %tmp_99" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 172 'xor' 'tmp21' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_1_5 = xor i1 %tmp21, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 173 'xor' 'tmp_16_1_5' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1_6)   --->   "%tmp22 = xor i1 %p_Result_2_0_6, %tmp_100" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 174 'xor' 'tmp22' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_1_6 = xor i1 %tmp22, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 175 'xor' 'tmp_16_1_6' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1_7)   --->   "%tmp23 = xor i1 %p_Result_2_0_7, %tmp_101" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 176 'xor' 'tmp23' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_1_7 = xor i1 %tmp23, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 177 'xor' 'tmp_16_1_7' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%res_1_7_cast = zext i1 %tmp_16_1_7 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 178 'zext' 'res_1_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_1_7, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 179 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.58ns)   --->   "%tmp27 = add i2 %res_1_cast, %res_1_3_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 180 'add' 'tmp27' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tmp159_cast = zext i2 %tmp27 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 181 'zext' 'tmp159_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp28 = add i2 %res_1_7_cast, %res_1_1_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 182 'add' 'tmp28' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 183 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp29 = add i2 %res_1_2_cast, %tmp28" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 183 'add' 'tmp29' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp160_cast = zext i2 %tmp29 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 184 'zext' 'tmp160_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (1.58ns)   --->   "%tmp30 = add i3 %tmp159_cast, %tmp160_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 185 'add' 'tmp30' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 56)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 186 'bitselect' 'tmp_102' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2_1)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 57)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 187 'bitselect' 'tmp_103' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2_2)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 58)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 188 'bitselect' 'tmp_104' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2_3)   --->   "%tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 59)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 189 'bitselect' 'tmp_105' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2_4)   --->   "%tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 60)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 190 'bitselect' 'tmp_106' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2_5)   --->   "%tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 61)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 191 'bitselect' 'tmp_107' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2_6)   --->   "%tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 62)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 192 'bitselect' 'tmp_108' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2_7)   --->   "%tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 63)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 193 'bitselect' 'tmp_109' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2)   --->   "%tmp31 = xor i1 %p_Result_2, %tmp_102" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 194 'xor' 'tmp31' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_2 = xor i1 %tmp31, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 195 'xor' 'tmp_16_2' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%res_cast_59 = zext i1 %tmp_16_2 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 196 'zext' 'res_cast_59' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_2, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 197 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2_1)   --->   "%tmp32 = xor i1 %p_Result_2_0_1, %tmp_103" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 198 'xor' 'tmp32' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_2_1 = xor i1 %tmp32, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 199 'xor' 'tmp_16_2_1' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%res_218_1_cast = zext i1 %tmp_16_2_1 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 200 'zext' 'res_218_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_2_1, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 201 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2_2)   --->   "%tmp33 = xor i1 %p_Result_2_0_2, %tmp_104" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 202 'xor' 'tmp33' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_2_2 = xor i1 %tmp33, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 203 'xor' 'tmp_16_2_2' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%res_218_2_cast = zext i1 %tmp_16_2_2 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 204 'zext' 'res_218_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_2_2, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 205 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2_3)   --->   "%tmp34 = xor i1 %p_Result_2_0_3, %tmp_105" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 206 'xor' 'tmp34' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_2_3 = xor i1 %tmp34, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 207 'xor' 'tmp_16_2_3' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%res_218_3_cast = zext i1 %tmp_16_2_3 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 208 'zext' 'res_218_3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_2_3, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 209 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2_4)   --->   "%tmp35 = xor i1 %p_Result_2_0_4, %tmp_106" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 210 'xor' 'tmp35' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_2_4 = xor i1 %tmp35, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 211 'xor' 'tmp_16_2_4' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2_5)   --->   "%tmp36 = xor i1 %p_Result_2_0_5, %tmp_107" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 212 'xor' 'tmp36' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_2_5 = xor i1 %tmp36, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 213 'xor' 'tmp_16_2_5' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2_6)   --->   "%tmp37 = xor i1 %p_Result_2_0_6, %tmp_108" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 214 'xor' 'tmp37' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_2_6 = xor i1 %tmp37, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 215 'xor' 'tmp_16_2_6' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2_7)   --->   "%tmp38 = xor i1 %p_Result_2_0_7, %tmp_109" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 216 'xor' 'tmp38' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_2_7 = xor i1 %tmp38, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 217 'xor' 'tmp_16_2_7' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%res_218_7_cast = zext i1 %tmp_16_2_7 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 218 'zext' 'res_218_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_2_7, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 219 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (1.58ns)   --->   "%tmp42 = add i2 %res_cast_59, %res_218_3_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 220 'add' 'tmp42' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%tmp180_cast = zext i2 %tmp42 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 221 'zext' 'tmp180_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp43 = add i2 %res_218_7_cast, %res_218_1_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 222 'add' 'tmp43' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 223 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp44 = add i2 %res_218_2_cast, %tmp43" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 223 'add' 'tmp44' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%tmp181_cast = zext i2 %tmp44 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 224 'zext' 'tmp181_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (1.58ns)   --->   "%tmp45 = add i3 %tmp180_cast, %tmp181_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 225 'add' 'tmp45' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3)   --->   "%tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 48)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 226 'bitselect' 'tmp_110' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3_1)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 49)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 227 'bitselect' 'tmp_111' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3_2)   --->   "%tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 50)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 228 'bitselect' 'tmp_112' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3_3)   --->   "%tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 51)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 229 'bitselect' 'tmp_113' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3_4)   --->   "%tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 52)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 230 'bitselect' 'tmp_114' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3_5)   --->   "%tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 53)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 231 'bitselect' 'tmp_115' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3_6)   --->   "%tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 54)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 232 'bitselect' 'tmp_116' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3_7)   --->   "%tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 55)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 233 'bitselect' 'tmp_117' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3)   --->   "%tmp46 = xor i1 %p_Result_2, %tmp_110" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 234 'xor' 'tmp46' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_3 = xor i1 %tmp46, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 235 'xor' 'tmp_16_3' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%res_3_cast = zext i1 %tmp_16_3 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 236 'zext' 'res_3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_3, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 237 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3_1)   --->   "%tmp47 = xor i1 %p_Result_2_0_1, %tmp_111" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 238 'xor' 'tmp47' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_3_1 = xor i1 %tmp47, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 239 'xor' 'tmp_16_3_1' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%res_3_1_cast = zext i1 %tmp_16_3_1 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 240 'zext' 'res_3_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_3_1, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 241 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3_2)   --->   "%tmp48 = xor i1 %p_Result_2_0_2, %tmp_112" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 242 'xor' 'tmp48' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_3_2 = xor i1 %tmp48, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 243 'xor' 'tmp_16_3_2' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%res_3_2_cast = zext i1 %tmp_16_3_2 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 244 'zext' 'res_3_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_3_2, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 245 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3_3)   --->   "%tmp49 = xor i1 %p_Result_2_0_3, %tmp_113" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 246 'xor' 'tmp49' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_3_3 = xor i1 %tmp49, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 247 'xor' 'tmp_16_3_3' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%res_3_3_cast = zext i1 %tmp_16_3_3 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 248 'zext' 'res_3_3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_3_3, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 249 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3_4)   --->   "%tmp50 = xor i1 %p_Result_2_0_4, %tmp_114" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 250 'xor' 'tmp50' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_3_4 = xor i1 %tmp50, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 251 'xor' 'tmp_16_3_4' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3_5)   --->   "%tmp51 = xor i1 %p_Result_2_0_5, %tmp_115" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 252 'xor' 'tmp51' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_3_5 = xor i1 %tmp51, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 253 'xor' 'tmp_16_3_5' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3_6)   --->   "%tmp52 = xor i1 %p_Result_2_0_6, %tmp_116" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 254 'xor' 'tmp52' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_3_6 = xor i1 %tmp52, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 255 'xor' 'tmp_16_3_6' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3_7)   --->   "%tmp53 = xor i1 %p_Result_2_0_7, %tmp_117" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 256 'xor' 'tmp53' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_3_7 = xor i1 %tmp53, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 257 'xor' 'tmp_16_3_7' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%res_3_7_cast = zext i1 %tmp_16_3_7 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 258 'zext' 'res_3_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_3_7, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 259 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (1.58ns)   --->   "%tmp57 = add i2 %res_3_cast, %res_3_3_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 260 'add' 'tmp57' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp201_cast = zext i2 %tmp57 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 261 'zext' 'tmp201_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp58 = add i2 %res_3_7_cast, %res_3_1_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 262 'add' 'tmp58' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 263 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp59 = add i2 %res_3_2_cast, %tmp58" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 263 'add' 'tmp59' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%tmp202_cast = zext i2 %tmp59 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 264 'zext' 'tmp202_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (1.58ns)   --->   "%tmp60 = add i3 %tmp201_cast, %tmp202_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 265 'add' 'tmp60' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4)   --->   "%tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 40)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 266 'bitselect' 'tmp_118' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4_1)   --->   "%tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 41)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 267 'bitselect' 'tmp_119' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4_2)   --->   "%tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 42)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 268 'bitselect' 'tmp_120' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4_3)   --->   "%tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 43)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 269 'bitselect' 'tmp_121' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4_4)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 44)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 270 'bitselect' 'tmp_122' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4_5)   --->   "%tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 45)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 271 'bitselect' 'tmp_123' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4_6)   --->   "%tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 46)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 272 'bitselect' 'tmp_124' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4_7)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 47)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 273 'bitselect' 'tmp_125' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4)   --->   "%tmp61 = xor i1 %p_Result_2, %tmp_118" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 274 'xor' 'tmp61' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_4 = xor i1 %tmp61, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 275 'xor' 'tmp_16_4' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%res_4_cast = zext i1 %tmp_16_4 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 276 'zext' 'res_4_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_4, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 277 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4_1)   --->   "%tmp62 = xor i1 %p_Result_2_0_1, %tmp_119" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 278 'xor' 'tmp62' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_4_1 = xor i1 %tmp62, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 279 'xor' 'tmp_16_4_1' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%res_4_1_cast = zext i1 %tmp_16_4_1 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 280 'zext' 'res_4_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_4_1, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 281 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4_2)   --->   "%tmp63 = xor i1 %p_Result_2_0_2, %tmp_120" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 282 'xor' 'tmp63' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_4_2 = xor i1 %tmp63, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 283 'xor' 'tmp_16_4_2' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%res_4_2_cast = zext i1 %tmp_16_4_2 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 284 'zext' 'res_4_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_4_2, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 285 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4_3)   --->   "%tmp64 = xor i1 %p_Result_2_0_3, %tmp_121" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 286 'xor' 'tmp64' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_4_3 = xor i1 %tmp64, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 287 'xor' 'tmp_16_4_3' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%res_4_3_cast = zext i1 %tmp_16_4_3 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 288 'zext' 'res_4_3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_4_3, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 289 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4_4)   --->   "%tmp65 = xor i1 %p_Result_2_0_4, %tmp_122" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 290 'xor' 'tmp65' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_4_4 = xor i1 %tmp65, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 291 'xor' 'tmp_16_4_4' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4_5)   --->   "%tmp66 = xor i1 %p_Result_2_0_5, %tmp_123" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 292 'xor' 'tmp66' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_4_5 = xor i1 %tmp66, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 293 'xor' 'tmp_16_4_5' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4_6)   --->   "%tmp67 = xor i1 %p_Result_2_0_6, %tmp_124" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 294 'xor' 'tmp67' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_4_6 = xor i1 %tmp67, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 295 'xor' 'tmp_16_4_6' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4_7)   --->   "%tmp68 = xor i1 %p_Result_2_0_7, %tmp_125" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 296 'xor' 'tmp68' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_4_7 = xor i1 %tmp68, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 297 'xor' 'tmp_16_4_7' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%res_4_7_cast = zext i1 %tmp_16_4_7 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 298 'zext' 'res_4_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_4_7, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 299 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (1.58ns)   --->   "%tmp72 = add i2 %res_4_cast, %res_4_3_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 300 'add' 'tmp72' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%tmp222_cast = zext i2 %tmp72 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 301 'zext' 'tmp222_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp73 = add i2 %res_4_7_cast, %res_4_1_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 302 'add' 'tmp73' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 303 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp74 = add i2 %res_4_2_cast, %tmp73" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 303 'add' 'tmp74' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%tmp223_cast = zext i2 %tmp74 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 304 'zext' 'tmp223_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (1.58ns)   --->   "%tmp75 = add i3 %tmp222_cast, %tmp223_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 305 'add' 'tmp75' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 32)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 306 'bitselect' 'tmp_126' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5_1)   --->   "%tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 33)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 307 'bitselect' 'tmp_127' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5_2)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 34)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 308 'bitselect' 'tmp_128' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5_3)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 35)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 309 'bitselect' 'tmp_129' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5_4)   --->   "%tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 36)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 310 'bitselect' 'tmp_130' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5_5)   --->   "%tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 37)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 311 'bitselect' 'tmp_131' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5_6)   --->   "%tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 38)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 312 'bitselect' 'tmp_132' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5_7)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 39)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 313 'bitselect' 'tmp_133' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5)   --->   "%tmp76 = xor i1 %p_Result_2, %tmp_126" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 314 'xor' 'tmp76' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_5 = xor i1 %tmp76, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 315 'xor' 'tmp_16_5' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%res_5_cast = zext i1 %tmp_16_5 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 316 'zext' 'res_5_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_5, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 317 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5_1)   --->   "%tmp77 = xor i1 %p_Result_2_0_1, %tmp_127" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 318 'xor' 'tmp77' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_5_1 = xor i1 %tmp77, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 319 'xor' 'tmp_16_5_1' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%res_5_1_cast = zext i1 %tmp_16_5_1 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 320 'zext' 'res_5_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_5_1, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 321 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5_2)   --->   "%tmp78 = xor i1 %p_Result_2_0_2, %tmp_128" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 322 'xor' 'tmp78' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_5_2 = xor i1 %tmp78, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 323 'xor' 'tmp_16_5_2' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%res_5_2_cast = zext i1 %tmp_16_5_2 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 324 'zext' 'res_5_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_5_2, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 325 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5_3)   --->   "%tmp79 = xor i1 %p_Result_2_0_3, %tmp_129" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 326 'xor' 'tmp79' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_5_3 = xor i1 %tmp79, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 327 'xor' 'tmp_16_5_3' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%res_5_3_cast = zext i1 %tmp_16_5_3 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 328 'zext' 'res_5_3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_5_3, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 329 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5_4)   --->   "%tmp80 = xor i1 %p_Result_2_0_4, %tmp_130" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 330 'xor' 'tmp80' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_5_4 = xor i1 %tmp80, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 331 'xor' 'tmp_16_5_4' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5_5)   --->   "%tmp81 = xor i1 %p_Result_2_0_5, %tmp_131" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 332 'xor' 'tmp81' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_5_5 = xor i1 %tmp81, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 333 'xor' 'tmp_16_5_5' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5_6)   --->   "%tmp82 = xor i1 %p_Result_2_0_6, %tmp_132" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 334 'xor' 'tmp82' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_5_6 = xor i1 %tmp82, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 335 'xor' 'tmp_16_5_6' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5_7)   --->   "%tmp83 = xor i1 %p_Result_2_0_7, %tmp_133" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 336 'xor' 'tmp83' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_5_7 = xor i1 %tmp83, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 337 'xor' 'tmp_16_5_7' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%res_5_7_cast = zext i1 %tmp_16_5_7 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 338 'zext' 'res_5_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_5_7, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 339 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (1.58ns)   --->   "%tmp87 = add i2 %res_5_cast, %res_5_3_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 340 'add' 'tmp87' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%tmp243_cast = zext i2 %tmp87 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 341 'zext' 'tmp243_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp88 = add i2 %res_5_7_cast, %res_5_1_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 342 'add' 'tmp88' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 343 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp89 = add i2 %res_5_2_cast, %tmp88" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 343 'add' 'tmp89' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%tmp244_cast = zext i2 %tmp89 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 344 'zext' 'tmp244_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (1.58ns)   --->   "%tmp90 = add i3 %tmp243_cast, %tmp244_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 345 'add' 'tmp90' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6)   --->   "%tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 24)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 346 'bitselect' 'tmp_134' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6_1)   --->   "%tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 25)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 347 'bitselect' 'tmp_135' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6_2)   --->   "%tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 26)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 348 'bitselect' 'tmp_136' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6_3)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 27)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 349 'bitselect' 'tmp_137' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6_4)   --->   "%tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 28)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 350 'bitselect' 'tmp_138' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6_5)   --->   "%tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 29)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 351 'bitselect' 'tmp_139' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6_6)   --->   "%tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 30)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 352 'bitselect' 'tmp_140' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6_7)   --->   "%tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 31)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 353 'bitselect' 'tmp_141' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6)   --->   "%tmp91 = xor i1 %p_Result_2, %tmp_134" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 354 'xor' 'tmp91' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_6 = xor i1 %tmp91, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 355 'xor' 'tmp_16_6' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%res_6_cast = zext i1 %tmp_16_6 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 356 'zext' 'res_6_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_6, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 357 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6_1)   --->   "%tmp92 = xor i1 %p_Result_2_0_1, %tmp_135" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 358 'xor' 'tmp92' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_6_1 = xor i1 %tmp92, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 359 'xor' 'tmp_16_6_1' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%res_6_1_cast = zext i1 %tmp_16_6_1 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 360 'zext' 'res_6_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_6_1, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 361 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6_2)   --->   "%tmp93 = xor i1 %p_Result_2_0_2, %tmp_136" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 362 'xor' 'tmp93' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_6_2 = xor i1 %tmp93, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 363 'xor' 'tmp_16_6_2' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%res_6_2_cast = zext i1 %tmp_16_6_2 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 364 'zext' 'res_6_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_6_2, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 365 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6_3)   --->   "%tmp94 = xor i1 %p_Result_2_0_3, %tmp_137" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 366 'xor' 'tmp94' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_6_3 = xor i1 %tmp94, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 367 'xor' 'tmp_16_6_3' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%res_6_3_cast = zext i1 %tmp_16_6_3 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 368 'zext' 'res_6_3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_6_3, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 369 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6_4)   --->   "%tmp95 = xor i1 %p_Result_2_0_4, %tmp_138" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 370 'xor' 'tmp95' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_6_4 = xor i1 %tmp95, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 371 'xor' 'tmp_16_6_4' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6_5)   --->   "%tmp96 = xor i1 %p_Result_2_0_5, %tmp_139" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 372 'xor' 'tmp96' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_6_5 = xor i1 %tmp96, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 373 'xor' 'tmp_16_6_5' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6_6)   --->   "%tmp97 = xor i1 %p_Result_2_0_6, %tmp_140" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 374 'xor' 'tmp97' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_6_6 = xor i1 %tmp97, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 375 'xor' 'tmp_16_6_6' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6_7)   --->   "%tmp98 = xor i1 %p_Result_2_0_7, %tmp_141" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 376 'xor' 'tmp98' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_6_7 = xor i1 %tmp98, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 377 'xor' 'tmp_16_6_7' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%res_6_7_cast = zext i1 %tmp_16_6_7 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 378 'zext' 'res_6_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_6_7, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 379 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (1.58ns)   --->   "%tmp102 = add i2 %res_6_cast, %res_6_3_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 380 'add' 'tmp102' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%tmp264_cast = zext i2 %tmp102 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 381 'zext' 'tmp264_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp103 = add i2 %res_6_7_cast, %res_6_1_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 382 'add' 'tmp103' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 383 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp104 = add i2 %res_6_2_cast, %tmp103" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 383 'add' 'tmp104' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%tmp265_cast = zext i2 %tmp104 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 384 'zext' 'tmp265_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (1.58ns)   --->   "%tmp105 = add i3 %tmp264_cast, %tmp265_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 385 'add' 'tmp105' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 16)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 386 'bitselect' 'tmp_142' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7_1)   --->   "%tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 17)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 387 'bitselect' 'tmp_143' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7_2)   --->   "%tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 18)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 388 'bitselect' 'tmp_144' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7_3)   --->   "%tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 19)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 389 'bitselect' 'tmp_145' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7_4)   --->   "%tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 20)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 390 'bitselect' 'tmp_146' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7_5)   --->   "%tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 21)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 391 'bitselect' 'tmp_147' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7_6)   --->   "%tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 22)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 392 'bitselect' 'tmp_148' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7_7)   --->   "%tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 23)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 393 'bitselect' 'tmp_149' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7)   --->   "%tmp106 = xor i1 %p_Result_2, %tmp_142" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 394 'xor' 'tmp106' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_7 = xor i1 %tmp106, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 395 'xor' 'tmp_16_7' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%res_7_cast = zext i1 %tmp_16_7 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 396 'zext' 'res_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_7, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 397 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7_1)   --->   "%tmp107 = xor i1 %p_Result_2_0_1, %tmp_143" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 398 'xor' 'tmp107' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_7_1 = xor i1 %tmp107, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 399 'xor' 'tmp_16_7_1' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%res_7_1_cast = zext i1 %tmp_16_7_1 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 400 'zext' 'res_7_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_7_1, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 401 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7_2)   --->   "%tmp108 = xor i1 %p_Result_2_0_2, %tmp_144" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 402 'xor' 'tmp108' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_7_2 = xor i1 %tmp108, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 403 'xor' 'tmp_16_7_2' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%res_7_2_cast = zext i1 %tmp_16_7_2 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 404 'zext' 'res_7_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_7_2, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 405 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7_3)   --->   "%tmp109 = xor i1 %p_Result_2_0_3, %tmp_145" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 406 'xor' 'tmp109' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_7_3 = xor i1 %tmp109, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 407 'xor' 'tmp_16_7_3' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%res_7_3_cast = zext i1 %tmp_16_7_3 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 408 'zext' 'res_7_3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_7_3, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 409 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7_4)   --->   "%tmp110 = xor i1 %p_Result_2_0_4, %tmp_146" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 410 'xor' 'tmp110' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_7_4 = xor i1 %tmp110, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 411 'xor' 'tmp_16_7_4' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7_5)   --->   "%tmp111 = xor i1 %p_Result_2_0_5, %tmp_147" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 412 'xor' 'tmp111' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_7_5 = xor i1 %tmp111, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 413 'xor' 'tmp_16_7_5' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7_6)   --->   "%tmp112 = xor i1 %p_Result_2_0_6, %tmp_148" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 414 'xor' 'tmp112' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_7_6 = xor i1 %tmp112, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 415 'xor' 'tmp_16_7_6' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7_7)   --->   "%tmp113 = xor i1 %p_Result_2_0_7, %tmp_149" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 416 'xor' 'tmp113' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_7_7 = xor i1 %tmp113, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 417 'xor' 'tmp_16_7_7' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%res_7_7_cast = zext i1 %tmp_16_7_7 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 418 'zext' 'res_7_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_7_7, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 419 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (1.58ns)   --->   "%tmp117 = add i2 %res_7_cast, %res_7_3_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 420 'add' 'tmp117' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%tmp285_cast = zext i2 %tmp117 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 421 'zext' 'tmp285_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp118 = add i2 %res_7_7_cast, %res_7_1_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 422 'add' 'tmp118' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 423 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp119 = add i2 %res_7_2_cast, %tmp118" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 423 'add' 'tmp119' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%tmp286_cast = zext i2 %tmp119 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 424 'zext' 'tmp286_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (1.58ns)   --->   "%tmp120 = add i3 %tmp285_cast, %tmp286_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 425 'add' 'tmp120' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_8)   --->   "%tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 8)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 426 'bitselect' 'tmp_150' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_8_1)   --->   "%tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 9)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 427 'bitselect' 'tmp_151' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_8_2)   --->   "%tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 10)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 428 'bitselect' 'tmp_152' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_8_3)   --->   "%tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 11)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 429 'bitselect' 'tmp_153' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_8_4)   --->   "%tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 12)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 430 'bitselect' 'tmp_154' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_8_5)   --->   "%tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 13)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 431 'bitselect' 'tmp_155' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_8_6)   --->   "%tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 14)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 432 'bitselect' 'tmp_156' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_8_7)   --->   "%tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 15)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 433 'bitselect' 'tmp_157' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_8)   --->   "%tmp121 = xor i1 %p_Result_2, %tmp_150" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 434 'xor' 'tmp121' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_8 = xor i1 %tmp121, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 435 'xor' 'tmp_16_8' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%res_8_cast = zext i1 %tmp_16_8 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 436 'zext' 'res_8_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_8, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 437 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_8_1)   --->   "%tmp122 = xor i1 %p_Result_2_0_1, %tmp_151" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 438 'xor' 'tmp122' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_8_1 = xor i1 %tmp122, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 439 'xor' 'tmp_16_8_1' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%res_8_1_cast = zext i1 %tmp_16_8_1 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 440 'zext' 'res_8_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_8_1, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 441 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_8_2)   --->   "%tmp123 = xor i1 %p_Result_2_0_2, %tmp_152" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 442 'xor' 'tmp123' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_8_2 = xor i1 %tmp123, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 443 'xor' 'tmp_16_8_2' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%res_8_2_cast = zext i1 %tmp_16_8_2 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 444 'zext' 'res_8_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_8_2, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 445 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_8_3)   --->   "%tmp124 = xor i1 %p_Result_2_0_3, %tmp_153" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 446 'xor' 'tmp124' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_8_3 = xor i1 %tmp124, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 447 'xor' 'tmp_16_8_3' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%res_8_3_cast = zext i1 %tmp_16_8_3 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 448 'zext' 'res_8_3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_8_3, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 449 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_8_4)   --->   "%tmp125 = xor i1 %p_Result_2_0_4, %tmp_154" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 450 'xor' 'tmp125' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_8_4 = xor i1 %tmp125, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 451 'xor' 'tmp_16_8_4' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_8_5)   --->   "%tmp126 = xor i1 %p_Result_2_0_5, %tmp_155" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 452 'xor' 'tmp126' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_8_5 = xor i1 %tmp126, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 453 'xor' 'tmp_16_8_5' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_8_6)   --->   "%tmp127 = xor i1 %p_Result_2_0_6, %tmp_156" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 454 'xor' 'tmp127' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_8_6 = xor i1 %tmp127, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 455 'xor' 'tmp_16_8_6' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_8_7)   --->   "%tmp128 = xor i1 %p_Result_2_0_7, %tmp_157" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 456 'xor' 'tmp128' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_8_7 = xor i1 %tmp128, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 457 'xor' 'tmp_16_8_7' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%res_8_7_cast = zext i1 %tmp_16_8_7 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 458 'zext' 'res_8_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_8_7, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 459 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (1.58ns)   --->   "%tmp132 = add i2 %res_8_cast, %res_8_3_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 460 'add' 'tmp132' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%tmp306_cast = zext i2 %tmp132 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 461 'zext' 'tmp306_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp133 = add i2 %res_8_7_cast, %res_8_1_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 462 'add' 'tmp133' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 463 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp134 = add i2 %res_8_2_cast, %tmp133" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 463 'add' 'tmp134' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%tmp307_cast = zext i2 %tmp134 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 464 'zext' 'tmp307_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (1.58ns)   --->   "%tmp135 = add i3 %tmp306_cast, %tmp307_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 465 'add' 'tmp135' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_9)   --->   "%tmp_158 = trunc i80 %tmp_V_2 to i1" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 466 'trunc' 'tmp_158' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_9_1)   --->   "%tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 1)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 467 'bitselect' 'tmp_159' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_9_2)   --->   "%tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 2)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 468 'bitselect' 'tmp_160' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_9_3)   --->   "%tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 3)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 469 'bitselect' 'tmp_161' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_9_4)   --->   "%tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 4)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 470 'bitselect' 'tmp_162' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_9_5)   --->   "%tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 5)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 471 'bitselect' 'tmp_163' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_9_6)   --->   "%tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 6)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 472 'bitselect' 'tmp_164' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_9_7)   --->   "%tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %tmp_V_2, i32 7)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:281]   --->   Operation 473 'bitselect' 'tmp_165' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_9)   --->   "%tmp136 = xor i1 %p_Result_2, %tmp_158" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 474 'xor' 'tmp136' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_9 = xor i1 %tmp136, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 475 'xor' 'tmp_16_9' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%res_9_cast = zext i1 %tmp_16_9 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 476 'zext' 'res_9_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_9, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 477 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_9_1)   --->   "%tmp137 = xor i1 %p_Result_2_0_1, %tmp_159" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 478 'xor' 'tmp137' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_9_1 = xor i1 %tmp137, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 479 'xor' 'tmp_16_9_1' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%res_9_1_cast = zext i1 %tmp_16_9_1 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 480 'zext' 'res_9_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_9_1, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 481 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_9_2)   --->   "%tmp138 = xor i1 %p_Result_2_0_2, %tmp_160" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 482 'xor' 'tmp138' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_9_2 = xor i1 %tmp138, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 483 'xor' 'tmp_16_9_2' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%res_9_2_cast = zext i1 %tmp_16_9_2 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 484 'zext' 'res_9_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_9_2, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 485 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_9_3)   --->   "%tmp139 = xor i1 %p_Result_2_0_3, %tmp_161" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 486 'xor' 'tmp139' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 487 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_9_3 = xor i1 %tmp139, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 487 'xor' 'tmp_16_9_3' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%res_9_3_cast = zext i1 %tmp_16_9_3 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 488 'zext' 'res_9_3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_9_3, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 489 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_9_4)   --->   "%tmp140 = xor i1 %p_Result_2_0_4, %tmp_162" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 490 'xor' 'tmp140' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_9_4 = xor i1 %tmp140, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 491 'xor' 'tmp_16_9_4' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_9_5)   --->   "%tmp141 = xor i1 %p_Result_2_0_5, %tmp_163" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 492 'xor' 'tmp141' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_9_5 = xor i1 %tmp141, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 493 'xor' 'tmp_16_9_5' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_9_6)   --->   "%tmp142 = xor i1 %p_Result_2_0_6, %tmp_164" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 494 'xor' 'tmp142' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_9_6 = xor i1 %tmp142, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 495 'xor' 'tmp_16_9_6' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_9_7)   --->   "%tmp143 = xor i1 %p_Result_2_0_7, %tmp_165" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 496 'xor' 'tmp143' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_16_9_7 = xor i1 %tmp143, true" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 497 'xor' 'tmp_16_9_7' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%res_9_7_cast = zext i1 %tmp_16_9_7 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 498 'zext' 'res_9_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_9_7, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 499 'specfucore' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (1.58ns)   --->   "%tmp147 = add i2 %res_9_cast, %res_9_3_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 500 'add' 'tmp147' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%tmp327_cast = zext i2 %tmp147 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 501 'zext' 'tmp327_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp148 = add i2 %res_9_7_cast, %res_9_1_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 502 'add' 'tmp148' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 503 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp149 = add i2 %res_9_2_cast, %tmp148" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 503 'add' 'tmp149' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%tmp328_cast = zext i2 %tmp149 to i3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 504 'zext' 'tmp328_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (1.58ns)   --->   "%tmp150 = add i3 %tmp327_cast, %tmp328_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 505 'add' 'tmp150' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (2.70ns)   --->   "%sf_1 = add i32 1, %sf_load" [/workspace/finn-hlslib/mvau.hpp:288]   --->   Operation 506 'add' 'sf_1' <Predicate = (!exitcond)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (2.43ns)   --->   "%tmp_9 = icmp eq i32 %sf_1, 8" [/workspace/finn-hlslib/mvau.hpp:288]   --->   Operation 507 'icmp' 'tmp_9' <Predicate = (!exitcond)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %.preheader12.0, label %.loopexit.._crit_edge_crit_edge" [/workspace/finn-hlslib/mvau.hpp:288]   --->   Operation 508 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (1.66ns)   --->   "store i32 %sf_1, i32* %sf" [/workspace/finn-hlslib/mvau.hpp:288]   --->   Operation 509 'store' <Predicate = (!exitcond & !tmp_9)> <Delay = 1.66>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "br label %._crit_edge" [/workspace/finn-hlslib/mvau.hpp:288]   --->   Operation 510 'br' <Predicate = (!exitcond & !tmp_9)> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%nf_load = load i32* %nf" [/workspace/finn-hlslib/mvau.hpp:300]   --->   Operation 511 'load' 'nf_load' <Predicate = (!exitcond & tmp_9)> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (2.70ns)   --->   "%nf_1 = add i32 %nf_load, 1" [/workspace/finn-hlslib/mvau.hpp:300]   --->   Operation 512 'add' 'nf_1' <Predicate = (!exitcond & tmp_9)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.79ns)   --->   "%p_s = select i1 %tmp, i32 0, i32 %nf_1" [/workspace/finn-hlslib/mvau.hpp:300]   --->   Operation 513 'select' 'p_s' <Predicate = (!exitcond & tmp_9)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (1.66ns)   --->   "store i32 %p_s, i32* %nf" [/workspace/finn-hlslib/mvau.hpp:300]   --->   Operation 514 'store' <Predicate = (!exitcond & tmp_9)> <Delay = 1.66>
ST_2 : Operation 515 [1/1] (1.66ns)   --->   "store i32 0, i32* %sf"   --->   Operation 515 'store' <Predicate = (!exitcond & tmp_9)> <Delay = 1.66>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_1)" [/workspace/finn-hlslib/mvau.hpp:305]   --->   Operation 516 'specregionend' 'empty_124' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "br label %1" [/workspace/finn-hlslib/mvau.hpp:247]   --->   Operation 517 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.20>
ST_3 : Operation 518 [1/1] (0.00ns)   --->   "%accu_0_0_V_1_load = load i32* %accu_0_0_V_1" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 518 'load' 'accu_0_0_V_1_load' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 519 [1/1] (0.00ns)   --->   "%accu_0_1_V_1_load = load i32* %accu_0_1_V_1" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 519 'load' 'accu_0_1_V_1_load' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 520 [1/1] (0.00ns)   --->   "%accu_0_2_V_1_load = load i32* %accu_0_2_V_1" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 520 'load' 'accu_0_2_V_1_load' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 521 [1/1] (0.00ns)   --->   "%accu_0_3_V_1_load = load i32* %accu_0_3_V_1" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 521 'load' 'accu_0_3_V_1_load' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 522 [1/1] (0.00ns)   --->   "%accu_0_4_V_1_load = load i32* %accu_0_4_V_1" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 522 'load' 'accu_0_4_V_1_load' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 523 [1/1] (0.00ns)   --->   "%accu_0_5_V_1_load = load i32* %accu_0_5_V_1" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 523 'load' 'accu_0_5_V_1_load' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 524 [1/1] (0.00ns)   --->   "%accu_0_6_V_1_load = load i32* %accu_0_6_V_1" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 524 'load' 'accu_0_6_V_1_load' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "%accu_0_7_V_1_load = load i32* %accu_0_7_V_1" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 525 'load' 'accu_0_7_V_1_load' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 526 [1/1] (0.00ns)   --->   "%accu_0_8_V_1_load = load i32* %accu_0_8_V_1" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 526 'load' 'accu_0_8_V_1_load' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%accu_0_9_V_1_load = load i32* %accu_0_9_V_1" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 527 'load' 'accu_0_9_V_1_load' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node tmp144)   --->   "%p_accu_V_0_9 = select i1 %tmp_6, i32 0, i32 %accu_0_9_V_1_load" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 528 'select' 'p_accu_V_0_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node tmp129)   --->   "%p_accu_V_0_8 = select i1 %tmp_6, i32 0, i32 %accu_0_8_V_1_load" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 529 'select' 'p_accu_V_0_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node tmp114)   --->   "%p_accu_V_0_7 = select i1 %tmp_6, i32 0, i32 %accu_0_7_V_1_load" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 530 'select' 'p_accu_V_0_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node tmp99)   --->   "%p_accu_V_0_6 = select i1 %tmp_6, i32 0, i32 %accu_0_6_V_1_load" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 531 'select' 'p_accu_V_0_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node tmp84)   --->   "%p_accu_V_0_5 = select i1 %tmp_6, i32 0, i32 %accu_0_5_V_1_load" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 532 'select' 'p_accu_V_0_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node tmp69)   --->   "%p_accu_V_0_4 = select i1 %tmp_6, i32 0, i32 %accu_0_4_V_1_load" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 533 'select' 'p_accu_V_0_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node tmp54)   --->   "%p_accu_V_0_3 = select i1 %tmp_6, i32 0, i32 %accu_0_3_V_1_load" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 534 'select' 'p_accu_V_0_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node tmp39)   --->   "%p_accu_V_0_2 = select i1 %tmp_6, i32 0, i32 %accu_0_2_V_1_load" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 535 'select' 'p_accu_V_0_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node tmp24)   --->   "%p_accu_V_0_1 = select i1 %tmp_6, i32 0, i32 %accu_0_1_V_1_load" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 536 'select' 'p_accu_V_0_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node tmp9)   --->   "%p_accu_V = select i1 %tmp_6, i32 0, i32 %accu_0_0_V_1_load" [/workspace/finn-hlslib/mvau.hpp:270]   --->   Operation 537 'select' 'p_accu_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 538 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 539 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_3)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 539 'specregionend' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 540 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_4)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 541 'specregionend' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 542 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_5)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 543 'specregionend' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 544 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_7)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 545 'specregionend' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 546 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 547 [1/1] (0.00ns)   --->   "%res_0_4_cast = zext i1 %tmp_16_0_4 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 547 'zext' 'res_0_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_0_4, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 548 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_8)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 549 'specregionend' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 550 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node tmp9)   --->   "%res_0_5 = zext i1 %tmp_16_0_5 to i32" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 551 'zext' 'res_0_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 552 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_0_5, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 552 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_s)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 553 'specregionend' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 554 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 555 [1/1] (0.00ns)   --->   "%res_0_6_cast = zext i1 %tmp_16_0_6 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 555 'zext' 'res_0_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 556 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_0_6, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 556 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_2)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 557 'specregionend' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 558 'specregionbegin' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 559 [1/1] (2.70ns) (out node of the LUT)   --->   "%tmp9 = add i32 %res_0_5, %p_accu_V" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 559 'add' 'tmp9' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 560 [1/1] (1.58ns)   --->   "%tmp10 = add i2 %res_0_4_cast, %res_0_6_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 560 'add' 'tmp10' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 561 [1/1] (0.00ns)   --->   "%tmp136_cast = zext i2 %tmp10 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 561 'zext' 'tmp136_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i32 %tmp9, %tmp136_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 562 'add' 'tmp11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 563 [1/1] (0.00ns)   --->   "%tmp137_cast = zext i3 %tmp15 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 563 'zext' 'tmp137_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 564 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%accu_0_0_V = add i32 %tmp11, %tmp137_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 564 'add' 'accu_0_0_V' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_10)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 565 'specregionend' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 566 'specregionbegin' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_11)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 567 'specregionend' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 568 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_12)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 569 'specregionend' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 570 'specregionbegin' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 571 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_13)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 571 'specregionend' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 572 'specregionbegin' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 573 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_14)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 573 'specregionend' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 574 'specregionbegin' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 575 [1/1] (0.00ns)   --->   "%res_1_4_cast = zext i1 %tmp_16_1_4 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 575 'zext' 'res_1_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 576 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_1_4, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 576 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 577 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_15)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 577 'specregionend' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 578 'specregionbegin' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node tmp24)   --->   "%res_1_5 = zext i1 %tmp_16_1_5 to i32" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 579 'zext' 'res_1_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 580 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_1_5, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 580 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 581 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_16)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 581 'specregionend' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 582 'specregionbegin' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 583 [1/1] (0.00ns)   --->   "%res_1_6_cast = zext i1 %tmp_16_1_6 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 583 'zext' 'res_1_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 584 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_1_6, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 584 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 585 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_17)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 585 'specregionend' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 586 'specregionbegin' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 587 [1/1] (2.70ns) (out node of the LUT)   --->   "%tmp24 = add i32 %res_1_5, %p_accu_V_0_1" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 587 'add' 'tmp24' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 588 [1/1] (1.58ns)   --->   "%tmp25 = add i2 %res_1_4_cast, %res_1_6_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 588 'add' 'tmp25' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 589 [1/1] (0.00ns)   --->   "%tmp157_cast = zext i2 %tmp25 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 589 'zext' 'tmp157_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp26 = add i32 %tmp24, %tmp157_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 590 'add' 'tmp26' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 591 [1/1] (0.00ns)   --->   "%tmp158_cast = zext i3 %tmp30 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 591 'zext' 'tmp158_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 592 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%accu_0_1_V = add i32 %tmp26, %tmp158_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 592 'add' 'accu_0_1_V' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 593 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_18)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 593 'specregionend' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 594 'specregionbegin' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 595 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_19)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 595 'specregionend' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 596 'specregionbegin' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 597 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_20)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 597 'specregionend' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 598 'specregionbegin' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 599 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_21)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 599 'specregionend' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 600 'specregionbegin' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 601 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_22)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 601 'specregionend' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 602 'specregionbegin' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 603 [1/1] (0.00ns)   --->   "%res_218_4_cast = zext i1 %tmp_16_2_4 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 603 'zext' 'res_218_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 604 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_2_4, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 604 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_23)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 605 'specregionend' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 606 'specregionbegin' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node tmp39)   --->   "%res_218_5 = zext i1 %tmp_16_2_5 to i32" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 607 'zext' 'res_218_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 608 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_2_5, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 608 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 609 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_24)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 609 'specregionend' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 610 'specregionbegin' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 611 [1/1] (0.00ns)   --->   "%res_218_6_cast = zext i1 %tmp_16_2_6 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 611 'zext' 'res_218_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 612 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_2_6, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 612 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 613 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_25)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 613 'specregionend' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 614 'specregionbegin' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 615 [1/1] (2.70ns) (out node of the LUT)   --->   "%tmp39 = add i32 %res_218_5, %p_accu_V_0_2" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 615 'add' 'tmp39' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 616 [1/1] (1.58ns)   --->   "%tmp40 = add i2 %res_218_4_cast, %res_218_6_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 616 'add' 'tmp40' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 617 [1/1] (0.00ns)   --->   "%tmp178_cast = zext i2 %tmp40 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 617 'zext' 'tmp178_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp41 = add i32 %tmp39, %tmp178_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 618 'add' 'tmp41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 619 [1/1] (0.00ns)   --->   "%tmp179_cast = zext i3 %tmp45 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 619 'zext' 'tmp179_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%accu_0_2_V = add i32 %tmp41, %tmp179_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 620 'add' 'accu_0_2_V' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 621 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_26)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 621 'specregionend' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 622 'specregionbegin' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 623 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_27)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 623 'specregionend' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 624 'specregionbegin' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 625 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_28)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 625 'specregionend' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 626 'specregionbegin' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 627 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_29)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 627 'specregionend' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 628 'specregionbegin' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 629 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_30)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 629 'specregionend' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 630 'specregionbegin' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 631 [1/1] (0.00ns)   --->   "%res_3_4_cast = zext i1 %tmp_16_3_4 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 631 'zext' 'res_3_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 632 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_3_4, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 632 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 633 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_31)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 633 'specregionend' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 634 'specregionbegin' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node tmp54)   --->   "%res_3_5 = zext i1 %tmp_16_3_5 to i32" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 635 'zext' 'res_3_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_3_5, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 636 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_32)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 637 'specregionend' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 638 'specregionbegin' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 639 [1/1] (0.00ns)   --->   "%res_3_6_cast = zext i1 %tmp_16_3_6 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 639 'zext' 'res_3_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_3_6, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 640 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_33)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 641 'specregionend' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 642 'specregionbegin' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 643 [1/1] (2.70ns) (out node of the LUT)   --->   "%tmp54 = add i32 %res_3_5, %p_accu_V_0_3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 643 'add' 'tmp54' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 644 [1/1] (1.58ns)   --->   "%tmp55 = add i2 %res_3_4_cast, %res_3_6_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 644 'add' 'tmp55' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 645 [1/1] (0.00ns)   --->   "%tmp199_cast = zext i2 %tmp55 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 645 'zext' 'tmp199_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp56 = add i32 %tmp54, %tmp199_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 646 'add' 'tmp56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 647 [1/1] (0.00ns)   --->   "%tmp200_cast = zext i3 %tmp60 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 647 'zext' 'tmp200_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 648 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%accu_0_3_V = add i32 %tmp56, %tmp200_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 648 'add' 'accu_0_3_V' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 649 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_34)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 649 'specregionend' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 650 'specregionbegin' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 651 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_35)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 651 'specregionend' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 652 'specregionbegin' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_36)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 653 'specregionend' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 654 'specregionbegin' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_37)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 655 'specregionend' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 656 'specregionbegin' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_38)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 657 'specregionend' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 658 'specregionbegin' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 659 [1/1] (0.00ns)   --->   "%res_4_4_cast = zext i1 %tmp_16_4_4 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 659 'zext' 'res_4_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 660 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_4_4, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 660 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 661 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_39)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 661 'specregionend' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 662 'specregionbegin' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node tmp69)   --->   "%res_4_5 = zext i1 %tmp_16_4_5 to i32" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 663 'zext' 'res_4_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 664 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_4_5, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 664 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 665 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_40)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 665 'specregionend' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 666 'specregionbegin' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 667 [1/1] (0.00ns)   --->   "%res_4_6_cast = zext i1 %tmp_16_4_6 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 667 'zext' 'res_4_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 668 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_4_6, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 668 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 669 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_41)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 669 'specregionend' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 670 'specregionbegin' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 671 [1/1] (2.70ns) (out node of the LUT)   --->   "%tmp69 = add i32 %res_4_5, %p_accu_V_0_4" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 671 'add' 'tmp69' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (1.58ns)   --->   "%tmp70 = add i2 %res_4_4_cast, %res_4_6_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 672 'add' 'tmp70' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 673 [1/1] (0.00ns)   --->   "%tmp220_cast = zext i2 %tmp70 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 673 'zext' 'tmp220_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 674 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp71 = add i32 %tmp69, %tmp220_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 674 'add' 'tmp71' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 675 [1/1] (0.00ns)   --->   "%tmp221_cast = zext i3 %tmp75 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 675 'zext' 'tmp221_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 676 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%accu_0_4_V = add i32 %tmp71, %tmp221_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 676 'add' 'accu_0_4_V' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_42)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 677 'specregionend' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 678 'specregionbegin' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_43)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 679 'specregionend' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 680 'specregionbegin' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 681 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_44)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 681 'specregionend' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 682 'specregionbegin' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 683 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_45)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 683 'specregionend' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 684 'specregionbegin' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_46)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 685 'specregionend' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 686 'specregionbegin' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 687 [1/1] (0.00ns)   --->   "%res_5_4_cast = zext i1 %tmp_16_5_4 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 687 'zext' 'res_5_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 688 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_5_4, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 688 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 689 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_47)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 689 'specregionend' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 690 'specregionbegin' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node tmp84)   --->   "%res_5_5 = zext i1 %tmp_16_5_5 to i32" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 691 'zext' 'res_5_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 692 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_5_5, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 692 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 693 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_48)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 693 'specregionend' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 694 'specregionbegin' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 695 [1/1] (0.00ns)   --->   "%res_5_6_cast = zext i1 %tmp_16_5_6 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 695 'zext' 'res_5_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 696 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_5_6, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 696 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 697 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_49)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 697 'specregionend' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 698 'specregionbegin' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 699 [1/1] (2.70ns) (out node of the LUT)   --->   "%tmp84 = add i32 %res_5_5, %p_accu_V_0_5" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 699 'add' 'tmp84' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 700 [1/1] (1.58ns)   --->   "%tmp85 = add i2 %res_5_4_cast, %res_5_6_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 700 'add' 'tmp85' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 701 [1/1] (0.00ns)   --->   "%tmp241_cast = zext i2 %tmp85 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 701 'zext' 'tmp241_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp86 = add i32 %tmp84, %tmp241_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 702 'add' 'tmp86' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 703 [1/1] (0.00ns)   --->   "%tmp242_cast = zext i3 %tmp90 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 703 'zext' 'tmp242_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 704 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%accu_0_5_V = add i32 %tmp86, %tmp242_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 704 'add' 'accu_0_5_V' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 705 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_50)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 705 'specregionend' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 706 'specregionbegin' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 707 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_51)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 707 'specregionend' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 708 'specregionbegin' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_52)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 709 'specregionend' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 710 'specregionbegin' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_53)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 711 'specregionend' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 712 'specregionbegin' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_54)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 713 'specregionend' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 714 'specregionbegin' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.00ns)   --->   "%res_6_4_cast = zext i1 %tmp_16_6_4 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 715 'zext' 'res_6_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 716 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_6_4, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 716 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 717 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_55)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 717 'specregionend' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 718 'specregionbegin' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node tmp99)   --->   "%res_6_5 = zext i1 %tmp_16_6_5 to i32" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 719 'zext' 'res_6_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 720 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_6_5, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 720 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 721 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_56)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 721 'specregionend' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 722 'specregionbegin' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%res_6_6_cast = zext i1 %tmp_16_6_6 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 723 'zext' 'res_6_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_6_6, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 724 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_57)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 725 'specregionend' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 726 'specregionbegin' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (2.70ns) (out node of the LUT)   --->   "%tmp99 = add i32 %res_6_5, %p_accu_V_0_6" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 727 'add' 'tmp99' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 728 [1/1] (1.58ns)   --->   "%tmp100 = add i2 %res_6_4_cast, %res_6_6_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 728 'add' 'tmp100' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "%tmp262_cast = zext i2 %tmp100 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 729 'zext' 'tmp262_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp101 = add i32 %tmp99, %tmp262_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 730 'add' 'tmp101' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 731 [1/1] (0.00ns)   --->   "%tmp263_cast = zext i3 %tmp105 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 731 'zext' 'tmp263_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 732 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%accu_0_6_V = add i32 %tmp101, %tmp263_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 732 'add' 'accu_0_6_V' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 733 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_58)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 733 'specregionend' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 734 'specregionbegin' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 735 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_59)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 735 'specregionend' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 736 'specregionbegin' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 737 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_60)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 737 'specregionend' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 738 'specregionbegin' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 739 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_61)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 739 'specregionend' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 740 'specregionbegin' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 741 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_62)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 741 'specregionend' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 742 'specregionbegin' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.00ns)   --->   "%res_7_4_cast = zext i1 %tmp_16_7_4 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 743 'zext' 'res_7_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 744 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_7_4, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 744 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 745 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_63)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 745 'specregionend' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 746 'specregionbegin' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node tmp114)   --->   "%res_7_5 = zext i1 %tmp_16_7_5 to i32" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 747 'zext' 'res_7_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 748 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_7_5, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 748 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 749 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_64)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 749 'specregionend' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 750 'specregionbegin' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 751 [1/1] (0.00ns)   --->   "%res_7_6_cast = zext i1 %tmp_16_7_6 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 751 'zext' 'res_7_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 752 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_7_6, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 752 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 753 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_65)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 753 'specregionend' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 754 'specregionbegin' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 755 [1/1] (2.70ns) (out node of the LUT)   --->   "%tmp114 = add i32 %res_7_5, %p_accu_V_0_7" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 755 'add' 'tmp114' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 756 [1/1] (1.58ns)   --->   "%tmp115 = add i2 %res_7_4_cast, %res_7_6_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 756 'add' 'tmp115' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 757 [1/1] (0.00ns)   --->   "%tmp283_cast = zext i2 %tmp115 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 757 'zext' 'tmp283_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp116 = add i32 %tmp114, %tmp283_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 758 'add' 'tmp116' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 759 [1/1] (0.00ns)   --->   "%tmp284_cast = zext i3 %tmp120 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 759 'zext' 'tmp284_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 760 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%accu_0_7_V = add i32 %tmp116, %tmp284_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 760 'add' 'accu_0_7_V' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 761 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_66)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 761 'specregionend' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 762 'specregionbegin' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_67)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 763 'specregionend' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 764 'specregionbegin' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 765 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_68)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 765 'specregionend' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 766 'specregionbegin' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 767 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_69)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 767 'specregionend' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 768 'specregionbegin' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 769 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_70)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 769 'specregionend' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 770 'specregionbegin' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 771 [1/1] (0.00ns)   --->   "%res_8_4_cast = zext i1 %tmp_16_8_4 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 771 'zext' 'res_8_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 772 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_8_4, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 772 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 773 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_71)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 773 'specregionend' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 774 'specregionbegin' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node tmp129)   --->   "%res_8_5 = zext i1 %tmp_16_8_5 to i32" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 775 'zext' 'res_8_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 776 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_8_5, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 776 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 777 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_72)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 777 'specregionend' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 778 'specregionbegin' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "%res_8_6_cast = zext i1 %tmp_16_8_6 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 779 'zext' 'res_8_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 780 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_8_6, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 780 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 781 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_73)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 781 'specregionend' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 782 'specregionbegin' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 783 [1/1] (2.70ns) (out node of the LUT)   --->   "%tmp129 = add i32 %res_8_5, %p_accu_V_0_8" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 783 'add' 'tmp129' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 784 [1/1] (1.58ns)   --->   "%tmp130 = add i2 %res_8_4_cast, %res_8_6_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 784 'add' 'tmp130' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 785 [1/1] (0.00ns)   --->   "%tmp304_cast = zext i2 %tmp130 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 785 'zext' 'tmp304_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp131 = add i32 %tmp129, %tmp304_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 786 'add' 'tmp131' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 787 [1/1] (0.00ns)   --->   "%tmp305_cast = zext i3 %tmp135 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 787 'zext' 'tmp305_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 788 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%accu_0_8_V = add i32 %tmp131, %tmp305_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 788 'add' 'accu_0_8_V' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 789 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_74)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 789 'specregionend' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 790 'specregionbegin' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 791 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_75)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 791 'specregionend' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 792 'specregionbegin' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 793 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_76)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 793 'specregionend' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 794 'specregionbegin' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 795 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_77)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 795 'specregionend' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 796 'specregionbegin' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 797 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_78)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 797 'specregionend' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 798 'specregionbegin' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 799 [1/1] (0.00ns)   --->   "%res_9_4_cast = zext i1 %tmp_16_9_4 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 799 'zext' 'res_9_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 800 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_9_4, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 800 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 801 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_79)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 801 'specregionend' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 802 'specregionbegin' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node tmp144)   --->   "%res_9_5 = zext i1 %tmp_16_9_5 to i32" [/workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 803 'zext' 'res_9_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 804 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_9_5, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 804 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 805 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_80)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 805 'specregionend' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 806 'specregionbegin' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns)   --->   "%res_9_6_cast = zext i1 %tmp_16_9_6 to i2" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 807 'zext' 'res_9_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 808 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_16_9_6, [1 x i8]* @p_str2, [8 x i8]* @p_str11, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 808 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 809 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_81)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 809 'specregionend' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 810 'specregionbegin' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 811 [1/1] (2.70ns) (out node of the LUT)   --->   "%tmp144 = add i32 %res_9_5, %p_accu_V_0_9" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 811 'add' 'tmp144' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 812 [1/1] (1.58ns)   --->   "%tmp145 = add i2 %res_9_4_cast, %res_9_6_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 812 'add' 'tmp145' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 813 [1/1] (0.00ns)   --->   "%tmp325_cast = zext i2 %tmp145 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 813 'zext' 'tmp325_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp146 = add i32 %tmp144, %tmp325_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 814 'add' 'tmp146' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 815 [1/1] (0.00ns)   --->   "%tmp326_cast = zext i3 %tmp150 to i32" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 815 'zext' 'tmp326_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 816 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%accu_0_9_V = add i32 %tmp146, %tmp326_cast" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 816 'add' 'accu_0_9_V' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 817 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_82)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 817 'specregionend' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 818 [1/1] (0.00ns)   --->   "store i32 %accu_0_9_V, i32* %accu_0_9_V_1" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 818 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 819 [1/1] (0.00ns)   --->   "store i32 %accu_0_8_V, i32* %accu_0_8_V_1" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 819 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 820 [1/1] (0.00ns)   --->   "store i32 %accu_0_7_V, i32* %accu_0_7_V_1" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 820 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 821 [1/1] (0.00ns)   --->   "store i32 %accu_0_6_V, i32* %accu_0_6_V_1" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 821 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 822 [1/1] (0.00ns)   --->   "store i32 %accu_0_5_V, i32* %accu_0_5_V_1" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 822 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 823 [1/1] (0.00ns)   --->   "store i32 %accu_0_4_V, i32* %accu_0_4_V_1" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 823 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 824 [1/1] (0.00ns)   --->   "store i32 %accu_0_3_V, i32* %accu_0_3_V_1" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 824 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 825 [1/1] (0.00ns)   --->   "store i32 %accu_0_2_V, i32* %accu_0_2_V_1" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 825 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 826 [1/1] (0.00ns)   --->   "store i32 %accu_0_1_V, i32* %accu_0_1_V_1" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 826 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 827 [1/1] (0.00ns)   --->   "store i32 %accu_0_0_V, i32* %accu_0_0_V_1" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283]   --->   Operation 827 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_V = call i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %accu_0_9_V, i32 %accu_0_8_V, i32 %accu_0_7_V, i32 %accu_0_6_V, i32 %accu_0_5_V, i32 %accu_0_4_V, i32 %accu_0_3_V, i32 %accu_0_2_V, i32 %accu_0_1_V, i32 %accu_0_0_V)" [/workspace/finn-hlslib/mvau.hpp:293]   --->   Operation 828 'bitconcatenate' 'tmp_V' <Predicate = (tmp_9)> <Delay = 0.00>
ST_3 : Operation 829 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i320P(i320* %out_V_V, i320 %tmp_V)" [/workspace/finn-hlslib/mvau.hpp:296]   --->   Operation 829 'write' <Predicate = (tmp_9)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 830 [1/1] (0.00ns)   --->   "br label %._crit_edge" [/workspace/finn-hlslib/mvau.hpp:304]   --->   Operation 830 'br' <Predicate = (tmp_9)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 831 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/mvau.hpp:306]   --->   Operation 831 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	'alloca' operation ('sf') [14]  (0 ns)
	'store' operation of constant 0 on local variable 'sf' [28]  (1.66 ns)

 <State 2>: 8.57ns
The critical path consists of the following:
	'load' operation ('sf_load_1', /workspace/finn-hlslib/mvau.hpp:255) on local variable 'sf' [41]  (0 ns)
	'mux' operation ('inElem.V', /workspace/finn-hlslib/mvau.hpp:259) [53]  (2.28 ns)
	multiplexor before 'phi' operation ('inElem.V') with incoming values : ('inElem.V', /workspace/finn-hlslib/mvau.hpp:259) ('tmp.V', /workspace/finn-hlslib/mvau.hpp:253) [98]  (1.66 ns)
	'phi' operation ('inElem.V') with incoming values : ('inElem.V', /workspace/finn-hlslib/mvau.hpp:259) ('tmp.V', /workspace/finn-hlslib/mvau.hpp:253) [98]  (0 ns)
	'xor' operation ('tmp8', /workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283) [181]  (0 ns)
	'xor' operation ('tmp_16_0_7', /workspace/finn-hlslib/interpret.hpp:67->/workspace/finn-hlslib/interpret.hpp:72->/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283) [182]  (0.978 ns)
	'add' operation ('tmp13', /workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283) [191]  (0 ns)
	'add' operation ('tmp14', /workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283) [192]  (2.07 ns)
	'add' operation ('tmp15', /workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283) [194]  (1.58 ns)

 <State 3>: 7.21ns
The critical path consists of the following:
	'load' operation ('accu_0_0_V_1_load', /workspace/finn-hlslib/mvau.hpp:270) on local variable 'accu[0][0].V' [99]  (0 ns)
	'select' operation ('p_accu_V', /workspace/finn-hlslib/mvau.hpp:270) [121]  (0 ns)
	'add' operation ('tmp9', /workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283) [185]  (2.7 ns)
	'add' operation ('tmp11', /workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283) [188]  (0 ns)
	'add' operation ('accu[0][0].V', /workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:283) [196]  (4.5 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
