#!/bin/sh -f

cd /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv
export AMSHOME=""
export ANSYS_HOME="/opt/cad/ansys"
export BAG_CONFIG_PATH="/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt/bag_config.yaml"
export BAG_FRAMEWORK="/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt/BAG_framework"
export BAG_JUPYTER="/work/stu/yzhang/tools/anaconda3/bin/jupyter-notebook"
export BAG_PYTHON="/work/stu/yzhang/tools/anaconda3/bin/python3"
export BAG_TECH_CONFIG_DIR="/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt/cds_ff_mpt"
export BAG_TEMP_DIR="/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt/BAGTMP"
export BAG_WORK_DIR="/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt"
export CADENCE_HOME="/opt/cad/cadence/installs"
export CAD_HOME="/opt/cad"
export CAML_LD_LIBRARY_PATH="/work/stu/dyzhang/.opam/ocaml-base-compiler.4.06.1/lib/stublibs:/work/stu/dyzhang/.opam/ocaml-base-compiler.4.06.1/lib/ocaml/stublibs:/work/stu/dyzhang/.opam/ocaml-base-compiler.4.06.1/lib/ocaml"
export CDSHOME="/opt/cad/cadence/installs/ICADVM201"
export CDS_INST_DIR="/opt/cad/cadence/installs/ICADVM201"
export CDS_LIC_FILE="5280@166.111.77.2"
export CDS_Netlisting_Mode="Analog"
export DISABLE_LIBRARY_MAP_CHECK="1"
export DISPLAY="localhost:42.0"
export FLEXLM_BORROWFILE="/work/stu/dyzhang/.server1-borrow.txt"
export HISTCONTROL="ignoredups"
export HISTSIZE="1000"
export HOME="/work/stu/dyzhang"
export HOSTNAME="server1"
export INCISIVDIR="/opt/cadence/INCISIVE151"
export IPYTHONDIR="/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt/.ipython"
export LANG="en_GB.UTF-8"
export LC_MEASUREMENT="en_US.UTF-8"
export LC_MONETARY="en_US.UTF-8"
export LC_NUMERIC="en_US.UTF-8"
export LC_PAPER="en_US.UTF-8"
export LC_TIME="en_US.UTF-8"
export LD_LIBRARY_PATH="/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/lib:/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64/lib:/usr/lib64/mpich-3.2/lib:/usr/local/lib:/work/stu/yzhang/lib:/lib:/lib64:/work/stu/yzhang/software/XZ/lib:/work/stu/yzhang/software/verilator-zyh/share/verilator/include:/work/stu/yzhang/software/lib:/work/stu/yzhang/software/boost:/work/tools/cadence/installs/ICADVM201/oa_v22.60.043/lib/linux_rhel60_64/opt:/work/stu/yzhang/software/PyCellStudio/linux64/3rd/oa/lib/linux_rhel60_64/opt:/opt/cadence/INCISIVE151/tools.lnx86/lib"
export LESSOPEN="||/usr/bin/lesspipe.sh %s"
export LM_LICENSE_FILE="27020@10.8.6.1:1701@166.111.76.15:1701@166.111.77.2"
export LOADEDMODULES="mpi/mpich-3.2-x86_64"
export LOGNAME="dyzhang"
export LS_COLORS="rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;05;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.axv=01;35:*.anx=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.axa=01;36:*.oga=01;36:*.spx=01;36:*.xspf=01;36:"
export MAIL="/var/spool/mail/dyzhang"
export MAKEFLAGS=""
export MAKELEVEL="1"
export MAKE_TERMERR="/dev/pts/78"
export MAKE_TERMOUT="/dev/pts/78"
export MANPATH="/usr/share/man/mpich-3.2:/usr/share/man:/usr/local/share/man:/work/stu/dyzhang/.opam/ocaml-base-compiler.4.06.1/man"
export MFLAGS=""
export MODULEPATH="/usr/share/Modules/modulefiles:/etc/modulefiles"
export MODULESHOME="/usr/share/Modules"
export MPI_BIN="/usr/lib64/mpich-3.2/bin"
export MPI_COMPILER="mpich-3.2-x86_64"
export MPI_FORTRAN_MOD_DIR="/usr/lib64/gfortran/modules/mpich-3.2-x86_64"
export MPI_HOME="/usr/lib64/mpich-3.2"
export MPI_INCLUDE="/usr/include/mpich-3.2-x86_64"
export MPI_LIB="/usr/lib64/mpich-3.2/lib"
export MPI_MAN="/usr/share/man/mpich-3.2"
export MPI_PYTHON_SITEARCH="/usr/lib64/python2.7/site-packages/mpich-3.2"
export MPI_SUFFIX="_mpich-3.2"
export MPI_SYSCONFIG="/etc/mpich-3.2-x86_64"
export NOVAS_ENABLE_NOBINDDOC_CHECK=""
export NOVAS_LC_ALL="C"
export NOVAS_NO_DUMP_LOGDIR="1"
export OA_LINK_DIR="/work/tools/cadence/installs/ICADVM201/oa_v22.60.043"
export OCAML_TOPLEVEL_PATH="/work/stu/dyzhang/.opam/ocaml-base-compiler.4.06.1/lib/toplevel"
export OLDPWD
export OPAMNOENVNOTICE="true"
export OPAM_SWITCH_PREFIX="/work/stu/dyzhang/.opam/ocaml-base-compiler.4.06.1"
export OPENSOURCE_HOME="/opt/cad/opensource/installs"
export OVA_UUM="0"
export PATH=".:/work/stu/dyzhang/.opam/ocaml-base-compiler.4.06.1/bin:/work/stu/yzhang/tools/anaconda3/bin:/tools/bin:/opt/cad/cadence/installs/SPECTRE201/tools/bin:/opt/cad/cadence/installs/ICADVM201/tools/bin:/opt/cad/cadence/installs/ICADVM201/tools/dfII/bin:/opt/cad/cadence/installs/ICADVM201/tools/plot/bin:/opt/cad/cadence/installs/PVS201/tools/bin:/opt/cad/cadence/installs/QUANTUS201/tools/bin:/opt/cad/synopsys/installs/installer:/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/bin:/opt/cad/synopsys/installs/syn/P-2019.12-SP-3/syn/Q-2019.12-SP3/bin:/opt/cad/synopsys/installs/verdi/Q-2020.03-SP2/bin:/opt/cad/synopsys/installs/hspice_2hspice/P-2019.06-SP2-3/hspice/bin:/opt/cad/synopsys/installs/spyglass/P-2019.06-SP2-8/SPYGLASS_HOME/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/mpich-3.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/opt/riscv-toolchain-bin-imac-9.2.0/bin:/work/stu/yzhang/risc_v/newlib-gnu-toolchain/bin:/work/stu/yzhang/risc_v/elf2hex/bin:/work/tools/cadence/installs/ICADVM201/bin:/work/stu/yzhang/bin:/work/tools/cadence/installs/GENUS201/tools.lnx86/bin:/work/tools/synopsys/vcs_2017_12/vcs-mx/N-2017.12-SP2-9/bin:/work/stu/zxluan/verilator/bin:/work/tools/cadence/installs/INNOVUS201/bin:/opt/riscv-toolchain-bin-imac-9.2.0/bin:/opt/cad/synopsys/installs/installer:/opt/cad/xilinx/installs/Vivado/2018.3/bin:/opt/cad/synopsys/installs/syn/P-2019.03/bin:/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/bin:/opt/cad/synopsys/installs/fpga/P-2019.09-SP1-1/bin:/opt/aclocal-1.15/bin:/opt/cad/synopsys/installs/scl/2018.06-SP1/linux64/bin/:/opt/cad/cadence/installs/QUANTUS201/bin:/opt/cad/cadence/installs/INCISIVE152/bin:/opt/cad/cadence/installs/XCELIUM2009.019/bin:/opt/cad/cadence/installs/XCELIUM2009.019/tools/bin:/opt/cad/cadence/installs/SIGRITY2019/bin"
export PKG_CONFIG_PATH="/work/stu/dyzhang/.opam/ocaml-base-compiler.4.06.1/lib/pkgconfig:/usr/lib64/mpich-3.2/lib/pkgconfig"
export PVSHOME="/opt/cad/cadence/installs/PVS201"
export PWD="/work/stu/dyzhang/projects/riosclass_zdy/verilog/dv"
export PYTHONPATH="/usr/lib64/python2.7/site-packages/mpich-3.2"
export QRC_HOME="/opt/cad/cadence/installs/QUANTUS201"
export QTDIR="/usr/lib64/qt-3.3"
export QTINC="/usr/lib64/qt-3.3/include"
export QTLIB="/usr/lib64/qt-3.3/lib"
export QT_GRAPHICSSYSTEM_CHECKED="1"
export REPO_URL="https://mirrors.tuna.tsinghua.edu.cn/git/git-repo"
export SCRIPT_NAME="vcs"
export SCRNAME="vcs"
export SHELL="/bin/bash"
export SHLVL="4"
export SNPSLMD_LICENSE_FILE="27020@10.8.6.1:1701@166.111.76.15:1701@166.111.77.2"
export SNPS_VCS_INTERNAL_CURR_PID="66918"
export SNPS_VCS_INTERNAL_ROOT_PID="66918"
export SNPS_VCS_INTERNAL_ROOT_START_TIME="1670486098.865181650"
export SNPS_VERDI_INTERNAL_LP_XML_NEW_FLOW="1"
export SPECMAN_DIR="/opt/cadence/INCISIVE151/components/sn/"
export SPECMAN_HOME="/opt/cadence/INCISIVE151/components/sn"
export SPECTRE_DEFAULTS="-E"
export SPECTRE_HOME="/opt/cad/cadence/installs/SPECTRE201"
export SSH_CLIENT="10.8.105.118 4094 22"
export SSH_CONNECTION="10.8.105.118 4094 10.8.6.4 22"
export SSH_TTY="/dev/pts/78"
export SYNOPSYS="/opt/cad/synopsys/installs"
export SYNOPSYS_HOME="/opt/cad/synopsys/installs"
export SYNOPSYS_SIM="/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2"
export TERM="xterm"
export TOOL_HOME="/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64"
export TURBO_LOG_DIR="/tmp/vcs_20221208075458_66918"
export UNAME="/bin/uname"
export USER="dyzhang"
export VCS_ARCH="linux64"
export VCS_ARG_ADDED_FOR_TMP="1"
export VCS_COM="/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64/bin/vcs1"
export VCS_DEPTH="0"
export VCS_HOME="/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2"
export VCS_MODE_FLAG="64"
export VCS_MX_HOME_INTERNAL="1"
export VERDI_HOME="/opt/cad/synopsys/installs/verdi/Q-2020.03-SP2"
export VMR_MODE_FLAG="64"
export VRST_HOME="/opt/cadence/INCISIVE151"
export XDG_DATA_DIRS="/work/stu/dyzhang/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share"
export XDG_RUNTIME_DIR="/run/user/1624"
export XDG_SESSION_ID="536"
export XILINX_HOME="/opt/cad/xilinx/installs"
export _="/usr/bin/time"
export _LMFILES_="/etc/modulefiles/mpi/mpich-3.2-x86_64"
export sysc_uni_pwd="/work/stu/dyzhang/projects/riosclass_zdy/verilog/dv"
unset TURBO_LOG_DIR ;\rm -rf /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/simv.daidir/elabcomLog ;/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64/bin/elabcom -logdir /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/simv.daidir/elabcomLog  -simvdaidir /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/simv.daidir  -lib /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/simv.daidir/work  -saveLevel  -elab /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/simv.daidir/kdb -simflow -simdir /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/simv.daidir/kdb_libs -topfile /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/simv.daidir/.elabcomTopFile -ssv -ssy  -Lf work +disable_message+C00380+C00381 +disable_message+C00388+C00389  >& /dev/null  && echo Success >& /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/simv.daidir/.elabcomReport || echo Fail >& /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/simv.daidir/.elabcomReport; \rm -rf /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/simv.daidir/work.lib++ /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/simv.daidir/kdb_libs/ 
sed -i -e 's/^ELAB=FALSE$/ELAB=TRUE/' /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/simv.daidir/simv.kdb 
