<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>bsv</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>synthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>synthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
      <spirit:view>
        <spirit:name>simulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>simulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
    </spirit:views>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>synthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>SizedFIFO.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ClockMux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ResetInverter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>MakeReset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFOL2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RevertReg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RWire0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ConvertToZ.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncWire.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ConfigRegA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncFIFOLevel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>InitialReset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>CrossingBypassWire.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>McpRegUN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ScanIn.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Fork.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM1Load.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegFile.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncReset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegFileLoad.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFO1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ConvertFromZ.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ProbeTrigger.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ClockSelect.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncBit15.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ConfigRegN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SizedFIFOL.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFO10.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFO2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegUN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncResetA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>GatedClock.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BypassWire.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ConstrainedRandom.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncFIFO.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>GatedClockDiv.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SampleReg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncBit1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegAligned.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ClockInverter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ProbeCapture.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM1BE.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncPulse.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ResetEither.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFOL10.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Empty.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>TriState.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM1BELoad.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ResolveZ.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>LatchCrossingReg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFOL20.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncHandshake.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ConfigRegUN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RWire.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFO20.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ResetToBool.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncFIFO1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SizedFIFO0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncBit05.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BypassCrossingWire.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>UngatedClockSelect.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegTwoA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ProbeValue.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>MakeResetA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM2BELoad.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ProbeWire.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegTwoN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>CrossingRegN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncBit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>CrossingRegUN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM2Load.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncReset0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncRegister.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ProbeMux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ProbeHook.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>DualPortRam.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ClockGen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>CrossingRegA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ClockDiv.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>MakeReset0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFOL1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegTwoUN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>MakeClock.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM2BE.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SizedFIFOL0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ResetMux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>UngatedClockMux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>GatedClockInverter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>InoutConnect.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>simulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>SizedFIFO.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ClockMux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ResetInverter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>MakeReset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFOL2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RevertReg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RWire0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ConvertToZ.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncWire.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ConfigRegA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncFIFOLevel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>InitialReset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>CrossingBypassWire.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>McpRegUN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ScanIn.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Fork.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM1Load.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegFile.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncReset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegFileLoad.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFO1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ConvertFromZ.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ProbeTrigger.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ClockSelect.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncBit15.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ConfigRegN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SizedFIFOL.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFO10.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFO2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegUN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncResetA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>GatedClock.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BypassWire.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ConstrainedRandom.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncFIFO.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>GatedClockDiv.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SampleReg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncBit1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegAligned.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ClockInverter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ProbeCapture.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM1BE.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncPulse.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ResetEither.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFOL10.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Empty.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>TriState.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM1BELoad.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ResolveZ.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>LatchCrossingReg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFOL20.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncHandshake.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ConfigRegUN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RWire.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFO20.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ResetToBool.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncFIFO1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SizedFIFO0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncBit05.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BypassCrossingWire.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>UngatedClockSelect.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegTwoA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ProbeValue.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>MakeResetA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM2BELoad.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ProbeWire.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegTwoN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>CrossingRegN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncBit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>CrossingRegUN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM2Load.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncReset0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SyncRegister.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ProbeMux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ProbeHook.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>DualPortRam.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ClockGen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>CrossingRegA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ClockDiv.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>MakeReset0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFOL1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegTwoUN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>MakeClock.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM2BE.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SizedFIFOL0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ResetMux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>UngatedClockMux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>GatedClockInverter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>InoutConnect.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">bsv_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:hideInCatalogGUI>true</xilinx:hideInCatalogGUI>
      <xilinx:coreCreationDateTime>2013-04-11T11:14:02</xilinx:coreCreationDateTime>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2013.1</xilinx:xilinxVersion>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
