\topicmap{
Instruction Pipelines,
Out-of-Order Execution,
Register Renaming,
Branch Prediction,
Speculative Execution,
Microarchitectural State,
Timing Side Channels,
Cache-Based Leakage,
Meltdown Attack,
Permission Bypass,
Transient Cache Effects,
Spectre Attack,
Branch Misprediction Training,
Cross-Context Exploits,
Abstraction Boundary Failure,
Rollback vs Visibility,
Mitigation Techniques,
Securityâ€“Performance Tradeoff
}
