

================================================================
== Vivado HLS Report for 'sobel'
================================================================
* Date:           Mon Jun 12 04:27:30 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        IP_3.0
* Solution:       3.1_pipeline
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8355931|  8355931|  8355932|  8355932|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- L_Convulution_row  |  8355929|  8355929|        66|          8|          1|  1044484|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 66


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 68
* Pipeline: 1
  Pipeline-0: II = 8, D = 66, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	68  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	2  / true
68 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_69 (5)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %OUTPUT_BUNDLE), !map !467

ST_1: StgValue_70 (6)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %INPUT_BUNDLE), !map !473

ST_1: StgValue_71 (7)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @sobel_str) nounwind

ST_1: output_read (8)  [1/1] 1.00ns
:3  %output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_r)

ST_1: input_read (9)  [1/1] 1.00ns
:4  %input_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_r)

ST_1: StgValue_74 (10)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:9
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_75 (11)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i8* %INPUT_BUNDLE, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1048576, [13 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_76 (12)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32 %input_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1048576, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_77 (13)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i8* %OUTPUT_BUNDLE, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1048576, [14 x i8]* @p_str5, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_78 (14)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %output_r, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1048576, [1 x i8]* @bundle4, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_79 (15)  [1/1] 1.77ns  loc: IP_3.0_loop_unrolling.c:20
:10  br label %.preheader


 <State 2>: 6.45ns
ST_2: indvar_flatten (17)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i20 [ 0, %0 ], [ %indvar_flatten_next, %BurstBB20 ]

ST_2: j (18)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader:1  %j = phi i10 [ 1, %0 ], [ %tmp_3_cast_mid2_v_v_s, %BurstBB20 ]

ST_2: i (19)  [1/1] 0.00ns
.preheader:2  %i = phi i10 [ 1, %0 ], [ %i_1, %BurstBB20 ]

ST_2: exitcond_flatten (20)  [1/1] 3.13ns
.preheader:3  %exitcond_flatten = icmp eq i20 %indvar_flatten, -4092

ST_2: indvar_flatten_next (21)  [1/1] 3.08ns
.preheader:4  %indvar_flatten_next = add i20 %indvar_flatten, 1

ST_2: StgValue_85 (22)  [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %1, label %.preheader.preheader

ST_2: tmp_1 (26)  [1/1] 3.02ns  loc: IP_3.0_loop_unrolling.c:21
.preheader.preheader:2  %tmp_1 = icmp eq i10 %i, -1

ST_2: i_mid2 (27)  [1/1] 2.07ns  loc: IP_3.0_loop_unrolling.c:21
.preheader.preheader:3  %i_mid2 = select i1 %tmp_1, i10 1, i10 %i

ST_2: j_s (28)  [1/1] 2.84ns  loc: IP_3.0_loop_unrolling.c:20
.preheader.preheader:4  %j_s = add i10 1, %j

ST_2: tmp_3_cast_mid2_v_v_s (29)  [1/1] 2.07ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:5  %tmp_3_cast_mid2_v_v_s = select i1 %tmp_1, i10 %j_s, i10 %j

ST_2: tmp_1_mid1 (35)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:20 (grouped into LUT with out node output4_sum1)
.preheader.preheader:11  %tmp_1_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_s, i10 1)

ST_2: tmp_6 (36)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22 (grouped into LUT with out node output4_sum1)
.preheader.preheader:12  %tmp_6 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j, i10 1)

ST_2: tmp_7_mid2_v (37)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22 (grouped into LUT with out node output4_sum1)
.preheader.preheader:13  %tmp_7_mid2_v = select i1 %tmp_1, i20 %tmp_1_mid1, i20 %tmp_6

ST_2: tmp_7_mid2 (38)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22 (grouped into LUT with out node output4_sum1)
.preheader.preheader:14  %tmp_7_mid2 = zext i20 %tmp_7_mid2_v to i32

ST_2: output4_sum1 (156)  [1/1] 3.44ns  loc: IP_3.0_loop_unrolling.c:22 (out node of the LUT)
.preheader.preheader:132  %output4_sum1 = add i32 %tmp_7_mid2, %output_read

ST_2: OUTPUT_BUNDLE_addr (157)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:133  %OUTPUT_BUNDLE_addr = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum1

ST_2: tmp_29 (158)  [24/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_2: StgValue_97 (175)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:21
BurstBB20:0  br label %.preheader


 <State 3>: 6.52ns
ST_3: tmp_8 (43)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:19  %tmp_8 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_3_cast_mid2_v_v_s, i10 %i_mid2)

ST_3: tmp_9_cast (44)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:20  %tmp_9_cast = zext i20 %tmp_8 to i21

ST_3: sum2 (45)  [1/1] 3.08ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:21  %sum2 = add i21 -1025, %tmp_9_cast

ST_3: sum2_cast (46)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:22  %sum2_cast = sext i21 %sum2 to i32

ST_3: input2_sum (47)  [1/1] 3.44ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:23  %input2_sum = add i32 %sum2_cast, %input_read

ST_3: INPUT_BUNDLE_addr (48)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:24  %INPUT_BUNDLE_addr = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum

ST_3: tmp_29 (158)  [23/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_3: tmp_31 (168)  [24/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 4>: 8.75ns
ST_4: INPUT_BUNDLE_load_re (49)  [7/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:25  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

ST_4: tmp1 (52)  [1/1] 2.84ns  loc: IP_3.0_loop_unrolling.c:21
.preheader.preheader:28  %tmp1 = add i10 -1, %i_mid2

ST_4: sum4 (53)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:29  %sum4 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_3_cast_mid2_v_v_s, i10 %tmp1)

ST_4: sum4_cast (54)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:30  %sum4_cast = zext i20 %sum4 to i32

ST_4: input2_sum5 (55)  [1/1] 3.44ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:31  %input2_sum5 = add i32 %sum4_cast, %input_read

ST_4: INPUT_BUNDLE_addr_1 (56)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:32  %INPUT_BUNDLE_addr_1 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum5

ST_4: tmp_29 (158)  [22/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_4: tmp_31 (168)  [23/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 5>: 8.75ns
ST_5: INPUT_BUNDLE_load_re (49)  [6/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:25  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

ST_5: INPUT_BUNDLE_load_1_s (57)  [7/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:33  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

ST_5: sum6 (61)  [1/1] 3.08ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:37  %sum6 = add i21 1023, %tmp_9_cast

ST_5: sum6_cast (62)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:38  %sum6_cast = zext i21 %sum6 to i32

ST_5: input2_sum6 (63)  [1/1] 3.44ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:39  %input2_sum6 = add i32 %sum6_cast, %input_read

ST_5: INPUT_BUNDLE_addr_2 (64)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:40  %INPUT_BUNDLE_addr_2 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum6

ST_5: sum8 (68)  [1/1] 3.08ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:44  %sum8 = add i21 -1023, %tmp_9_cast

ST_5: sum8_cast (69)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:45  %sum8_cast = sext i21 %sum8 to i32

ST_5: input2_sum7 (70)  [1/1] 3.44ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:46  %input2_sum7 = add i32 %sum8_cast, %input_read

ST_5: INPUT_BUNDLE_addr_3 (71)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:47  %INPUT_BUNDLE_addr_3 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum7

ST_5: sum5 (84)  [1/1] 3.08ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:60  %sum5 = add i21 1025, %tmp_9_cast

ST_5: sum5_cast (85)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:61  %sum5_cast = zext i21 %sum5 to i32

ST_5: input2_sum9 (86)  [1/1] 3.44ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:62  %input2_sum9 = add i32 %sum5_cast, %input_read

ST_5: INPUT_BUNDLE_addr_5 (87)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:63  %INPUT_BUNDLE_addr_5 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum9

ST_5: tmp_29 (158)  [21/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_5: tmp_31 (168)  [22/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 6>: 8.75ns
ST_6: INPUT_BUNDLE_load_re (49)  [5/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:25  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

ST_6: INPUT_BUNDLE_load_1_s (57)  [6/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:33  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

ST_6: INPUT_BUNDLE_load_2_s (65)  [7/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:41  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

ST_6: tmp_29 (158)  [20/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_6: tmp_31 (168)  [21/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 7>: 8.75ns
ST_7: tmp_3_cast_mid2_v_v (30)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:6  %tmp_3_cast_mid2_v_v = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_3_cast_mid2_v_v_s, i10 0)

ST_7: tmp_3_cast_mid2_v (31)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22 (grouped into LUT with out node sum3)
.preheader.preheader:7  %tmp_3_cast_mid2_v = or i20 %tmp_3_cast_mid2_v_v, 1

ST_7: tmp_3_cast_mid2 (32)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22 (grouped into LUT with out node sum3)
.preheader.preheader:8  %tmp_3_cast_mid2 = zext i20 %tmp_3_cast_mid2_v to i21

ST_7: tmp_4_mid2 (33)  [1/1] 3.08ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:9  %tmp_4_mid2 = add i20 1024, %tmp_3_cast_mid2_v_v

ST_7: tmp_5_mid2 (34)  [1/1] 3.08ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:10  %tmp_5_mid2 = add i20 -1024, %tmp_3_cast_mid2_v_v

ST_7: tmp_8_cast5 (42)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:21 (grouped into LUT with out node sum3)
.preheader.preheader:18  %tmp_8_cast5 = zext i10 %i_mid2 to i21

ST_7: INPUT_BUNDLE_load_re (49)  [4/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:25  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

ST_7: INPUT_BUNDLE_load_1_s (57)  [5/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:33  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

ST_7: INPUT_BUNDLE_load_2_s (65)  [6/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:41  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

ST_7: INPUT_BUNDLE_load_3_s (72)  [7/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:48  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

ST_7: sum3 (76)  [1/1] 3.08ns  loc: IP_3.0_loop_unrolling.c:22 (out node of the LUT)
.preheader.preheader:52  %sum3 = add i21 %tmp_3_cast_mid2, %tmp_8_cast5

ST_7: sum3_cast (77)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:53  %sum3_cast = zext i21 %sum3 to i32

ST_7: input2_sum8 (78)  [1/1] 3.44ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:54  %input2_sum8 = add i32 %sum3_cast, %input_read

ST_7: INPUT_BUNDLE_addr_4 (79)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:55  %INPUT_BUNDLE_addr_4 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum8

ST_7: tmp_7 (99)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:75  %tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %tmp_4_mid2, i32 10, i32 19)

ST_7: tmp_9 (100)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:76  %tmp_9 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_7, i10 %i_mid2)

ST_7: tmp_10 (101)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:77  %tmp_10 = zext i20 %tmp_9 to i32

ST_7: input2_sum1 (102)  [1/1] 3.44ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:78  %input2_sum1 = add i32 %tmp_10, %input_read

ST_7: INPUT_BUNDLE_addr_6 (103)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:79  %INPUT_BUNDLE_addr_6 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum1

ST_7: tmp_12 (108)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:84  %tmp_12 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %tmp_5_mid2, i32 10, i32 19)

ST_7: tmp_13 (109)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:85  %tmp_13 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_12, i10 %i_mid2)

ST_7: tmp_14 (110)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:86  %tmp_14 = zext i20 %tmp_13 to i32

ST_7: input2_sum2 (111)  [1/1] 3.44ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:87  %input2_sum2 = add i32 %tmp_14, %input_read

ST_7: INPUT_BUNDLE_addr_7 (112)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:88  %INPUT_BUNDLE_addr_7 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum2

ST_7: tmp_29 (158)  [19/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_7: i_1 (167)  [1/1] 2.84ns  loc: IP_3.0_loop_unrolling.c:21
BurstBB:2  %i_1 = add i10 %i_mid2, 1

ST_7: tmp_31 (168)  [20/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 8>: 8.75ns
ST_8: INPUT_BUNDLE_load_re (49)  [3/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:25  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

ST_8: INPUT_BUNDLE_load_1_s (57)  [4/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:33  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

ST_8: INPUT_BUNDLE_load_2_s (65)  [5/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:41  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

ST_8: INPUT_BUNDLE_load_3_s (72)  [6/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:48  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

ST_8: INPUT_BUNDLE_load_4_s (80)  [7/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:56  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

ST_8: tmp_29 (158)  [18/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_8: tmp_31 (168)  [19/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 9>: 8.75ns
ST_9: INPUT_BUNDLE_load_re (49)  [2/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:25  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

ST_9: INPUT_BUNDLE_load_1_s (57)  [3/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:33  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

ST_9: INPUT_BUNDLE_load_2_s (65)  [4/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:41  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

ST_9: INPUT_BUNDLE_load_3_s (72)  [5/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:48  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

ST_9: INPUT_BUNDLE_load_4_s (80)  [6/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:56  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

ST_9: INPUT_BUNDLE_load_5_s (88)  [7/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:64  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

ST_9: tmp_29 (158)  [17/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_9: tmp_31 (168)  [18/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 10>: 8.75ns
ST_10: INPUT_BUNDLE_load_re (49)  [1/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:25  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

ST_10: INPUT_BUNDLE_load_1_s (57)  [2/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:33  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

ST_10: INPUT_BUNDLE_load_2_s (65)  [3/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:41  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

ST_10: INPUT_BUNDLE_load_3_s (72)  [4/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:48  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

ST_10: INPUT_BUNDLE_load_4_s (80)  [5/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:56  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

ST_10: INPUT_BUNDLE_load_5_s (88)  [6/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:64  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

ST_10: INPUT_BUNDLE_load_6_s (104)  [7/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:80  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

ST_10: tmp_29 (158)  [16/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_10: tmp_31 (168)  [17/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 11>: 8.75ns
ST_11: INPUT_BUNDLE_addr_re (50)  [1/1] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:26  %INPUT_BUNDLE_addr_re = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr)

ST_11: INPUT_BUNDLE_load_1_s (57)  [1/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:33  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

ST_11: INPUT_BUNDLE_load_2_s (65)  [2/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:41  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

ST_11: INPUT_BUNDLE_load_3_s (72)  [3/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:48  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

ST_11: INPUT_BUNDLE_load_4_s (80)  [4/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:56  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

ST_11: INPUT_BUNDLE_load_5_s (88)  [5/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:64  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

ST_11: INPUT_BUNDLE_load_6_s (104)  [6/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:80  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

ST_11: INPUT_BUNDLE_load_7_s (113)  [7/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:89  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

ST_11: tmp_29 (158)  [15/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_11: tmp_31 (168)  [16/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 12>: 8.75ns
ST_12: INPUT_BUNDLE_addr_1_s (58)  [1/1] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:34  %INPUT_BUNDLE_addr_1_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1)

ST_12: INPUT_BUNDLE_load_2_s (65)  [1/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:41  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

ST_12: INPUT_BUNDLE_load_3_s (72)  [2/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:48  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

ST_12: INPUT_BUNDLE_load_4_s (80)  [3/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:56  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

ST_12: INPUT_BUNDLE_load_5_s (88)  [4/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:64  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

ST_12: INPUT_BUNDLE_load_6_s (104)  [5/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:80  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

ST_12: INPUT_BUNDLE_load_7_s (113)  [6/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:89  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

ST_12: tmp_29 (158)  [14/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_12: tmp_31 (168)  [15/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 13>: 8.75ns
ST_13: INPUT_BUNDLE_addr_2_s (66)  [1/1] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:42  %INPUT_BUNDLE_addr_2_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2)

ST_13: INPUT_BUNDLE_load_3_s (72)  [1/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:48  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

ST_13: INPUT_BUNDLE_load_4_s (80)  [2/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:56  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

ST_13: INPUT_BUNDLE_load_5_s (88)  [3/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:64  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

ST_13: INPUT_BUNDLE_load_6_s (104)  [4/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:80  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

ST_13: INPUT_BUNDLE_load_7_s (113)  [5/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:89  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

ST_13: tmp_29 (158)  [13/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_13: tmp_31 (168)  [14/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 14>: 8.75ns
ST_14: INPUT_BUNDLE_addr_3_s (73)  [1/1] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:49  %INPUT_BUNDLE_addr_3_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3)

ST_14: INPUT_BUNDLE_load_4_s (80)  [1/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:56  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

ST_14: INPUT_BUNDLE_load_5_s (88)  [2/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:64  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

ST_14: INPUT_BUNDLE_load_6_s (104)  [3/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:80  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

ST_14: INPUT_BUNDLE_load_7_s (113)  [4/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:89  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

ST_14: tmp_29 (158)  [12/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_14: tmp_31 (168)  [13/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 15>: 8.75ns
ST_15: INPUT_BUNDLE_addr_4_s (81)  [1/1] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:57  %INPUT_BUNDLE_addr_4_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4)

ST_15: INPUT_BUNDLE_load_5_s (88)  [1/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:64  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

ST_15: INPUT_BUNDLE_load_6_s (104)  [2/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:80  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

ST_15: INPUT_BUNDLE_load_7_s (113)  [3/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:89  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

ST_15: tmp_29 (158)  [11/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_15: tmp_31 (168)  [12/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 16>: 8.75ns
ST_16: INPUT_BUNDLE_addr_5_s (89)  [1/1] 8.75ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:65  %INPUT_BUNDLE_addr_5_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5)

ST_16: INPUT_BUNDLE_load_6_s (104)  [1/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:80  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

ST_16: INPUT_BUNDLE_load_7_s (113)  [2/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:89  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

ST_16: tmp_29 (158)  [10/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_16: tmp_31 (168)  [11/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 17>: 8.75ns
ST_17: INPUT_BUNDLE_addr_6_s (105)  [1/1] 8.75ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:81  %INPUT_BUNDLE_addr_6_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6)

ST_17: INPUT_BUNDLE_load_7_s (113)  [1/7] 8.75ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:89  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

ST_17: tmp_29 (158)  [9/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_17: tmp_31 (168)  [10/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 18>: 8.75ns
ST_18: tmp_7_cast (51)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:27  %tmp_7_cast = zext i8 %INPUT_BUNDLE_addr_re to i9

ST_18: tmp_2 (59)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:35  %tmp_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_1_s, i1 false)

ST_18: tmp_12_cast (60)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:36  %tmp_12_cast = zext i9 %tmp_2 to i10

ST_18: tmp_13_cast (67)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:43  %tmp_13_cast = zext i8 %INPUT_BUNDLE_addr_2_s to i9

ST_18: tmp_15_cast (75)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:51  %tmp_15_cast = zext i8 %INPUT_BUNDLE_addr_3_s to i10

ST_18: tmp_4 (82)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:58  %tmp_4 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_4_s, i1 false)

ST_18: tmp_17_cast (83)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:59  %tmp_17_cast = zext i9 %tmp_4 to i10

ST_18: tmp_18_cast (90)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:66  %tmp_18_cast = zext i8 %INPUT_BUNDLE_addr_5_s to i10

ST_18: tmp2 (91)  [1/1] 2.80ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:67  %tmp2 = add i9 %tmp_7_cast, %tmp_13_cast

ST_18: tmp2_cast (92)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:68  %tmp2_cast = zext i9 %tmp2 to i10

ST_18: sum1 (93)  [1/1] 2.82ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:69  %sum1 = add i10 %tmp2_cast, %tmp_12_cast

ST_18: tmp3 (96)  [1/1] 2.82ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:72  %tmp3 = add i10 %tmp_17_cast, %tmp_18_cast

ST_18: INPUT_BUNDLE_addr_7_s (114)  [1/1] 8.75ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:90  %INPUT_BUNDLE_addr_7_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7)

ST_18: sum5_neg (117)  [1/1] 2.80ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:93  %sum5_neg = sub i9 %tmp_7_cast, %tmp_13_cast

ST_18: sum5_neg_cast (118)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:94  %sum5_neg_cast = sext i9 %sum5_neg to i10

ST_18: sum6_neg (119)  [1/1] 1.86ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:95  %sum6_neg = add i10 %sum5_neg_cast, %tmp_15_cast

ST_18: tmp_16 (120)  [1/1] 1.86ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:96  %tmp_16 = sub i10 %sum6_neg, %tmp_18_cast

ST_18: tmp_29 (158)  [8/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_18: tmp_31 (168)  [9/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 19>: 3.98ns
ST_19: tmp_3 (74)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:50  %tmp_3 = zext i8 %INPUT_BUNDLE_addr_3_s to i11

ST_19: sum1_cast (94)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:70  %sum1_cast = zext i10 %sum1 to i11

ST_19: tmp_5 (95)  [1/1] 1.88ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:71  %tmp_5 = sub i11 %tmp_3, %sum1_cast

ST_19: tmp3_cast (97)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:73  %tmp3_cast = zext i10 %tmp3 to i11

ST_19: convulution_horizont (98)  [1/1] 1.88ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:74  %convulution_horizont = add i11 %tmp3_cast, %tmp_5

ST_19: tmp_11 (106)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:82  %tmp_11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_6_s, i1 false)

ST_19: tmp_24_cast (107)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:83  %tmp_24_cast = zext i9 %tmp_11 to i11

ST_19: tmp_15 (115)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:91  %tmp_15 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_7_s, i1 false)

ST_19: tmp_28_cast (116)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:92  %tmp_28_cast = zext i9 %tmp_15 to i11

ST_19: tmp_29_cast (121)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:97  %tmp_29_cast = sext i10 %tmp_16 to i11

ST_19: tmp_17 (122)  [1/1] 1.88ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:98  %tmp_17 = sub i11 %tmp_29_cast, %tmp_24_cast

ST_19: convulution_vertical (123)  [1/1] 1.88ns  loc: IP_3.0_loop_unrolling.c:29
.preheader.preheader:99  %convulution_vertical = add i11 %tmp_17, %tmp_28_cast

ST_19: tmp_29 (158)  [7/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_19: tmp_31 (168)  [8/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 20>: 6.38ns
ST_20: tmp_20 (126)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:36
.preheader.preheader:102  %tmp_20 = sext i11 %convulution_vertical to i20

ST_20: tmp_21 (127)  [1/1] 6.38ns  loc: IP_3.0_loop_unrolling.c:36
.preheader.preheader:103  %tmp_21 = mul i20 %tmp_20, %tmp_20

ST_20: tmp_29 (158)  [6/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_20: tmp_31 (168)  [7/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 21>: 6.38ns
ST_21: tmp_18 (124)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:36
.preheader.preheader:100  %tmp_18 = sext i11 %convulution_horizont to i20

ST_21: tmp_19 (125)  [1/1] 3.36ns  loc: IP_3.0_loop_unrolling.c:36
.preheader.preheader:101  %tmp_19 = mul i20 %tmp_18, %tmp_18

ST_21: p (128)  [1/1] 3.02ns  loc: IP_3.0_loop_unrolling.c:36
.preheader.preheader:104  %p = add i20 %tmp_21, %tmp_19

ST_21: tmp_29 (158)  [5/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_21: tmp_31 (168)  [6/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 22>: 6.28ns
ST_22: tmp_22 (129)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:105  %tmp_22 = zext i20 %p to i32

ST_22: tmp_23 (130)  [6/6] 6.28ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:106  %tmp_23 = uitofp i32 %tmp_22 to double

ST_22: tmp_29 (158)  [4/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_22: tmp_31 (168)  [5/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 23>: 6.28ns
ST_23: tmp_23 (130)  [5/6] 6.28ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:106  %tmp_23 = uitofp i32 %tmp_22 to double

ST_23: tmp_29 (158)  [3/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_23: tmp_31 (168)  [4/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 24>: 6.28ns
ST_24: tmp_23 (130)  [4/6] 6.28ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:106  %tmp_23 = uitofp i32 %tmp_22 to double

ST_24: tmp_29 (158)  [2/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_24: tmp_31 (168)  [3/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 25>: 6.92ns
ST_25: tmp_23 (130)  [3/6] 6.28ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:106  %tmp_23 = uitofp i32 %tmp_22 to double

ST_25: tmp_29 (158)  [1/24] 3.98ns
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

ST_25: tmp_30 (159)  [1/1] 2.94ns
.preheader.preheader:135  %tmp_30 = icmp eq i20 %tmp_29, 0

ST_25: StgValue_290 (160)  [1/1] 0.00ns
.preheader.preheader:136  br i1 %tmp_30, label %ReqBB, label %BurstBB

ST_25: tmp_31 (168)  [2/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022


 <State 26>: 6.92ns
ST_26: tmp_23 (130)  [2/6] 6.28ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:106  %tmp_23 = uitofp i32 %tmp_22 to double

ST_26: tmp_31 (168)  [1/24] 3.98ns
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

ST_26: tmp_32 (169)  [1/1] 2.94ns
BurstBB:4  %tmp_32 = icmp eq i20 %tmp_31, 0

ST_26: StgValue_295 (170)  [1/1] 0.00ns
BurstBB:5  br i1 %tmp_32, label %RespBB, label %BurstBB20


 <State 27>: 6.28ns
ST_27: tmp_23 (130)  [1/6] 6.28ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:106  %tmp_23 = uitofp i32 %tmp_22 to double


 <State 28>: 8.62ns
ST_28: x_assign (131)  [31/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 29>: 8.62ns
ST_29: x_assign (131)  [30/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 30>: 8.62ns
ST_30: x_assign (131)  [29/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 31>: 8.62ns
ST_31: x_assign (131)  [28/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 32>: 8.62ns
ST_32: x_assign (131)  [27/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 33>: 8.62ns
ST_33: x_assign (131)  [26/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 34>: 8.62ns
ST_34: x_assign (131)  [25/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 35>: 8.62ns
ST_35: x_assign (131)  [24/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 36>: 8.62ns
ST_36: x_assign (131)  [23/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 37>: 8.62ns
ST_37: x_assign (131)  [22/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 38>: 8.62ns
ST_38: x_assign (131)  [21/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 39>: 8.62ns
ST_39: x_assign (131)  [20/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 40>: 8.62ns
ST_40: x_assign (131)  [19/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 41>: 8.62ns
ST_41: x_assign (131)  [18/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 42>: 8.62ns
ST_42: x_assign (131)  [17/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 43>: 8.62ns
ST_43: x_assign (131)  [16/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 44>: 8.62ns
ST_44: x_assign (131)  [15/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 45>: 8.62ns
ST_45: x_assign (131)  [14/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 46>: 8.62ns
ST_46: x_assign (131)  [13/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 47>: 8.62ns
ST_47: x_assign (131)  [12/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 48>: 8.62ns
ST_48: x_assign (131)  [11/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 49>: 8.62ns
ST_49: x_assign (131)  [10/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 50>: 8.62ns
ST_50: x_assign (131)  [9/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 51>: 8.62ns
ST_51: x_assign (131)  [8/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 52>: 8.62ns
ST_52: x_assign (131)  [7/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 53>: 8.62ns
ST_53: x_assign (131)  [6/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 54>: 8.62ns
ST_54: x_assign (131)  [5/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 55>: 8.62ns
ST_55: x_assign (131)  [4/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 56>: 8.62ns
ST_56: x_assign (131)  [3/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 57>: 8.62ns
ST_57: x_assign (131)  [2/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)


 <State 58>: 8.62ns
ST_58: x_assign (131)  [1/31] 8.62ns  loc: IP_3.0_loop_unrolling.c:37
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

ST_58: p_Val2_s (132)  [1/1] 0.00ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:480->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37
.preheader.preheader:108  %p_Val2_s = bitcast double %x_assign to i64

ST_58: loc_V (133)  [1/1] 0.00ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:480->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37
.preheader.preheader:109  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

ST_58: loc_V_1 (134)  [1/1] 0.00ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:480->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37
.preheader.preheader:110  %loc_V_1 = trunc i64 %p_Val2_s to i52


 <State 59>: 4.93ns
ST_59: tmp_i_i_i_i_cast4 (137)  [1/1] 0.00ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:485->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37
.preheader.preheader:113  %tmp_i_i_i_i_cast4 = zext i11 %loc_V to i12

ST_59: sh_assign (138)  [1/1] 2.86ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:485->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37
.preheader.preheader:114  %sh_assign = add i12 -1023, %tmp_i_i_i_i_cast4

ST_59: isNeg (139)  [1/1] 0.00ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:485->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37
.preheader.preheader:115  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

ST_59: tmp_41_i_i_i (140)  [1/1] 2.86ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:485->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37
.preheader.preheader:116  %tmp_41_i_i_i = sub i11 1023, %loc_V

ST_59: tmp_41_i_i_i_cast (141)  [1/1] 0.00ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:485->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37
.preheader.preheader:117  %tmp_41_i_i_i_cast = sext i11 %tmp_41_i_i_i to i12

ST_59: sh_assign_1 (142)  [1/1] 2.07ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:485->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37
.preheader.preheader:118  %sh_assign_1 = select i1 %isNeg, i12 %tmp_41_i_i_i_cast, i12 %sh_assign


 <State 60>: 6.68ns
ST_60: tmp_i_i_i (135)  [1/1] 0.00ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:482->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37
.preheader.preheader:111  %tmp_i_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_1, i1 false)

ST_60: tmp_i_i_i_cast (136)  [1/1] 0.00ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:482->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37 (grouped into LUT with out node tmp_25)
.preheader.preheader:112  %tmp_i_i_i_cast = zext i54 %tmp_i_i_i to i121

ST_60: sh_assign_1_cast (143)  [1/1] 0.00ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:485->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37
.preheader.preheader:119  %sh_assign_1_cast = sext i12 %sh_assign_1 to i32

ST_60: tmp_42_i_i_i (144)  [1/1] 0.00ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:485->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37 (grouped into LUT with out node tmp_25)
.preheader.preheader:120  %tmp_42_i_i_i = zext i32 %sh_assign_1_cast to i121

ST_60: tmp_42_i_i_i_cast (145)  [1/1] 0.00ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:485->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37 (grouped into LUT with out node tmp_25)
.preheader.preheader:121  %tmp_42_i_i_i_cast = zext i32 %sh_assign_1_cast to i54

ST_60: tmp_43_i_i_i (146)  [1/1] 0.00ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:485->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37 (grouped into LUT with out node tmp_25)
.preheader.preheader:122  %tmp_43_i_i_i = lshr i54 %tmp_i_i_i, %tmp_42_i_i_i_cast

ST_60: tmp_44_i_i_i (147)  [1/1] 0.00ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:485->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37 (grouped into LUT with out node tmp_25)
.preheader.preheader:123  %tmp_44_i_i_i = shl i121 %tmp_i_i_i_cast, %tmp_42_i_i_i

ST_60: tmp (148)  [1/1] 0.00ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:488->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37 (grouped into LUT with out node tmp_25)
.preheader.preheader:124  %tmp = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_43_i_i_i, i32 53)

ST_60: tmp_24_cast1 (149)  [1/1] 0.00ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:488->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37 (grouped into LUT with out node tmp_25)
.preheader.preheader:125  %tmp_24_cast1 = zext i1 %tmp to i68

ST_60: tmp_24 (150)  [1/1] 0.00ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:488->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37 (grouped into LUT with out node tmp_25)
.preheader.preheader:126  %tmp_24 = call i68 @_ssdm_op_PartSelect.i68.i121.i32.i32(i121 %tmp_44_i_i_i, i32 53, i32 120)

ST_60: tmp_25 (151)  [1/1] 4.61ns  loc: r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:485->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->IP_3.0_loop_unrolling.c:37 (out node of the LUT)
.preheader.preheader:127  %tmp_25 = select i1 %isNeg, i68 %tmp_24_cast1, i68 %tmp_24

ST_60: tmp_26 (152)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:38
.preheader.preheader:128  %tmp_26 = call i2 @_ssdm_op_PartSelect.i2.i68.i32.i32(i68 %tmp_25, i32 8, i32 9)

ST_60: icmp (153)  [1/1] 2.07ns  loc: IP_3.0_loop_unrolling.c:38
.preheader.preheader:129  %icmp = icmp ne i2 %tmp_26, 0

ST_60: tmp_27 (154)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:38
.preheader.preheader:130  %tmp_27 = trunc i68 %tmp_25 to i8


 <State 61>: 8.75ns
ST_61: tmp_28 (155)  [1/1] 2.07ns  loc: IP_3.0_loop_unrolling.c:38
.preheader.preheader:131  %tmp_28 = select i1 %icmp, i8 -1, i8 %tmp_27

ST_61: OUTPUT_BUNDLE_addr_1 (162)  [1/1] 8.75ns  loc: IP_3.0_loop_unrolling.c:38
ReqBB:0  %OUTPUT_BUNDLE_addr_1 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr, i32 1022)

ST_61: StgValue_353 (163)  [1/1] 0.00ns
ReqBB:1  br label %BurstBB


 <State 62>: 8.75ns
ST_62: tmp_s (40)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:21
.preheader.preheader:16  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str6) nounwind

ST_62: StgValue_355 (165)  [1/1] 8.75ns  loc: IP_3.0_loop_unrolling.c:38
BurstBB:0  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr, i8 %tmp_28, i1 true)

ST_62: empty_12 (166)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:40
BurstBB:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str6, i32 %tmp_s) nounwind


 <State 63>: 8.75ns
ST_63: OUTPUT_BUNDLE_addr_1_1 (172)  [5/5] 8.75ns  loc: IP_3.0_loop_unrolling.c:38
RespBB:0  %OUTPUT_BUNDLE_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)


 <State 64>: 8.75ns
ST_64: OUTPUT_BUNDLE_addr_1_1 (172)  [4/5] 8.75ns  loc: IP_3.0_loop_unrolling.c:38
RespBB:0  %OUTPUT_BUNDLE_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)


 <State 65>: 8.75ns
ST_65: OUTPUT_BUNDLE_addr_1_1 (172)  [3/5] 8.75ns  loc: IP_3.0_loop_unrolling.c:38
RespBB:0  %OUTPUT_BUNDLE_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)


 <State 66>: 8.75ns
ST_66: OUTPUT_BUNDLE_addr_1_1 (172)  [2/5] 8.75ns  loc: IP_3.0_loop_unrolling.c:38
RespBB:0  %OUTPUT_BUNDLE_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)


 <State 67>: 8.75ns
ST_67: StgValue_361 (24)  [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @L_Convulution_row_st)

ST_67: empty (25)  [1/1] 0.00ns
.preheader.preheader:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1044484, i64 1044484, i64 1044484) nounwind

ST_67: StgValue_363 (39)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:21
.preheader.preheader:15  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str6) nounwind

ST_67: StgValue_364 (41)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:22
.preheader.preheader:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_67: OUTPUT_BUNDLE_addr_1_1 (172)  [1/5] 8.75ns  loc: IP_3.0_loop_unrolling.c:38
RespBB:0  %OUTPUT_BUNDLE_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)

ST_67: StgValue_366 (173)  [1/1] 0.00ns
RespBB:1  br label %BurstBB20


 <State 68>: 0.00ns
ST_68: StgValue_367 (177)  [1/1] 0.00ns  loc: IP_3.0_loop_unrolling.c:42
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_BUNDLE]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ OUTPUT_BUNDLE]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_69            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_70            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_71            (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
output_read            (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111110]
input_read             (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111110]
StgValue_74            (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_75            (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_76            (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_77            (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_78            (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_79            (br               ) [ 011111111111111111111111111111111111111111111111111111111111111111110]
indvar_flatten         (phi              ) [ 001111111111111111111111111111111111111111111111111111111111111111110]
j                      (phi              ) [ 001111111111111111111111111111111111111111111111111111111111111111110]
i                      (phi              ) [ 001111111111111111111111111111111111111111111111111111111111111111110]
exitcond_flatten       (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111110]
indvar_flatten_next    (add              ) [ 011111111111111111111111111111111111111111111111111111111111111111110]
StgValue_85            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                  (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
i_mid2                 (select           ) [ 000111110000000000000000000000000000000000000000000000000000000000000]
j_s                    (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_cast_mid2_v_v_s  (select           ) [ 011111111111111111111111111111111111111111111111111111111111111111110]
tmp_1_mid1             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7_mid2_v           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7_mid2             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
output4_sum1           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_BUNDLE_addr     (getelementptr    ) [ 001111111111111111111111111111111111111111111111111111111111111111110]
StgValue_97            (br               ) [ 011111111111111111111111111111111111111111111111111111111111111111110]
tmp_8                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9_cast             (zext             ) [ 000011000000000000000000000000000000000000000000000000000000000000000]
sum2                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sum2_cast              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
input2_sum             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_addr      (getelementptr    ) [ 001111111111000000000000000000000000000000000000000000000000000000000]
tmp1                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sum4                   (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sum4_cast              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
input2_sum5            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_addr_1    (getelementptr    ) [ 001111111111100000000000000000000000000000000000000000000000000000000]
sum6                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sum6_cast              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
input2_sum6            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_addr_2    (getelementptr    ) [ 001111111111110000000000000000000000000000000000000000000000000000000]
sum8                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sum8_cast              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
input2_sum7            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_addr_3    (getelementptr    ) [ 001111111111111000000000000000000000000000000000000000000000000000000]
sum5                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sum5_cast              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
input2_sum9            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_addr_5    (getelementptr    ) [ 001111111111111110000000000000000000000000000000000000000000000000000]
tmp_3_cast_mid2_v_v    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_cast_mid2_v      (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_cast_mid2        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_mid2             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_mid2             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8_cast5            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sum3                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sum3_cast              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
input2_sum8            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_addr_4    (getelementptr    ) [ 001111111111111100000000000000000000000000000000000000000000000000000]
tmp_7                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
input2_sum1            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_addr_6    (getelementptr    ) [ 001111111111111111000000000000000000000000000000000000000000000000000]
tmp_12                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
input2_sum2            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_addr_7    (getelementptr    ) [ 001111111111111111100000000000000000000000000000000000000000000000000]
i_1                    (add              ) [ 011111111111111111111111111111111111111111111111111111111111111111110]
INPUT_BUNDLE_load_re   (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_addr_re   (read             ) [ 001011111100111111100000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_load_1_s  (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_addr_1_s  (read             ) [ 001001111100011111100000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_load_2_s  (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_addr_2_s  (read             ) [ 001000111100001111100000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_load_3_s  (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_addr_3_s  (read             ) [ 001100011100000111110000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_load_4_s  (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_addr_4_s  (read             ) [ 001000001100000011100000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_load_5_s  (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_addr_5_s  (read             ) [ 001000000100000001100000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_load_6_s  (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_addr_6_s  (read             ) [ 001100000000000000110000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_load_7_s  (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7_cast             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp2                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp2_cast              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sum1                   (add              ) [ 000100000000000000010000000000000000000000000000000000000000000000000]
tmp3                   (add              ) [ 000100000000000000010000000000000000000000000000000000000000000000000]
INPUT_BUNDLE_addr_7_s  (read             ) [ 000100000000000000010000000000000000000000000000000000000000000000000]
sum5_neg               (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sum5_neg_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sum6_neg               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16                 (sub              ) [ 000100000000000000010000000000000000000000000000000000000000000000000]
tmp_3                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sum1_cast              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                  (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp3_cast              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
convulution_horizont   (add              ) [ 000011000000000000001100000000000000000000000000000000000000000000000]
tmp_11                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29_cast            (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                 (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
convulution_vertical   (add              ) [ 000010000000000000001000000000000000000000000000000000000000000000000]
tmp_20                 (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21                 (mul              ) [ 000001000000000000000100000000000000000000000000000000000000000000000]
tmp_18                 (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19                 (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
p                      (add              ) [ 000000100000000000000010000000000000000000000000000000000000000000000]
tmp_22                 (zext             ) [ 001100011100000000000001111100000000000000000000000000000000000000000]
tmp_29                 (urem             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30                 (icmp             ) [ 001111111100000000000000001111111111111111111111111111111111110000000]
StgValue_290           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31                 (urem             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32                 (icmp             ) [ 001111111100000000000000000111111111111111111111111111111111111111110]
StgValue_295           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23                 (uitodp           ) [ 001111111100000000000000000011111111111111111111111111111110000000000]
x_assign               (dsqrt            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s               (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
loc_V                  (partselect       ) [ 000100000000000000000000000000000000000000000000000000000001000000000]
loc_V_1                (trunc            ) [ 000110000000000000000000000000000000000000000000000000000001100000000]
tmp_i_i_i_i_cast4      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                  (bitselect        ) [ 000010000000000000000000000000000000000000000000000000000000100000000]
tmp_41_i_i_i           (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_41_i_i_i_cast      (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_1            (select           ) [ 000010000000000000000000000000000000000000000000000000000000100000000]
tmp_i_i_i              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_1_cast       (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_42_i_i_i           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_42_i_i_i_cast      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_43_i_i_i           (lshr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_44_i_i_i           (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24_cast1           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25                 (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
icmp                   (icmp             ) [ 000001000000000000000000000000000000000000000000000000000000010000000]
tmp_27                 (trunc            ) [ 000001000000000000000000000000000000000000000000000000000000010000000]
tmp_28                 (select           ) [ 000000100000000000000000000000000000000000000000000000000000001000000]
OUTPUT_BUNDLE_addr_1   (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_353           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_355           (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
empty_12               (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_361           (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
empty                  (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_363           (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_364           (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_BUNDLE_addr_1_1 (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_366           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_367           (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_BUNDLE">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_BUNDLE"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OUTPUT_BUNDLE">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_BUNDLE"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i68.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i68.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_Convulution_row_st"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="output_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="input_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_readreq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="1"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="INPUT_BUNDLE_load_re/4 INPUT_BUNDLE_load_1_s/5 INPUT_BUNDLE_load_2_s/6 INPUT_BUNDLE_load_3_s/7 INPUT_BUNDLE_load_4_s/8 INPUT_BUNDLE_load_5_s/9 INPUT_BUNDLE_load_6_s/10 INPUT_BUNDLE_load_7_s/11 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_read_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="8"/>
<pin id="174" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="INPUT_BUNDLE_addr_re/11 INPUT_BUNDLE_addr_1_s/12 INPUT_BUNDLE_addr_2_s/13 INPUT_BUNDLE_addr_3_s/14 INPUT_BUNDLE_addr_4_s/15 INPUT_BUNDLE_addr_5_s/16 INPUT_BUNDLE_addr_6_s/17 INPUT_BUNDLE_addr_7_s/18 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_writeresp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="59"/>
<pin id="179" dir="0" index="2" bw="11" slack="0"/>
<pin id="183" dir="0" index="4" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUTPUT_BUNDLE_addr_1/61 StgValue_355/62 OUTPUT_BUNDLE_addr_1_1/63 "/>
</bind>
</comp>

<comp id="187" class="1005" name="indvar_flatten_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="20" slack="1"/>
<pin id="189" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvar_flatten_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="20" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="j_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="1"/>
<pin id="201" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="j_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="10" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="i_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="1"/>
<pin id="212" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="10" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="20" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="tmp_23/22 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="1"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="x_assign/28 "/>
</bind>
</comp>

<comp id="229" class="1005" name="reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="1"/>
<pin id="231" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_BUNDLE_addr_re INPUT_BUNDLE_addr_7_s "/>
</bind>
</comp>

<comp id="233" class="1004" name="exitcond_flatten_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="20" slack="0"/>
<pin id="235" dir="0" index="1" bw="13" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="indvar_flatten_next_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="20" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="i_mid2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="10" slack="0"/>
<pin id="255" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="j_s_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="10" slack="0"/>
<pin id="262" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_3_cast_mid2_v_v_s_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="10" slack="0"/>
<pin id="268" dir="0" index="2" bw="10" slack="0"/>
<pin id="269" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_cast_mid2_v_v_s/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_1_mid1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="20" slack="0"/>
<pin id="275" dir="0" index="1" bw="10" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_mid1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_6_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="20" slack="0"/>
<pin id="283" dir="0" index="1" bw="10" slack="0"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_7_mid2_v_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="20" slack="0"/>
<pin id="292" dir="0" index="2" bw="20" slack="0"/>
<pin id="293" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7_mid2_v/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_7_mid2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="20" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_mid2/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="output4_sum1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="20" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output4_sum1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="OUTPUT_BUNDLE_addr_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="59"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_BUNDLE_addr/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="20" slack="0"/>
<pin id="314" dir="0" index="1" bw="11" slack="0"/>
<pin id="315" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_8_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="20" slack="0"/>
<pin id="320" dir="0" index="1" bw="10" slack="1"/>
<pin id="321" dir="0" index="2" bw="10" slack="1"/>
<pin id="322" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_9_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="20" slack="0"/>
<pin id="326" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sum2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="12" slack="0"/>
<pin id="330" dir="0" index="1" bw="20" slack="0"/>
<pin id="331" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sum2_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="21" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum2_cast/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="input2_sum_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="21" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="2"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input2_sum/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="INPUT_BUNDLE_addr_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_BUNDLE_addr/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="20" slack="1"/>
<pin id="351" dir="0" index="1" bw="11" slack="0"/>
<pin id="352" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="10" slack="2"/>
<pin id="357" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sum4_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="20" slack="0"/>
<pin id="361" dir="0" index="1" bw="10" slack="2"/>
<pin id="362" dir="0" index="2" bw="10" slack="0"/>
<pin id="363" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum4/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sum4_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="20" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_cast/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="input2_sum5_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="20" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="3"/>
<pin id="373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input2_sum5/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="INPUT_BUNDLE_addr_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_BUNDLE_addr_1/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sum6_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="0"/>
<pin id="383" dir="0" index="1" bw="20" slack="2"/>
<pin id="384" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum6/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sum6_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="21" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum6_cast/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="input2_sum6_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="21" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="4"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input2_sum6/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="INPUT_BUNDLE_addr_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_BUNDLE_addr_2/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sum8_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="0"/>
<pin id="403" dir="0" index="1" bw="20" slack="2"/>
<pin id="404" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum8/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sum8_cast_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="21" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum8_cast/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="input2_sum7_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="21" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="4"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input2_sum7/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="INPUT_BUNDLE_addr_3_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_BUNDLE_addr_3/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sum5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="0"/>
<pin id="423" dir="0" index="1" bw="20" slack="2"/>
<pin id="424" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum5/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sum5_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="21" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum5_cast/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="input2_sum9_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="21" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="4"/>
<pin id="433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input2_sum9/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="INPUT_BUNDLE_addr_5_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_BUNDLE_addr_5/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_3_cast_mid2_v_v_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="20" slack="0"/>
<pin id="443" dir="0" index="1" bw="10" slack="5"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast_mid2_v_v/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_3_cast_mid2_v_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="20" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3_cast_mid2_v/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_3_cast_mid2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="20" slack="0"/>
<pin id="456" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast_mid2/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_4_mid2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="12" slack="0"/>
<pin id="460" dir="0" index="1" bw="20" slack="0"/>
<pin id="461" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_mid2/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_5_mid2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="0"/>
<pin id="466" dir="0" index="1" bw="20" slack="0"/>
<pin id="467" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_mid2/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_8_cast5_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="5"/>
<pin id="472" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast5/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sum3_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="20" slack="0"/>
<pin id="475" dir="0" index="1" bw="10" slack="0"/>
<pin id="476" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sum3_cast_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="21" slack="0"/>
<pin id="481" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="input2_sum8_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="21" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="6"/>
<pin id="486" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input2_sum8/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="INPUT_BUNDLE_addr_4_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_BUNDLE_addr_4/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_7_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="0" index="1" bw="20" slack="0"/>
<pin id="497" dir="0" index="2" bw="5" slack="0"/>
<pin id="498" dir="0" index="3" bw="6" slack="0"/>
<pin id="499" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_9_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="20" slack="0"/>
<pin id="506" dir="0" index="1" bw="10" slack="0"/>
<pin id="507" dir="0" index="2" bw="10" slack="5"/>
<pin id="508" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_10_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="20" slack="0"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="input2_sum1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="20" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="6"/>
<pin id="518" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input2_sum1/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="INPUT_BUNDLE_addr_6_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_BUNDLE_addr_6/7 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_12_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="0"/>
<pin id="528" dir="0" index="1" bw="20" slack="0"/>
<pin id="529" dir="0" index="2" bw="5" slack="0"/>
<pin id="530" dir="0" index="3" bw="6" slack="0"/>
<pin id="531" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_13_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="20" slack="0"/>
<pin id="538" dir="0" index="1" bw="10" slack="0"/>
<pin id="539" dir="0" index="2" bw="10" slack="5"/>
<pin id="540" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_14_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="20" slack="0"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="input2_sum2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="20" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="6"/>
<pin id="550" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input2_sum2/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="INPUT_BUNDLE_addr_7_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_BUNDLE_addr_7/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="i_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="5"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_7_cast_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="7"/>
<pin id="565" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/18 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_2_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="9" slack="0"/>
<pin id="569" dir="0" index="1" bw="8" slack="6"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/18 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_12_cast_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="9" slack="0"/>
<pin id="576" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/18 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_13_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="5"/>
<pin id="580" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/18 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_15_cast_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="4"/>
<pin id="583" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/18 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_4_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="9" slack="0"/>
<pin id="586" dir="0" index="1" bw="8" slack="3"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/18 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_17_cast_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="9" slack="0"/>
<pin id="593" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/18 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_18_cast_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="2"/>
<pin id="597" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/18 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/18 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp2_cast_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="9" slack="0"/>
<pin id="606" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/18 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sum1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="9" slack="0"/>
<pin id="610" dir="0" index="1" bw="9" slack="0"/>
<pin id="611" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/18 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="9" slack="0"/>
<pin id="616" dir="0" index="1" bw="8" slack="0"/>
<pin id="617" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/18 "/>
</bind>
</comp>

<comp id="620" class="1004" name="sum5_neg_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="0" index="1" bw="8" slack="0"/>
<pin id="623" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sum5_neg/18 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sum5_neg_cast_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="9" slack="0"/>
<pin id="628" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum5_neg_cast/18 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sum6_neg_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="9" slack="0"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum6_neg/18 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_16_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="10" slack="0"/>
<pin id="638" dir="0" index="1" bw="8" slack="0"/>
<pin id="639" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_16/18 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_3_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="5"/>
<pin id="644" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/19 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sum1_cast_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="10" slack="1"/>
<pin id="647" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum1_cast/19 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_5_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="0" index="1" bw="10" slack="0"/>
<pin id="651" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/19 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp3_cast_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="10" slack="1"/>
<pin id="656" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/19 "/>
</bind>
</comp>

<comp id="657" class="1004" name="convulution_horizont_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="10" slack="0"/>
<pin id="659" dir="0" index="1" bw="11" slack="0"/>
<pin id="660" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="convulution_horizont/19 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_11_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="9" slack="0"/>
<pin id="665" dir="0" index="1" bw="8" slack="2"/>
<pin id="666" dir="0" index="2" bw="1" slack="0"/>
<pin id="667" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/19 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_24_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="9" slack="0"/>
<pin id="672" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/19 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_15_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="9" slack="0"/>
<pin id="676" dir="0" index="1" bw="8" slack="1"/>
<pin id="677" dir="0" index="2" bw="1" slack="0"/>
<pin id="678" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/19 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_28_cast_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="9" slack="0"/>
<pin id="684" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/19 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_29_cast_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="10" slack="1"/>
<pin id="688" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_cast/19 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_17_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="0"/>
<pin id="691" dir="0" index="1" bw="9" slack="0"/>
<pin id="692" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/19 "/>
</bind>
</comp>

<comp id="695" class="1004" name="convulution_vertical_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="11" slack="0"/>
<pin id="697" dir="0" index="1" bw="9" slack="0"/>
<pin id="698" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="convulution_vertical/19 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_20_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="11" slack="1"/>
<pin id="703" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20/20 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_18_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="11" slack="2"/>
<pin id="706" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18/21 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_22_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="20" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/22 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_30_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="11" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="36"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/25 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_32_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="11" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="37"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/26 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_Val2_s_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="64" slack="0"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/58 "/>
</bind>
</comp>

<comp id="727" class="1004" name="loc_V_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="11" slack="0"/>
<pin id="729" dir="0" index="1" bw="64" slack="0"/>
<pin id="730" dir="0" index="2" bw="7" slack="0"/>
<pin id="731" dir="0" index="3" bw="7" slack="0"/>
<pin id="732" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/58 "/>
</bind>
</comp>

<comp id="737" class="1004" name="loc_V_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="64" slack="0"/>
<pin id="739" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/58 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_i_i_i_i_cast4_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="11" slack="1"/>
<pin id="743" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i_cast4/59 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sh_assign_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="11" slack="0"/>
<pin id="746" dir="0" index="1" bw="11" slack="0"/>
<pin id="747" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/59 "/>
</bind>
</comp>

<comp id="750" class="1004" name="isNeg_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="12" slack="0"/>
<pin id="753" dir="0" index="2" bw="5" slack="0"/>
<pin id="754" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/59 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_41_i_i_i_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="11" slack="0"/>
<pin id="760" dir="0" index="1" bw="11" slack="1"/>
<pin id="761" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_41_i_i_i/59 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_41_i_i_i_cast_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="11" slack="0"/>
<pin id="765" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_41_i_i_i_cast/59 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sh_assign_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="11" slack="0"/>
<pin id="770" dir="0" index="2" bw="12" slack="0"/>
<pin id="771" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/59 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_i_i_i_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="54" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="0" index="2" bw="52" slack="2"/>
<pin id="779" dir="0" index="3" bw="1" slack="0"/>
<pin id="780" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_i_i/60 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_i_i_i_cast_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="54" slack="0"/>
<pin id="786" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast/60 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sh_assign_1_cast_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="12" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/60 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_42_i_i_i_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="12" slack="0"/>
<pin id="793" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_i_i_i/60 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_42_i_i_i_cast_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="12" slack="0"/>
<pin id="797" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_i_i_i_cast/60 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_43_i_i_i_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="54" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_43_i_i_i/60 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_44_i_i_i_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="54" slack="0"/>
<pin id="807" dir="0" index="1" bw="32" slack="0"/>
<pin id="808" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_44_i_i_i/60 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="54" slack="0"/>
<pin id="814" dir="0" index="2" bw="7" slack="0"/>
<pin id="815" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/60 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_24_cast1_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast1/60 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_24_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="68" slack="0"/>
<pin id="825" dir="0" index="1" bw="121" slack="0"/>
<pin id="826" dir="0" index="2" bw="7" slack="0"/>
<pin id="827" dir="0" index="3" bw="8" slack="0"/>
<pin id="828" dir="1" index="4" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/60 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_25_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="0" index="2" bw="68" slack="0"/>
<pin id="837" dir="1" index="3" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_25/60 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_26_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="2" slack="0"/>
<pin id="842" dir="0" index="1" bw="68" slack="0"/>
<pin id="843" dir="0" index="2" bw="5" slack="0"/>
<pin id="844" dir="0" index="3" bw="5" slack="0"/>
<pin id="845" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/60 "/>
</bind>
</comp>

<comp id="850" class="1004" name="icmp_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="2" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/60 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_27_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="68" slack="0"/>
<pin id="858" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/60 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_28_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="1"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="0" index="2" bw="8" slack="1"/>
<pin id="864" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_28/61 "/>
</bind>
</comp>

<comp id="866" class="1007" name="tmp_21_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="11" slack="0"/>
<pin id="868" dir="0" index="1" bw="11" slack="0"/>
<pin id="869" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_21/20 "/>
</bind>
</comp>

<comp id="872" class="1007" name="grp_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="11" slack="0"/>
<pin id="874" dir="0" index="1" bw="11" slack="0"/>
<pin id="875" dir="0" index="2" bw="20" slack="2147483647"/>
<pin id="876" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_19/21 p/21 "/>
</bind>
</comp>

<comp id="879" class="1005" name="output_read_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_read "/>
</bind>
</comp>

<comp id="884" class="1005" name="input_read_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="2"/>
<pin id="886" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="896" class="1005" name="exitcond_flatten_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="1"/>
<pin id="898" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="900" class="1005" name="indvar_flatten_next_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="20" slack="0"/>
<pin id="902" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="906" class="1005" name="i_mid2_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="10" slack="1"/>
<pin id="908" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="916" class="1005" name="tmp_3_cast_mid2_v_v_s_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="10" slack="0"/>
<pin id="918" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3_cast_mid2_v_v_s "/>
</bind>
</comp>

<comp id="924" class="1005" name="OUTPUT_BUNDLE_addr_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="59"/>
<pin id="926" dir="1" index="1" bw="8" slack="59"/>
</pin_list>
<bind>
<opset="OUTPUT_BUNDLE_addr "/>
</bind>
</comp>

<comp id="929" class="1005" name="tmp_9_cast_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="21" slack="2"/>
<pin id="931" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="936" class="1005" name="INPUT_BUNDLE_addr_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="1"/>
<pin id="938" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_BUNDLE_addr "/>
</bind>
</comp>

<comp id="942" class="1005" name="INPUT_BUNDLE_addr_1_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="1"/>
<pin id="944" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_BUNDLE_addr_1 "/>
</bind>
</comp>

<comp id="948" class="1005" name="INPUT_BUNDLE_addr_2_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="1"/>
<pin id="950" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_BUNDLE_addr_2 "/>
</bind>
</comp>

<comp id="954" class="1005" name="INPUT_BUNDLE_addr_3_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="2"/>
<pin id="956" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="INPUT_BUNDLE_addr_3 "/>
</bind>
</comp>

<comp id="960" class="1005" name="INPUT_BUNDLE_addr_5_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="4"/>
<pin id="962" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="INPUT_BUNDLE_addr_5 "/>
</bind>
</comp>

<comp id="966" class="1005" name="INPUT_BUNDLE_addr_4_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="1"/>
<pin id="968" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_BUNDLE_addr_4 "/>
</bind>
</comp>

<comp id="972" class="1005" name="INPUT_BUNDLE_addr_6_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="3"/>
<pin id="974" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="INPUT_BUNDLE_addr_6 "/>
</bind>
</comp>

<comp id="978" class="1005" name="INPUT_BUNDLE_addr_7_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="4"/>
<pin id="980" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="INPUT_BUNDLE_addr_7 "/>
</bind>
</comp>

<comp id="984" class="1005" name="i_1_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="10" slack="1"/>
<pin id="986" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="989" class="1005" name="INPUT_BUNDLE_addr_1_s_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="6"/>
<pin id="991" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="INPUT_BUNDLE_addr_1_s "/>
</bind>
</comp>

<comp id="994" class="1005" name="INPUT_BUNDLE_addr_2_s_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="5"/>
<pin id="996" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="INPUT_BUNDLE_addr_2_s "/>
</bind>
</comp>

<comp id="999" class="1005" name="INPUT_BUNDLE_addr_3_s_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="4"/>
<pin id="1001" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="INPUT_BUNDLE_addr_3_s "/>
</bind>
</comp>

<comp id="1005" class="1005" name="INPUT_BUNDLE_addr_4_s_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="3"/>
<pin id="1007" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="INPUT_BUNDLE_addr_4_s "/>
</bind>
</comp>

<comp id="1010" class="1005" name="INPUT_BUNDLE_addr_5_s_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="2"/>
<pin id="1012" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="INPUT_BUNDLE_addr_5_s "/>
</bind>
</comp>

<comp id="1015" class="1005" name="INPUT_BUNDLE_addr_6_s_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="2"/>
<pin id="1017" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="INPUT_BUNDLE_addr_6_s "/>
</bind>
</comp>

<comp id="1020" class="1005" name="sum1_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="10" slack="1"/>
<pin id="1022" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sum1 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="tmp3_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="10" slack="1"/>
<pin id="1027" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_16_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="10" slack="1"/>
<pin id="1032" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="convulution_horizont_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="11" slack="2"/>
<pin id="1037" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="convulution_horizont "/>
</bind>
</comp>

<comp id="1040" class="1005" name="convulution_vertical_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="11" slack="1"/>
<pin id="1042" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="convulution_vertical "/>
</bind>
</comp>

<comp id="1045" class="1005" name="tmp_21_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="20" slack="1"/>
<pin id="1047" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="p_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="20" slack="1"/>
<pin id="1052" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="1055" class="1005" name="tmp_22_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="tmp_30_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="36"/>
<pin id="1062" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="tmp_32_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="37"/>
<pin id="1066" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="tmp_23_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="64" slack="1"/>
<pin id="1070" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="loc_V_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="11" slack="1"/>
<pin id="1075" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="1079" class="1005" name="loc_V_1_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="52" slack="2"/>
<pin id="1081" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="isNeg_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="1"/>
<pin id="1086" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1089" class="1005" name="sh_assign_1_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="12" slack="1"/>
<pin id="1091" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_1 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="icmp_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="1"/>
<pin id="1096" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1099" class="1005" name="tmp_27_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="1"/>
<pin id="1101" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="tmp_28_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="1"/>
<pin id="1106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="156"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="62" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="82" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="126" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="128" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="184"><net_src comp="134" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="106" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="186"><net_src comp="138" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="228"><net_src comp="88" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="171" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="191" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="191" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="50" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="214" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="214" pin="4"/><net_sink comp="251" pin=2"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="203" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="245" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="203" pin="4"/><net_sink comp="265" pin=2"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="259" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="286"><net_src comp="54" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="203" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="46" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="294"><net_src comp="245" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="273" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="281" pin="3"/><net_sink comp="289" pin=2"/></net>

<net id="300"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="2" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="191" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="56" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="54" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="318" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="58" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="324" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="0" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="338" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="56" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="52" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="54" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="354" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="369"><net_src comp="359" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="0" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="64" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="0" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="390" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="66" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="0" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="68" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="421" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="0" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="54" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="70" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="441" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="50" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="72" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="441" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="74" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="441" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="477"><net_src comp="454" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="0" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="76" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="458" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="78" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="80" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="509"><net_src comp="54" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="494" pin="4"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="0" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="532"><net_src comp="76" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="464" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="78" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="80" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="541"><net_src comp="54" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="526" pin="4"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="0" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="547" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="46" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="229" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="84" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="86" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="577"><net_src comp="567" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="589"><net_src comp="84" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="86" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="594"><net_src comp="584" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="602"><net_src comp="563" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="578" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="574" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="591" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="595" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="563" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="578" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="581" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="595" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="652"><net_src comp="642" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="645" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="661"><net_src comp="654" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="648" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="84" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="86" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="673"><net_src comp="663" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="84" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="229" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="86" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="685"><net_src comp="674" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="693"><net_src comp="686" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="670" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="682" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="710"><net_src comp="707" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="715"><net_src comp="312" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="44" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="349" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="44" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="726"><net_src comp="224" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="733"><net_src comp="90" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="723" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="92" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="736"><net_src comp="94" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="740"><net_src comp="723" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="748"><net_src comp="96" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="741" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="755"><net_src comp="98" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="744" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="100" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="762"><net_src comp="102" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="758" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="772"><net_src comp="750" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="763" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="744" pin="2"/><net_sink comp="767" pin=2"/></net>

<net id="781"><net_src comp="104" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="106" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="783"><net_src comp="86" pin="0"/><net_sink comp="775" pin=3"/></net>

<net id="787"><net_src comp="775" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="788" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="775" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="795" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="784" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="791" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="108" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="799" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="110" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="822"><net_src comp="811" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="829"><net_src comp="112" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="805" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="831"><net_src comp="110" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="832"><net_src comp="114" pin="0"/><net_sink comp="823" pin=3"/></net>

<net id="838"><net_src comp="819" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="839"><net_src comp="823" pin="4"/><net_sink comp="833" pin=2"/></net>

<net id="846"><net_src comp="116" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="833" pin="3"/><net_sink comp="840" pin=1"/></net>

<net id="848"><net_src comp="118" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="849"><net_src comp="120" pin="0"/><net_sink comp="840" pin=3"/></net>

<net id="854"><net_src comp="840" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="122" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="859"><net_src comp="833" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="865"><net_src comp="124" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="701" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="701" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="877"><net_src comp="704" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="704" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="152" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="887"><net_src comp="158" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="890"><net_src comp="884" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="891"><net_src comp="884" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="892"><net_src comp="884" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="893"><net_src comp="884" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="894"><net_src comp="884" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="895"><net_src comp="884" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="899"><net_src comp="233" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="239" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="909"><net_src comp="251" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="912"><net_src comp="906" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="913"><net_src comp="906" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="914"><net_src comp="906" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="915"><net_src comp="906" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="919"><net_src comp="265" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="922"><net_src comp="916" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="923"><net_src comp="916" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="927"><net_src comp="306" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="932"><net_src comp="324" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="935"><net_src comp="929" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="939"><net_src comp="343" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="945"><net_src comp="375" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="951"><net_src comp="395" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="957"><net_src comp="415" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="963"><net_src comp="435" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="969"><net_src comp="488" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="975"><net_src comp="520" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="981"><net_src comp="552" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="987"><net_src comp="558" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="992"><net_src comp="171" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="997"><net_src comp="171" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1002"><net_src comp="171" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1008"><net_src comp="171" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="1013"><net_src comp="171" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1018"><net_src comp="171" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1023"><net_src comp="608" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1028"><net_src comp="614" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1033"><net_src comp="636" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1038"><net_src comp="657" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1043"><net_src comp="695" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1048"><net_src comp="866" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1053"><net_src comp="872" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1058"><net_src comp="707" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1063"><net_src comp="711" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1067"><net_src comp="717" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1071"><net_src comp="221" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1076"><net_src comp="727" pin="4"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1082"><net_src comp="737" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="775" pin=2"/></net>

<net id="1087"><net_src comp="750" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1092"><net_src comp="767" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1097"><net_src comp="850" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1102"><net_src comp="856" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="860" pin=2"/></net>

<net id="1107"><net_src comp="860" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="176" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_BUNDLE | {61 62 63 64 65 66 67 }
 - Input state : 
	Port: sobel : INPUT_BUNDLE | {4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
	Port: sobel : input_r | {1 }
	Port: sobel : output_r | {1 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_85 : 2
		tmp_1 : 1
		i_mid2 : 2
		j_s : 1
		tmp_3_cast_mid2_v_v_s : 2
		tmp_1_mid1 : 2
		tmp_6 : 1
		tmp_7_mid2_v : 3
		tmp_7_mid2 : 4
		output4_sum1 : 5
		OUTPUT_BUNDLE_addr : 6
		tmp_29 : 1
	State 3
		tmp_9_cast : 1
		sum2 : 2
		sum2_cast : 3
		input2_sum : 4
		INPUT_BUNDLE_addr : 5
	State 4
		sum4 : 1
		sum4_cast : 2
		input2_sum5 : 3
		INPUT_BUNDLE_addr_1 : 4
	State 5
		sum6_cast : 1
		input2_sum6 : 2
		INPUT_BUNDLE_addr_2 : 3
		sum8_cast : 1
		input2_sum7 : 2
		INPUT_BUNDLE_addr_3 : 3
		sum5_cast : 1
		input2_sum9 : 2
		INPUT_BUNDLE_addr_5 : 3
	State 6
	State 7
		tmp_3_cast_mid2_v : 1
		tmp_3_cast_mid2 : 1
		tmp_4_mid2 : 1
		tmp_5_mid2 : 1
		sum3 : 2
		sum3_cast : 3
		input2_sum8 : 4
		INPUT_BUNDLE_addr_4 : 5
		tmp_7 : 2
		tmp_9 : 3
		tmp_10 : 4
		input2_sum1 : 5
		INPUT_BUNDLE_addr_6 : 6
		tmp_12 : 2
		tmp_13 : 3
		tmp_14 : 4
		input2_sum2 : 5
		INPUT_BUNDLE_addr_7 : 6
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		tmp_12_cast : 1
		tmp_17_cast : 1
		tmp2 : 1
		tmp2_cast : 2
		sum1 : 3
		tmp3 : 2
		sum5_neg : 1
		sum5_neg_cast : 2
		sum6_neg : 3
		tmp_16 : 4
	State 19
		tmp_5 : 1
		convulution_horizont : 2
		tmp_24_cast : 1
		tmp_28_cast : 1
		tmp_17 : 2
		convulution_vertical : 3
	State 20
		tmp_21 : 1
	State 21
		tmp_19 : 1
		p : 2
	State 22
		tmp_23 : 1
	State 23
	State 24
	State 25
		tmp_30 : 1
		StgValue_290 : 2
	State 26
		tmp_32 : 1
		StgValue_295 : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		p_Val2_s : 1
		loc_V : 2
		loc_V_1 : 2
	State 59
		sh_assign : 1
		isNeg : 2
		tmp_41_i_i_i_cast : 1
		sh_assign_1 : 3
	State 60
		tmp_i_i_i_cast : 1
		tmp_42_i_i_i : 1
		tmp_42_i_i_i_cast : 1
		tmp_43_i_i_i : 2
		tmp_44_i_i_i : 2
		tmp : 3
		tmp_24_cast1 : 4
		tmp_24 : 3
		tmp_25 : 5
		tmp_26 : 6
		icmp : 7
		tmp_27 : 6
	State 61
	State 62
		empty_12 : 1
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   dsqrt  |          grp_fu_224          |    0    |   1832  |   2180  |
|----------|------------------------------|---------|---------|---------|
|   urem   |          grp_fu_312          |    0    |   1047  |   802   |
|          |          grp_fu_349          |    0    |   1047  |   802   |
|----------|------------------------------|---------|---------|---------|
|  uitodp  |          grp_fu_221          |    0    |   412   |   645   |
|----------|------------------------------|---------|---------|---------|
|          |  indvar_flatten_next_fu_239  |    0    |    0    |    27   |
|          |          j_s_fu_259          |    0    |    0    |    17   |
|          |      output4_sum1_fu_301     |    0    |    0    |    39   |
|          |          sum2_fu_328         |    0    |    0    |    27   |
|          |       input2_sum_fu_338      |    0    |    0    |    39   |
|          |          tmp1_fu_354         |    0    |    0    |    17   |
|          |      input2_sum5_fu_370      |    0    |    0    |    39   |
|          |          sum6_fu_381         |    0    |    0    |    27   |
|          |      input2_sum6_fu_390      |    0    |    0    |    39   |
|          |          sum8_fu_401         |    0    |    0    |    27   |
|          |      input2_sum7_fu_410      |    0    |    0    |    39   |
|          |          sum5_fu_421         |    0    |    0    |    27   |
|          |      input2_sum9_fu_430      |    0    |    0    |    39   |
|    add   |       tmp_4_mid2_fu_458      |    0    |    0    |    27   |
|          |       tmp_5_mid2_fu_464      |    0    |    0    |    27   |
|          |          sum3_fu_473         |    0    |    0    |    27   |
|          |      input2_sum8_fu_483      |    0    |    0    |    39   |
|          |      input2_sum1_fu_515      |    0    |    0    |    39   |
|          |      input2_sum2_fu_547      |    0    |    0    |    39   |
|          |          i_1_fu_558          |    0    |    0    |    17   |
|          |          tmp2_fu_598         |    0    |    0    |    15   |
|          |          sum1_fu_608         |    0    |    0    |    16   |
|          |          tmp3_fu_614         |    0    |    0    |    16   |
|          |        sum6_neg_fu_630       |    0    |    0    |    11   |
|          |  convulution_horizont_fu_657 |    0    |    0    |    11   |
|          |  convulution_vertical_fu_695 |    0    |    0    |    11   |
|          |       sh_assign_fu_744       |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|   lshr   |      tmp_43_i_i_i_fu_799     |    0    |   143   |   162   |
|----------|------------------------------|---------|---------|---------|
|    shl   |      tmp_44_i_i_i_fu_805     |    0    |   143   |   162   |
|----------|------------------------------|---------|---------|---------|
|          |         i_mid2_fu_251        |    0    |    0    |    10   |
|          | tmp_3_cast_mid2_v_v_s_fu_265 |    0    |    0    |    10   |
|  select  |      tmp_7_mid2_v_fu_289     |    0    |    0    |    20   |
|          |      sh_assign_1_fu_767      |    0    |    0    |    12   |
|          |         tmp_25_fu_833        |    0    |    0    |    68   |
|          |         tmp_28_fu_860        |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |        sum5_neg_fu_620       |    0    |    0    |    15   |
|          |         tmp_16_fu_636        |    0    |    0    |    11   |
|    sub   |         tmp_5_fu_648         |    0    |    0    |    11   |
|          |         tmp_17_fu_689        |    0    |    0    |    11   |
|          |      tmp_41_i_i_i_fu_758     |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |    exitcond_flatten_fu_233   |    0    |    0    |    13   |
|          |         tmp_1_fu_245         |    0    |    0    |    5    |
|   icmp   |         tmp_30_fu_711        |    0    |    0    |    6    |
|          |         tmp_32_fu_717        |    0    |    0    |    6    |
|          |          icmp_fu_850         |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_21_fu_866        |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_872          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    output_read_read_fu_152   |    0    |    0    |    0    |
|   read   |    input_read_read_fu_158    |    0    |    0    |    0    |
|          |        grp_read_fu_171       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_164      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_176     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_1_mid1_fu_273      |    0    |    0    |    0    |
|          |         tmp_6_fu_281         |    0    |    0    |    0    |
|          |         tmp_8_fu_318         |    0    |    0    |    0    |
|          |          sum4_fu_359         |    0    |    0    |    0    |
|          |  tmp_3_cast_mid2_v_v_fu_441  |    0    |    0    |    0    |
|bitconcatenate|         tmp_9_fu_504         |    0    |    0    |    0    |
|          |         tmp_13_fu_536        |    0    |    0    |    0    |
|          |         tmp_2_fu_567         |    0    |    0    |    0    |
|          |         tmp_4_fu_584         |    0    |    0    |    0    |
|          |         tmp_11_fu_663        |    0    |    0    |    0    |
|          |         tmp_15_fu_674        |    0    |    0    |    0    |
|          |       tmp_i_i_i_fu_775       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_7_mid2_fu_297      |    0    |    0    |    0    |
|          |       tmp_9_cast_fu_324      |    0    |    0    |    0    |
|          |       sum4_cast_fu_366       |    0    |    0    |    0    |
|          |       sum6_cast_fu_386       |    0    |    0    |    0    |
|          |       sum5_cast_fu_426       |    0    |    0    |    0    |
|          |    tmp_3_cast_mid2_fu_454    |    0    |    0    |    0    |
|          |      tmp_8_cast5_fu_470      |    0    |    0    |    0    |
|          |       sum3_cast_fu_479       |    0    |    0    |    0    |
|          |         tmp_10_fu_511        |    0    |    0    |    0    |
|          |         tmp_14_fu_543        |    0    |    0    |    0    |
|          |       tmp_7_cast_fu_563      |    0    |    0    |    0    |
|          |      tmp_12_cast_fu_574      |    0    |    0    |    0    |
|          |      tmp_13_cast_fu_578      |    0    |    0    |    0    |
|   zext   |      tmp_15_cast_fu_581      |    0    |    0    |    0    |
|          |      tmp_17_cast_fu_591      |    0    |    0    |    0    |
|          |      tmp_18_cast_fu_595      |    0    |    0    |    0    |
|          |       tmp2_cast_fu_604       |    0    |    0    |    0    |
|          |         tmp_3_fu_642         |    0    |    0    |    0    |
|          |       sum1_cast_fu_645       |    0    |    0    |    0    |
|          |       tmp3_cast_fu_654       |    0    |    0    |    0    |
|          |      tmp_24_cast_fu_670      |    0    |    0    |    0    |
|          |      tmp_28_cast_fu_682      |    0    |    0    |    0    |
|          |         tmp_22_fu_707        |    0    |    0    |    0    |
|          |   tmp_i_i_i_i_cast4_fu_741   |    0    |    0    |    0    |
|          |     tmp_i_i_i_cast_fu_784    |    0    |    0    |    0    |
|          |      tmp_42_i_i_i_fu_791     |    0    |    0    |    0    |
|          |   tmp_42_i_i_i_cast_fu_795   |    0    |    0    |    0    |
|          |      tmp_24_cast1_fu_819     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sum2_cast_fu_334       |    0    |    0    |    0    |
|          |       sum8_cast_fu_406       |    0    |    0    |    0    |
|          |     sum5_neg_cast_fu_626     |    0    |    0    |    0    |
|   sext   |      tmp_29_cast_fu_686      |    0    |    0    |    0    |
|          |         tmp_20_fu_701        |    0    |    0    |    0    |
|          |         tmp_18_fu_704        |    0    |    0    |    0    |
|          |   tmp_41_i_i_i_cast_fu_763   |    0    |    0    |    0    |
|          |    sh_assign_1_cast_fu_788   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    or    |   tmp_3_cast_mid2_v_fu_448   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_7_fu_494         |    0    |    0    |    0    |
|          |         tmp_12_fu_526        |    0    |    0    |    0    |
|partselect|         loc_V_fu_727         |    0    |    0    |    0    |
|          |         tmp_24_fu_823        |    0    |    0    |    0    |
|          |         tmp_26_fu_840        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |        loc_V_1_fu_737        |    0    |    0    |    0    |
|          |         tmp_27_fu_856        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|         isNeg_fu_750         |    0    |    0    |    0    |
|          |          tmp_fu_811          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    2    |   4624  |   5694  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|  INPUT_BUNDLE_addr_1_reg_942 |    8   |
| INPUT_BUNDLE_addr_1_s_reg_989|    8   |
|  INPUT_BUNDLE_addr_2_reg_948 |    8   |
| INPUT_BUNDLE_addr_2_s_reg_994|    8   |
|  INPUT_BUNDLE_addr_3_reg_954 |    8   |
| INPUT_BUNDLE_addr_3_s_reg_999|    8   |
|  INPUT_BUNDLE_addr_4_reg_966 |    8   |
|INPUT_BUNDLE_addr_4_s_reg_1005|    8   |
|  INPUT_BUNDLE_addr_5_reg_960 |    8   |
|INPUT_BUNDLE_addr_5_s_reg_1010|    8   |
|  INPUT_BUNDLE_addr_6_reg_972 |    8   |
|INPUT_BUNDLE_addr_6_s_reg_1015|    8   |
|  INPUT_BUNDLE_addr_7_reg_978 |    8   |
|   INPUT_BUNDLE_addr_reg_936  |    8   |
|  OUTPUT_BUNDLE_addr_reg_924  |    8   |
| convulution_horizont_reg_1035|   11   |
| convulution_vertical_reg_1040|   11   |
|   exitcond_flatten_reg_896   |    1   |
|          i_1_reg_984         |   10   |
|        i_mid2_reg_906        |   10   |
|           i_reg_210          |   10   |
|         icmp_reg_1094        |    1   |
|  indvar_flatten_next_reg_900 |   20   |
|    indvar_flatten_reg_187    |   20   |
|      input_read_reg_884      |   32   |
|        isNeg_reg_1084        |    1   |
|           j_reg_199          |   10   |
|       loc_V_1_reg_1079       |   52   |
|        loc_V_reg_1073        |   11   |
|      output_read_reg_879     |   32   |
|          p_reg_1050          |   20   |
|            reg_229           |    8   |
|     sh_assign_1_reg_1089     |   12   |
|         sum1_reg_1020        |   10   |
|         tmp3_reg_1025        |   10   |
|        tmp_16_reg_1030       |   10   |
|        tmp_21_reg_1045       |   20   |
|        tmp_22_reg_1055       |   32   |
|        tmp_23_reg_1068       |   64   |
|        tmp_27_reg_1099       |    8   |
|        tmp_28_reg_1104       |    8   |
|        tmp_30_reg_1060       |    1   |
|        tmp_32_reg_1064       |    1   |
| tmp_3_cast_mid2_v_v_s_reg_916|   10   |
|      tmp_9_cast_reg_929      |   21   |
+------------------------------+--------+
|             Total            |   587  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|   grp_readreq_fu_164   |  p1  |   8  |   8  |   64   ||    41   |
|     grp_read_fu_171    |  p1  |   8  |   8  |   64   ||    41   |
|  grp_writeresp_fu_176  |  p0  |   3  |   1  |    3   |
|  grp_writeresp_fu_176  |  p2  |   2  |  11  |   22   ||    9    |
| indvar_flatten_reg_187 |  p0  |   2  |  20  |   40   ||    9    |
|       grp_fu_221       |  p0  |   2  |  20  |   40   ||    9    |
|       grp_fu_872       |  p0  |   2  |  11  |   22   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   255  || 12.8935 ||   118   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |  4624  |  5694  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   118  |
|  Register |    -   |    -   |   587  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   12   |  5211  |  5812  |
+-----------+--------+--------+--------+--------+
