// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module backward (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        label_r,
        m_axi_lr_in_AWVALID,
        m_axi_lr_in_AWREADY,
        m_axi_lr_in_AWADDR,
        m_axi_lr_in_AWID,
        m_axi_lr_in_AWLEN,
        m_axi_lr_in_AWSIZE,
        m_axi_lr_in_AWBURST,
        m_axi_lr_in_AWLOCK,
        m_axi_lr_in_AWCACHE,
        m_axi_lr_in_AWPROT,
        m_axi_lr_in_AWQOS,
        m_axi_lr_in_AWREGION,
        m_axi_lr_in_AWUSER,
        m_axi_lr_in_WVALID,
        m_axi_lr_in_WREADY,
        m_axi_lr_in_WDATA,
        m_axi_lr_in_WSTRB,
        m_axi_lr_in_WLAST,
        m_axi_lr_in_WID,
        m_axi_lr_in_WUSER,
        m_axi_lr_in_ARVALID,
        m_axi_lr_in_ARREADY,
        m_axi_lr_in_ARADDR,
        m_axi_lr_in_ARID,
        m_axi_lr_in_ARLEN,
        m_axi_lr_in_ARSIZE,
        m_axi_lr_in_ARBURST,
        m_axi_lr_in_ARLOCK,
        m_axi_lr_in_ARCACHE,
        m_axi_lr_in_ARPROT,
        m_axi_lr_in_ARQOS,
        m_axi_lr_in_ARREGION,
        m_axi_lr_in_ARUSER,
        m_axi_lr_in_RVALID,
        m_axi_lr_in_RREADY,
        m_axi_lr_in_RDATA,
        m_axi_lr_in_RLAST,
        m_axi_lr_in_RID,
        m_axi_lr_in_RUSER,
        m_axi_lr_in_RRESP,
        m_axi_lr_in_BVALID,
        m_axi_lr_in_BREADY,
        m_axi_lr_in_BRESP,
        m_axi_lr_in_BID,
        m_axi_lr_in_BUSER,
        lr_in_offset,
        probability_result_address0,
        probability_result_ce0,
        probability_result_q0,
        fc_in_2_relu1_0_address0,
        fc_in_2_relu1_0_ce0,
        fc_in_2_relu1_0_q0,
        fc_hidden_layer2_address0,
        fc_hidden_layer2_ce0,
        fc_hidden_layer2_q0,
        fc_hidden_layer2_address1,
        fc_hidden_layer2_ce1,
        fc_hidden_layer2_we1,
        fc_hidden_layer2_d1,
        fc_out_1_0_address0,
        fc_out_1_0_ce0,
        fc_out_1_0_q0,
        fc_in_1_0_address0,
        fc_in_1_0_ce0,
        fc_in_1_0_q0,
        fc_hidden_layer1_address0,
        fc_hidden_layer1_ce0,
        fc_hidden_layer1_we0,
        fc_hidden_layer1_d0,
        fc_hidden_layer1_q0,
        max_poo_locate_2_address0,
        max_poo_locate_2_ce0,
        max_poo_locate_2_q0,
        max_poo_out_1_address0,
        max_poo_out_1_ce0,
        max_poo_out_1_q0,
        conv_kernel_2_address0,
        conv_kernel_2_ce0,
        conv_kernel_2_we0,
        conv_kernel_2_d0,
        conv_kernel_2_q0,
        max_poo_locate_1_address0,
        max_poo_locate_1_ce0,
        max_poo_locate_1_q0,
        mnist_data_address0,
        mnist_data_ce0,
        mnist_data_q0,
        conv_kernel_1_address0,
        conv_kernel_1_ce0,
        conv_kernel_1_we0,
        conv_kernel_1_d0,
        conv_kernel_1_q0
);

parameter    ap_ST_fsm_state1 = 96'd1;
parameter    ap_ST_fsm_state2 = 96'd2;
parameter    ap_ST_fsm_state3 = 96'd4;
parameter    ap_ST_fsm_state4 = 96'd8;
parameter    ap_ST_fsm_state5 = 96'd16;
parameter    ap_ST_fsm_state6 = 96'd32;
parameter    ap_ST_fsm_state7 = 96'd64;
parameter    ap_ST_fsm_state8 = 96'd128;
parameter    ap_ST_fsm_state9 = 96'd256;
parameter    ap_ST_fsm_state10 = 96'd512;
parameter    ap_ST_fsm_state11 = 96'd1024;
parameter    ap_ST_fsm_state12 = 96'd2048;
parameter    ap_ST_fsm_state13 = 96'd4096;
parameter    ap_ST_fsm_state14 = 96'd8192;
parameter    ap_ST_fsm_state15 = 96'd16384;
parameter    ap_ST_fsm_state16 = 96'd32768;
parameter    ap_ST_fsm_state17 = 96'd65536;
parameter    ap_ST_fsm_state18 = 96'd131072;
parameter    ap_ST_fsm_state19 = 96'd262144;
parameter    ap_ST_fsm_state20 = 96'd524288;
parameter    ap_ST_fsm_state21 = 96'd1048576;
parameter    ap_ST_fsm_state22 = 96'd2097152;
parameter    ap_ST_fsm_state23 = 96'd4194304;
parameter    ap_ST_fsm_state24 = 96'd8388608;
parameter    ap_ST_fsm_state25 = 96'd16777216;
parameter    ap_ST_fsm_state26 = 96'd33554432;
parameter    ap_ST_fsm_state27 = 96'd67108864;
parameter    ap_ST_fsm_state28 = 96'd134217728;
parameter    ap_ST_fsm_state29 = 96'd268435456;
parameter    ap_ST_fsm_state30 = 96'd536870912;
parameter    ap_ST_fsm_state31 = 96'd1073741824;
parameter    ap_ST_fsm_state32 = 96'd2147483648;
parameter    ap_ST_fsm_state33 = 96'd4294967296;
parameter    ap_ST_fsm_state34 = 96'd8589934592;
parameter    ap_ST_fsm_state35 = 96'd17179869184;
parameter    ap_ST_fsm_state36 = 96'd34359738368;
parameter    ap_ST_fsm_state37 = 96'd68719476736;
parameter    ap_ST_fsm_state38 = 96'd137438953472;
parameter    ap_ST_fsm_state39 = 96'd274877906944;
parameter    ap_ST_fsm_state40 = 96'd549755813888;
parameter    ap_ST_fsm_state41 = 96'd1099511627776;
parameter    ap_ST_fsm_state42 = 96'd2199023255552;
parameter    ap_ST_fsm_state43 = 96'd4398046511104;
parameter    ap_ST_fsm_state44 = 96'd8796093022208;
parameter    ap_ST_fsm_state45 = 96'd17592186044416;
parameter    ap_ST_fsm_state46 = 96'd35184372088832;
parameter    ap_ST_fsm_state47 = 96'd70368744177664;
parameter    ap_ST_fsm_state48 = 96'd140737488355328;
parameter    ap_ST_fsm_state49 = 96'd281474976710656;
parameter    ap_ST_fsm_state50 = 96'd562949953421312;
parameter    ap_ST_fsm_state51 = 96'd1125899906842624;
parameter    ap_ST_fsm_state52 = 96'd2251799813685248;
parameter    ap_ST_fsm_state53 = 96'd4503599627370496;
parameter    ap_ST_fsm_state54 = 96'd9007199254740992;
parameter    ap_ST_fsm_state55 = 96'd18014398509481984;
parameter    ap_ST_fsm_state56 = 96'd36028797018963968;
parameter    ap_ST_fsm_state57 = 96'd72057594037927936;
parameter    ap_ST_fsm_state58 = 96'd144115188075855872;
parameter    ap_ST_fsm_state59 = 96'd288230376151711744;
parameter    ap_ST_fsm_state60 = 96'd576460752303423488;
parameter    ap_ST_fsm_state61 = 96'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 96'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 96'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 96'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 96'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 96'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 96'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 96'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 96'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 96'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 96'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 96'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 96'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 96'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 96'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 96'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 96'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 96'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 96'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 96'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 96'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 96'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 96'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 96'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 96'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 96'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 96'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 96'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 96'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 96'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 96'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 96'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 96'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 96'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 96'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 96'd39614081257132168796771975168;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] label_r;
output   m_axi_lr_in_AWVALID;
input   m_axi_lr_in_AWREADY;
output  [31:0] m_axi_lr_in_AWADDR;
output  [0:0] m_axi_lr_in_AWID;
output  [31:0] m_axi_lr_in_AWLEN;
output  [2:0] m_axi_lr_in_AWSIZE;
output  [1:0] m_axi_lr_in_AWBURST;
output  [1:0] m_axi_lr_in_AWLOCK;
output  [3:0] m_axi_lr_in_AWCACHE;
output  [2:0] m_axi_lr_in_AWPROT;
output  [3:0] m_axi_lr_in_AWQOS;
output  [3:0] m_axi_lr_in_AWREGION;
output  [0:0] m_axi_lr_in_AWUSER;
output   m_axi_lr_in_WVALID;
input   m_axi_lr_in_WREADY;
output  [31:0] m_axi_lr_in_WDATA;
output  [3:0] m_axi_lr_in_WSTRB;
output   m_axi_lr_in_WLAST;
output  [0:0] m_axi_lr_in_WID;
output  [0:0] m_axi_lr_in_WUSER;
output   m_axi_lr_in_ARVALID;
input   m_axi_lr_in_ARREADY;
output  [31:0] m_axi_lr_in_ARADDR;
output  [0:0] m_axi_lr_in_ARID;
output  [31:0] m_axi_lr_in_ARLEN;
output  [2:0] m_axi_lr_in_ARSIZE;
output  [1:0] m_axi_lr_in_ARBURST;
output  [1:0] m_axi_lr_in_ARLOCK;
output  [3:0] m_axi_lr_in_ARCACHE;
output  [2:0] m_axi_lr_in_ARPROT;
output  [3:0] m_axi_lr_in_ARQOS;
output  [3:0] m_axi_lr_in_ARREGION;
output  [0:0] m_axi_lr_in_ARUSER;
input   m_axi_lr_in_RVALID;
output   m_axi_lr_in_RREADY;
input  [31:0] m_axi_lr_in_RDATA;
input   m_axi_lr_in_RLAST;
input  [0:0] m_axi_lr_in_RID;
input  [0:0] m_axi_lr_in_RUSER;
input  [1:0] m_axi_lr_in_RRESP;
input   m_axi_lr_in_BVALID;
output   m_axi_lr_in_BREADY;
input  [1:0] m_axi_lr_in_BRESP;
input  [0:0] m_axi_lr_in_BID;
input  [0:0] m_axi_lr_in_BUSER;
input  [29:0] lr_in_offset;
output  [3:0] probability_result_address0;
output   probability_result_ce0;
input  [31:0] probability_result_q0;
output  [4:0] fc_in_2_relu1_0_address0;
output   fc_in_2_relu1_0_ce0;
input  [31:0] fc_in_2_relu1_0_q0;
output  [7:0] fc_hidden_layer2_address0;
output   fc_hidden_layer2_ce0;
input  [31:0] fc_hidden_layer2_q0;
output  [7:0] fc_hidden_layer2_address1;
output   fc_hidden_layer2_ce1;
output   fc_hidden_layer2_we1;
output  [31:0] fc_hidden_layer2_d1;
output  [4:0] fc_out_1_0_address0;
output   fc_out_1_0_ce0;
input  [31:0] fc_out_1_0_q0;
output  [5:0] fc_in_1_0_address0;
output   fc_in_1_0_ce0;
input  [31:0] fc_in_1_0_q0;
output  [9:0] fc_hidden_layer1_address0;
output   fc_hidden_layer1_ce0;
output   fc_hidden_layer1_we0;
output  [31:0] fc_hidden_layer1_d0;
input  [31:0] fc_hidden_layer1_q0;
output  [5:0] max_poo_locate_2_address0;
output   max_poo_locate_2_ce0;
input  [31:0] max_poo_locate_2_q0;
output  [7:0] max_poo_out_1_address0;
output   max_poo_out_1_ce0;
input  [31:0] max_poo_out_1_q0;
output  [3:0] conv_kernel_2_address0;
output   conv_kernel_2_ce0;
output   conv_kernel_2_we0;
output  [31:0] conv_kernel_2_d0;
input  [31:0] conv_kernel_2_q0;
output  [7:0] max_poo_locate_1_address0;
output   max_poo_locate_1_ce0;
input  [31:0] max_poo_locate_1_q0;
output  [9:0] mnist_data_address0;
output   mnist_data_ce0;
input  [31:0] mnist_data_q0;
output  [3:0] conv_kernel_1_address0;
output   conv_kernel_1_ce0;
output   conv_kernel_1_we0;
output  [31:0] conv_kernel_1_d0;
input  [31:0] conv_kernel_1_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_lr_in_ARVALID;
reg m_axi_lr_in_RREADY;
reg[3:0] probability_result_address0;
reg probability_result_ce0;
reg fc_in_2_relu1_0_ce0;
reg[7:0] fc_hidden_layer2_address0;
reg fc_hidden_layer2_ce0;
reg fc_hidden_layer2_ce1;
reg fc_hidden_layer2_we1;
reg fc_out_1_0_ce0;
reg fc_in_1_0_ce0;
reg[9:0] fc_hidden_layer1_address0;
reg fc_hidden_layer1_ce0;
reg fc_hidden_layer1_we0;
reg[3:0] conv_kernel_2_address0;
reg conv_kernel_2_ce0;
reg conv_kernel_2_we0;
reg conv_kernel_1_ce0;
reg conv_kernel_1_we0;

(* fsm_encoding = "none" *) reg   [95:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    lr_in_blk_n_AR;
wire    ap_CS_fsm_state61;
wire   [0:0] icmp_ln107_fu_1218_p2;
reg    lr_in_blk_n_R;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state75;
wire   [31:0] grp_fu_747_p2;
reg   [31:0] reg_781;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state85;
wire   [31:0] grad_2_q0;
reg   [31:0] reg_790;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state18;
wire   [31:0] grp_fu_758_p2;
reg   [31:0] reg_795;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state81;
wire    ap_CS_fsm_state92;
reg   [31:0] reg_802;
wire    ap_CS_fsm_state93;
wire   [31:0] grad_1_q0;
reg   [31:0] reg_808;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state47;
reg   [31:0] reg_813;
reg   [31:0] reg_819;
wire    grp_MatrixBackPropagatio_fu_716_ap_ready;
wire    grp_MatrixBackPropagatio_fu_716_ap_done;
reg   [3:0] grad_2_addr_reg_1463;
wire    ap_CS_fsm_state2;
reg   [31:0] lr_in_addr_reg_1473;
wire   [3:0] i_4_fu_851_p2;
reg   [3:0] i_4_reg_1482;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln155_fu_857_p2;
reg   [0:0] icmp_ln155_reg_1487;
wire   [0:0] icmp_ln154_fu_845_p2;
wire   [63:0] zext_ln156_fu_862_p1;
reg   [63:0] zext_ln156_reg_1491;
wire   [4:0] i_fu_873_p2;
reg   [4:0] i_reg_1504;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln73_fu_867_p2;
wire   [7:0] shl_ln_fu_884_p3;
reg   [7:0] shl_ln_reg_1514;
wire    ap_CS_fsm_state9;
wire   [5:0] shl_ln75_1_fu_892_p3;
reg   [5:0] shl_ln75_1_reg_1519;
reg   [31:0] fc_in_2_relu1_0_load_reg_1524;
wire   [3:0] j_fu_910_p2;
reg   [3:0] j_reg_1532;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln74_fu_904_p2;
wire   [7:0] add_ln75_1_fu_930_p2;
reg   [7:0] add_ln75_1_reg_1542;
wire   [4:0] i_5_fu_945_p2;
reg   [4:0] i_5_reg_1550;
wire    ap_CS_fsm_state16;
reg   [4:0] rgrad_1_addr_reg_1555;
wire   [0:0] icmp_ln79_fu_939_p2;
wire   [7:0] shl_ln2_fu_956_p3;
reg   [7:0] shl_ln2_reg_1560;
wire   [5:0] shl_ln82_1_fu_964_p3;
reg   [5:0] shl_ln82_1_reg_1565;
wire   [3:0] j_10_fu_982_p2;
reg   [3:0] j_10_reg_1573;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln81_fu_976_p2;
wire   [4:0] i_7_fu_1018_p2;
reg   [4:0] i_7_reg_1591;
wire    ap_CS_fsm_state26;
wire   [63:0] zext_ln88_fu_1024_p1;
reg   [63:0] zext_ln88_reg_1596;
wire   [0:0] icmp_ln87_fu_1012_p2;
wire    ap_CS_fsm_state27;
wire   [0:0] icmp_ln88_fu_1047_p2;
reg   [0:0] icmp_ln88_reg_1613;
wire   [0:0] icmp_ln88_1_fu_1053_p2;
reg   [0:0] icmp_ln88_1_reg_1618;
wire   [0:0] and_ln88_fu_1063_p2;
reg   [0:0] and_ln88_reg_1628;
wire    ap_CS_fsm_state28;
wire   [31:0] rgrad_1_q0;
wire   [63:0] grp_fu_766_p1;
reg   [63:0] tmp_i3_reg_1637;
wire    ap_CS_fsm_state29;
wire   [63:0] grp_fu_776_p2;
reg   [63:0] tmp_2_i_reg_1642;
wire    ap_CS_fsm_state34;
wire   [5:0] i_6_fu_1075_p2;
reg   [5:0] i_6_reg_1650;
wire    ap_CS_fsm_state37;
wire   [0:0] icmp_ln73_1_fu_1069_p2;
wire   [9:0] shl_ln75_2_fu_1086_p3;
reg   [9:0] shl_ln75_2_reg_1660;
wire    ap_CS_fsm_state38;
wire   [7:0] shl_ln75_3_fu_1094_p3;
reg   [7:0] shl_ln75_3_reg_1665;
reg   [31:0] fc_in_1_0_load_reg_1670;
wire   [4:0] j_11_fu_1112_p2;
reg   [4:0] j_11_reg_1678;
wire    ap_CS_fsm_state39;
wire   [0:0] icmp_ln74_1_fu_1106_p2;
wire   [9:0] add_ln75_3_fu_1132_p2;
reg   [9:0] add_ln75_3_reg_1688;
wire   [5:0] i_8_fu_1147_p2;
reg   [5:0] i_8_reg_1696;
wire    ap_CS_fsm_state45;
reg   [5:0] grad_0_addr_reg_1701;
wire   [0:0] icmp_ln79_1_fu_1141_p2;
wire   [9:0] shl_ln82_2_fu_1158_p3;
reg   [9:0] shl_ln82_2_reg_1706;
wire   [7:0] shl_ln82_3_fu_1166_p3;
reg   [7:0] shl_ln82_3_reg_1711;
wire   [4:0] j_12_fu_1184_p2;
reg   [4:0] j_12_reg_1719;
wire    ap_CS_fsm_state46;
wire   [0:0] icmp_ln81_1_fu_1178_p2;
wire   [1:0] i_9_fu_1224_p2;
reg   [1:0] i_9_reg_1737;
reg    ap_block_state61_io;
wire   [4:0] sub_ln109_fu_1242_p2;
reg   [4:0] sub_ln109_reg_1742;
wire   [4:0] add_ln109_fu_1276_p2;
reg   [4:0] add_ln109_reg_1747;
wire   [1:0] j_13_fu_1292_p2;
reg   [1:0] j_13_reg_1755;
wire    ap_CS_fsm_state62;
wire   [0:0] icmp_ln108_fu_1286_p2;
wire   [4:0] sub_ln109_3_fu_1312_p2;
reg   [4:0] sub_ln109_3_reg_1765;
reg   [31:0] lr_in_addr_read_1_reg_1770;
wire    grp_MaxPooBackPropagatio_1_fu_731_ap_ready;
wire    grp_MaxPooBackPropagatio_1_fu_731_ap_done;
wire   [5:0] i_10_fu_1331_p2;
reg   [5:0] i_10_reg_1778;
wire    ap_CS_fsm_state76;
wire   [9:0] shl_ln4_fu_1337_p3;
reg   [9:0] shl_ln4_reg_1783;
wire   [0:0] icmp_ln123_fu_1325_p2;
wire   [7:0] shl_ln125_1_fu_1345_p3;
reg   [7:0] shl_ln125_1_reg_1788;
wire   [4:0] j_14_fu_1363_p2;
reg   [4:0] j_14_reg_1796;
wire    ap_CS_fsm_state77;
reg   [9:0] fc_hidden_layer1_add_2_reg_1801;
wire   [0:0] icmp_ln124_fu_1357_p2;
wire   [31:0] wgrad_1_q0;
reg   [31:0] wgrad_1_load_reg_1811;
wire    ap_CS_fsm_state78;
wire   [4:0] i_11_fu_1395_p2;
reg   [4:0] i_11_reg_1819;
wire    ap_CS_fsm_state87;
wire   [7:0] shl_ln125_2_fu_1401_p3;
reg   [7:0] shl_ln125_2_reg_1824;
wire   [0:0] icmp_ln123_1_fu_1389_p2;
wire   [5:0] shl_ln125_3_fu_1409_p3;
reg   [5:0] shl_ln125_3_reg_1829;
wire   [3:0] j_15_fu_1427_p2;
reg   [3:0] j_15_reg_1837;
wire    ap_CS_fsm_state88;
reg   [7:0] fc_hidden_layer2_add_2_reg_1842;
wire   [0:0] icmp_ln124_1_fu_1421_p2;
wire   [31:0] wgrad_2_q0;
reg   [31:0] wgrad_2_load_reg_1853;
wire    ap_CS_fsm_state89;
reg   [3:0] grad_2_address0;
reg    grad_2_ce0;
reg    grad_2_we0;
reg   [31:0] grad_2_d0;
reg   [8:0] wgrad_2_address0;
reg    wgrad_2_ce0;
reg    wgrad_2_we0;
reg   [4:0] rgrad_1_address0;
reg    rgrad_1_ce0;
reg    rgrad_1_we0;
reg   [31:0] rgrad_1_d0;
reg   [4:0] grad_1_address0;
reg    grad_1_ce0;
reg    grad_1_we0;
reg   [31:0] grad_1_d0;
reg   [9:0] wgrad_1_address0;
reg    wgrad_1_ce0;
reg    wgrad_1_we0;
reg   [5:0] grad_0_address0;
reg    grad_0_ce0;
reg    grad_0_we0;
reg   [31:0] grad_0_d0;
wire   [31:0] grad_0_q0;
reg   [7:0] conv_grad_2_address0;
reg    conv_grad_2_ce0;
reg    conv_grad_2_we0;
wire   [31:0] conv_grad_2_q0;
reg    conv_grad_2_ce1;
wire   [31:0] conv_grad_2_q1;
reg   [3:0] kernel_grad_2_address0;
reg    kernel_grad_2_ce0;
reg    kernel_grad_2_we0;
wire   [31:0] kernel_grad_2_q0;
reg   [7:0] conv_grad_2_padding_address0;
reg    conv_grad_2_padding_ce0;
reg    conv_grad_2_padding_we0;
wire   [31:0] conv_grad_2_padding_q0;
reg    conv_grad_2_padding_ce1;
reg    conv_grad_2_padding_we1;
reg   [3:0] kernel_grad_2_overtu_address0;
reg    kernel_grad_2_overtu_ce0;
reg    kernel_grad_2_overtu_we0;
wire   [31:0] kernel_grad_2_overtu_q0;
reg   [7:0] pool_grad_1_address0;
reg    pool_grad_1_ce0;
reg    pool_grad_1_we0;
wire   [31:0] pool_grad_1_q0;
reg   [9:0] conv_grad_1_address0;
reg    conv_grad_1_ce0;
reg    conv_grad_1_we0;
wire   [31:0] conv_grad_1_q0;
reg   [3:0] kernel_grad_1_address0;
reg    kernel_grad_1_ce0;
reg    kernel_grad_1_we0;
wire   [31:0] kernel_grad_1_q0;
wire    grp_Conv2d_1_fu_693_ap_start;
wire    grp_Conv2d_1_fu_693_ap_done;
wire    grp_Conv2d_1_fu_693_ap_idle;
wire    grp_Conv2d_1_fu_693_ap_ready;
wire   [7:0] grp_Conv2d_1_fu_693_input_matrix_address0;
wire    grp_Conv2d_1_fu_693_input_matrix_ce0;
wire   [3:0] grp_Conv2d_1_fu_693_kernel_address0;
wire    grp_Conv2d_1_fu_693_kernel_ce0;
wire   [7:0] grp_Conv2d_1_fu_693_out_matrix_address0;
wire    grp_Conv2d_1_fu_693_out_matrix_ce0;
wire    grp_Conv2d_1_fu_693_out_matrix_we0;
wire   [31:0] grp_Conv2d_1_fu_693_out_matrix_d0;
wire    grp_Conv2d_fu_700_ap_start;
wire    grp_Conv2d_fu_700_ap_done;
wire    grp_Conv2d_fu_700_ap_idle;
wire    grp_Conv2d_fu_700_ap_ready;
wire   [9:0] grp_Conv2d_fu_700_input_matrix_address0;
wire    grp_Conv2d_fu_700_input_matrix_ce0;
wire   [9:0] grp_Conv2d_fu_700_kernel_address0;
wire    grp_Conv2d_fu_700_kernel_ce0;
wire   [3:0] grp_Conv2d_fu_700_out_matrix_address0;
wire    grp_Conv2d_fu_700_out_matrix_ce0;
wire    grp_Conv2d_fu_700_out_matrix_we0;
wire   [31:0] grp_Conv2d_fu_700_out_matrix_d0;
wire    grp_Conv2d_2_fu_708_ap_start;
wire    grp_Conv2d_2_fu_708_ap_done;
wire    grp_Conv2d_2_fu_708_ap_idle;
wire    grp_Conv2d_2_fu_708_ap_ready;
wire   [7:0] grp_Conv2d_2_fu_708_kernel_address0;
wire    grp_Conv2d_2_fu_708_kernel_ce0;
wire   [3:0] grp_Conv2d_2_fu_708_out_matrix_address0;
wire    grp_Conv2d_2_fu_708_out_matrix_ce0;
wire    grp_Conv2d_2_fu_708_out_matrix_we0;
wire   [31:0] grp_Conv2d_2_fu_708_out_matrix_d0;
wire   [7:0] grp_Conv2d_2_fu_708_max_poo_out_1_address0;
wire    grp_Conv2d_2_fu_708_max_poo_out_1_ce0;
wire    grp_MatrixBackPropagatio_fu_716_ap_start;
wire    grp_MatrixBackPropagatio_fu_716_ap_idle;
wire   [3:0] grp_MatrixBackPropagatio_fu_716_input_matrix_address0;
wire    grp_MatrixBackPropagatio_fu_716_input_matrix_ce0;
reg   [31:0] grp_MatrixBackPropagatio_fu_716_input_matrix_q0;
wire   [3:0] grp_MatrixBackPropagatio_fu_716_output_matrix_address0;
wire    grp_MatrixBackPropagatio_fu_716_output_matrix_ce0;
wire    grp_MatrixBackPropagatio_fu_716_output_matrix_we0;
wire   [31:0] grp_MatrixBackPropagatio_fu_716_output_matrix_d0;
reg   [31:0] grp_MatrixBackPropagatio_fu_716_output_matrix_q0;
reg   [31:0] grp_MatrixBackPropagatio_fu_716_lr;
wire    grp_Padding_fu_725_ap_start;
wire    grp_Padding_fu_725_ap_done;
wire    grp_Padding_fu_725_ap_idle;
wire    grp_Padding_fu_725_ap_ready;
wire   [7:0] grp_Padding_fu_725_input_matrix_address0;
wire    grp_Padding_fu_725_input_matrix_ce0;
wire   [7:0] grp_Padding_fu_725_input_matrix_address1;
wire    grp_Padding_fu_725_input_matrix_ce1;
wire   [7:0] grp_Padding_fu_725_output_matrix_address0;
wire    grp_Padding_fu_725_output_matrix_ce0;
wire    grp_Padding_fu_725_output_matrix_we0;
wire   [31:0] grp_Padding_fu_725_output_matrix_d0;
wire   [7:0] grp_Padding_fu_725_output_matrix_address1;
wire    grp_Padding_fu_725_output_matrix_ce1;
wire    grp_Padding_fu_725_output_matrix_we1;
wire   [31:0] grp_Padding_fu_725_output_matrix_d1;
wire    grp_MaxPooBackPropagatio_1_fu_731_ap_start;
wire    grp_MaxPooBackPropagatio_1_fu_731_ap_idle;
wire   [7:0] grp_MaxPooBackPropagatio_1_fu_731_input_matrix_address0;
wire    grp_MaxPooBackPropagatio_1_fu_731_input_matrix_ce0;
wire   [9:0] grp_MaxPooBackPropagatio_1_fu_731_output_matrix_address0;
wire    grp_MaxPooBackPropagatio_1_fu_731_output_matrix_ce0;
wire    grp_MaxPooBackPropagatio_1_fu_731_output_matrix_we0;
wire   [31:0] grp_MaxPooBackPropagatio_1_fu_731_output_matrix_d0;
wire   [7:0] grp_MaxPooBackPropagatio_1_fu_731_max_poo_locate_1_address0;
wire    grp_MaxPooBackPropagatio_1_fu_731_max_poo_locate_1_ce0;
wire    grp_MaxPooBackPropagatio_fu_739_ap_start;
wire    grp_MaxPooBackPropagatio_fu_739_ap_done;
wire    grp_MaxPooBackPropagatio_fu_739_ap_idle;
wire    grp_MaxPooBackPropagatio_fu_739_ap_ready;
wire   [5:0] grp_MaxPooBackPropagatio_fu_739_input_matrix_address0;
wire    grp_MaxPooBackPropagatio_fu_739_input_matrix_ce0;
wire   [7:0] grp_MaxPooBackPropagatio_fu_739_output_matrix_address0;
wire    grp_MaxPooBackPropagatio_fu_739_output_matrix_ce0;
wire    grp_MaxPooBackPropagatio_fu_739_output_matrix_we0;
wire   [31:0] grp_MaxPooBackPropagatio_fu_739_output_matrix_d0;
wire   [5:0] grp_MaxPooBackPropagatio_fu_739_max_poo_locate_2_address0;
wire    grp_MaxPooBackPropagatio_fu_739_max_poo_locate_2_ce0;
reg   [3:0] i_0_reg_491;
wire    ap_CS_fsm_state7;
reg   [4:0] i_0_i_reg_502;
reg   [3:0] j_0_i_reg_514;
wire    ap_CS_fsm_state15;
reg   [4:0] i_0_i1_reg_525;
reg   [31:0] empty_38_reg_536;
reg   [3:0] j_0_i2_reg_548;
reg   [4:0] i_0_i8_reg_559;
wire    ap_CS_fsm_state36;
reg   [5:0] i_0_i15_reg_570;
reg   [4:0] j_0_i20_reg_582;
wire    ap_CS_fsm_state44;
reg   [5:0] i_0_i31_reg_593;
reg   [31:0] empty_46_reg_604;
wire    ap_CS_fsm_state55;
reg   [4:0] j_0_i36_reg_616;
reg   [1:0] i_0_i49_reg_627;
wire    ap_CS_fsm_state60;
reg   [1:0] j_0_i51_reg_638;
wire    ap_CS_fsm_state63;
reg   [5:0] i_0_i58_reg_649;
reg   [4:0] j_0_i60_reg_660;
wire    ap_CS_fsm_state86;
reg   [4:0] i_0_i69_reg_671;
reg   [3:0] j_0_i73_reg_682;
wire    ap_CS_fsm_state96;
reg    grp_Conv2d_1_fu_693_ap_start_reg;
wire    ap_CS_fsm_state69;
reg    grp_Conv2d_fu_700_ap_start_reg;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state73;
reg    grp_Conv2d_2_fu_708_ap_start_reg;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
reg    grp_MatrixBackPropagatio_fu_716_ap_start_reg;
wire    ap_CS_fsm_state74;
reg    grp_Padding_fu_725_ap_start_reg;
wire    ap_CS_fsm_state59;
reg    grp_MaxPooBackPropagatio_1_fu_731_ap_start_reg;
reg    grp_MaxPooBackPropagatio_fu_739_ap_start_reg;
wire    ap_CS_fsm_state56;
wire   [63:0] zext_ln155_fu_825_p1;
wire   [63:0] zext_ln75_fu_879_p1;
wire   [63:0] zext_ln75_1_fu_916_p1;
wire   [63:0] zext_ln75_2_fu_935_p1;
wire   [63:0] zext_ln80_fu_951_p1;
wire   [63:0] zext_ln82_fu_1002_p1;
wire   [63:0] zext_ln82_1_fu_1007_p1;
wire   [4:0] grad_1_addr_1_gep_fu_361_p3;
wire   [63:0] zext_ln75_3_fu_1081_p1;
wire   [63:0] zext_ln75_4_fu_1118_p1;
wire   [63:0] zext_ln75_5_fu_1137_p1;
wire   [63:0] zext_ln80_1_fu_1153_p1;
wire   [63:0] zext_ln82_2_fu_1204_p1;
wire   [63:0] zext_ln82_3_fu_1209_p1;
wire   [63:0] zext_ln109_fu_1307_p1;
wire   [63:0] zext_ln109_1_fu_1320_p1;
wire   [63:0] zext_ln125_fu_1383_p1;
wire   [63:0] zext_ln125_1_fu_1447_p1;
wire   [63:0] zext_ln152_fu_831_p1;
wire   [31:0] grp_fu_762_p1;
wire    ap_CS_fsm_state80;
reg   [31:0] grp_fu_747_p0;
reg   [31:0] grp_fu_747_p1;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state82;
reg   [31:0] grp_fu_758_p0;
reg   [31:0] grp_fu_758_p1;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state79;
wire    ap_CS_fsm_state90;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state30;
wire   [31:0] zext_ln154_fu_841_p1;
wire   [5:0] j_0_i_cast20_fu_900_p1;
wire   [5:0] add_ln75_fu_921_p2;
wire   [7:0] zext_ln75_6_fu_926_p1;
wire   [5:0] j_0_i2_cast17_fu_972_p1;
wire   [5:0] add_ln82_fu_988_p2;
wire   [7:0] zext_ln82_4_fu_993_p1;
wire   [7:0] add_ln82_1_fu_997_p2;
wire   [31:0] bitcast_ln88_fu_1029_p1;
wire   [7:0] tmp_s_fu_1033_p4;
wire   [22:0] trunc_ln88_fu_1043_p1;
wire   [0:0] or_ln88_fu_1059_p2;
wire   [0:0] grp_fu_770_p2;
wire   [7:0] j_0_i20_cast14_fu_1102_p1;
wire   [7:0] add_ln75_2_fu_1123_p2;
wire   [9:0] zext_ln75_7_fu_1128_p1;
wire   [7:0] j_0_i36_cast11_fu_1174_p1;
wire   [7:0] add_ln82_2_fu_1190_p2;
wire   [9:0] zext_ln82_5_fu_1195_p1;
wire   [9:0] add_ln82_3_fu_1199_p2;
wire   [3:0] shl_ln3_fu_1230_p3;
wire   [4:0] zext_ln109_2_fu_1238_p1;
wire   [4:0] zext_ln107_fu_1214_p1;
wire   [1:0] sub_ln109_1_fu_1248_p2;
wire   [3:0] shl_ln109_1_fu_1258_p3;
wire   [4:0] zext_ln109_4_fu_1266_p1;
wire   [4:0] zext_ln109_3_fu_1254_p1;
wire   [4:0] sub_ln109_2_fu_1270_p2;
wire   [4:0] zext_ln108_fu_1282_p1;
wire   [4:0] add_ln109_1_fu_1298_p2;
wire  signed [31:0] sext_ln109_fu_1303_p1;
wire  signed [31:0] sext_ln109_1_fu_1317_p1;
wire   [7:0] j_0_i60_cast_fu_1353_p1;
wire   [7:0] add_ln125_fu_1369_p2;
wire   [9:0] zext_ln125_2_fu_1374_p1;
wire   [9:0] add_ln125_1_fu_1378_p2;
wire   [5:0] j_0_i73_cast_fu_1417_p1;
wire   [5:0] add_ln125_2_fu_1433_p2;
wire   [7:0] zext_ln125_3_fu_1438_p1;
wire   [7:0] add_ln125_3_fu_1442_p2;
reg   [1:0] grp_fu_747_opcode;
reg   [95:0] ap_NS_fsm;
reg    ap_block_state73_on_subcall_done;

// power-on initialization
initial begin
#0 ap_CS_fsm = 96'd1;
#0 grp_Conv2d_1_fu_693_ap_start_reg = 1'b0;
#0 grp_Conv2d_fu_700_ap_start_reg = 1'b0;
#0 grp_Conv2d_2_fu_708_ap_start_reg = 1'b0;
#0 grp_MatrixBackPropagatio_fu_716_ap_start_reg = 1'b0;
#0 grp_Padding_fu_725_ap_start_reg = 1'b0;
#0 grp_MaxPooBackPropagatio_1_fu_731_ap_start_reg = 1'b0;
#0 grp_MaxPooBackPropagatio_fu_739_ap_start_reg = 1'b0;
end

backward_grad_2 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
grad_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grad_2_address0),
    .ce0(grad_2_ce0),
    .we0(grad_2_we0),
    .d0(grad_2_d0),
    .q0(grad_2_q0)
);

backward_wgrad_2 #(
    .DataWidth( 32 ),
    .AddressRange( 300 ),
    .AddressWidth( 9 ))
wgrad_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wgrad_2_address0),
    .ce0(wgrad_2_ce0),
    .we0(wgrad_2_we0),
    .d0(reg_795),
    .q0(wgrad_2_q0)
);

backward_rgrad_1 #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
rgrad_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rgrad_1_address0),
    .ce0(rgrad_1_ce0),
    .we0(rgrad_1_we0),
    .d0(rgrad_1_d0),
    .q0(rgrad_1_q0)
);

backward_rgrad_1 #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
grad_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grad_1_address0),
    .ce0(grad_1_ce0),
    .we0(grad_1_we0),
    .d0(grad_1_d0),
    .q0(grad_1_q0)
);

backward_wgrad_1 #(
    .DataWidth( 32 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
wgrad_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wgrad_1_address0),
    .ce0(wgrad_1_ce0),
    .we0(wgrad_1_we0),
    .d0(reg_795),
    .q0(wgrad_1_q0)
);

backward_grad_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
grad_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grad_0_address0),
    .ce0(grad_0_ce0),
    .we0(grad_0_we0),
    .d0(grad_0_d0),
    .q0(grad_0_q0)
);

backward_conv_grancg #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
conv_grad_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_grad_2_address0),
    .ce0(conv_grad_2_ce0),
    .we0(conv_grad_2_we0),
    .d0(grp_MaxPooBackPropagatio_fu_739_output_matrix_d0),
    .q0(conv_grad_2_q0),
    .address1(grp_Padding_fu_725_input_matrix_address1),
    .ce1(conv_grad_2_ce1),
    .q1(conv_grad_2_q1)
);

backward_kernel_gocq #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
kernel_grad_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(kernel_grad_2_address0),
    .ce0(kernel_grad_2_ce0),
    .we0(kernel_grad_2_we0),
    .d0(grp_Conv2d_2_fu_708_out_matrix_d0),
    .q0(kernel_grad_2_q0)
);

backward_conv_grapcA #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
conv_grad_2_padding_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_grad_2_padding_address0),
    .ce0(conv_grad_2_padding_ce0),
    .we0(conv_grad_2_padding_we0),
    .d0(grp_Padding_fu_725_output_matrix_d0),
    .q0(conv_grad_2_padding_q0),
    .address1(grp_Padding_fu_725_output_matrix_address1),
    .ce1(conv_grad_2_padding_ce1),
    .we1(conv_grad_2_padding_we1),
    .d1(grp_Padding_fu_725_output_matrix_d1)
);

backward_kernel_gocq #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
kernel_grad_2_overtu_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(kernel_grad_2_overtu_address0),
    .ce0(kernel_grad_2_overtu_ce0),
    .we0(kernel_grad_2_overtu_we0),
    .d0(conv_kernel_2_q0),
    .q0(kernel_grad_2_overtu_q0)
);

backward_pool_grarcU #(
    .DataWidth( 32 ),
    .AddressRange( 196 ),
    .AddressWidth( 8 ))
pool_grad_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pool_grad_1_address0),
    .ce0(pool_grad_1_ce0),
    .we0(pool_grad_1_we0),
    .d0(grp_Conv2d_1_fu_693_out_matrix_d0),
    .q0(pool_grad_1_q0)
);

backward_conv_grasc4 #(
    .DataWidth( 32 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
conv_grad_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_grad_1_address0),
    .ce0(conv_grad_1_ce0),
    .we0(conv_grad_1_we0),
    .d0(grp_MaxPooBackPropagatio_1_fu_731_output_matrix_d0),
    .q0(conv_grad_1_q0)
);

backward_kernel_gocq #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
kernel_grad_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(kernel_grad_1_address0),
    .ce0(kernel_grad_1_ce0),
    .we0(kernel_grad_1_we0),
    .d0(grp_Conv2d_fu_700_out_matrix_d0),
    .q0(kernel_grad_1_q0)
);

Conv2d_1 grp_Conv2d_1_fu_693(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Conv2d_1_fu_693_ap_start),
    .ap_done(grp_Conv2d_1_fu_693_ap_done),
    .ap_idle(grp_Conv2d_1_fu_693_ap_idle),
    .ap_ready(grp_Conv2d_1_fu_693_ap_ready),
    .input_matrix_address0(grp_Conv2d_1_fu_693_input_matrix_address0),
    .input_matrix_ce0(grp_Conv2d_1_fu_693_input_matrix_ce0),
    .input_matrix_q0(conv_grad_2_padding_q0),
    .kernel_address0(grp_Conv2d_1_fu_693_kernel_address0),
    .kernel_ce0(grp_Conv2d_1_fu_693_kernel_ce0),
    .kernel_q0(kernel_grad_2_overtu_q0),
    .out_matrix_address0(grp_Conv2d_1_fu_693_out_matrix_address0),
    .out_matrix_ce0(grp_Conv2d_1_fu_693_out_matrix_ce0),
    .out_matrix_we0(grp_Conv2d_1_fu_693_out_matrix_we0),
    .out_matrix_d0(grp_Conv2d_1_fu_693_out_matrix_d0)
);

Conv2d grp_Conv2d_fu_700(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Conv2d_fu_700_ap_start),
    .ap_done(grp_Conv2d_fu_700_ap_done),
    .ap_idle(grp_Conv2d_fu_700_ap_idle),
    .ap_ready(grp_Conv2d_fu_700_ap_ready),
    .input_matrix_address0(grp_Conv2d_fu_700_input_matrix_address0),
    .input_matrix_ce0(grp_Conv2d_fu_700_input_matrix_ce0),
    .input_matrix_q0(mnist_data_q0),
    .kernel_address0(grp_Conv2d_fu_700_kernel_address0),
    .kernel_ce0(grp_Conv2d_fu_700_kernel_ce0),
    .kernel_q0(conv_grad_1_q0),
    .out_matrix_address0(grp_Conv2d_fu_700_out_matrix_address0),
    .out_matrix_ce0(grp_Conv2d_fu_700_out_matrix_ce0),
    .out_matrix_we0(grp_Conv2d_fu_700_out_matrix_we0),
    .out_matrix_d0(grp_Conv2d_fu_700_out_matrix_d0)
);

Conv2d_2 grp_Conv2d_2_fu_708(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Conv2d_2_fu_708_ap_start),
    .ap_done(grp_Conv2d_2_fu_708_ap_done),
    .ap_idle(grp_Conv2d_2_fu_708_ap_idle),
    .ap_ready(grp_Conv2d_2_fu_708_ap_ready),
    .kernel_address0(grp_Conv2d_2_fu_708_kernel_address0),
    .kernel_ce0(grp_Conv2d_2_fu_708_kernel_ce0),
    .kernel_q0(conv_grad_2_q0),
    .out_matrix_address0(grp_Conv2d_2_fu_708_out_matrix_address0),
    .out_matrix_ce0(grp_Conv2d_2_fu_708_out_matrix_ce0),
    .out_matrix_we0(grp_Conv2d_2_fu_708_out_matrix_we0),
    .out_matrix_d0(grp_Conv2d_2_fu_708_out_matrix_d0),
    .max_poo_out_1_address0(grp_Conv2d_2_fu_708_max_poo_out_1_address0),
    .max_poo_out_1_ce0(grp_Conv2d_2_fu_708_max_poo_out_1_ce0),
    .max_poo_out_1_q0(max_poo_out_1_q0)
);

MatrixBackPropagatio grp_MatrixBackPropagatio_fu_716(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MatrixBackPropagatio_fu_716_ap_start),
    .ap_done(grp_MatrixBackPropagatio_fu_716_ap_done),
    .ap_idle(grp_MatrixBackPropagatio_fu_716_ap_idle),
    .ap_ready(grp_MatrixBackPropagatio_fu_716_ap_ready),
    .input_matrix_address0(grp_MatrixBackPropagatio_fu_716_input_matrix_address0),
    .input_matrix_ce0(grp_MatrixBackPropagatio_fu_716_input_matrix_ce0),
    .input_matrix_q0(grp_MatrixBackPropagatio_fu_716_input_matrix_q0),
    .output_matrix_address0(grp_MatrixBackPropagatio_fu_716_output_matrix_address0),
    .output_matrix_ce0(grp_MatrixBackPropagatio_fu_716_output_matrix_ce0),
    .output_matrix_we0(grp_MatrixBackPropagatio_fu_716_output_matrix_we0),
    .output_matrix_d0(grp_MatrixBackPropagatio_fu_716_output_matrix_d0),
    .output_matrix_q0(grp_MatrixBackPropagatio_fu_716_output_matrix_q0),
    .lr(grp_MatrixBackPropagatio_fu_716_lr)
);

Padding grp_Padding_fu_725(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Padding_fu_725_ap_start),
    .ap_done(grp_Padding_fu_725_ap_done),
    .ap_idle(grp_Padding_fu_725_ap_idle),
    .ap_ready(grp_Padding_fu_725_ap_ready),
    .input_matrix_address0(grp_Padding_fu_725_input_matrix_address0),
    .input_matrix_ce0(grp_Padding_fu_725_input_matrix_ce0),
    .input_matrix_q0(conv_grad_2_q0),
    .input_matrix_address1(grp_Padding_fu_725_input_matrix_address1),
    .input_matrix_ce1(grp_Padding_fu_725_input_matrix_ce1),
    .input_matrix_q1(conv_grad_2_q1),
    .output_matrix_address0(grp_Padding_fu_725_output_matrix_address0),
    .output_matrix_ce0(grp_Padding_fu_725_output_matrix_ce0),
    .output_matrix_we0(grp_Padding_fu_725_output_matrix_we0),
    .output_matrix_d0(grp_Padding_fu_725_output_matrix_d0),
    .output_matrix_address1(grp_Padding_fu_725_output_matrix_address1),
    .output_matrix_ce1(grp_Padding_fu_725_output_matrix_ce1),
    .output_matrix_we1(grp_Padding_fu_725_output_matrix_we1),
    .output_matrix_d1(grp_Padding_fu_725_output_matrix_d1)
);

MaxPooBackPropagatio_1 grp_MaxPooBackPropagatio_1_fu_731(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MaxPooBackPropagatio_1_fu_731_ap_start),
    .ap_done(grp_MaxPooBackPropagatio_1_fu_731_ap_done),
    .ap_idle(grp_MaxPooBackPropagatio_1_fu_731_ap_idle),
    .ap_ready(grp_MaxPooBackPropagatio_1_fu_731_ap_ready),
    .input_matrix_address0(grp_MaxPooBackPropagatio_1_fu_731_input_matrix_address0),
    .input_matrix_ce0(grp_MaxPooBackPropagatio_1_fu_731_input_matrix_ce0),
    .input_matrix_q0(pool_grad_1_q0),
    .output_matrix_address0(grp_MaxPooBackPropagatio_1_fu_731_output_matrix_address0),
    .output_matrix_ce0(grp_MaxPooBackPropagatio_1_fu_731_output_matrix_ce0),
    .output_matrix_we0(grp_MaxPooBackPropagatio_1_fu_731_output_matrix_we0),
    .output_matrix_d0(grp_MaxPooBackPropagatio_1_fu_731_output_matrix_d0),
    .max_poo_locate_1_address0(grp_MaxPooBackPropagatio_1_fu_731_max_poo_locate_1_address0),
    .max_poo_locate_1_ce0(grp_MaxPooBackPropagatio_1_fu_731_max_poo_locate_1_ce0),
    .max_poo_locate_1_q0(max_poo_locate_1_q0)
);

MaxPooBackPropagatio grp_MaxPooBackPropagatio_fu_739(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MaxPooBackPropagatio_fu_739_ap_start),
    .ap_done(grp_MaxPooBackPropagatio_fu_739_ap_done),
    .ap_idle(grp_MaxPooBackPropagatio_fu_739_ap_idle),
    .ap_ready(grp_MaxPooBackPropagatio_fu_739_ap_ready),
    .input_matrix_address0(grp_MaxPooBackPropagatio_fu_739_input_matrix_address0),
    .input_matrix_ce0(grp_MaxPooBackPropagatio_fu_739_input_matrix_ce0),
    .input_matrix_q0(grad_0_q0),
    .output_matrix_address0(grp_MaxPooBackPropagatio_fu_739_output_matrix_address0),
    .output_matrix_ce0(grp_MaxPooBackPropagatio_fu_739_output_matrix_ce0),
    .output_matrix_we0(grp_MaxPooBackPropagatio_fu_739_output_matrix_we0),
    .output_matrix_d0(grp_MaxPooBackPropagatio_fu_739_output_matrix_d0),
    .max_poo_locate_2_address0(grp_MaxPooBackPropagatio_fu_739_max_poo_locate_2_address0),
    .max_poo_locate_2_ce0(grp_MaxPooBackPropagatio_fu_739_max_poo_locate_2_ce0),
    .max_poo_locate_2_q0(max_poo_locate_2_q0)
);

forw_back_faddfsuudo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
forw_back_faddfsuudo_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_747_p0),
    .din1(grp_fu_747_p1),
    .opcode(grp_fu_747_opcode),
    .ce(1'b1),
    .dout(grp_fu_747_p2)
);

forw_back_fmul_32cud #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
forw_back_fmul_32cud_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_758_p0),
    .din1(grp_fu_758_p1),
    .ce(1'b1),
    .dout(grp_fu_758_p2)
);

forw_back_fptruncg8j #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
forw_back_fptruncg8j_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_2_i_reg_1642),
    .ce(1'b1),
    .dout(grp_fu_762_p1)
);

forw_back_fpext_3hbi #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
forw_back_fpext_3hbi_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(rgrad_1_q0),
    .ce(1'b1),
    .dout(grp_fu_766_p1)
);

forw_back_fcmp_32eOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
forw_back_fcmp_32eOg_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(fc_out_1_0_q0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_770_p2)
);

forw_back_dmul_64jbC #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
forw_back_dmul_64jbC_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i3_reg_1637),
    .din1(64'd4587366580439587226),
    .ce(1'b1),
    .dout(grp_fu_776_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Conv2d_1_fu_693_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state68) & (m_axi_lr_in_ARREADY == 1'b1))) begin
            grp_Conv2d_1_fu_693_ap_start_reg <= 1'b1;
        end else if ((grp_Conv2d_1_fu_693_ap_ready == 1'b1)) begin
            grp_Conv2d_1_fu_693_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Conv2d_2_fu_708_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state57)) begin
            grp_Conv2d_2_fu_708_ap_start_reg <= 1'b1;
        end else if ((grp_Conv2d_2_fu_708_ap_ready == 1'b1)) begin
            grp_Conv2d_2_fu_708_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Conv2d_fu_700_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state72)) begin
            grp_Conv2d_fu_700_ap_start_reg <= 1'b1;
        end else if ((grp_Conv2d_fu_700_ap_ready == 1'b1)) begin
            grp_Conv2d_fu_700_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MatrixBackPropagatio_fu_716_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72))) begin
            grp_MatrixBackPropagatio_fu_716_ap_start_reg <= 1'b1;
        end else if ((grp_MatrixBackPropagatio_fu_716_ap_ready == 1'b1)) begin
            grp_MatrixBackPropagatio_fu_716_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MaxPooBackPropagatio_1_fu_731_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state70) & (m_axi_lr_in_RVALID == 1'b1))) begin
            grp_MaxPooBackPropagatio_1_fu_731_ap_start_reg <= 1'b1;
        end else if ((grp_MaxPooBackPropagatio_1_fu_731_ap_ready == 1'b1)) begin
            grp_MaxPooBackPropagatio_1_fu_731_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MaxPooBackPropagatio_fu_739_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln79_1_fu_1141_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
            grp_MaxPooBackPropagatio_fu_739_ap_start_reg <= 1'b1;
        end else if ((grp_MaxPooBackPropagatio_fu_739_ap_ready == 1'b1)) begin
            grp_MaxPooBackPropagatio_fu_739_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Padding_fu_725_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state59)) begin
            grp_Padding_fu_725_ap_start_reg <= 1'b1;
        end else if ((grp_Padding_fu_725_ap_ready == 1'b1)) begin
            grp_Padding_fu_725_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        empty_38_reg_536 <= grp_fu_747_p2;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln79_fu_939_p2 == 1'd0))) begin
        empty_38_reg_536 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        empty_46_reg_604 <= reg_781;
    end else if (((1'b1 == ap_CS_fsm_state45) & (icmp_ln79_1_fu_1141_p2 == 1'd0))) begin
        empty_46_reg_604 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln74_1_fu_1106_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        i_0_i15_reg_570 <= i_6_reg_1650;
    end else if (((icmp_ln87_fu_1012_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        i_0_i15_reg_570 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_fu_976_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        i_0_i1_reg_525 <= i_5_reg_1550;
    end else if (((icmp_ln73_fu_867_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_0_i1_reg_525 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_1_fu_1178_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        i_0_i31_reg_593 <= i_8_reg_1696;
    end else if (((icmp_ln73_1_fu_1069_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        i_0_i31_reg_593 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln108_fu_1286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
        i_0_i49_reg_627 <= i_9_reg_1737;
    end else if (((grp_Padding_fu_725_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state60))) begin
        i_0_i49_reg_627 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln124_fu_1357_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
        i_0_i58_reg_649 <= i_10_reg_1778;
    end else if ((~((grp_MatrixBackPropagatio_fu_716_ap_done == 1'b0) | (m_axi_lr_in_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state75))) begin
        i_0_i58_reg_649 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln124_1_fu_1421_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state88))) begin
        i_0_i69_reg_671 <= i_11_reg_1819;
    end else if (((icmp_ln123_fu_1325_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state76))) begin
        i_0_i69_reg_671 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        i_0_i8_reg_559 <= i_7_reg_1591;
    end else if (((icmp_ln79_fu_939_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        i_0_i8_reg_559 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln74_fu_904_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        i_0_i_reg_502 <= i_reg_1504;
    end else if (((icmp_ln154_fu_845_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        i_0_i_reg_502 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i_0_reg_491 <= i_4_reg_1482;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        i_0_reg_491 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        j_0_i20_reg_582 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        j_0_i20_reg_582 <= j_11_reg_1678;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        j_0_i2_reg_548 <= j_10_reg_1573;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln79_fu_939_p2 == 1'd0))) begin
        j_0_i2_reg_548 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        j_0_i36_reg_616 <= j_12_reg_1719;
    end else if (((1'b1 == ap_CS_fsm_state45) & (icmp_ln79_1_fu_1141_p2 == 1'd0))) begin
        j_0_i36_reg_616 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state61_io) & (1'b1 == ap_CS_fsm_state61) & (icmp_ln107_fu_1218_p2 == 1'd0))) begin
        j_0_i51_reg_638 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        j_0_i51_reg_638 <= j_13_reg_1755;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state76) & (icmp_ln123_fu_1325_p2 == 1'd0))) begin
        j_0_i60_reg_660 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        j_0_i60_reg_660 <= j_14_reg_1796;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state87) & (icmp_ln123_1_fu_1389_p2 == 1'd0))) begin
        j_0_i73_reg_682 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        j_0_i73_reg_682 <= j_15_reg_1837;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        j_0_i_reg_514 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        j_0_i_reg_514 <= j_reg_1532;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state61_io) & (1'b1 == ap_CS_fsm_state61) & (icmp_ln107_fu_1218_p2 == 1'd0))) begin
        add_ln109_reg_1747 <= add_ln109_fu_1276_p2;
        sub_ln109_reg_1742 <= sub_ln109_fu_1242_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln74_fu_904_p2 == 1'd0))) begin
        add_ln75_1_reg_1542 <= add_ln75_1_fu_930_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln74_1_fu_1106_p2 == 1'd0))) begin
        add_ln75_3_reg_1688 <= add_ln75_3_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        and_ln88_reg_1628 <= and_ln88_fu_1063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state77) & (icmp_ln124_fu_1357_p2 == 1'd0))) begin
        fc_hidden_layer1_add_2_reg_1801 <= zext_ln125_fu_1383_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state88) & (icmp_ln124_1_fu_1421_p2 == 1'd0))) begin
        fc_hidden_layer2_add_2_reg_1842 <= zext_ln125_1_fu_1447_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        fc_in_1_0_load_reg_1670 <= fc_in_1_0_q0;
        shl_ln75_2_reg_1660[9 : 4] <= shl_ln75_2_fu_1086_p3[9 : 4];
        shl_ln75_3_reg_1665[7 : 2] <= shl_ln75_3_fu_1094_p3[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        fc_in_2_relu1_0_load_reg_1524 <= fc_in_2_relu1_0_q0;
        shl_ln75_1_reg_1519[5 : 1] <= shl_ln75_1_fu_892_p3[5 : 1];
        shl_ln_reg_1514[7 : 3] <= shl_ln_fu_884_p3[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) & (icmp_ln79_1_fu_1141_p2 == 1'd0))) begin
        grad_0_addr_reg_1701 <= zext_ln80_1_fu_1153_p1;
        shl_ln82_2_reg_1706[9 : 4] <= shl_ln82_2_fu_1158_p3[9 : 4];
        shl_ln82_3_reg_1711[7 : 2] <= shl_ln82_3_fu_1166_p3[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        grad_2_addr_reg_1463 <= zext_ln155_fu_825_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        i_10_reg_1778 <= i_10_fu_1331_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        i_11_reg_1819 <= i_11_fu_1395_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        i_4_reg_1482 <= i_4_fu_851_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        i_5_reg_1550 <= i_5_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        i_6_reg_1650 <= i_6_fu_1075_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        i_7_reg_1591 <= i_7_fu_1018_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        i_8_reg_1696 <= i_8_fu_1147_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state61_io) & (1'b1 == ap_CS_fsm_state61))) begin
        i_9_reg_1737 <= i_9_fu_1224_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        i_reg_1504 <= i_fu_873_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln154_fu_845_p2 == 1'd0))) begin
        icmp_ln155_reg_1487 <= icmp_ln155_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        icmp_ln88_1_reg_1618 <= icmp_ln88_1_fu_1053_p2;
        icmp_ln88_reg_1613 <= icmp_ln88_fu_1047_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        j_10_reg_1573 <= j_10_fu_982_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        j_11_reg_1678 <= j_11_fu_1112_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        j_12_reg_1719 <= j_12_fu_1184_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        j_13_reg_1755 <= j_13_fu_1292_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        j_14_reg_1796 <= j_14_fu_1363_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        j_15_reg_1837 <= j_15_fu_1427_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        j_reg_1532 <= j_fu_910_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((grp_MaxPooBackPropagatio_1_fu_731_ap_done == 1'b0) | (m_axi_lr_in_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state71))) begin
        lr_in_addr_read_1_reg_1770 <= m_axi_lr_in_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        lr_in_addr_reg_1473[29 : 0] <= zext_ln152_fu_831_p1[29 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state5))) begin
        reg_781 <= grp_fu_747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_790 <= grad_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_795 <= grp_fu_758_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state18))) begin
        reg_802 <= fc_hidden_layer2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state40))) begin
        reg_808 <= grad_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state81))) begin
        reg_813 <= fc_hidden_layer1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((~((grp_MatrixBackPropagatio_fu_716_ap_done == 1'b0) | (m_axi_lr_in_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state75)) | ((1'b1 == ap_CS_fsm_state70) & (m_axi_lr_in_RVALID == 1'b1)))) begin
        reg_819 <= m_axi_lr_in_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln79_fu_939_p2 == 1'd0))) begin
        rgrad_1_addr_reg_1555 <= zext_ln80_fu_951_p1;
        shl_ln2_reg_1560[7 : 3] <= shl_ln2_fu_956_p3[7 : 3];
        shl_ln82_1_reg_1565[5 : 1] <= shl_ln82_1_fu_964_p3[5 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state76) & (icmp_ln123_fu_1325_p2 == 1'd0))) begin
        shl_ln125_1_reg_1788[7 : 2] <= shl_ln125_1_fu_1345_p3[7 : 2];
        shl_ln4_reg_1783[9 : 4] <= shl_ln4_fu_1337_p3[9 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state87) & (icmp_ln123_1_fu_1389_p2 == 1'd0))) begin
        shl_ln125_2_reg_1824[7 : 3] <= shl_ln125_2_fu_1401_p3[7 : 3];
        shl_ln125_3_reg_1829[5 : 1] <= shl_ln125_3_fu_1409_p3[5 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state62) & (icmp_ln108_fu_1286_p2 == 1'd0))) begin
        sub_ln109_3_reg_1765 <= sub_ln109_3_fu_1312_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        tmp_2_i_reg_1642 <= grp_fu_776_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        tmp_i3_reg_1637 <= grp_fu_766_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        wgrad_1_load_reg_1811 <= wgrad_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        wgrad_2_load_reg_1853 <= wgrad_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln154_fu_845_p2 == 1'd0) & (icmp_ln155_fu_857_p2 == 1'd0))) begin
        zext_ln156_reg_1491[3 : 0] <= zext_ln156_fu_862_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (icmp_ln87_fu_1012_p2 == 1'd0))) begin
        zext_ln88_reg_1596[4 : 0] <= zext_ln88_fu_1024_p1[4 : 0];
    end
end

always @ (*) begin
    if ((((icmp_ln123_1_fu_1389_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state87)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln123_1_fu_1389_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state87))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        conv_grad_1_address0 = grp_MaxPooBackPropagatio_1_fu_731_output_matrix_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        conv_grad_1_address0 = grp_Conv2d_fu_700_kernel_address0;
    end else begin
        conv_grad_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        conv_grad_1_ce0 = grp_MaxPooBackPropagatio_1_fu_731_output_matrix_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        conv_grad_1_ce0 = grp_Conv2d_fu_700_kernel_ce0;
    end else begin
        conv_grad_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        conv_grad_1_we0 = grp_MaxPooBackPropagatio_1_fu_731_output_matrix_we0;
    end else begin
        conv_grad_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        conv_grad_2_address0 = grp_MaxPooBackPropagatio_fu_739_output_matrix_address0;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        conv_grad_2_address0 = grp_Padding_fu_725_input_matrix_address0;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        conv_grad_2_address0 = grp_Conv2d_2_fu_708_kernel_address0;
    end else begin
        conv_grad_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        conv_grad_2_ce0 = grp_MaxPooBackPropagatio_fu_739_output_matrix_ce0;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        conv_grad_2_ce0 = grp_Padding_fu_725_input_matrix_ce0;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        conv_grad_2_ce0 = grp_Conv2d_2_fu_708_kernel_ce0;
    end else begin
        conv_grad_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        conv_grad_2_ce1 = grp_Padding_fu_725_input_matrix_ce1;
    end else begin
        conv_grad_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        conv_grad_2_padding_address0 = grp_Padding_fu_725_output_matrix_address0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        conv_grad_2_padding_address0 = grp_Conv2d_1_fu_693_input_matrix_address0;
    end else begin
        conv_grad_2_padding_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        conv_grad_2_padding_ce0 = grp_Padding_fu_725_output_matrix_ce0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        conv_grad_2_padding_ce0 = grp_Conv2d_1_fu_693_input_matrix_ce0;
    end else begin
        conv_grad_2_padding_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        conv_grad_2_padding_ce1 = grp_Padding_fu_725_output_matrix_ce1;
    end else begin
        conv_grad_2_padding_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        conv_grad_2_padding_we0 = grp_Padding_fu_725_output_matrix_we0;
    end else begin
        conv_grad_2_padding_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        conv_grad_2_padding_we1 = grp_Padding_fu_725_output_matrix_we1;
    end else begin
        conv_grad_2_padding_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        conv_grad_2_we0 = grp_MaxPooBackPropagatio_fu_739_output_matrix_we0;
    end else begin
        conv_grad_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        conv_kernel_1_ce0 = grp_MatrixBackPropagatio_fu_716_output_matrix_ce0;
    end else begin
        conv_kernel_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        conv_kernel_1_we0 = grp_MatrixBackPropagatio_fu_716_output_matrix_we0;
    end else begin
        conv_kernel_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        conv_kernel_2_address0 = zext_ln109_fu_1307_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        conv_kernel_2_address0 = grp_MatrixBackPropagatio_fu_716_output_matrix_address0;
    end else begin
        conv_kernel_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        conv_kernel_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        conv_kernel_2_ce0 = grp_MatrixBackPropagatio_fu_716_output_matrix_ce0;
    end else begin
        conv_kernel_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        conv_kernel_2_we0 = grp_MatrixBackPropagatio_fu_716_output_matrix_we0;
    end else begin
        conv_kernel_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state86))) begin
        fc_hidden_layer1_address0 = fc_hidden_layer1_add_2_reg_1801;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        fc_hidden_layer1_address0 = zext_ln82_2_fu_1204_p1;
    end else begin
        fc_hidden_layer1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state86))) begin
        fc_hidden_layer1_ce0 = 1'b1;
    end else begin
        fc_hidden_layer1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        fc_hidden_layer1_we0 = 1'b1;
    end else begin
        fc_hidden_layer1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state92)) begin
        fc_hidden_layer2_address0 = fc_hidden_layer2_add_2_reg_1842;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        fc_hidden_layer2_address0 = zext_ln82_fu_1002_p1;
    end else begin
        fc_hidden_layer2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state92))) begin
        fc_hidden_layer2_ce0 = 1'b1;
    end else begin
        fc_hidden_layer2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        fc_hidden_layer2_ce1 = 1'b1;
    end else begin
        fc_hidden_layer2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        fc_hidden_layer2_we1 = 1'b1;
    end else begin
        fc_hidden_layer2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fc_in_1_0_ce0 = 1'b1;
    end else begin
        fc_in_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        fc_in_2_relu1_0_ce0 = 1'b1;
    end else begin
        fc_in_2_relu1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        fc_out_1_0_ce0 = 1'b1;
    end else begin
        fc_out_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        grad_0_address0 = grad_0_addr_reg_1701;
    end else if (((1'b1 == ap_CS_fsm_state45) & (icmp_ln79_1_fu_1141_p2 == 1'd0))) begin
        grad_0_address0 = zext_ln80_1_fu_1153_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        grad_0_address0 = grp_MaxPooBackPropagatio_fu_739_input_matrix_address0;
    end else begin
        grad_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | ((1'b1 == ap_CS_fsm_state45) & (icmp_ln79_1_fu_1141_p2 == 1'd0)))) begin
        grad_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        grad_0_ce0 = grp_MaxPooBackPropagatio_fu_739_input_matrix_ce0;
    end else begin
        grad_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        grad_0_d0 = reg_781;
    end else if (((1'b1 == ap_CS_fsm_state45) & (icmp_ln79_1_fu_1141_p2 == 1'd0))) begin
        grad_0_d0 = 32'd0;
    end else begin
        grad_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | ((1'b1 == ap_CS_fsm_state45) & (icmp_ln79_1_fu_1141_p2 == 1'd0)))) begin
        grad_0_we0 = 1'b1;
    end else begin
        grad_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        grad_1_address0 = zext_ln82_3_fu_1209_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grad_1_address0 = zext_ln75_4_fu_1118_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grad_1_address0 = grad_1_addr_1_gep_fu_361_p3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grad_1_address0 = zext_ln88_reg_1596;
    end else begin
        grad_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state36))) begin
        grad_1_ce0 = 1'b1;
    end else begin
        grad_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grad_1_d0 = grp_fu_762_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grad_1_d0 = rgrad_1_q0;
    end else begin
        grad_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln88_fu_1063_p2) & (1'b1 == ap_CS_fsm_state28)) | ((1'b1 == ap_CS_fsm_state36) & (1'd0 == and_ln88_reg_1628)))) begin
        grad_1_we0 = 1'b1;
    end else begin
        grad_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grad_2_address0 = zext_ln82_1_fu_1007_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grad_2_address0 = zext_ln75_1_fu_916_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grad_2_address0 = zext_ln156_reg_1491;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grad_2_address0 = grad_2_addr_reg_1463;
    end else begin
        grad_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        grad_2_ce0 = 1'b1;
    end else begin
        grad_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grad_2_d0 = probability_result_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grad_2_d0 = reg_781;
    end else begin
        grad_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & (icmp_ln155_reg_1487 == 1'd0)) | ((icmp_ln155_fu_857_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln154_fu_845_p2 == 1'd0)))) begin
        grad_2_we0 = 1'b1;
    end else begin
        grad_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_MatrixBackPropagatio_fu_716_input_matrix_q0 = kernel_grad_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_MatrixBackPropagatio_fu_716_input_matrix_q0 = kernel_grad_2_q0;
    end else begin
        grp_MatrixBackPropagatio_fu_716_input_matrix_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_MatrixBackPropagatio_fu_716_lr = reg_819;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_MatrixBackPropagatio_fu_716_lr = lr_in_addr_read_1_reg_1770;
    end else begin
        grp_MatrixBackPropagatio_fu_716_lr = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_MatrixBackPropagatio_fu_716_output_matrix_q0 = conv_kernel_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_MatrixBackPropagatio_fu_716_output_matrix_q0 = conv_kernel_2_q0;
    end else begin
        grp_MatrixBackPropagatio_fu_716_output_matrix_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_fu_747_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_747_opcode = 2'd0;
    end else begin
        grp_fu_747_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_747_p0 = fc_hidden_layer2_q0;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        grp_fu_747_p0 = reg_813;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_747_p0 = empty_46_reg_604;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_747_p0 = empty_38_reg_536;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_747_p0 = probability_result_q0;
    end else begin
        grp_fu_747_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_747_p1 = reg_795;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_747_p1 = 32'd3212836864;
    end else begin
        grp_fu_747_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        grp_fu_758_p0 = wgrad_2_load_reg_1853;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_758_p0 = wgrad_1_load_reg_1811;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_758_p0 = reg_813;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_758_p0 = fc_in_1_0_load_reg_1670;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_758_p0 = reg_802;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_758_p0 = fc_in_2_relu1_0_load_reg_1524;
    end else begin
        grp_fu_758_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state79))) begin
        grp_fu_758_p1 = reg_819;
    end else if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state41))) begin
        grp_fu_758_p1 = reg_808;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state12))) begin
        grp_fu_758_p1 = reg_790;
    end else begin
        grp_fu_758_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        kernel_grad_1_address0 = grp_MatrixBackPropagatio_fu_716_input_matrix_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        kernel_grad_1_address0 = grp_Conv2d_fu_700_out_matrix_address0;
    end else begin
        kernel_grad_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        kernel_grad_1_ce0 = grp_MatrixBackPropagatio_fu_716_input_matrix_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        kernel_grad_1_ce0 = grp_Conv2d_fu_700_out_matrix_ce0;
    end else begin
        kernel_grad_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        kernel_grad_1_we0 = grp_Conv2d_fu_700_out_matrix_we0;
    end else begin
        kernel_grad_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        kernel_grad_2_address0 = grp_MatrixBackPropagatio_fu_716_input_matrix_address0;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        kernel_grad_2_address0 = grp_Conv2d_2_fu_708_out_matrix_address0;
    end else begin
        kernel_grad_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        kernel_grad_2_ce0 = grp_MatrixBackPropagatio_fu_716_input_matrix_ce0;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        kernel_grad_2_ce0 = grp_Conv2d_2_fu_708_out_matrix_ce0;
    end else begin
        kernel_grad_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        kernel_grad_2_overtu_address0 = zext_ln109_1_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        kernel_grad_2_overtu_address0 = grp_Conv2d_1_fu_693_kernel_address0;
    end else begin
        kernel_grad_2_overtu_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        kernel_grad_2_overtu_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        kernel_grad_2_overtu_ce0 = grp_Conv2d_1_fu_693_kernel_ce0;
    end else begin
        kernel_grad_2_overtu_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        kernel_grad_2_overtu_we0 = 1'b1;
    end else begin
        kernel_grad_2_overtu_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        kernel_grad_2_we0 = grp_Conv2d_2_fu_708_out_matrix_we0;
    end else begin
        kernel_grad_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state64) | ((icmp_ln107_fu_1218_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state61)))) begin
        lr_in_blk_n_AR = m_axi_lr_in_ARREADY;
    end else begin
        lr_in_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70))) begin
        lr_in_blk_n_R = m_axi_lr_in_RVALID;
    end else begin
        lr_in_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state68) & (m_axi_lr_in_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state64) & (m_axi_lr_in_ARREADY == 1'b1)) | ((1'b0 == ap_block_state61_io) & (icmp_ln107_fu_1218_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state61)))) begin
        m_axi_lr_in_ARVALID = 1'b1;
    end else begin
        m_axi_lr_in_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~((grp_MatrixBackPropagatio_fu_716_ap_done == 1'b0) | (m_axi_lr_in_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state75)) | (~((grp_MaxPooBackPropagatio_1_fu_731_ap_done == 1'b0) | (m_axi_lr_in_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state71)) | ((1'b1 == ap_CS_fsm_state70) & (m_axi_lr_in_RVALID == 1'b1)))) begin
        m_axi_lr_in_RREADY = 1'b1;
    end else begin
        m_axi_lr_in_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        pool_grad_1_address0 = grp_MaxPooBackPropagatio_1_fu_731_input_matrix_address0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        pool_grad_1_address0 = grp_Conv2d_1_fu_693_out_matrix_address0;
    end else begin
        pool_grad_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        pool_grad_1_ce0 = grp_MaxPooBackPropagatio_1_fu_731_input_matrix_ce0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        pool_grad_1_ce0 = grp_Conv2d_1_fu_693_out_matrix_ce0;
    end else begin
        pool_grad_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        pool_grad_1_we0 = grp_Conv2d_1_fu_693_out_matrix_we0;
    end else begin
        pool_grad_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        probability_result_address0 = zext_ln156_fu_862_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        probability_result_address0 = zext_ln155_fu_825_p1;
    end else begin
        probability_result_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        probability_result_ce0 = 1'b1;
    end else begin
        probability_result_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        rgrad_1_address0 = zext_ln88_reg_1596;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        rgrad_1_address0 = rgrad_1_addr_reg_1555;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        rgrad_1_address0 = zext_ln80_fu_951_p1;
    end else begin
        rgrad_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state25))) begin
        rgrad_1_ce0 = 1'b1;
    end else begin
        rgrad_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        rgrad_1_d0 = grp_fu_747_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        rgrad_1_d0 = 32'd0;
    end else begin
        rgrad_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((1'b1 == ap_CS_fsm_state16) & (icmp_ln79_fu_939_p2 == 1'd0)))) begin
        rgrad_1_we0 = 1'b1;
    end else begin
        rgrad_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        wgrad_1_address0 = zext_ln125_fu_1383_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        wgrad_1_address0 = zext_ln75_5_fu_1137_p1;
    end else begin
        wgrad_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state44))) begin
        wgrad_1_ce0 = 1'b1;
    end else begin
        wgrad_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        wgrad_1_we0 = 1'b1;
    end else begin
        wgrad_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        wgrad_2_address0 = zext_ln125_1_fu_1447_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        wgrad_2_address0 = zext_ln75_2_fu_935_p1;
    end else begin
        wgrad_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state88))) begin
        wgrad_2_ce0 = 1'b1;
    end else begin
        wgrad_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        wgrad_2_we0 = 1'b1;
    end else begin
        wgrad_2_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln154_fu_845_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln73_fu_867_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln74_fu_904_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln79_fu_939_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln81_fu_976_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln87_fu_1012_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'd1 == and_ln88_fu_1063_p2) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state37 : begin
            if (((icmp_ln73_1_fu_1069_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((icmp_ln74_1_fu_1106_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state45 : begin
            if (((1'b1 == ap_CS_fsm_state45) & (icmp_ln79_1_fu_1141_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state46 : begin
            if (((icmp_ln81_1_fu_1178_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state56 : begin
            if (((grp_MaxPooBackPropagatio_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            if (((grp_Conv2d_2_fu_708_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            if (((grp_Padding_fu_725_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state60))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state61 : begin
            if (((1'b0 == ap_block_state61_io) & (1'b1 == ap_CS_fsm_state61) & (icmp_ln107_fu_1218_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else if (((1'b0 == ap_block_state61_io) & (icmp_ln107_fu_1218_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state61))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            if (((icmp_ln108_fu_1286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state64 : begin
            if (((1'b1 == ap_CS_fsm_state64) & (m_axi_lr_in_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            if (((1'b1 == ap_CS_fsm_state68) & (m_axi_lr_in_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state69 : begin
            if (((grp_Conv2d_1_fu_693_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state69))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state70 : begin
            if (((1'b1 == ap_CS_fsm_state70) & (m_axi_lr_in_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state71 : begin
            if ((~((grp_MaxPooBackPropagatio_1_fu_731_ap_done == 1'b0) | (m_axi_lr_in_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state71))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((1'b1 == ap_CS_fsm_state73) & (1'b0 == ap_block_state73_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            if ((~((grp_MatrixBackPropagatio_fu_716_ap_done == 1'b0) | (m_axi_lr_in_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state75))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state76 : begin
            if (((icmp_ln123_fu_1325_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state77 : begin
            if (((icmp_ln124_fu_1357_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state87 : begin
            if (((icmp_ln123_1_fu_1389_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state87))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_state88 : begin
            if (((icmp_ln124_1_fu_1421_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state88))) begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln109_1_fu_1298_p2 = (sub_ln109_reg_1742 + zext_ln108_fu_1282_p1);

assign add_ln109_fu_1276_p2 = (sub_ln109_2_fu_1270_p2 + 5'd2);

assign add_ln125_1_fu_1378_p2 = (zext_ln125_2_fu_1374_p1 + shl_ln4_reg_1783);

assign add_ln125_2_fu_1433_p2 = (shl_ln125_3_reg_1829 + j_0_i73_cast_fu_1417_p1);

assign add_ln125_3_fu_1442_p2 = (zext_ln125_3_fu_1438_p1 + shl_ln125_2_reg_1824);

assign add_ln125_fu_1369_p2 = (shl_ln125_1_reg_1788 + j_0_i60_cast_fu_1353_p1);

assign add_ln75_1_fu_930_p2 = (zext_ln75_6_fu_926_p1 + shl_ln_reg_1514);

assign add_ln75_2_fu_1123_p2 = (shl_ln75_3_reg_1665 + j_0_i20_cast14_fu_1102_p1);

assign add_ln75_3_fu_1132_p2 = (zext_ln75_7_fu_1128_p1 + shl_ln75_2_reg_1660);

assign add_ln75_fu_921_p2 = (shl_ln75_1_reg_1519 + j_0_i_cast20_fu_900_p1);

assign add_ln82_1_fu_997_p2 = (zext_ln82_4_fu_993_p1 + shl_ln2_reg_1560);

assign add_ln82_2_fu_1190_p2 = (shl_ln82_3_reg_1711 + j_0_i36_cast11_fu_1174_p1);

assign add_ln82_3_fu_1199_p2 = (zext_ln82_5_fu_1195_p1 + shl_ln82_2_reg_1706);

assign add_ln82_fu_988_p2 = (shl_ln82_1_reg_1565 + j_0_i2_cast17_fu_972_p1);

assign and_ln88_fu_1063_p2 = (or_ln88_fu_1059_p2 & grp_fu_770_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

always @ (*) begin
    ap_block_state61_io = ((m_axi_lr_in_ARREADY == 1'b0) & (icmp_ln107_fu_1218_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state73_on_subcall_done = ((grp_Conv2d_fu_700_ap_done == 1'b0) | (grp_MatrixBackPropagatio_fu_716_ap_done == 1'b0));
end

assign bitcast_ln88_fu_1029_p1 = fc_out_1_0_q0;

assign conv_kernel_1_address0 = grp_MatrixBackPropagatio_fu_716_output_matrix_address0;

assign conv_kernel_1_d0 = grp_MatrixBackPropagatio_fu_716_output_matrix_d0;

assign conv_kernel_2_d0 = grp_MatrixBackPropagatio_fu_716_output_matrix_d0;

assign fc_hidden_layer1_d0 = reg_781;

assign fc_hidden_layer2_address1 = fc_hidden_layer2_add_2_reg_1842;

assign fc_hidden_layer2_d1 = grp_fu_747_p2;

assign fc_in_1_0_address0 = zext_ln75_3_fu_1081_p1;

assign fc_in_2_relu1_0_address0 = zext_ln75_fu_879_p1;

assign fc_out_1_0_address0 = zext_ln88_fu_1024_p1;

assign grad_1_addr_1_gep_fu_361_p3 = zext_ln88_reg_1596;

assign grp_Conv2d_1_fu_693_ap_start = grp_Conv2d_1_fu_693_ap_start_reg;

assign grp_Conv2d_2_fu_708_ap_start = grp_Conv2d_2_fu_708_ap_start_reg;

assign grp_Conv2d_fu_700_ap_start = grp_Conv2d_fu_700_ap_start_reg;

assign grp_MatrixBackPropagatio_fu_716_ap_start = grp_MatrixBackPropagatio_fu_716_ap_start_reg;

assign grp_MaxPooBackPropagatio_1_fu_731_ap_start = grp_MaxPooBackPropagatio_1_fu_731_ap_start_reg;

assign grp_MaxPooBackPropagatio_fu_739_ap_start = grp_MaxPooBackPropagatio_fu_739_ap_start_reg;

assign grp_Padding_fu_725_ap_start = grp_Padding_fu_725_ap_start_reg;

assign i_10_fu_1331_p2 = (i_0_i58_reg_649 + 6'd1);

assign i_11_fu_1395_p2 = (i_0_i69_reg_671 + 5'd1);

assign i_4_fu_851_p2 = (i_0_reg_491 + 4'd1);

assign i_5_fu_945_p2 = (i_0_i1_reg_525 + 5'd1);

assign i_6_fu_1075_p2 = (i_0_i15_reg_570 + 6'd1);

assign i_7_fu_1018_p2 = (i_0_i8_reg_559 + 5'd1);

assign i_8_fu_1147_p2 = (i_0_i31_reg_593 + 6'd1);

assign i_9_fu_1224_p2 = (i_0_i49_reg_627 + 2'd1);

assign i_fu_873_p2 = (i_0_i_reg_502 + 5'd1);

assign icmp_ln107_fu_1218_p2 = ((i_0_i49_reg_627 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_1286_p2 = ((j_0_i51_reg_638 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln123_1_fu_1389_p2 = ((i_0_i69_reg_671 == 5'd20) ? 1'b1 : 1'b0);

assign icmp_ln123_fu_1325_p2 = ((i_0_i58_reg_649 == 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln124_1_fu_1421_p2 = ((j_0_i73_reg_682 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln124_fu_1357_p2 = ((j_0_i60_reg_660 == 5'd20) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_845_p2 = ((i_0_reg_491 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln155_fu_857_p2 = ((zext_ln154_fu_841_p1 == label_r) ? 1'b1 : 1'b0);

assign icmp_ln73_1_fu_1069_p2 = ((i_0_i15_reg_570 == 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_867_p2 = ((i_0_i_reg_502 == 5'd20) ? 1'b1 : 1'b0);

assign icmp_ln74_1_fu_1106_p2 = ((j_0_i20_reg_582 == 5'd20) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_904_p2 = ((j_0_i_reg_514 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln79_1_fu_1141_p2 = ((i_0_i31_reg_593 == 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_939_p2 = ((i_0_i1_reg_525 == 5'd20) ? 1'b1 : 1'b0);

assign icmp_ln81_1_fu_1178_p2 = ((j_0_i36_reg_616 == 5'd20) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_976_p2 = ((j_0_i2_reg_548 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_1012_p2 = ((i_0_i8_reg_559 == 5'd20) ? 1'b1 : 1'b0);

assign icmp_ln88_1_fu_1053_p2 = ((trunc_ln88_fu_1043_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_fu_1047_p2 = ((tmp_s_fu_1033_p4 != 8'd255) ? 1'b1 : 1'b0);

assign j_0_i20_cast14_fu_1102_p1 = j_0_i20_reg_582;

assign j_0_i2_cast17_fu_972_p1 = j_0_i2_reg_548;

assign j_0_i36_cast11_fu_1174_p1 = j_0_i36_reg_616;

assign j_0_i60_cast_fu_1353_p1 = j_0_i60_reg_660;

assign j_0_i73_cast_fu_1417_p1 = j_0_i73_reg_682;

assign j_0_i_cast20_fu_900_p1 = j_0_i_reg_514;

assign j_10_fu_982_p2 = (j_0_i2_reg_548 + 4'd1);

assign j_11_fu_1112_p2 = (j_0_i20_reg_582 + 5'd1);

assign j_12_fu_1184_p2 = (j_0_i36_reg_616 + 5'd1);

assign j_13_fu_1292_p2 = (j_0_i51_reg_638 + 2'd1);

assign j_14_fu_1363_p2 = (j_0_i60_reg_660 + 5'd1);

assign j_15_fu_1427_p2 = (j_0_i73_reg_682 + 4'd1);

assign j_fu_910_p2 = (j_0_i_reg_514 + 4'd1);

assign m_axi_lr_in_ARADDR = lr_in_addr_reg_1473;

assign m_axi_lr_in_ARBURST = 2'd0;

assign m_axi_lr_in_ARCACHE = 4'd0;

assign m_axi_lr_in_ARID = 1'd0;

assign m_axi_lr_in_ARLEN = 32'd1;

assign m_axi_lr_in_ARLOCK = 2'd0;

assign m_axi_lr_in_ARPROT = 3'd0;

assign m_axi_lr_in_ARQOS = 4'd0;

assign m_axi_lr_in_ARREGION = 4'd0;

assign m_axi_lr_in_ARSIZE = 3'd0;

assign m_axi_lr_in_ARUSER = 1'd0;

assign m_axi_lr_in_AWADDR = 32'd0;

assign m_axi_lr_in_AWBURST = 2'd0;

assign m_axi_lr_in_AWCACHE = 4'd0;

assign m_axi_lr_in_AWID = 1'd0;

assign m_axi_lr_in_AWLEN = 32'd0;

assign m_axi_lr_in_AWLOCK = 2'd0;

assign m_axi_lr_in_AWPROT = 3'd0;

assign m_axi_lr_in_AWQOS = 4'd0;

assign m_axi_lr_in_AWREGION = 4'd0;

assign m_axi_lr_in_AWSIZE = 3'd0;

assign m_axi_lr_in_AWUSER = 1'd0;

assign m_axi_lr_in_AWVALID = 1'b0;

assign m_axi_lr_in_BREADY = 1'b0;

assign m_axi_lr_in_WDATA = 32'd0;

assign m_axi_lr_in_WID = 1'd0;

assign m_axi_lr_in_WLAST = 1'b0;

assign m_axi_lr_in_WSTRB = 4'd0;

assign m_axi_lr_in_WUSER = 1'd0;

assign m_axi_lr_in_WVALID = 1'b0;

assign max_poo_locate_1_address0 = grp_MaxPooBackPropagatio_1_fu_731_max_poo_locate_1_address0;

assign max_poo_locate_1_ce0 = grp_MaxPooBackPropagatio_1_fu_731_max_poo_locate_1_ce0;

assign max_poo_locate_2_address0 = grp_MaxPooBackPropagatio_fu_739_max_poo_locate_2_address0;

assign max_poo_locate_2_ce0 = grp_MaxPooBackPropagatio_fu_739_max_poo_locate_2_ce0;

assign max_poo_out_1_address0 = grp_Conv2d_2_fu_708_max_poo_out_1_address0;

assign max_poo_out_1_ce0 = grp_Conv2d_2_fu_708_max_poo_out_1_ce0;

assign mnist_data_address0 = grp_Conv2d_fu_700_input_matrix_address0;

assign mnist_data_ce0 = grp_Conv2d_fu_700_input_matrix_ce0;

assign or_ln88_fu_1059_p2 = (icmp_ln88_reg_1613 | icmp_ln88_1_reg_1618);

assign sext_ln109_1_fu_1317_p1 = $signed(sub_ln109_3_reg_1765);

assign sext_ln109_fu_1303_p1 = $signed(add_ln109_1_fu_1298_p2);

assign shl_ln109_1_fu_1258_p3 = {{sub_ln109_1_fu_1248_p2}, {2'd0}};

assign shl_ln125_1_fu_1345_p3 = {{i_0_i58_reg_649}, {2'd0}};

assign shl_ln125_2_fu_1401_p3 = {{i_0_i69_reg_671}, {3'd0}};

assign shl_ln125_3_fu_1409_p3 = {{i_0_i69_reg_671}, {1'd0}};

assign shl_ln2_fu_956_p3 = {{i_0_i1_reg_525}, {3'd0}};

assign shl_ln3_fu_1230_p3 = {{i_0_i49_reg_627}, {2'd0}};

assign shl_ln4_fu_1337_p3 = {{i_0_i58_reg_649}, {4'd0}};

assign shl_ln75_1_fu_892_p3 = {{i_0_i_reg_502}, {1'd0}};

assign shl_ln75_2_fu_1086_p3 = {{i_0_i15_reg_570}, {4'd0}};

assign shl_ln75_3_fu_1094_p3 = {{i_0_i15_reg_570}, {2'd0}};

assign shl_ln82_1_fu_964_p3 = {{i_0_i1_reg_525}, {1'd0}};

assign shl_ln82_2_fu_1158_p3 = {{i_0_i31_reg_593}, {4'd0}};

assign shl_ln82_3_fu_1166_p3 = {{i_0_i31_reg_593}, {2'd0}};

assign shl_ln_fu_884_p3 = {{i_0_i_reg_502}, {3'd0}};

assign sub_ln109_1_fu_1248_p2 = ($signed(2'd2) - $signed(i_0_i49_reg_627));

assign sub_ln109_2_fu_1270_p2 = (zext_ln109_4_fu_1266_p1 - zext_ln109_3_fu_1254_p1);

assign sub_ln109_3_fu_1312_p2 = (add_ln109_reg_1747 - zext_ln108_fu_1282_p1);

assign sub_ln109_fu_1242_p2 = (zext_ln109_2_fu_1238_p1 - zext_ln107_fu_1214_p1);

assign tmp_s_fu_1033_p4 = {{bitcast_ln88_fu_1029_p1[30:23]}};

assign trunc_ln88_fu_1043_p1 = bitcast_ln88_fu_1029_p1[22:0];

assign zext_ln107_fu_1214_p1 = i_0_i49_reg_627;

assign zext_ln108_fu_1282_p1 = j_0_i51_reg_638;

assign zext_ln109_1_fu_1320_p1 = $unsigned(sext_ln109_1_fu_1317_p1);

assign zext_ln109_2_fu_1238_p1 = shl_ln3_fu_1230_p3;

assign zext_ln109_3_fu_1254_p1 = sub_ln109_1_fu_1248_p2;

assign zext_ln109_4_fu_1266_p1 = shl_ln109_1_fu_1258_p3;

assign zext_ln109_fu_1307_p1 = $unsigned(sext_ln109_fu_1303_p1);

assign zext_ln125_1_fu_1447_p1 = add_ln125_3_fu_1442_p2;

assign zext_ln125_2_fu_1374_p1 = add_ln125_fu_1369_p2;

assign zext_ln125_3_fu_1438_p1 = add_ln125_2_fu_1433_p2;

assign zext_ln125_fu_1383_p1 = add_ln125_1_fu_1378_p2;

assign zext_ln152_fu_831_p1 = lr_in_offset;

assign zext_ln154_fu_841_p1 = i_0_reg_491;

assign zext_ln155_fu_825_p1 = label_r;

assign zext_ln156_fu_862_p1 = i_0_reg_491;

assign zext_ln75_1_fu_916_p1 = j_0_i_reg_514;

assign zext_ln75_2_fu_935_p1 = add_ln75_1_reg_1542;

assign zext_ln75_3_fu_1081_p1 = i_0_i15_reg_570;

assign zext_ln75_4_fu_1118_p1 = j_0_i20_reg_582;

assign zext_ln75_5_fu_1137_p1 = add_ln75_3_reg_1688;

assign zext_ln75_6_fu_926_p1 = add_ln75_fu_921_p2;

assign zext_ln75_7_fu_1128_p1 = add_ln75_2_fu_1123_p2;

assign zext_ln75_fu_879_p1 = i_0_i_reg_502;

assign zext_ln80_1_fu_1153_p1 = i_0_i31_reg_593;

assign zext_ln80_fu_951_p1 = i_0_i1_reg_525;

assign zext_ln82_1_fu_1007_p1 = j_0_i2_reg_548;

assign zext_ln82_2_fu_1204_p1 = add_ln82_3_fu_1199_p2;

assign zext_ln82_3_fu_1209_p1 = j_0_i36_reg_616;

assign zext_ln82_4_fu_993_p1 = add_ln82_fu_988_p2;

assign zext_ln82_5_fu_1195_p1 = add_ln82_2_fu_1190_p2;

assign zext_ln82_fu_1002_p1 = add_ln82_1_fu_997_p2;

assign zext_ln88_fu_1024_p1 = i_0_i8_reg_559;

always @ (posedge ap_clk) begin
    lr_in_addr_reg_1473[31:30] <= 2'b00;
    zext_ln156_reg_1491[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    shl_ln_reg_1514[2:0] <= 3'b000;
    shl_ln75_1_reg_1519[0] <= 1'b0;
    shl_ln2_reg_1560[2:0] <= 3'b000;
    shl_ln82_1_reg_1565[0] <= 1'b0;
    zext_ln88_reg_1596[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    shl_ln75_2_reg_1660[3:0] <= 4'b0000;
    shl_ln75_3_reg_1665[1:0] <= 2'b00;
    shl_ln82_2_reg_1706[3:0] <= 4'b0000;
    shl_ln82_3_reg_1711[1:0] <= 2'b00;
    shl_ln4_reg_1783[3:0] <= 4'b0000;
    shl_ln125_1_reg_1788[1:0] <= 2'b00;
    shl_ln125_2_reg_1824[2:0] <= 3'b000;
    shl_ln125_3_reg_1829[0] <= 1'b0;
end

endmodule //backward
