
raspbian-preinstalled/shuf:     file format elf32-littlearm


Disassembly of section .init:

0001107c <.init>:
   1107c:	push	{r3, lr}
   11080:	bl	121d4 <ftello64@plt+0xde4>
   11084:	pop	{r3, pc}

Disassembly of section .plt:

00011088 <fdopen@plt-0x14>:
   11088:	push	{lr}		; (str lr, [sp, #-4]!)
   1108c:	ldr	lr, [pc, #4]	; 11098 <fdopen@plt-0x4>
   11090:	add	lr, pc, lr
   11094:	ldr	pc, [lr, #8]!
   11098:	andeq	r8, r1, r8, ror #30

0001109c <fdopen@plt>:
   1109c:	add	ip, pc, #0, 12
   110a0:	add	ip, ip, #24, 20	; 0x18000
   110a4:	ldr	pc, [ip, #3944]!	; 0xf68

000110a8 <calloc@plt>:
   110a8:	add	ip, pc, #0, 12
   110ac:	add	ip, ip, #24, 20	; 0x18000
   110b0:	ldr	pc, [ip, #3936]!	; 0xf60

000110b4 <fputs_unlocked@plt>:
   110b4:	add	ip, pc, #0, 12
   110b8:	add	ip, ip, #24, 20	; 0x18000
   110bc:	ldr	pc, [ip, #3928]!	; 0xf58

000110c0 <raise@plt>:
   110c0:	add	ip, pc, #0, 12
   110c4:	add	ip, ip, #24, 20	; 0x18000
   110c8:	ldr	pc, [ip, #3920]!	; 0xf50

000110cc <strcmp@plt>:
   110cc:	add	ip, pc, #0, 12
   110d0:	add	ip, ip, #24, 20	; 0x18000
   110d4:	ldr	pc, [ip, #3912]!	; 0xf48

000110d8 <posix_fadvise64@plt>:
   110d8:	add	ip, pc, #0, 12
   110dc:	add	ip, ip, #24, 20	; 0x18000
   110e0:	ldr	pc, [ip, #3904]!	; 0xf40

000110e4 <__read_chk@plt>:
   110e4:	add	ip, pc, #0, 12
   110e8:	add	ip, ip, #24, 20	; 0x18000
   110ec:	ldr	pc, [ip, #3896]!	; 0xf38

000110f0 <fflush@plt>:
   110f0:	add	ip, pc, #0, 12
   110f4:	add	ip, ip, #24, 20	; 0x18000
   110f8:	ldr	pc, [ip, #3888]!	; 0xf30

000110fc <getuid@plt>:
   110fc:	add	ip, pc, #0, 12
   11100:	add	ip, ip, #24, 20	; 0x18000
   11104:	ldr	pc, [ip, #3880]!	; 0xf28

00011108 <free@plt>:
   11108:	add	ip, pc, #0, 12
   1110c:	add	ip, ip, #24, 20	; 0x18000
   11110:	ldr	pc, [ip, #3872]!	; 0xf20

00011114 <ferror@plt>:
   11114:	add	ip, pc, #0, 12
   11118:	add	ip, ip, #24, 20	; 0x18000
   1111c:	ldr	pc, [ip, #3864]!	; 0xf18

00011120 <_exit@plt>:
   11120:	add	ip, pc, #0, 12
   11124:	add	ip, ip, #24, 20	; 0x18000
   11128:	ldr	pc, [ip, #3856]!	; 0xf10

0001112c <memcpy@plt>:
   1112c:	add	ip, pc, #0, 12
   11130:	add	ip, ip, #24, 20	; 0x18000
   11134:	ldr	pc, [ip, #3848]!	; 0xf08

00011138 <__strtoull_internal@plt>:
   11138:	add	ip, pc, #0, 12
   1113c:	add	ip, ip, #24, 20	; 0x18000
   11140:	ldr	pc, [ip, #3840]!	; 0xf00

00011144 <mbsinit@plt>:
   11144:	add	ip, pc, #0, 12
   11148:	add	ip, ip, #24, 20	; 0x18000
   1114c:	ldr	pc, [ip, #3832]!	; 0xef8

00011150 <fwrite_unlocked@plt>:
   11150:	add	ip, pc, #0, 12
   11154:	add	ip, ip, #24, 20	; 0x18000
   11158:	ldr	pc, [ip, #3824]!	; 0xef0

0001115c <memcmp@plt>:
   1115c:	add	ip, pc, #0, 12
   11160:	add	ip, ip, #24, 20	; 0x18000
   11164:	ldr	pc, [ip, #3816]!	; 0xee8

00011168 <stpcpy@plt>:
   11168:	add	ip, pc, #0, 12
   1116c:	add	ip, ip, #24, 20	; 0x18000
   11170:	ldr	pc, [ip, #3808]!	; 0xee0

00011174 <dcgettext@plt>:
   11174:	add	ip, pc, #0, 12
   11178:	add	ip, ip, #24, 20	; 0x18000
   1117c:	ldr	pc, [ip, #3800]!	; 0xed8

00011180 <__stack_chk_fail@plt>:
   11180:	add	ip, pc, #0, 12
   11184:	add	ip, ip, #24, 20	; 0x18000
   11188:	ldr	pc, [ip, #3792]!	; 0xed0

0001118c <dup2@plt>:
   1118c:	add	ip, pc, #0, 12
   11190:	add	ip, ip, #24, 20	; 0x18000
   11194:	ldr	pc, [ip, #3784]!	; 0xec8

00011198 <realloc@plt>:
   11198:	add	ip, pc, #0, 12
   1119c:	add	ip, ip, #24, 20	; 0x18000
   111a0:	ldr	pc, [ip, #3776]!	; 0xec0

000111a4 <textdomain@plt>:
   111a4:	add	ip, pc, #0, 12
   111a8:	add	ip, ip, #24, 20	; 0x18000
   111ac:	ldr	pc, [ip, #3768]!	; 0xeb8

000111b0 <iswprint@plt>:
   111b0:	add	ip, pc, #0, 12
   111b4:	add	ip, ip, #24, 20	; 0x18000
   111b8:	ldr	pc, [ip, #3760]!	; 0xeb0

000111bc <__fxstat64@plt>:
   111bc:	add	ip, pc, #0, 12
   111c0:	add	ip, ip, #24, 20	; 0x18000
   111c4:	ldr	pc, [ip, #3752]!	; 0xea8

000111c8 <fwrite@plt>:
   111c8:	add	ip, pc, #0, 12
   111cc:	add	ip, ip, #24, 20	; 0x18000
   111d0:	ldr	pc, [ip, #3744]!	; 0xea0

000111d4 <lseek64@plt>:
   111d4:	add	ip, pc, #0, 12
   111d8:	add	ip, ip, #24, 20	; 0x18000
   111dc:	ldr	pc, [ip, #3736]!	; 0xe98

000111e0 <__ctype_get_mb_cur_max@plt>:
   111e0:	add	ip, pc, #0, 12
   111e4:	add	ip, ip, #24, 20	; 0x18000
   111e8:	ldr	pc, [ip, #3728]!	; 0xe90

000111ec <gettimeofday@plt>:
   111ec:	add	ip, pc, #0, 12
   111f0:	add	ip, ip, #24, 20	; 0x18000
   111f4:	ldr	pc, [ip, #3720]!	; 0xe88

000111f8 <fread@plt>:
   111f8:	add	ip, pc, #0, 12
   111fc:	add	ip, ip, #24, 20	; 0x18000
   11200:	ldr	pc, [ip, #3712]!	; 0xe80

00011204 <__fpending@plt>:
   11204:	add	ip, pc, #0, 12
   11208:	add	ip, ip, #24, 20	; 0x18000
   1120c:	ldr	pc, [ip, #3704]!	; 0xe78

00011210 <mbrtowc@plt>:
   11210:	add	ip, pc, #0, 12
   11214:	add	ip, ip, #24, 20	; 0x18000
   11218:	ldr	pc, [ip, #3696]!	; 0xe70

0001121c <error@plt>:
   1121c:	add	ip, pc, #0, 12
   11220:	add	ip, ip, #24, 20	; 0x18000
   11224:	ldr	pc, [ip, #3688]!	; 0xe68

00011228 <open64@plt>:
   11228:	add	ip, pc, #0, 12
   1122c:	add	ip, ip, #24, 20	; 0x18000
   11230:	ldr	pc, [ip, #3680]!	; 0xe60

00011234 <malloc@plt>:
   11234:	add	ip, pc, #0, 12
   11238:	add	ip, ip, #24, 20	; 0x18000
   1123c:	ldr	pc, [ip, #3672]!	; 0xe58

00011240 <__libc_start_main@plt>:
   11240:	add	ip, pc, #0, 12
   11244:	add	ip, ip, #24, 20	; 0x18000
   11248:	ldr	pc, [ip, #3664]!	; 0xe50

0001124c <__freading@plt>:
   1124c:	add	ip, pc, #0, 12
   11250:	add	ip, ip, #24, 20	; 0x18000
   11254:	ldr	pc, [ip, #3656]!	; 0xe48

00011258 <__gmon_start__@plt>:
   11258:	add	ip, pc, #0, 12
   1125c:	add	ip, ip, #24, 20	; 0x18000
   11260:	ldr	pc, [ip, #3648]!	; 0xe40

00011264 <freopen64@plt>:
   11264:	add	ip, pc, #0, 12
   11268:	add	ip, ip, #24, 20	; 0x18000
   1126c:	ldr	pc, [ip, #3640]!	; 0xe38

00011270 <getopt_long@plt>:
   11270:	add	ip, pc, #0, 12
   11274:	add	ip, ip, #24, 20	; 0x18000
   11278:	ldr	pc, [ip, #3632]!	; 0xe30

0001127c <__ctype_b_loc@plt>:
   1127c:	add	ip, pc, #0, 12
   11280:	add	ip, ip, #24, 20	; 0x18000
   11284:	ldr	pc, [ip, #3624]!	; 0xe28

00011288 <getpid@plt>:
   11288:	add	ip, pc, #0, 12
   1128c:	add	ip, ip, #24, 20	; 0x18000
   11290:	ldr	pc, [ip, #3616]!	; 0xe20

00011294 <exit@plt>:
   11294:	add	ip, pc, #0, 12
   11298:	add	ip, ip, #24, 20	; 0x18000
   1129c:	ldr	pc, [ip, #3608]!	; 0xe18

000112a0 <strtoul@plt>:
   112a0:	add	ip, pc, #0, 12
   112a4:	add	ip, ip, #24, 20	; 0x18000
   112a8:	ldr	pc, [ip, #3600]!	; 0xe10

000112ac <strlen@plt>:
   112ac:	add	ip, pc, #0, 12
   112b0:	add	ip, ip, #24, 20	; 0x18000
   112b4:	ldr	pc, [ip, #3592]!	; 0xe08

000112b8 <strchr@plt>:
   112b8:	add	ip, pc, #0, 12
   112bc:	add	ip, ip, #24, 20	; 0x18000
   112c0:	ldr	pc, [ip, #3584]!	; 0xe00

000112c4 <__errno_location@plt>:
   112c4:	add	ip, pc, #0, 12
   112c8:	add	ip, ip, #24, 20	; 0x18000
   112cc:	ldr	pc, [ip, #3576]!	; 0xdf8

000112d0 <__cxa_atexit@plt>:
   112d0:	add	ip, pc, #0, 12
   112d4:	add	ip, ip, #24, 20	; 0x18000
   112d8:	ldr	pc, [ip, #3568]!	; 0xdf0

000112dc <setvbuf@plt>:
   112dc:	add	ip, pc, #0, 12
   112e0:	add	ip, ip, #24, 20	; 0x18000
   112e4:	ldr	pc, [ip, #3560]!	; 0xde8

000112e8 <getgid@plt>:
   112e8:	add	ip, pc, #0, 12
   112ec:	add	ip, ip, #24, 20	; 0x18000
   112f0:	ldr	pc, [ip, #3552]!	; 0xde0

000112f4 <memset@plt>:
   112f4:	add	ip, pc, #0, 12
   112f8:	add	ip, ip, #24, 20	; 0x18000
   112fc:	ldr	pc, [ip, #3544]!	; 0xdd8

00011300 <__printf_chk@plt>:
   11300:	add	ip, pc, #0, 12
   11304:	add	ip, ip, #24, 20	; 0x18000
   11308:	ldr	pc, [ip, #3536]!	; 0xdd0

0001130c <fileno@plt>:
   1130c:	add	ip, pc, #0, 12
   11310:	add	ip, ip, #24, 20	; 0x18000
   11314:	ldr	pc, [ip, #3528]!	; 0xdc8

00011318 <__fprintf_chk@plt>:
   11318:	add	ip, pc, #0, 12
   1131c:	add	ip, ip, #24, 20	; 0x18000
   11320:	ldr	pc, [ip, #3520]!	; 0xdc0

00011324 <memchr@plt>:
   11324:	add	ip, pc, #0, 12
   11328:	add	ip, ip, #24, 20	; 0x18000
   1132c:	ldr	pc, [ip, #3512]!	; 0xdb8

00011330 <fclose@plt>:
   11330:	add	ip, pc, #0, 12
   11334:	add	ip, ip, #24, 20	; 0x18000
   11338:	ldr	pc, [ip, #3504]!	; 0xdb0

0001133c <fseeko64@plt>:
   1133c:	add	ip, pc, #0, 12
   11340:	add	ip, ip, #24, 20	; 0x18000
   11344:	ldr	pc, [ip, #3496]!	; 0xda8

00011348 <fcntl64@plt>:
   11348:	add	ip, pc, #0, 12
   1134c:	add	ip, ip, #24, 20	; 0x18000
   11350:	ldr	pc, [ip, #3488]!	; 0xda0

00011354 <__uflow@plt>:
   11354:	add	ip, pc, #0, 12
   11358:	add	ip, ip, #24, 20	; 0x18000
   1135c:	ldr	pc, [ip, #3480]!	; 0xd98

00011360 <setlocale@plt>:
   11360:	add	ip, pc, #0, 12
   11364:	add	ip, ip, #24, 20	; 0x18000
   11368:	ldr	pc, [ip, #3472]!	; 0xd90

0001136c <__explicit_bzero_chk@plt>:
   1136c:	add	ip, pc, #0, 12
   11370:	add	ip, ip, #24, 20	; 0x18000
   11374:	ldr	pc, [ip, #3464]!	; 0xd88

00011378 <strrchr@plt>:
   11378:	add	ip, pc, #0, 12
   1137c:	add	ip, ip, #24, 20	; 0x18000
   11380:	ldr	pc, [ip, #3456]!	; 0xd80

00011384 <nl_langinfo@plt>:
   11384:	add	ip, pc, #0, 12
   11388:	add	ip, ip, #24, 20	; 0x18000
   1138c:	ldr	pc, [ip, #3448]!	; 0xd78

00011390 <getppid@plt>:
   11390:	add	ip, pc, #0, 12
   11394:	add	ip, ip, #24, 20	; 0x18000
   11398:	ldr	pc, [ip, #3440]!	; 0xd70

0001139c <fopen64@plt>:
   1139c:	add	ip, pc, #0, 12
   113a0:	add	ip, ip, #24, 20	; 0x18000
   113a4:	ldr	pc, [ip, #3432]!	; 0xd68

000113a8 <bindtextdomain@plt>:
   113a8:	add	ip, pc, #0, 12
   113ac:	add	ip, ip, #24, 20	; 0x18000
   113b0:	ldr	pc, [ip, #3424]!	; 0xd60

000113b4 <fread_unlocked@plt>:
   113b4:	add	ip, pc, #0, 12
   113b8:	add	ip, ip, #24, 20	; 0x18000
   113bc:	ldr	pc, [ip, #3416]!	; 0xd58

000113c0 <strncmp@plt>:
   113c0:	add	ip, pc, #0, 12
   113c4:	add	ip, ip, #24, 20	; 0x18000
   113c8:	ldr	pc, [ip, #3408]!	; 0xd50

000113cc <abort@plt>:
   113cc:	add	ip, pc, #0, 12
   113d0:	add	ip, ip, #24, 20	; 0x18000
   113d4:	ldr	pc, [ip, #3400]!	; 0xd48

000113d8 <close@plt>:
   113d8:	add	ip, pc, #0, 12
   113dc:	add	ip, ip, #24, 20	; 0x18000
   113e0:	ldr	pc, [ip, #3392]!	; 0xd40

000113e4 <__assert_fail@plt>:
   113e4:	add	ip, pc, #0, 12
   113e8:	add	ip, ip, #24, 20	; 0x18000
   113ec:	ldr	pc, [ip, #3384]!	; 0xd38

000113f0 <ftello64@plt>:
   113f0:	add	ip, pc, #0, 12
   113f4:	add	ip, ip, #24, 20	; 0x18000
   113f8:	ldr	pc, [ip, #3376]!	; 0xd30

Disassembly of section .text:

00011400 <.text>:
   11400:	ldr	r3, [pc, #3344]	; 12118 <ftello64@plt+0xd28>
   11404:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11408:	sub	sp, sp, #188	; 0xbc
   1140c:	ldr	r3, [r3]
   11410:	mov	r5, r0
   11414:	ldr	r0, [r1]
   11418:	str	r3, [sp, #180]	; 0xb4
   1141c:	mov	r6, r1
   11420:	bl	129f0 <ftello64@plt+0x1600>
   11424:	ldr	r1, [pc, #3312]	; 1211c <ftello64@plt+0xd2c>
   11428:	mov	r0, #6
   1142c:	bl	11360 <setlocale@plt>
   11430:	ldr	r1, [pc, #3304]	; 12120 <ftello64@plt+0xd30>
   11434:	ldr	r0, [pc, #3304]	; 12124 <ftello64@plt+0xd34>
   11438:	mov	fp, #0
   1143c:	bl	113a8 <bindtextdomain@plt>
   11440:	ldr	r8, [pc, #3296]	; 12128 <ftello64@plt+0xd38>
   11444:	ldr	r0, [pc, #3288]	; 12124 <ftello64@plt+0xd34>
   11448:	ldr	r7, [pc, #3292]	; 1212c <ftello64@plt+0xd3c>
   1144c:	bl	111a4 <textdomain@plt>
   11450:	mov	r9, fp
   11454:	mvn	r3, #0
   11458:	ldr	r0, [pc, #3280]	; 12130 <ftello64@plt+0xd40>
   1145c:	mov	r4, r3
   11460:	str	r3, [sp, #52]	; 0x34
   11464:	bl	19024 <ftello64@plt+0x7c34>
   11468:	mov	r3, #10
   1146c:	str	fp, [sp, #44]	; 0x2c
   11470:	str	fp, [sp, #40]	; 0x28
   11474:	str	fp, [sp, #64]	; 0x40
   11478:	str	fp, [sp, #32]
   1147c:	str	r4, [sp, #48]	; 0x30
   11480:	str	r3, [sp, #28]
   11484:	mov	r4, #0
   11488:	str	r4, [sp]
   1148c:	mov	r3, r8
   11490:	mov	r2, r7
   11494:	mov	r1, r6
   11498:	mov	r0, r5
   1149c:	bl	11270 <getopt_long@plt>
   114a0:	cmn	r0, #1
   114a4:	beq	1171c <ftello64@plt+0x32c>
   114a8:	cmp	r0, #110	; 0x6e
   114ac:	beq	116a4 <ftello64@plt+0x2b4>
   114b0:	ble	114d0 <ftello64@plt+0xe0>
   114b4:	cmp	r0, #114	; 0x72
   114b8:	beq	1169c <ftello64@plt+0x2ac>
   114bc:	ble	11524 <ftello64@plt+0x134>
   114c0:	cmp	r0, #122	; 0x7a
   114c4:	bne	114f0 <ftello64@plt+0x100>
   114c8:	str	r4, [sp, #28]
   114cc:	b	11484 <ftello64@plt+0x94>
   114d0:	cmn	r0, #2
   114d4:	beq	12030 <ftello64@plt+0xc40>
   114d8:	ble	11664 <ftello64@plt+0x274>
   114dc:	cmp	r0, #101	; 0x65
   114e0:	bne	11558 <ftello64@plt+0x168>
   114e4:	mov	r3, #1
   114e8:	str	r3, [sp, #32]
   114ec:	b	11484 <ftello64@plt+0x94>
   114f0:	cmp	r0, #256	; 0x100
   114f4:	bne	12028 <ftello64@plt+0xc38>
   114f8:	ldr	r0, [sp, #44]	; 0x2c
   114fc:	ldr	r3, [pc, #3120]	; 12134 <ftello64@plt+0xd44>
   11500:	cmp	r0, #0
   11504:	ldr	sl, [r3]
   11508:	beq	1151c <ftello64@plt+0x12c>
   1150c:	mov	r1, sl
   11510:	bl	110cc <strcmp@plt>
   11514:	cmp	r0, #0
   11518:	bne	120f4 <ftello64@plt+0xd04>
   1151c:	str	sl, [sp, #44]	; 0x2c
   11520:	b	11484 <ftello64@plt+0x94>
   11524:	cmp	r0, #111	; 0x6f
   11528:	bne	12028 <ftello64@plt+0xc38>
   1152c:	ldr	r0, [sp, #40]	; 0x28
   11530:	ldr	r3, [pc, #3068]	; 12134 <ftello64@plt+0xd44>
   11534:	cmp	r0, #0
   11538:	ldr	sl, [r3]
   1153c:	beq	11550 <ftello64@plt+0x160>
   11540:	mov	r1, sl
   11544:	bl	110cc <strcmp@plt>
   11548:	cmp	r0, #0
   1154c:	bne	1210c <ftello64@plt+0xd1c>
   11550:	str	sl, [sp, #40]	; 0x28
   11554:	b	11484 <ftello64@plt+0x94>
   11558:	cmp	r0, #105	; 0x69
   1155c:	bne	12028 <ftello64@plt+0xc38>
   11560:	ldr	r3, [pc, #3020]	; 12134 <ftello64@plt+0xd44>
   11564:	mov	r1, #45	; 0x2d
   11568:	ldr	r3, [r3]
   1156c:	mov	r0, r3
   11570:	str	r3, [sp, #48]	; 0x30
   11574:	bl	112b8 <strchr@plt>
   11578:	cmp	r9, #0
   1157c:	clz	sl, r0
   11580:	lsr	sl, sl, #5
   11584:	bne	12100 <ftello64@plt+0xd10>
   11588:	cmp	r0, #0
   1158c:	beq	119dc <ftello64@plt+0x5ec>
   11590:	ldr	r3, [pc, #2972]	; 12134 <ftello64@plt+0xd44>
   11594:	strb	r9, [r0]
   11598:	str	r0, [sp, #64]	; 0x40
   1159c:	ldr	r3, [r3]
   115a0:	mov	r2, #5
   115a4:	ldr	r1, [pc, #2956]	; 12138 <ftello64@plt+0xd48>
   115a8:	mov	r0, r9
   115ac:	str	r3, [sp, #48]	; 0x30
   115b0:	bl	11174 <dcgettext@plt>
   115b4:	ldr	r3, [sp, #64]	; 0x40
   115b8:	mvn	r2, #0
   115bc:	mov	r4, r3
   115c0:	ldr	r3, [pc, #2900]	; 1211c <ftello64@plt+0xd2c>
   115c4:	str	r9, [sp, #16]
   115c8:	str	r3, [sp, #8]
   115cc:	mov	r3, #0
   115d0:	strd	r2, [sp]
   115d4:	mov	r2, #0
   115d8:	mov	r3, #0
   115dc:	str	r0, [sp, #12]
   115e0:	ldr	r0, [sp, #48]	; 0x30
   115e4:	bl	16604 <ftello64@plt+0x5214>
   115e8:	mov	r3, #45	; 0x2d
   115ec:	strb	r3, [r4], #1
   115f0:	mov	r2, #5
   115f4:	ldr	r1, [pc, #2876]	; 12138 <ftello64@plt+0xd48>
   115f8:	str	r0, [sp, #48]	; 0x30
   115fc:	mov	r0, r9
   11600:	bl	11174 <dcgettext@plt>
   11604:	ldr	r3, [pc, #2832]	; 1211c <ftello64@plt+0xd2c>
   11608:	mvn	r2, #0
   1160c:	str	r3, [sp, #8]
   11610:	mov	r3, #0
   11614:	str	r9, [sp, #16]
   11618:	strd	r2, [sp]
   1161c:	mov	r2, #0
   11620:	mov	r3, #0
   11624:	str	r0, [sp, #12]
   11628:	mov	r0, r4
   1162c:	bl	16604 <ftello64@plt+0x5214>
   11630:	ldr	r1, [sp, #48]	; 0x30
   11634:	mov	r2, r0
   11638:	sub	r3, r2, r1
   1163c:	cmn	r3, #1
   11640:	movne	r3, #0
   11644:	moveq	r3, #1
   11648:	cmp	r1, r2
   1164c:	eorhi	r3, r3, #1
   11650:	orrs	r3, sl, r3
   11654:	str	r0, [sp, #64]	; 0x40
   11658:	bne	11a14 <ftello64@plt+0x624>
   1165c:	mov	r9, #1
   11660:	b	11484 <ftello64@plt+0x94>
   11664:	cmn	r0, #3
   11668:	bne	12028 <ftello64@plt+0xc38>
   1166c:	ldr	r1, [pc, #2760]	; 1213c <ftello64@plt+0xd4c>
   11670:	ldr	r3, [pc, #2760]	; 12140 <ftello64@plt+0xd50>
   11674:	ldr	r2, [pc, #2760]	; 12144 <ftello64@plt+0xd54>
   11678:	str	r4, [sp, #4]
   1167c:	ldr	r0, [r1]
   11680:	ldr	r3, [r3]
   11684:	ldr	r1, [pc, #2748]	; 12148 <ftello64@plt+0xd58>
   11688:	str	r2, [sp]
   1168c:	ldr	r2, [pc, #2744]	; 1214c <ftello64@plt+0xd5c>
   11690:	bl	16128 <ftello64@plt+0x4d38>
   11694:	mov	r0, r4
   11698:	bl	11294 <exit@plt>
   1169c:	mov	fp, #1
   116a0:	b	11484 <ftello64@plt+0x94>
   116a4:	ldr	r0, [pc, #2696]	; 12134 <ftello64@plt+0xd44>
   116a8:	str	r4, [sp]
   116ac:	add	r3, sp, #72	; 0x48
   116b0:	mov	r2, #10
   116b4:	mov	r1, r4
   116b8:	ldr	r0, [r0]
   116bc:	bl	1660c <ftello64@plt+0x521c>
   116c0:	cmp	r0, #0
   116c4:	bne	116e0 <ftello64@plt+0x2f0>
   116c8:	ldr	r3, [sp, #72]	; 0x48
   116cc:	ldr	r2, [sp, #52]	; 0x34
   116d0:	cmp	r2, r3
   116d4:	movcc	r3, r2
   116d8:	str	r3, [sp, #52]	; 0x34
   116dc:	b	11484 <ftello64@plt+0x94>
   116e0:	cmp	r0, #1
   116e4:	beq	11484 <ftello64@plt+0x94>
   116e8:	mov	r2, #5
   116ec:	ldr	r1, [pc, #2652]	; 12150 <ftello64@plt+0xd60>
   116f0:	mov	r0, r4
   116f4:	bl	11174 <dcgettext@plt>
   116f8:	ldr	r3, [pc, #2612]	; 12134 <ftello64@plt+0xd44>
   116fc:	mov	r5, r0
   11700:	ldr	r0, [r3]
   11704:	bl	14c54 <ftello64@plt+0x3864>
   11708:	mov	r2, r5
   1170c:	mov	r1, r4
   11710:	mov	r3, r0
   11714:	mov	r0, #1
   11718:	bl	1121c <error@plt>
   1171c:	ldr	r3, [pc, #2608]	; 12154 <ftello64@plt+0xd64>
   11720:	ldr	r2, [sp, #32]
   11724:	ldr	sl, [r3]
   11728:	ands	r8, r2, r9
   1172c:	sub	r5, r5, sl
   11730:	add	r7, r6, sl, lsl #2
   11734:	bne	12008 <ftello64@plt+0xc18>
   11738:	cmp	r9, #0
   1173c:	beq	117a8 <ftello64@plt+0x3b8>
   11740:	cmp	r5, #0
   11744:	bgt	120dc <ftello64@plt+0xcec>
   11748:	ldr	r3, [sp, #64]	; 0x40
   1174c:	mov	r7, r8
   11750:	add	r4, r3, #1
   11754:	ldr	r3, [sp, #48]	; 0x30
   11758:	sub	r4, r4, r3
   1175c:	cmp	fp, #0
   11760:	beq	11904 <ftello64@plt+0x514>
   11764:	mvn	r1, #0
   11768:	ldr	r0, [sp, #44]	; 0x2c
   1176c:	bl	14c94 <ftello64@plt+0x38a4>
   11770:	subs	r3, r0, #0
   11774:	str	r3, [sp, #56]	; 0x38
   11778:	bne	11ac0 <ftello64@plt+0x6d0>
   1177c:	bl	112c4 <__errno_location@plt>
   11780:	ldr	r2, [sp, #44]	; 0x2c
   11784:	ldr	r4, [r0]
   11788:	mov	r1, #3
   1178c:	mov	r0, #0
   11790:	bl	14a88 <ftello64@plt+0x3698>
   11794:	mov	r1, r4
   11798:	ldr	r2, [pc, #2488]	; 12158 <ftello64@plt+0xd68>
   1179c:	mov	r3, r0
   117a0:	mov	r0, #1
   117a4:	bl	1121c <error@plt>
   117a8:	ldr	r3, [sp, #32]
   117ac:	eor	r3, r3, #1
   117b0:	cmp	r5, #1
   117b4:	movle	r3, #0
   117b8:	andgt	r3, r3, #1
   117bc:	cmp	r3, #0
   117c0:	bne	12074 <ftello64@plt+0xc84>
   117c4:	ldr	r3, [sp, #32]
   117c8:	cmp	r3, #0
   117cc:	bne	11a54 <ftello64@plt+0x664>
   117d0:	ldr	r3, [pc, #2436]	; 1215c <ftello64@plt+0xd6c>
   117d4:	cmp	r5, #1
   117d8:	ldr	r7, [r3]
   117dc:	bne	11d64 <ftello64@plt+0x974>
   117e0:	ldr	r4, [r6, sl, lsl #2]
   117e4:	ldr	r1, [pc, #2420]	; 12160 <ftello64@plt+0xd70>
   117e8:	mov	r0, r4
   117ec:	bl	110cc <strcmp@plt>
   117f0:	cmp	r0, #0
   117f4:	beq	11d64 <ftello64@plt+0x974>
   117f8:	ldr	r3, [sp, #52]	; 0x34
   117fc:	cmp	r3, #0
   11800:	bne	11fa4 <ftello64@plt+0xbb4>
   11804:	mov	r0, r7
   11808:	mov	r1, #2
   1180c:	bl	126dc <ftello64@plt+0x12ec>
   11810:	cmp	fp, #0
   11814:	bne	11fe4 <ftello64@plt+0xbf4>
   11818:	mvn	r1, #0
   1181c:	ldr	r0, [sp, #44]	; 0x2c
   11820:	bl	14c94 <ftello64@plt+0x38a4>
   11824:	subs	r3, r0, #0
   11828:	str	r3, [sp, #56]	; 0x38
   1182c:	beq	1177c <ftello64@plt+0x38c>
   11830:	ldr	r8, [sp, #52]	; 0x34
   11834:	ldr	r3, [pc, #2336]	; 1215c <ftello64@plt+0xd6c>
   11838:	cmp	r8, #1024	; 0x400
   1183c:	movcc	r4, r8
   11840:	movcs	r4, #1024	; 0x400
   11844:	ldr	sl, [r3]
   11848:	mov	r0, r4
   1184c:	mov	r3, #0
   11850:	mov	r1, #12
   11854:	str	r3, [sp, #44]	; 0x2c
   11858:	bl	16404 <ftello64@plt+0x5014>
   1185c:	mov	r6, #0
   11860:	mov	r2, r8
   11864:	mov	r3, #0
   11868:	mov	r7, #0
   1186c:	mov	r8, #12
   11870:	strd	r2, [sp, #32]
   11874:	mov	r5, r0
   11878:	ldrd	r2, [sp, #32]
   1187c:	cmp	r7, r3
   11880:	cmpeq	r6, r2
   11884:	bcs	11be0 <ftello64@plt+0x7f0>
   11888:	ldr	r2, [sp, #28]
   1188c:	mov	r1, sl
   11890:	mla	r0, r8, r6, r5
   11894:	bl	128ec <ftello64@plt+0x14fc>
   11898:	subs	r3, r0, #0
   1189c:	str	r3, [sp, #44]	; 0x2c
   118a0:	beq	11c84 <ftello64@plt+0x894>
   118a4:	adds	r6, r6, #1
   118a8:	adc	r7, r7, #0
   118ac:	mov	r3, #0
   118b0:	cmp	r7, r3
   118b4:	cmpeq	r6, r4
   118b8:	bcc	11878 <ftello64@plt+0x488>
   118bc:	add	r4, r4, #1024	; 0x400
   118c0:	umull	r2, r3, r4, r8
   118c4:	adds	r1, r3, #0
   118c8:	movne	r1, #1
   118cc:	cmp	r2, #0
   118d0:	blt	12038 <ftello64@plt+0xc48>
   118d4:	cmp	r1, #0
   118d8:	str	r1, [sp, #52]	; 0x34
   118dc:	bne	12038 <ftello64@plt+0xc48>
   118e0:	mul	r1, r8, r4
   118e4:	mov	r0, r5
   118e8:	bl	16288 <ftello64@plt+0x4e98>
   118ec:	ldr	r1, [sp, #52]	; 0x34
   118f0:	mov	r2, #12288	; 0x3000
   118f4:	mov	r5, r0
   118f8:	mla	r0, r8, r6, r0
   118fc:	bl	112f4 <memset@plt>
   11900:	b	11878 <ftello64@plt+0x488>
   11904:	ldr	r3, [sp, #52]	; 0x34
   11908:	mov	r1, r4
   1190c:	cmp	r3, r4
   11910:	movcs	r3, r4
   11914:	mov	r0, r3
   11918:	str	r3, [sp, #52]	; 0x34
   1191c:	bl	14f30 <ftello64@plt+0x3b40>
   11920:	mov	r1, r0
   11924:	ldr	r0, [sp, #44]	; 0x2c
   11928:	bl	14c94 <ftello64@plt+0x38a4>
   1192c:	subs	r3, r0, #0
   11930:	str	r3, [sp, #56]	; 0x38
   11934:	beq	1177c <ftello64@plt+0x38c>
   11938:	ldr	r3, [sp, #32]
   1193c:	orrs	r8, r3, r9
   11940:	beq	11ba0 <ftello64@plt+0x7b0>
   11944:	mov	r2, r4
   11948:	ldr	r1, [sp, #52]	; 0x34
   1194c:	bl	14f5c <ftello64@plt+0x3b6c>
   11950:	ldr	r3, [sp, #40]	; 0x28
   11954:	cmp	r3, #0
   11958:	mov	r6, r0
   1195c:	beq	1197c <ftello64@plt+0x58c>
   11960:	ldr	r3, [pc, #2004]	; 1213c <ftello64@plt+0xd4c>
   11964:	ldr	r1, [pc, #2040]	; 12164 <ftello64@plt+0xd74>
   11968:	ldr	r0, [sp, #40]	; 0x28
   1196c:	ldr	r2, [r3]
   11970:	bl	12768 <ftello64@plt+0x1378>
   11974:	cmp	r0, #0
   11978:	beq	11ee4 <ftello64@plt+0xaf4>
   1197c:	cmp	r9, #0
   11980:	bne	11ef0 <ftello64@plt+0xb00>
   11984:	ldr	r8, [pc, #1968]	; 1213c <ftello64@plt+0xd4c>
   11988:	ldr	r5, [sp, #52]	; 0x34
   1198c:	b	11994 <ftello64@plt+0x5a4>
   11990:	add	r9, r9, #1
   11994:	cmp	r5, r9
   11998:	beq	11b80 <ftello64@plt+0x790>
   1199c:	ldr	r2, [r6, r9, lsl #2]
   119a0:	ldr	r3, [r8]
   119a4:	mov	r1, #1
   119a8:	add	r0, r7, r2, lsl #2
   119ac:	ldr	r2, [r7, r2, lsl #2]
   119b0:	ldr	r4, [r0, #4]
   119b4:	mov	r0, r2
   119b8:	sub	r4, r4, r2
   119bc:	mov	r2, r4
   119c0:	bl	11150 <fwrite_unlocked@plt>
   119c4:	cmp	r4, r0
   119c8:	beq	11990 <ftello64@plt+0x5a0>
   119cc:	bl	112c4 <__errno_location@plt>
   119d0:	mov	r2, #5
   119d4:	ldr	r1, [pc, #1932]	; 12168 <ftello64@plt+0xd78>
   119d8:	b	11bc4 <ftello64@plt+0x7d4>
   119dc:	mov	r2, #5
   119e0:	ldr	r1, [pc, #1872]	; 12138 <ftello64@plt+0xd48>
   119e4:	bl	11174 <dcgettext@plt>
   119e8:	mvn	r2, #0
   119ec:	mov	r3, #0
   119f0:	ldr	r1, [pc, #1828]	; 1211c <ftello64@plt+0xd2c>
   119f4:	strd	r2, [sp]
   119f8:	str	r9, [sp, #16]
   119fc:	str	r1, [sp, #8]
   11a00:	mov	r2, #0
   11a04:	mov	r3, #0
   11a08:	str	r0, [sp, #12]
   11a0c:	ldr	r0, [sp, #48]	; 0x30
   11a10:	bl	16604 <ftello64@plt+0x5214>
   11a14:	bl	112c4 <__errno_location@plt>
   11a18:	mov	r2, #5
   11a1c:	ldr	r1, [pc, #1812]	; 12138 <ftello64@plt+0xd48>
   11a20:	ldr	r5, [r0]
   11a24:	mov	r0, #0
   11a28:	bl	11174 <dcgettext@plt>
   11a2c:	ldr	r3, [pc, #1792]	; 12134 <ftello64@plt+0xd44>
   11a30:	mov	r4, r0
   11a34:	ldr	r0, [r3]
   11a38:	bl	14c54 <ftello64@plt+0x3864>
   11a3c:	mov	r1, r5
   11a40:	mov	r3, r4
   11a44:	ldr	r2, [pc, #1824]	; 1216c <ftello64@plt+0xd7c>
   11a48:	str	r0, [sp]
   11a4c:	mov	r0, #1
   11a50:	bl	1121c <error@plt>
   11a54:	mov	r4, r5
   11a58:	mov	r8, r5
   11a5c:	mov	r6, r9
   11a60:	b	11a74 <ftello64@plt+0x684>
   11a64:	ldr	r0, [r7, r6, lsl #2]
   11a68:	bl	112ac <strlen@plt>
   11a6c:	add	r6, r6, #1
   11a70:	add	r8, r8, r0
   11a74:	cmp	r5, r6
   11a78:	bgt	11a64 <ftello64@plt+0x674>
   11a7c:	mov	r0, r8
   11a80:	bl	1622c <ftello64@plt+0x4e3c>
   11a84:	mov	r6, #0
   11a88:	ldr	sl, [sp, #28]
   11a8c:	mov	r8, r0
   11a90:	b	11ab0 <ftello64@plt+0x6c0>
   11a94:	ldr	r1, [r7, r6, lsl #2]
   11a98:	mov	r0, r8
   11a9c:	bl	11168 <stpcpy@plt>
   11aa0:	str	r8, [r7, r6, lsl #2]
   11aa4:	add	r6, r6, #1
   11aa8:	mov	r8, r0
   11aac:	strb	sl, [r8], #1
   11ab0:	cmp	r5, r6
   11ab4:	bgt	11a94 <ftello64@plt+0x6a4>
   11ab8:	str	r8, [r7, r5, lsl #2]
   11abc:	b	1175c <ftello64@plt+0x36c>
   11ac0:	ldr	r3, [sp, #32]
   11ac4:	orrs	r3, r3, r9
   11ac8:	beq	12040 <ftello64@plt+0xc50>
   11acc:	ldr	r3, [sp, #40]	; 0x28
   11ad0:	cmp	r3, #0
   11ad4:	beq	11af4 <ftello64@plt+0x704>
   11ad8:	ldr	r5, [pc, #1628]	; 1213c <ftello64@plt+0xd4c>
   11adc:	ldr	r1, [pc, #1664]	; 12164 <ftello64@plt+0xd74>
   11ae0:	ldr	r0, [sp, #40]	; 0x28
   11ae4:	ldr	r2, [r5]
   11ae8:	bl	12768 <ftello64@plt+0x1378>
   11aec:	cmp	r0, #0
   11af0:	beq	11ee4 <ftello64@plt+0xaf4>
   11af4:	ldr	r3, [sp, #52]	; 0x34
   11af8:	cmp	r3, #0
   11afc:	beq	11b80 <ftello64@plt+0x790>
   11b00:	cmp	r4, #0
   11b04:	moveq	r2, #5
   11b08:	ldreq	r1, [pc, #1632]	; 12170 <ftello64@plt+0xd80>
   11b0c:	beq	11bc8 <ftello64@plt+0x7d8>
   11b10:	cmp	r9, #0
   11b14:	beq	11f38 <ftello64@plt+0xb48>
   11b18:	ldr	r3, [sp, #64]	; 0x40
   11b1c:	ldr	r9, [sp, #48]	; 0x30
   11b20:	add	r5, r3, #1
   11b24:	sub	r5, r5, r9
   11b28:	subs	r5, r5, #1
   11b2c:	mov	r6, #0
   11b30:	ldr	r7, [pc, #1596]	; 12174 <ftello64@plt+0xd84>
   11b34:	ldr	r8, [sp, #28]
   11b38:	ldr	sl, [sp, #56]	; 0x38
   11b3c:	ldr	fp, [sp, #52]	; 0x34
   11b40:	sbc	r6, r6, #0
   11b44:	mov	r4, #0
   11b48:	mov	r2, r5
   11b4c:	mov	r3, r6
   11b50:	mov	r0, sl
   11b54:	bl	14cd4 <ftello64@plt+0x38e4>
   11b58:	mov	r3, r8
   11b5c:	mov	r1, r7
   11b60:	add	r2, r9, r0
   11b64:	mov	r0, #1
   11b68:	bl	11300 <__printf_chk@plt>
   11b6c:	cmp	r0, #0
   11b70:	blt	119cc <ftello64@plt+0x5dc>
   11b74:	add	r4, r4, #1
   11b78:	cmp	r4, fp
   11b7c:	bne	11b48 <ftello64@plt+0x758>
   11b80:	ldr	r3, [pc, #1424]	; 12118 <ftello64@plt+0xd28>
   11b84:	ldr	r2, [sp, #180]	; 0xb4
   11b88:	mov	r0, #0
   11b8c:	ldr	r3, [r3]
   11b90:	cmp	r2, r3
   11b94:	bne	1203c <ftello64@plt+0xc4c>
   11b98:	add	sp, sp, #188	; 0xbc
   11b9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ba0:	ldr	r3, [pc, #1460]	; 1215c <ftello64@plt+0xd6c>
   11ba4:	ldr	r0, [r3]
   11ba8:	bl	17660 <ftello64@plt+0x6270>
   11bac:	cmp	r0, #0
   11bb0:	moveq	r5, fp
   11bb4:	beq	11cd8 <ftello64@plt+0x8e8>
   11bb8:	bl	112c4 <__errno_location@plt>
   11bbc:	ldr	r1, [pc, #1460]	; 12178 <ftello64@plt+0xd88>
   11bc0:	mov	r2, #5
   11bc4:	ldr	r4, [r0]
   11bc8:	mov	r0, #0
   11bcc:	bl	11174 <dcgettext@plt>
   11bd0:	mov	r1, r4
   11bd4:	mov	r2, r0
   11bd8:	mov	r0, #1
   11bdc:	bl	1121c <error@plt>
   11be0:	ldr	r3, [sp, #44]	; 0x2c
   11be4:	cmp	r3, #0
   11be8:	beq	11c84 <ftello64@plt+0x894>
   11bec:	add	r3, sp, #72	; 0x48
   11bf0:	mov	r0, r3
   11bf4:	str	r3, [sp, #68]	; 0x44
   11bf8:	bl	128d8 <ftello64@plt+0x14e8>
   11bfc:	str	r9, [sp, #44]	; 0x2c
   11c00:	str	fp, [sp, #52]	; 0x34
   11c04:	ldr	r9, [sp, #28]
   11c08:	mov	fp, r5
   11c0c:	ldr	r5, [sp, #56]	; 0x38
   11c10:	b	11c24 <ftello64@plt+0x834>
   11c14:	orrs	r3, r6, r7
   11c18:	beq	11ff0 <ftello64@plt+0xc00>
   11c1c:	mov	r6, r4
   11c20:	mov	r7, r8
   11c24:	adds	r4, r6, #1
   11c28:	mov	r2, r6
   11c2c:	mov	r3, r7
   11c30:	mov	r0, r5
   11c34:	adc	r8, r7, #0
   11c38:	bl	14cd4 <ftello64@plt+0x38e4>
   11c3c:	ldrd	r2, [sp, #32]
   11c40:	cmp	r3, r1
   11c44:	cmpeq	r2, r0
   11c48:	movhi	r3, #12
   11c4c:	ldrls	r0, [sp, #68]	; 0x44
   11c50:	mlahi	r0, r3, r0, fp
   11c54:	mov	r2, r9
   11c58:	mov	r1, sl
   11c5c:	bl	128ec <ftello64@plt+0x14fc>
   11c60:	cmp	r0, #0
   11c64:	bne	11c14 <ftello64@plt+0x824>
   11c68:	orrs	r3, r6, r7
   11c6c:	mov	r5, fp
   11c70:	ldr	r9, [sp, #44]	; 0x2c
   11c74:	ldr	fp, [sp, #52]	; 0x34
   11c78:	beq	12058 <ftello64@plt+0xc68>
   11c7c:	ldr	r0, [sp, #68]	; 0x44
   11c80:	bl	129e8 <ftello64@plt+0x15f8>
   11c84:	ldr	r3, [sl]
   11c88:	tst	r3, #32
   11c8c:	bne	11bb8 <ftello64@plt+0x7c8>
   11c90:	ldrd	r2, [sp, #32]
   11c94:	cmp	r3, r7
   11c98:	cmpeq	r2, r6
   11c9c:	movhi	r2, r6
   11ca0:	movhi	r3, r7
   11ca4:	strd	r2, [sp, #32]
   11ca8:	ldr	r3, [pc, #1196]	; 1215c <ftello64@plt+0xd6c>
   11cac:	ldr	r0, [r3]
   11cb0:	bl	17660 <ftello64@plt+0x6270>
   11cb4:	ldrd	r2, [sp, #32]
   11cb8:	str	r2, [sp, #52]	; 0x34
   11cbc:	subs	r7, r0, #0
   11cc0:	bne	11bb8 <ftello64@plt+0x7c8>
   11cc4:	cmp	fp, #0
   11cc8:	mov	r4, r2
   11ccc:	bne	11acc <ftello64@plt+0x6dc>
   11cd0:	mov	r7, fp
   11cd4:	mov	r8, #1
   11cd8:	ldr	r0, [sp, #56]	; 0x38
   11cdc:	mov	r2, r4
   11ce0:	ldr	r1, [sp, #52]	; 0x34
   11ce4:	bl	14f5c <ftello64@plt+0x3b6c>
   11ce8:	ldr	r3, [sp, #40]	; 0x28
   11cec:	cmp	r3, #0
   11cf0:	mov	r6, r0
   11cf4:	beq	11d14 <ftello64@plt+0x924>
   11cf8:	ldr	r3, [pc, #1084]	; 1213c <ftello64@plt+0xd4c>
   11cfc:	ldr	r1, [pc, #1120]	; 12164 <ftello64@plt+0xd74>
   11d00:	ldr	r0, [sp, #40]	; 0x28
   11d04:	ldr	r2, [r3]
   11d08:	bl	12768 <ftello64@plt+0x1378>
   11d0c:	cmp	r0, #0
   11d10:	beq	11ee4 <ftello64@plt+0xaf4>
   11d14:	cmp	r8, #0
   11d18:	movne	r8, #0
   11d1c:	ldrne	sl, [pc, #1048]	; 1213c <ftello64@plt+0xd4c>
   11d20:	movne	r9, #12
   11d24:	bne	11d58 <ftello64@plt+0x968>
   11d28:	b	1197c <ftello64@plt+0x58c>
   11d2c:	ldr	r7, [r6, r8, lsl #2]
   11d30:	ldr	r3, [sl]
   11d34:	mov	r1, #1
   11d38:	mla	r7, r9, r7, r5
   11d3c:	ldr	r2, [r7, #4]
   11d40:	ldr	r0, [r7, #8]
   11d44:	bl	11150 <fwrite_unlocked@plt>
   11d48:	ldr	r3, [r7, #4]
   11d4c:	cmp	r0, r3
   11d50:	bne	119cc <ftello64@plt+0x5dc>
   11d54:	add	r8, r8, #1
   11d58:	cmp	r8, r4
   11d5c:	bne	11d2c <ftello64@plt+0x93c>
   11d60:	b	11b80 <ftello64@plt+0x790>
   11d64:	mov	r0, r7
   11d68:	mov	r1, #2
   11d6c:	bl	126dc <ftello64@plt+0x12ec>
   11d70:	ldr	r2, [sp, #52]	; 0x34
   11d74:	eor	r3, fp, #1
   11d78:	adds	r2, r2, #1
   11d7c:	movne	r2, #1
   11d80:	tst	r2, r3
   11d84:	beq	11fe4 <ftello64@plt+0xbf4>
   11d88:	ldr	r3, [sp, #52]	; 0x34
   11d8c:	cmp	r3, #0
   11d90:	beq	11818 <ftello64@plt+0x428>
   11d94:	add	r3, sp, #72	; 0x48
   11d98:	mov	r2, r3
   11d9c:	mov	r1, #0
   11da0:	mov	r0, #3
   11da4:	str	r3, [sp, #68]	; 0x44
   11da8:	bl	111bc <__fxstat64@plt>
   11dac:	cmp	r0, #0
   11db0:	bne	11818 <ftello64@plt+0x428>
   11db4:	ldr	r3, [sp, #88]	; 0x58
   11db8:	and	r3, r3, #53248	; 0xd000
   11dbc:	cmp	r3, #32768	; 0x8000
   11dc0:	bne	11818 <ftello64@plt+0x428>
   11dc4:	mov	r3, #1
   11dc8:	str	r3, [sp]
   11dcc:	mov	r2, #0
   11dd0:	mov	r3, #0
   11dd4:	ldrd	r4, [sp, #120]	; 0x78
   11dd8:	bl	111d4 <lseek64@plt>
   11ddc:	cmp	r0, #0
   11de0:	sbcs	r3, r1, #0
   11de4:	blt	11818 <ftello64@plt+0x428>
   11de8:	subs	r3, r4, r0
   11dec:	str	r3, [sp, #56]	; 0x38
   11df0:	sbc	r3, r5, r1
   11df4:	str	r3, [sp, #60]	; 0x3c
   11df8:	ldrd	r0, [sp, #56]	; 0x38
   11dfc:	mov	r2, #8388608	; 0x800000
   11e00:	mov	r3, #0
   11e04:	cmp	r2, r0
   11e08:	sbcs	r3, r3, r1
   11e0c:	blt	11818 <ftello64@plt+0x428>
   11e10:	ldr	r3, [pc, #836]	; 1215c <ftello64@plt+0xd6c>
   11e14:	ldr	r1, [sp, #68]	; 0x44
   11e18:	ldr	r0, [r3]
   11e1c:	bl	15a88 <ftello64@plt+0x4698>
   11e20:	subs	r5, r0, #0
   11e24:	beq	11bb8 <ftello64@plt+0x7c8>
   11e28:	ldr	r6, [sp, #72]	; 0x48
   11e2c:	cmp	r6, #0
   11e30:	beq	11e54 <ftello64@plt+0xa64>
   11e34:	add	r3, r5, r6
   11e38:	ldr	r2, [sp, #28]
   11e3c:	ldrb	r3, [r3, #-1]
   11e40:	cmp	r3, r2
   11e44:	addne	r3, r6, #1
   11e48:	strne	r3, [sp, #72]	; 0x48
   11e4c:	strbne	r2, [r5, r6]
   11e50:	ldrne	r6, [sp, #72]	; 0x48
   11e54:	add	r6, r5, r6
   11e58:	mov	r0, r5
   11e5c:	mov	r4, #0
   11e60:	ldr	r8, [sp, #28]
   11e64:	b	11e7c <ftello64@plt+0xa8c>
   11e68:	sub	r2, r6, r0
   11e6c:	mov	r1, r8
   11e70:	bl	11324 <memchr@plt>
   11e74:	mov	r4, r7
   11e78:	add	r0, r0, #1
   11e7c:	cmp	r6, r0
   11e80:	add	r7, r4, #1
   11e84:	bhi	11e68 <ftello64@plt+0xa78>
   11e88:	lsrs	r3, r7, #30
   11e8c:	movne	r3, #1
   11e90:	moveq	r3, #0
   11e94:	lsls	r0, r7, #2
   11e98:	bmi	12038 <ftello64@plt+0xc48>
   11e9c:	cmp	r3, #0
   11ea0:	bne	12038 <ftello64@plt+0xc48>
   11ea4:	bl	1622c <ftello64@plt+0x4e3c>
   11ea8:	str	r5, [r0]
   11eac:	mov	r7, r0
   11eb0:	mov	sl, r0
   11eb4:	add	r8, r0, r4, lsl #2
   11eb8:	mov	r0, r5
   11ebc:	ldr	r5, [sp, #28]
   11ec0:	b	11ed8 <ftello64@plt+0xae8>
   11ec4:	sub	r2, r6, r0
   11ec8:	mov	r1, r5
   11ecc:	bl	11324 <memchr@plt>
   11ed0:	add	r0, r0, #1
   11ed4:	str	r0, [sl, #4]!
   11ed8:	cmp	sl, r8
   11edc:	bne	11ec4 <ftello64@plt+0xad4>
   11ee0:	b	1175c <ftello64@plt+0x36c>
   11ee4:	bl	112c4 <__errno_location@plt>
   11ee8:	ldr	r2, [sp, #40]	; 0x28
   11eec:	b	11784 <ftello64@plt+0x394>
   11ef0:	ldr	r5, [pc, #636]	; 12174 <ftello64@plt+0xd84>
   11ef4:	mov	r4, #0
   11ef8:	ldr	r8, [sp, #28]
   11efc:	ldr	r9, [sp, #48]	; 0x30
   11f00:	ldr	r7, [sp, #52]	; 0x34
   11f04:	b	11f2c <ftello64@plt+0xb3c>
   11f08:	ldr	r2, [r6, r4, lsl #2]
   11f0c:	mov	r3, r8
   11f10:	add	r2, r9, r2
   11f14:	mov	r1, r5
   11f18:	mov	r0, #1
   11f1c:	bl	11300 <__printf_chk@plt>
   11f20:	cmp	r0, #0
   11f24:	blt	119cc <ftello64@plt+0x5dc>
   11f28:	add	r4, r4, #1
   11f2c:	cmp	r7, r4
   11f30:	bne	11f08 <ftello64@plt+0xb18>
   11f34:	b	11b80 <ftello64@plt+0x790>
   11f38:	subs	r8, r4, #1
   11f3c:	mov	r3, #0
   11f40:	mov	r6, r9
   11f44:	ldr	r5, [pc, #496]	; 1213c <ftello64@plt+0xd4c>
   11f48:	sbc	r9, r3, #0
   11f4c:	ldr	sl, [sp, #56]	; 0x38
   11f50:	ldr	fp, [sp, #52]	; 0x34
   11f54:	b	11f64 <ftello64@plt+0xb74>
   11f58:	add	r6, r6, #1
   11f5c:	cmp	r6, fp
   11f60:	beq	11b80 <ftello64@plt+0x790>
   11f64:	mov	r2, r8
   11f68:	mov	r3, r9
   11f6c:	mov	r0, sl
   11f70:	bl	14cd4 <ftello64@plt+0x38e4>
   11f74:	ldr	r3, [r5]
   11f78:	add	r1, r7, r0, lsl #2
   11f7c:	ldr	r2, [r7, r0, lsl #2]
   11f80:	ldr	r4, [r1, #4]
   11f84:	mov	r0, r2
   11f88:	sub	r4, r4, r2
   11f8c:	mov	r2, r4
   11f90:	mov	r1, #1
   11f94:	bl	11150 <fwrite_unlocked@plt>
   11f98:	cmp	r4, r0
   11f9c:	beq	11f58 <ftello64@plt+0xb68>
   11fa0:	b	119cc <ftello64@plt+0x5dc>
   11fa4:	mov	r2, r7
   11fa8:	mov	r0, r4
   11fac:	ldr	r1, [pc, #456]	; 1217c <ftello64@plt+0xd8c>
   11fb0:	bl	12768 <ftello64@plt+0x1378>
   11fb4:	cmp	r0, #0
   11fb8:	beq	120b0 <ftello64@plt+0xcc0>
   11fbc:	ldr	r3, [pc, #408]	; 1215c <ftello64@plt+0xd6c>
   11fc0:	mov	r1, #2
   11fc4:	ldr	r0, [r3]
   11fc8:	bl	126dc <ftello64@plt+0x12ec>
   11fcc:	ldr	r2, [sp, #52]	; 0x34
   11fd0:	eor	r3, fp, #1
   11fd4:	adds	r2, r2, #1
   11fd8:	movne	r2, #1
   11fdc:	tst	r2, r3
   11fe0:	bne	11d94 <ftello64@plt+0x9a4>
   11fe4:	add	r3, sp, #72	; 0x48
   11fe8:	str	r3, [sp, #68]	; 0x44
   11fec:	b	11e10 <ftello64@plt+0xa20>
   11ff0:	mov	r5, fp
   11ff4:	ldr	r9, [sp, #44]	; 0x2c
   11ff8:	ldr	fp, [sp, #52]	; 0x34
   11ffc:	mov	r6, #1
   12000:	mov	r7, #0
   12004:	b	11c7c <ftello64@plt+0x88c>
   12008:	mov	r2, #5
   1200c:	ldr	r1, [pc, #364]	; 12180 <ftello64@plt+0xd90>
   12010:	mov	r0, r4
   12014:	bl	11174 <dcgettext@plt>
   12018:	mov	r1, r4
   1201c:	mov	r2, r0
   12020:	mov	r0, r4
   12024:	bl	1121c <error@plt>
   12028:	mov	r0, #1
   1202c:	bl	12288 <ftello64@plt+0xe98>
   12030:	mov	r0, r4
   12034:	bl	12288 <ftello64@plt+0xe98>
   12038:	bl	16474 <ftello64@plt+0x5084>
   1203c:	bl	11180 <__stack_chk_fail@plt>
   12040:	ldr	r3, [pc, #276]	; 1215c <ftello64@plt+0xd6c>
   12044:	ldr	r0, [r3]
   12048:	bl	17660 <ftello64@plt+0x6270>
   1204c:	cmp	r0, #0
   12050:	beq	11acc <ftello64@plt+0x6dc>
   12054:	b	11bb8 <ftello64@plt+0x7c8>
   12058:	mov	r2, #5
   1205c:	ldr	r1, [pc, #288]	; 12184 <ftello64@plt+0xd94>
   12060:	bl	11174 <dcgettext@plt>
   12064:	mov	r1, #75	; 0x4b
   12068:	mov	r2, r0
   1206c:	mov	r0, #1
   12070:	bl	1121c <error@plt>
   12074:	mov	r0, r9
   12078:	mov	r2, #5
   1207c:	ldr	r1, [pc, #260]	; 12188 <ftello64@plt+0xd98>
   12080:	bl	11174 <dcgettext@plt>
   12084:	mov	r8, #4
   12088:	mov	r4, r0
   1208c:	ldr	r0, [r7, r8]
   12090:	bl	14c54 <ftello64@plt+0x3864>
   12094:	mov	r1, #0
   12098:	mov	r2, r4
   1209c:	mov	r3, r0
   120a0:	mov	r0, r1
   120a4:	bl	1121c <error@plt>
   120a8:	mov	r0, #1
   120ac:	bl	12288 <ftello64@plt+0xe98>
   120b0:	bl	112c4 <__errno_location@plt>
   120b4:	ldr	r2, [r6, sl, lsl #2]
   120b8:	mov	r1, #3
   120bc:	ldr	r4, [r0]
   120c0:	ldr	r0, [sp, #32]
   120c4:	bl	14a88 <ftello64@plt+0x3698>
   120c8:	mov	r1, r4
   120cc:	ldr	r2, [pc, #132]	; 12158 <ftello64@plt+0xd68>
   120d0:	mov	r3, r0
   120d4:	mov	r0, r5
   120d8:	bl	1121c <error@plt>
   120dc:	mov	r2, #5
   120e0:	ldr	r1, [pc, #160]	; 12188 <ftello64@plt+0xd98>
   120e4:	mov	r0, r8
   120e8:	bl	11174 <dcgettext@plt>
   120ec:	mov	r4, r0
   120f0:	b	1208c <ftello64@plt+0xc9c>
   120f4:	mov	r2, #5
   120f8:	ldr	r1, [pc, #140]	; 1218c <ftello64@plt+0xd9c>
   120fc:	b	11bc8 <ftello64@plt+0x7d8>
   12100:	mov	r2, #5
   12104:	ldr	r1, [pc, #132]	; 12190 <ftello64@plt+0xda0>
   12108:	b	11bc8 <ftello64@plt+0x7d8>
   1210c:	mov	r2, #5
   12110:	ldr	r1, [pc, #124]	; 12194 <ftello64@plt+0xda4>
   12114:	b	11bc8 <ftello64@plt+0x7d8>
   12118:	andeq	r9, r2, r8, lsl #30
   1211c:	andeq	r9, r1, r8, ror #25
   12120:	muleq	r1, r0, r5
   12124:	andeq	r9, r1, r4, ror #9
   12128:	andeq	r9, r1, r0, lsl #1
   1212c:	andeq	r9, r1, r8, asr #12
   12130:	andeq	r2, r1, r0, lsl #12
   12134:	andeq	sl, r2, r0, lsr #3
   12138:	andeq	r9, r1, r4, asr #11
   1213c:	muleq	r2, ip, r1
   12140:	andeq	sl, r2, r8, lsr r1
   12144:	andeq	r9, r1, ip, lsr r6
   12148:	andeq	r9, r1, r0, lsr #2
   1214c:	andeq	r9, r1, r0, ror #9
   12150:	andeq	r9, r1, r0, ror #11
   12154:	andeq	sl, r2, r8, lsl #3
   12158:	ldrdeq	r9, [r1], -ip
   1215c:	muleq	r2, r8, r1
   12160:	andeq	r9, r1, r8, ror r6
   12164:	ldrdeq	r9, [r1], -r4
   12168:			; <UNDEFINED> instruction: 0x000196b4
   1216c:	ldrdeq	r9, [r1], -r8
   12170:	muleq	r1, r8, r6
   12174:	andeq	r9, r1, ip, lsr #13
   12178:	ldrdeq	r9, [r1], -ip
   1217c:	andeq	r9, r1, ip, ror r6
   12180:	andeq	r9, r1, r4, asr r6
   12184:	andeq	r9, r1, r0, lsl #13
   12188:	andeq	r9, r1, r0, asr #13
   1218c:	andeq	r9, r1, r8, lsl r6
   12190:	andeq	r9, r1, r4, lsr #11
   12194:	strdeq	r9, [r1], -r8
   12198:	mov	fp, #0
   1219c:	mov	lr, #0
   121a0:	pop	{r1}		; (ldr r1, [sp], #4)
   121a4:	mov	r2, sp
   121a8:	push	{r2}		; (str r2, [sp, #-4]!)
   121ac:	push	{r0}		; (str r0, [sp, #-4]!)
   121b0:	ldr	ip, [pc, #16]	; 121c8 <ftello64@plt+0xdd8>
   121b4:	push	{ip}		; (str ip, [sp, #-4]!)
   121b8:	ldr	r0, [pc, #12]	; 121cc <ftello64@plt+0xddc>
   121bc:	ldr	r3, [pc, #12]	; 121d0 <ftello64@plt+0xde0>
   121c0:	bl	11240 <__libc_start_main@plt>
   121c4:	bl	113cc <abort@plt>
   121c8:	andeq	r9, r1, r0, lsr #32
   121cc:	andeq	r1, r1, r0, lsl #8
   121d0:	andeq	r8, r1, r0, asr #31
   121d4:	ldr	r3, [pc, #20]	; 121f0 <ftello64@plt+0xe00>
   121d8:	ldr	r2, [pc, #20]	; 121f4 <ftello64@plt+0xe04>
   121dc:	add	r3, pc, r3
   121e0:	ldr	r2, [r3, r2]
   121e4:	cmp	r2, #0
   121e8:	bxeq	lr
   121ec:	b	11258 <__gmon_start__@plt>
   121f0:	andeq	r7, r1, ip, lsl lr
   121f4:	andeq	r0, r0, ip, lsr #2
   121f8:	ldr	r0, [pc, #24]	; 12218 <ftello64@plt+0xe28>
   121fc:	ldr	r3, [pc, #24]	; 1221c <ftello64@plt+0xe2c>
   12200:	cmp	r3, r0
   12204:	bxeq	lr
   12208:	ldr	r3, [pc, #16]	; 12220 <ftello64@plt+0xe30>
   1220c:	cmp	r3, #0
   12210:	bxeq	lr
   12214:	bx	r3
   12218:	andeq	sl, r2, r0, lsl #3
   1221c:	andeq	sl, r2, r0, lsl #3
   12220:	andeq	r0, r0, r0
   12224:	ldr	r0, [pc, #36]	; 12250 <ftello64@plt+0xe60>
   12228:	ldr	r1, [pc, #36]	; 12254 <ftello64@plt+0xe64>
   1222c:	sub	r1, r1, r0
   12230:	asr	r1, r1, #2
   12234:	add	r1, r1, r1, lsr #31
   12238:	asrs	r1, r1, #1
   1223c:	bxeq	lr
   12240:	ldr	r3, [pc, #16]	; 12258 <ftello64@plt+0xe68>
   12244:	cmp	r3, #0
   12248:	bxeq	lr
   1224c:	bx	r3
   12250:	andeq	sl, r2, r0, lsl #3
   12254:	andeq	sl, r2, r0, lsl #3
   12258:	andeq	r0, r0, r0
   1225c:	push	{r4, lr}
   12260:	ldr	r4, [pc, #24]	; 12280 <ftello64@plt+0xe90>
   12264:	ldrb	r3, [r4]
   12268:	cmp	r3, #0
   1226c:	popne	{r4, pc}
   12270:	bl	121f8 <ftello64@plt+0xe08>
   12274:	mov	r3, #1
   12278:	strb	r3, [r4]
   1227c:	pop	{r4, pc}
   12280:	andeq	sl, r2, r4, lsr #3
   12284:	b	12224 <ftello64@plt+0xe34>
   12288:	ldr	r3, [pc, #752]	; 12580 <ftello64@plt+0x1190>
   1228c:	push	{r7, lr}
   12290:	sub	sp, sp, #72	; 0x48
   12294:	ldr	r3, [r3]
   12298:	subs	r4, r0, #0
   1229c:	str	r3, [sp, #68]	; 0x44
   122a0:	beq	122dc <ftello64@plt+0xeec>
   122a4:	ldr	r3, [pc, #728]	; 12584 <ftello64@plt+0x1194>
   122a8:	mov	r2, #5
   122ac:	ldr	r1, [pc, #724]	; 12588 <ftello64@plt+0x1198>
   122b0:	mov	r0, #0
   122b4:	ldr	r5, [r3]
   122b8:	bl	11174 <dcgettext@plt>
   122bc:	ldr	r3, [pc, #712]	; 1258c <ftello64@plt+0x119c>
   122c0:	mov	r1, #1
   122c4:	ldr	r3, [r3]
   122c8:	mov	r2, r0
   122cc:	mov	r0, r5
   122d0:	bl	11318 <__fprintf_chk@plt>
   122d4:	mov	r0, r4
   122d8:	bl	11294 <exit@plt>
   122dc:	mov	r2, #5
   122e0:	ldr	r1, [pc, #680]	; 12590 <ftello64@plt+0x11a0>
   122e4:	bl	11174 <dcgettext@plt>
   122e8:	ldr	r3, [pc, #668]	; 1258c <ftello64@plt+0x119c>
   122ec:	ldr	r5, [pc, #672]	; 12594 <ftello64@plt+0x11a4>
   122f0:	ldr	r3, [r3]
   122f4:	mov	r2, r3
   122f8:	str	r3, [sp]
   122fc:	mov	r1, r0
   12300:	mov	r0, #1
   12304:	bl	11300 <__printf_chk@plt>
   12308:	mov	r2, #5
   1230c:	ldr	r1, [pc, #644]	; 12598 <ftello64@plt+0x11a8>
   12310:	mov	r0, r4
   12314:	bl	11174 <dcgettext@plt>
   12318:	ldr	r1, [r5]
   1231c:	bl	110b4 <fputs_unlocked@plt>
   12320:	mov	r2, #5
   12324:	ldr	r1, [pc, #624]	; 1259c <ftello64@plt+0x11ac>
   12328:	mov	r0, r4
   1232c:	bl	11174 <dcgettext@plt>
   12330:	ldr	r1, [r5]
   12334:	bl	110b4 <fputs_unlocked@plt>
   12338:	mov	r2, #5
   1233c:	ldr	r1, [pc, #604]	; 125a0 <ftello64@plt+0x11b0>
   12340:	mov	r0, r4
   12344:	bl	11174 <dcgettext@plt>
   12348:	ldr	r1, [r5]
   1234c:	bl	110b4 <fputs_unlocked@plt>
   12350:	mov	r2, #5
   12354:	ldr	r1, [pc, #584]	; 125a4 <ftello64@plt+0x11b4>
   12358:	mov	r0, r4
   1235c:	bl	11174 <dcgettext@plt>
   12360:	ldr	r1, [r5]
   12364:	bl	110b4 <fputs_unlocked@plt>
   12368:	mov	r2, #5
   1236c:	ldr	r1, [pc, #564]	; 125a8 <ftello64@plt+0x11b8>
   12370:	mov	r0, r4
   12374:	bl	11174 <dcgettext@plt>
   12378:	ldr	r1, [r5]
   1237c:	bl	110b4 <fputs_unlocked@plt>
   12380:	mov	r2, #5
   12384:	ldr	r1, [pc, #544]	; 125ac <ftello64@plt+0x11bc>
   12388:	mov	r0, r4
   1238c:	bl	11174 <dcgettext@plt>
   12390:	ldr	r1, [r5]
   12394:	bl	110b4 <fputs_unlocked@plt>
   12398:	mov	r2, #5
   1239c:	ldr	r1, [pc, #524]	; 125b0 <ftello64@plt+0x11c0>
   123a0:	mov	r0, r4
   123a4:	bl	11174 <dcgettext@plt>
   123a8:	ldr	r1, [r5]
   123ac:	bl	110b4 <fputs_unlocked@plt>
   123b0:	ldr	lr, [pc, #508]	; 125b4 <ftello64@plt+0x11c4>
   123b4:	add	ip, sp, #12
   123b8:	ldm	lr!, {r0, r1, r2, r3}
   123bc:	stmia	ip!, {r0, r1, r2, r3}
   123c0:	ldm	lr!, {r0, r1, r2, r3}
   123c4:	ldr	r6, [sp, #12]
   123c8:	stmia	ip!, {r0, r1, r2, r3}
   123cc:	cmp	r6, #0
   123d0:	ldm	lr!, {r0, r1, r2, r3}
   123d4:	addeq	r5, sp, #12
   123d8:	stmia	ip!, {r0, r1, r2, r3}
   123dc:	ldm	lr, {r0, r1}
   123e0:	stm	ip, {r0, r1}
   123e4:	beq	12414 <ftello64@plt+0x1024>
   123e8:	ldr	r7, [pc, #456]	; 125b8 <ftello64@plt+0x11c8>
   123ec:	add	r5, sp, #12
   123f0:	b	12400 <ftello64@plt+0x1010>
   123f4:	ldr	r6, [r5, #8]!
   123f8:	cmp	r6, #0
   123fc:	beq	12414 <ftello64@plt+0x1024>
   12400:	mov	r1, r6
   12404:	mov	r0, r7
   12408:	bl	110cc <strcmp@plt>
   1240c:	cmp	r0, #0
   12410:	bne	123f4 <ftello64@plt+0x1004>
   12414:	ldr	r5, [r5, #4]
   12418:	mov	r2, #5
   1241c:	cmp	r5, #0
   12420:	ldr	r1, [pc, #404]	; 125bc <ftello64@plt+0x11cc>
   12424:	beq	124cc <ftello64@plt+0x10dc>
   12428:	mov	r0, #0
   1242c:	bl	11174 <dcgettext@plt>
   12430:	ldr	r3, [pc, #392]	; 125c0 <ftello64@plt+0x11d0>
   12434:	ldr	r2, [pc, #392]	; 125c4 <ftello64@plt+0x11d4>
   12438:	mov	r1, r0
   1243c:	mov	r0, #1
   12440:	bl	11300 <__printf_chk@plt>
   12444:	mov	r1, #0
   12448:	mov	r0, #5
   1244c:	bl	11360 <setlocale@plt>
   12450:	cmp	r0, #0
   12454:	ldreq	r6, [pc, #348]	; 125b8 <ftello64@plt+0x11c8>
   12458:	beq	12474 <ftello64@plt+0x1084>
   1245c:	mov	r2, #3
   12460:	ldr	r1, [pc, #352]	; 125c8 <ftello64@plt+0x11d8>
   12464:	bl	113c0 <strncmp@plt>
   12468:	ldr	r6, [pc, #328]	; 125b8 <ftello64@plt+0x11c8>
   1246c:	cmp	r0, #0
   12470:	bne	1255c <ftello64@plt+0x116c>
   12474:	mov	r2, #5
   12478:	ldr	r1, [pc, #332]	; 125cc <ftello64@plt+0x11dc>
   1247c:	mov	r0, #0
   12480:	bl	11174 <dcgettext@plt>
   12484:	ldr	r3, [pc, #300]	; 125b8 <ftello64@plt+0x11c8>
   12488:	ldr	r2, [pc, #304]	; 125c0 <ftello64@plt+0x11d0>
   1248c:	mov	r1, r0
   12490:	mov	r0, #1
   12494:	bl	11300 <__printf_chk@plt>
   12498:	mov	r2, #5
   1249c:	ldr	r1, [pc, #300]	; 125d0 <ftello64@plt+0x11e0>
   124a0:	mov	r0, #0
   124a4:	bl	11174 <dcgettext@plt>
   124a8:	ldr	r2, [pc, #292]	; 125d4 <ftello64@plt+0x11e4>
   124ac:	cmp	r5, r6
   124b0:	ldr	r3, [pc, #288]	; 125d8 <ftello64@plt+0x11e8>
   124b4:	movne	r3, r2
   124b8:	mov	r1, r0
   124bc:	mov	r2, r5
   124c0:	mov	r0, #1
   124c4:	bl	11300 <__printf_chk@plt>
   124c8:	b	122d4 <ftello64@plt+0xee4>
   124cc:	mov	r0, r5
   124d0:	bl	11174 <dcgettext@plt>
   124d4:	ldr	r3, [pc, #228]	; 125c0 <ftello64@plt+0x11d0>
   124d8:	ldr	r2, [pc, #228]	; 125c4 <ftello64@plt+0x11d4>
   124dc:	mov	r1, r0
   124e0:	mov	r0, #1
   124e4:	bl	11300 <__printf_chk@plt>
   124e8:	mov	r1, r5
   124ec:	mov	r0, #5
   124f0:	bl	11360 <setlocale@plt>
   124f4:	cmp	r0, #0
   124f8:	beq	12510 <ftello64@plt+0x1120>
   124fc:	mov	r2, #3
   12500:	ldr	r1, [pc, #192]	; 125c8 <ftello64@plt+0x11d8>
   12504:	bl	113c0 <strncmp@plt>
   12508:	cmp	r0, #0
   1250c:	bne	12554 <ftello64@plt+0x1164>
   12510:	mov	r2, #5
   12514:	ldr	r1, [pc, #176]	; 125cc <ftello64@plt+0x11dc>
   12518:	mov	r0, #0
   1251c:	bl	11174 <dcgettext@plt>
   12520:	ldr	r3, [pc, #144]	; 125b8 <ftello64@plt+0x11c8>
   12524:	ldr	r2, [pc, #148]	; 125c0 <ftello64@plt+0x11d0>
   12528:	mov	r5, r3
   1252c:	mov	r1, r0
   12530:	mov	r0, #1
   12534:	bl	11300 <__printf_chk@plt>
   12538:	ldr	r1, [pc, #144]	; 125d0 <ftello64@plt+0x11e0>
   1253c:	mov	r2, #5
   12540:	mov	r0, #0
   12544:	bl	11174 <dcgettext@plt>
   12548:	ldr	r3, [pc, #136]	; 125d8 <ftello64@plt+0x11e8>
   1254c:	mov	r1, r0
   12550:	b	124bc <ftello64@plt+0x10cc>
   12554:	ldr	r6, [pc, #92]	; 125b8 <ftello64@plt+0x11c8>
   12558:	mov	r5, r6
   1255c:	mov	r2, #5
   12560:	ldr	r1, [pc, #116]	; 125dc <ftello64@plt+0x11ec>
   12564:	mov	r0, #0
   12568:	bl	11174 <dcgettext@plt>
   1256c:	ldr	r2, [pc, #68]	; 125b8 <ftello64@plt+0x11c8>
   12570:	mov	r1, r0
   12574:	mov	r0, #1
   12578:	bl	11300 <__printf_chk@plt>
   1257c:	b	12474 <ftello64@plt+0x1084>
   12580:	andeq	r9, r2, r8, lsl #30
   12584:	muleq	r2, r0, r1
   12588:	andeq	r9, r1, r8, lsr #2
   1258c:			; <UNDEFINED> instruction: 0x0002a1b0
   12590:	andeq	r9, r1, r0, asr r1
   12594:	muleq	r2, ip, r1
   12598:			; <UNDEFINED> instruction: 0x000191b0
   1259c:	strdeq	r9, [r1], -r4
   125a0:	andeq	r9, r1, ip, lsr #4
   125a4:	andeq	r9, r1, r8, ror r2
   125a8:	strdeq	r9, [r1], -r8
   125ac:	andeq	r9, r1, r8, lsr r4
   125b0:	andeq	r9, r1, r8, ror #8
   125b4:	andeq	r9, r1, r8, asr #32
   125b8:	andeq	r9, r1, r0, lsr #2
   125bc:	andeq	r9, r1, r0, lsr #9
   125c0:			; <UNDEFINED> instruction: 0x000194b8
   125c4:	andeq	r9, r1, r0, ror #9
   125c8:	strdeq	r9, [r1], -r0
   125cc:	andeq	r9, r1, ip, lsr r5
   125d0:	andeq	r9, r1, ip, asr r5
   125d4:	andeq	r9, r1, r8, ror #25
   125d8:	andeq	r9, r1, r0, ror #13
   125dc:	strdeq	r9, [r1], -r4
   125e0:	ldr	r3, [pc, #4]	; 125ec <ftello64@plt+0x11fc>
   125e4:	str	r0, [r3]
   125e8:	bx	lr
   125ec:	andeq	sl, r2, r8, lsr #3
   125f0:	ldr	r3, [pc, #4]	; 125fc <ftello64@plt+0x120c>
   125f4:	strb	r0, [r3, #4]
   125f8:	bx	lr
   125fc:	andeq	sl, r2, r8, lsr #3
   12600:	ldr	r3, [pc, #180]	; 126bc <ftello64@plt+0x12cc>
   12604:	push	{r4, r5, r6, lr}
   12608:	sub	sp, sp, #8
   1260c:	ldr	r0, [r3]
   12610:	bl	17880 <ftello64@plt+0x6490>
   12614:	cmp	r0, #0
   12618:	beq	12640 <ftello64@plt+0x1250>
   1261c:	bl	112c4 <__errno_location@plt>
   12620:	ldr	r5, [pc, #152]	; 126c0 <ftello64@plt+0x12d0>
   12624:	ldrb	r3, [r5, #4]
   12628:	cmp	r3, #0
   1262c:	mov	r4, r0
   12630:	beq	1265c <ftello64@plt+0x126c>
   12634:	ldr	r3, [r0]
   12638:	cmp	r3, #32
   1263c:	bne	1265c <ftello64@plt+0x126c>
   12640:	ldr	r3, [pc, #124]	; 126c4 <ftello64@plt+0x12d4>
   12644:	ldr	r0, [r3]
   12648:	bl	17880 <ftello64@plt+0x6490>
   1264c:	cmp	r0, #0
   12650:	bne	1269c <ftello64@plt+0x12ac>
   12654:	add	sp, sp, #8
   12658:	pop	{r4, r5, r6, pc}
   1265c:	mov	r2, #5
   12660:	ldr	r1, [pc, #96]	; 126c8 <ftello64@plt+0x12d8>
   12664:	mov	r0, #0
   12668:	bl	11174 <dcgettext@plt>
   1266c:	mov	r6, r0
   12670:	ldr	r0, [r5]
   12674:	cmp	r0, #0
   12678:	beq	126a8 <ftello64@plt+0x12b8>
   1267c:	ldr	r4, [r4]
   12680:	bl	14a74 <ftello64@plt+0x3684>
   12684:	mov	r1, r4
   12688:	str	r6, [sp]
   1268c:	ldr	r2, [pc, #56]	; 126cc <ftello64@plt+0x12dc>
   12690:	mov	r3, r0
   12694:	mov	r0, #0
   12698:	bl	1121c <error@plt>
   1269c:	ldr	r3, [pc, #44]	; 126d0 <ftello64@plt+0x12e0>
   126a0:	ldr	r0, [r3]
   126a4:	bl	11120 <_exit@plt>
   126a8:	mov	r3, r6
   126ac:	ldr	r1, [r4]
   126b0:	ldr	r2, [pc, #28]	; 126d4 <ftello64@plt+0x12e4>
   126b4:	bl	1121c <error@plt>
   126b8:	b	1269c <ftello64@plt+0x12ac>
   126bc:	muleq	r2, ip, r1
   126c0:	andeq	sl, r2, r8, lsr #3
   126c4:	muleq	r2, r0, r1
   126c8:			; <UNDEFINED> instruction: 0x000196b4
   126cc:	ldrdeq	r9, [r1], -r8
   126d0:	andeq	sl, r2, ip, lsr r1
   126d4:	ldrdeq	r9, [r1], -ip
   126d8:	b	110d8 <posix_fadvise64@plt>
   126dc:	cmp	r0, #0
   126e0:	bxeq	lr
   126e4:	push	{r4, lr}
   126e8:	sub	sp, sp, #16
   126ec:	mov	r4, r1
   126f0:	bl	1130c <fileno@plt>
   126f4:	mov	r2, #0
   126f8:	mov	r3, #0
   126fc:	str	r4, [sp, #8]
   12700:	strd	r2, [sp]
   12704:	bl	110d8 <posix_fadvise64@plt>
   12708:	add	sp, sp, #16
   1270c:	pop	{r4, pc}
   12710:	push	{r4, lr}
   12714:	mov	r1, #0
   12718:	mov	r4, r0
   1271c:	ldr	r0, [pc, #64]	; 12764 <ftello64@plt+0x1374>
   12720:	bl	11228 <open64@plt>
   12724:	cmp	r4, r0
   12728:	moveq	r3, #1
   1272c:	beq	12740 <ftello64@plt+0x1350>
   12730:	cmp	r0, #0
   12734:	mov	r3, r0
   12738:	movlt	r3, #0
   1273c:	bge	12748 <ftello64@plt+0x1358>
   12740:	mov	r0, r3
   12744:	pop	{r4, pc}
   12748:	bl	113d8 <close@plt>
   1274c:	bl	112c4 <__errno_location@plt>
   12750:	mov	r2, #9
   12754:	mov	r3, #0
   12758:	str	r2, [r0]
   1275c:	mov	r0, r3
   12760:	pop	{r4, pc}
   12764:	andeq	r9, r1, r4, lsr #15
   12768:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1276c:	mov	sl, r0
   12770:	mov	r0, r2
   12774:	mov	r8, r2
   12778:	mov	fp, r1
   1277c:	bl	1130c <fileno@plt>
   12780:	mov	r4, r0
   12784:	bl	112c4 <__errno_location@plt>
   12788:	cmp	r4, #1
   1278c:	mov	r9, r0
   12790:	beq	128c4 <ftello64@plt+0x14d4>
   12794:	cmp	r4, #2
   12798:	beq	12864 <ftello64@plt+0x1474>
   1279c:	cmp	r4, #0
   127a0:	beq	12858 <ftello64@plt+0x1468>
   127a4:	mov	r1, #2
   127a8:	mov	r0, r1
   127ac:	bl	1118c <dup2@plt>
   127b0:	subs	r4, r0, #2
   127b4:	movne	r4, #1
   127b8:	mov	r1, #1
   127bc:	mov	r0, r1
   127c0:	bl	1118c <dup2@plt>
   127c4:	subs	r7, r0, #1
   127c8:	movne	r7, #1
   127cc:	mov	r1, #0
   127d0:	mov	r0, r1
   127d4:	bl	1118c <dup2@plt>
   127d8:	subs	r5, r0, #0
   127dc:	beq	127f8 <ftello64@plt+0x1408>
   127e0:	mov	r0, #0
   127e4:	bl	12710 <ftello64@plt+0x1320>
   127e8:	cmp	r0, #0
   127ec:	mov	r5, r0
   127f0:	mov	r6, r0
   127f4:	beq	128d0 <ftello64@plt+0x14e0>
   127f8:	cmp	r7, #0
   127fc:	bne	12878 <ftello64@plt+0x1488>
   12800:	cmp	r4, #0
   12804:	beq	12818 <ftello64@plt+0x1428>
   12808:	mov	r0, #2
   1280c:	bl	12710 <ftello64@plt+0x1320>
   12810:	subs	r4, r0, #0
   12814:	beq	128b0 <ftello64@plt+0x14c0>
   12818:	mov	r2, r8
   1281c:	mov	r1, fp
   12820:	mov	r0, sl
   12824:	bl	11264 <freopen64@plt>
   12828:	mov	r6, r0
   1282c:	cmp	r4, #0
   12830:	ldr	r8, [r9]
   12834:	bne	128b8 <ftello64@plt+0x14c8>
   12838:	cmp	r7, #0
   1283c:	bne	128a4 <ftello64@plt+0x14b4>
   12840:	cmp	r5, #0
   12844:	bne	1286c <ftello64@plt+0x147c>
   12848:	cmp	r6, #0
   1284c:	streq	r8, [r9]
   12850:	mov	r0, r6
   12854:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12858:	mov	r7, r4
   1285c:	mov	r5, r4
   12860:	b	12818 <ftello64@plt+0x1428>
   12864:	mov	r4, #0
   12868:	b	127b8 <ftello64@plt+0x13c8>
   1286c:	mov	r0, #0
   12870:	bl	113d8 <close@plt>
   12874:	b	12848 <ftello64@plt+0x1458>
   12878:	mov	r0, #1
   1287c:	bl	12710 <ftello64@plt+0x1320>
   12880:	subs	r7, r0, #0
   12884:	bne	12800 <ftello64@plt+0x1410>
   12888:	cmp	r4, #0
   1288c:	ldr	r8, [r9]
   12890:	moveq	r6, r4
   12894:	beq	128a4 <ftello64@plt+0x14b4>
   12898:	mov	r0, #2
   1289c:	mov	r6, r7
   128a0:	bl	113d8 <close@plt>
   128a4:	mov	r0, #1
   128a8:	bl	113d8 <close@plt>
   128ac:	b	12840 <ftello64@plt+0x1450>
   128b0:	ldr	r8, [r9]
   128b4:	mov	r6, r4
   128b8:	mov	r0, #2
   128bc:	bl	113d8 <close@plt>
   128c0:	b	12838 <ftello64@plt+0x1448>
   128c4:	mov	r4, #0
   128c8:	mov	r7, r4
   128cc:	b	127cc <ftello64@plt+0x13dc>
   128d0:	mov	r5, #1
   128d4:	b	1282c <ftello64@plt+0x143c>
   128d8:	mov	r3, #0
   128dc:	str	r3, [r0]
   128e0:	str	r3, [r0, #4]
   128e4:	str	r3, [r0, #8]
   128e8:	bx	lr
   128ec:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   128f0:	ldr	r3, [r1]
   128f4:	ldr	r9, [r0, #8]
   128f8:	ldr	fp, [r0]
   128fc:	tst	r3, #16
   12900:	add	fp, r9, fp
   12904:	bne	129d0 <ftello64@plt+0x15e0>
   12908:	mov	r8, r2
   1290c:	mov	r7, r0
   12910:	mov	sl, r1
   12914:	mov	r4, r9
   12918:	b	12940 <ftello64@plt+0x1550>
   1291c:	add	r2, r3, #1
   12920:	str	r2, [sl, #4]
   12924:	ldrb	r5, [r3]
   12928:	mov	r6, r5
   1292c:	cmp	r4, fp
   12930:	beq	12994 <ftello64@plt+0x15a4>
   12934:	cmp	r6, r8
   12938:	strb	r5, [r4], #1
   1293c:	beq	129c0 <ftello64@plt+0x15d0>
   12940:	ldr	r3, [sl, #4]
   12944:	ldr	r2, [sl, #8]
   12948:	cmp	r3, r2
   1294c:	bcc	1291c <ftello64@plt+0x152c>
   12950:	mov	r0, sl
   12954:	bl	11354 <__uflow@plt>
   12958:	cmn	r0, #1
   1295c:	mov	r6, r0
   12960:	bne	129d8 <ftello64@plt+0x15e8>
   12964:	cmp	r9, r4
   12968:	beq	129d0 <ftello64@plt+0x15e0>
   1296c:	ldr	r3, [sl]
   12970:	tst	r3, #32
   12974:	bne	129d0 <ftello64@plt+0x15e0>
   12978:	ldrb	r3, [r4, #-1]
   1297c:	cmp	r3, r8
   12980:	beq	129c0 <ftello64@plt+0x15d0>
   12984:	cmp	r4, fp
   12988:	mov	r6, r8
   1298c:	bne	129bc <ftello64@plt+0x15cc>
   12990:	mov	r5, r8
   12994:	mov	r0, r9
   12998:	mov	r1, r7
   1299c:	ldr	r4, [r7]
   129a0:	bl	16394 <ftello64@plt+0x4fa4>
   129a4:	ldr	fp, [r7]
   129a8:	mov	r9, r0
   129ac:	add	r4, r0, r4
   129b0:	str	r0, [r7, #8]
   129b4:	add	fp, r0, fp
   129b8:	b	12934 <ftello64@plt+0x1544>
   129bc:	strb	r8, [r4], #1
   129c0:	sub	r4, r4, r9
   129c4:	str	r4, [r7, #4]
   129c8:	mov	r0, r7
   129cc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129d0:	mov	r0, #0
   129d4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129d8:	uxtb	r5, r0
   129dc:	b	1292c <ftello64@plt+0x153c>
   129e0:	mov	r2, #10
   129e4:	b	128ec <ftello64@plt+0x14fc>
   129e8:	ldr	r0, [r0, #8]
   129ec:	b	11108 <free@plt>
   129f0:	push	{r4, r5, r6, lr}
   129f4:	subs	r4, r0, #0
   129f8:	beq	12a6c <ftello64@plt+0x167c>
   129fc:	mov	r1, #47	; 0x2f
   12a00:	bl	11378 <strrchr@plt>
   12a04:	subs	r5, r0, #0
   12a08:	beq	12a58 <ftello64@plt+0x1668>
   12a0c:	add	r6, r5, #1
   12a10:	sub	r3, r6, r4
   12a14:	cmp	r3, #6
   12a18:	ble	12a58 <ftello64@plt+0x1668>
   12a1c:	mov	r2, #7
   12a20:	ldr	r1, [pc, #96]	; 12a88 <ftello64@plt+0x1698>
   12a24:	sub	r0, r5, #6
   12a28:	bl	113c0 <strncmp@plt>
   12a2c:	cmp	r0, #0
   12a30:	bne	12a58 <ftello64@plt+0x1668>
   12a34:	mov	r2, #3
   12a38:	ldr	r1, [pc, #76]	; 12a8c <ftello64@plt+0x169c>
   12a3c:	mov	r0, r6
   12a40:	bl	113c0 <strncmp@plt>
   12a44:	cmp	r0, #0
   12a48:	movne	r4, r6
   12a4c:	ldreq	r3, [pc, #60]	; 12a90 <ftello64@plt+0x16a0>
   12a50:	addeq	r4, r5, #4
   12a54:	streq	r4, [r3]
   12a58:	ldr	r2, [pc, #52]	; 12a94 <ftello64@plt+0x16a4>
   12a5c:	ldr	r3, [pc, #52]	; 12a98 <ftello64@plt+0x16a8>
   12a60:	str	r4, [r2]
   12a64:	str	r4, [r3]
   12a68:	pop	{r4, r5, r6, pc}
   12a6c:	ldr	r3, [pc, #40]	; 12a9c <ftello64@plt+0x16ac>
   12a70:	mov	r2, #55	; 0x37
   12a74:	mov	r1, #1
   12a78:	ldr	r3, [r3]
   12a7c:	ldr	r0, [pc, #28]	; 12aa0 <ftello64@plt+0x16b0>
   12a80:	bl	111c8 <fwrite@plt>
   12a84:	bl	113cc <abort@plt>
   12a88:	andeq	r9, r1, r8, ror #15
   12a8c:	strdeq	r9, [r1], -r0
   12a90:	andeq	sl, r2, r0, lsl #3
   12a94:			; <UNDEFINED> instruction: 0x0002a1b0
   12a98:	andeq	sl, r2, r4, lsl #3
   12a9c:	muleq	r2, r0, r1
   12aa0:			; <UNDEFINED> instruction: 0x000197b0
   12aa4:	push	{r4, lr}
   12aa8:	mov	r2, #48	; 0x30
   12aac:	mov	r4, r1
   12ab0:	mov	r1, #0
   12ab4:	bl	112f4 <memset@plt>
   12ab8:	cmp	r4, #10
   12abc:	beq	12ac8 <ftello64@plt+0x16d8>
   12ac0:	str	r4, [r0]
   12ac4:	pop	{r4, pc}
   12ac8:	bl	113cc <abort@plt>
   12acc:	push	{r4, r5, r6, lr}
   12ad0:	mov	r2, #5
   12ad4:	mov	r5, r0
   12ad8:	mov	r6, r1
   12adc:	mov	r1, r0
   12ae0:	mov	r0, #0
   12ae4:	bl	11174 <dcgettext@plt>
   12ae8:	cmp	r5, r0
   12aec:	mov	r4, r0
   12af0:	beq	12afc <ftello64@plt+0x170c>
   12af4:	mov	r0, r4
   12af8:	pop	{r4, r5, r6, pc}
   12afc:	bl	18ab4 <ftello64@plt+0x76c4>
   12b00:	ldrb	r3, [r0]
   12b04:	bic	r3, r3, #32
   12b08:	cmp	r3, #85	; 0x55
   12b0c:	bne	12b6c <ftello64@plt+0x177c>
   12b10:	ldrb	r3, [r0, #1]
   12b14:	bic	r3, r3, #32
   12b18:	cmp	r3, #84	; 0x54
   12b1c:	bne	12be4 <ftello64@plt+0x17f4>
   12b20:	ldrb	r3, [r0, #2]
   12b24:	bic	r3, r3, #32
   12b28:	cmp	r3, #70	; 0x46
   12b2c:	bne	12be4 <ftello64@plt+0x17f4>
   12b30:	ldrb	r3, [r0, #3]
   12b34:	cmp	r3, #45	; 0x2d
   12b38:	bne	12be4 <ftello64@plt+0x17f4>
   12b3c:	ldrb	r3, [r0, #4]
   12b40:	cmp	r3, #56	; 0x38
   12b44:	bne	12be4 <ftello64@plt+0x17f4>
   12b48:	ldrb	r3, [r0, #5]
   12b4c:	cmp	r3, #0
   12b50:	bne	12be4 <ftello64@plt+0x17f4>
   12b54:	ldrb	r2, [r4]
   12b58:	ldr	r3, [pc, #156]	; 12bfc <ftello64@plt+0x180c>
   12b5c:	ldr	r4, [pc, #156]	; 12c00 <ftello64@plt+0x1810>
   12b60:	cmp	r2, #96	; 0x60
   12b64:	movne	r4, r3
   12b68:	b	12af4 <ftello64@plt+0x1704>
   12b6c:	cmp	r3, #71	; 0x47
   12b70:	bne	12be4 <ftello64@plt+0x17f4>
   12b74:	ldrb	r3, [r0, #1]
   12b78:	bic	r3, r3, #32
   12b7c:	cmp	r3, #66	; 0x42
   12b80:	bne	12be4 <ftello64@plt+0x17f4>
   12b84:	ldrb	r3, [r0, #2]
   12b88:	cmp	r3, #49	; 0x31
   12b8c:	bne	12be4 <ftello64@plt+0x17f4>
   12b90:	ldrb	r3, [r0, #3]
   12b94:	cmp	r3, #56	; 0x38
   12b98:	bne	12be4 <ftello64@plt+0x17f4>
   12b9c:	ldrb	r3, [r0, #4]
   12ba0:	cmp	r3, #48	; 0x30
   12ba4:	bne	12be4 <ftello64@plt+0x17f4>
   12ba8:	ldrb	r3, [r0, #5]
   12bac:	cmp	r3, #51	; 0x33
   12bb0:	bne	12be4 <ftello64@plt+0x17f4>
   12bb4:	ldrb	r3, [r0, #6]
   12bb8:	cmp	r3, #48	; 0x30
   12bbc:	bne	12be4 <ftello64@plt+0x17f4>
   12bc0:	ldrb	r3, [r0, #7]
   12bc4:	cmp	r3, #0
   12bc8:	bne	12be4 <ftello64@plt+0x17f4>
   12bcc:	ldrb	r2, [r4]
   12bd0:	ldr	r3, [pc, #44]	; 12c04 <ftello64@plt+0x1814>
   12bd4:	ldr	r4, [pc, #44]	; 12c08 <ftello64@plt+0x1818>
   12bd8:	cmp	r2, #96	; 0x60
   12bdc:	movne	r4, r3
   12be0:	b	12af4 <ftello64@plt+0x1704>
   12be4:	ldr	r3, [pc, #32]	; 12c0c <ftello64@plt+0x181c>
   12be8:	ldr	r4, [pc, #32]	; 12c10 <ftello64@plt+0x1820>
   12bec:	cmp	r6, #9
   12bf0:	movne	r4, r3
   12bf4:	mov	r0, r4
   12bf8:	pop	{r4, r5, r6, pc}
   12bfc:	andeq	r9, r1, ip, asr #16
   12c00:	andeq	r9, r1, r8, asr r8
   12c04:	andeq	r9, r1, r0, asr r8
   12c08:	andeq	r9, r1, r4, asr r8
   12c0c:	andeq	r9, r1, ip, asr r8
   12c10:	andeq	r9, r1, r8, asr #16
   12c14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c18:	sub	sp, sp, #124	; 0x7c
   12c1c:	ldr	ip, [pc, #3576]	; 13a1c <ftello64@plt+0x262c>
   12c20:	str	r3, [sp, #24]
   12c24:	ldr	r3, [sp, #168]	; 0xa8
   12c28:	ldr	ip, [ip]
   12c2c:	str	r3, [sp, #56]	; 0x38
   12c30:	ldr	r3, [sp, #172]	; 0xac
   12c34:	ldr	r8, [sp, #160]	; 0xa0
   12c38:	str	r3, [sp, #80]	; 0x50
   12c3c:	ldr	r3, [sp, #176]	; 0xb0
   12c40:	mov	fp, r0
   12c44:	str	r3, [sp, #76]	; 0x4c
   12c48:	mov	sl, r1
   12c4c:	str	r2, [sp, #36]	; 0x24
   12c50:	str	ip, [sp, #116]	; 0x74
   12c54:	bl	111e0 <__ctype_get_mb_cur_max@plt>
   12c58:	ldr	r3, [sp, #164]	; 0xa4
   12c5c:	ands	r4, r3, #2
   12c60:	movne	r3, #1
   12c64:	moveq	r3, #0
   12c68:	str	r3, [sp, #32]
   12c6c:	str	r0, [sp, #64]	; 0x40
   12c70:	cmp	r8, #10
   12c74:	ldrls	pc, [pc, r8, lsl #2]
   12c78:	b	14428 <ftello64@plt+0x3038>
   12c7c:	andeq	r3, r1, r0, ror r0
   12c80:	andeq	r3, r1, r8, lsl #2
   12c84:	andeq	r3, r1, r8, lsl #14
   12c88:	andeq	r3, r1, r8, lsr #2
   12c8c:	ldrdeq	r2, [r1], -ip
   12c90:	andeq	r3, r1, r4, lsr #32
   12c94:	andeq	r3, r1, r0, lsr #1
   12c98:	ldrdeq	r3, [r1], -r8
   12c9c:	andeq	r2, r1, r8, lsr #25
   12ca0:	andeq	r2, r1, r8, lsr #25
   12ca4:	andeq	r2, r1, r8, lsr #25
   12ca8:	cmp	r8, #10
   12cac:	beq	12cd0 <ftello64@plt+0x18e0>
   12cb0:	mov	r1, r8
   12cb4:	ldr	r0, [pc, #3428]	; 13a20 <ftello64@plt+0x2630>
   12cb8:	bl	12acc <ftello64@plt+0x16dc>
   12cbc:	mov	r1, r8
   12cc0:	str	r0, [sp, #80]	; 0x50
   12cc4:	ldr	r0, [pc, #3420]	; 13a28 <ftello64@plt+0x2638>
   12cc8:	bl	12acc <ftello64@plt+0x16dc>
   12ccc:	str	r0, [sp, #76]	; 0x4c
   12cd0:	cmp	r4, #0
   12cd4:	movne	r4, #0
   12cd8:	beq	140e8 <ftello64@plt+0x2cf8>
   12cdc:	ldr	r7, [sp, #76]	; 0x4c
   12ce0:	mov	r5, #0
   12ce4:	mov	r6, #1
   12ce8:	mov	r0, r7
   12cec:	str	r6, [sp, #40]	; 0x28
   12cf0:	str	r5, [sp, #68]	; 0x44
   12cf4:	bl	112ac <strlen@plt>
   12cf8:	str	r6, [sp, #28]
   12cfc:	str	r5, [sp, #44]	; 0x2c
   12d00:	str	r5, [sp, #72]	; 0x48
   12d04:	str	r7, [sp, #60]	; 0x3c
   12d08:	str	r0, [sp, #52]	; 0x34
   12d0c:	str	r8, [sp, #160]	; 0xa0
   12d10:	mov	r8, fp
   12d14:	ldr	fp, [sp, #160]	; 0xa0
   12d18:	mov	r9, #0
   12d1c:	ldr	r3, [sp, #24]
   12d20:	cmn	r3, #1
   12d24:	beq	1328c <ftello64@plt+0x1e9c>
   12d28:	ldr	r3, [sp, #24]
   12d2c:	subs	r6, r3, r9
   12d30:	movne	r6, #1
   12d34:	cmp	r6, #0
   12d38:	beq	132a4 <ftello64@plt+0x1eb4>
   12d3c:	ldr	r7, [sp, #28]
   12d40:	ldr	r0, [sp, #36]	; 0x24
   12d44:	cmp	fp, #2
   12d48:	moveq	r7, #0
   12d4c:	andne	r7, r7, #1
   12d50:	add	r3, r0, r9
   12d54:	cmp	r7, #0
   12d58:	str	r3, [sp, #48]	; 0x30
   12d5c:	beq	13748 <ftello64@plt+0x2358>
   12d60:	ldr	r2, [sp, #52]	; 0x34
   12d64:	cmp	r2, #0
   12d68:	beq	13a2c <ftello64@plt+0x263c>
   12d6c:	ldr	r1, [sp, #24]
   12d70:	cmp	r2, #1
   12d74:	mov	r3, r2
   12d78:	movls	r3, #0
   12d7c:	movhi	r3, #1
   12d80:	cmn	r1, #1
   12d84:	movne	r3, #0
   12d88:	cmp	r3, #0
   12d8c:	add	r5, r9, r2
   12d90:	beq	12d9c <ftello64@plt+0x19ac>
   12d94:	bl	112ac <strlen@plt>
   12d98:	str	r0, [sp, #24]
   12d9c:	ldr	r3, [sp, #24]
   12da0:	cmp	r5, r3
   12da4:	bhi	13a2c <ftello64@plt+0x263c>
   12da8:	ldr	r2, [sp, #52]	; 0x34
   12dac:	ldr	r1, [sp, #60]	; 0x3c
   12db0:	ldr	r0, [sp, #48]	; 0x30
   12db4:	bl	1115c <memcmp@plt>
   12db8:	cmp	r0, #0
   12dbc:	bne	13a2c <ftello64@plt+0x263c>
   12dc0:	ldr	r3, [sp, #32]
   12dc4:	cmp	r3, #0
   12dc8:	bne	142e8 <ftello64@plt+0x2ef8>
   12dcc:	ldr	r3, [sp, #48]	; 0x30
   12dd0:	ldrb	r5, [r3]
   12dd4:	cmp	r5, #126	; 0x7e
   12dd8:	ldrls	pc, [pc, r5, lsl #2]
   12ddc:	b	136ac <ftello64@plt+0x22bc>
   12de0:	muleq	r1, r8, r5
   12de4:	andeq	r3, r1, ip, lsr #13
   12de8:	andeq	r3, r1, ip, lsr #13
   12dec:	andeq	r3, r1, ip, lsr #13
   12df0:	andeq	r3, r1, ip, lsr #13
   12df4:	andeq	r3, r1, ip, lsr #13
   12df8:	andeq	r3, r1, ip, lsr #13
   12dfc:	andeq	r3, r1, r4, ror #12
   12e00:	andeq	r3, r1, r4, asr r6
   12e04:	andeq	r3, r1, r4, asr r5
   12e08:	andeq	r3, r1, ip, lsl r5
   12e0c:	andeq	r3, r1, r4, ror r5
   12e10:	andeq	r3, r1, ip, asr r5
   12e14:	andeq	r3, r1, ip, lsl #9
   12e18:	andeq	r3, r1, ip, lsr #13
   12e1c:	andeq	r3, r1, ip, lsr #13
   12e20:	andeq	r3, r1, ip, lsr #13
   12e24:	andeq	r3, r1, ip, lsr #13
   12e28:	andeq	r3, r1, ip, lsr #13
   12e2c:	andeq	r3, r1, ip, lsr #13
   12e30:	andeq	r3, r1, ip, lsr #13
   12e34:	andeq	r3, r1, ip, lsr #13
   12e38:	andeq	r3, r1, ip, lsr #13
   12e3c:	andeq	r3, r1, ip, lsr #13
   12e40:	andeq	r3, r1, ip, lsr #13
   12e44:	andeq	r3, r1, ip, lsr #13
   12e48:	andeq	r3, r1, ip, lsr #13
   12e4c:	andeq	r3, r1, ip, lsr #13
   12e50:	andeq	r3, r1, ip, lsr #13
   12e54:	andeq	r3, r1, ip, lsr #13
   12e58:	andeq	r3, r1, ip, lsr #13
   12e5c:	andeq	r3, r1, ip, lsr #13
   12e60:	andeq	r3, r1, ip, ror #12
   12e64:	andeq	r3, r1, r0, lsl #11
   12e68:	andeq	r3, r1, r0, lsl #11
   12e6c:	andeq	r3, r1, r4, lsl #13
   12e70:	andeq	r3, r1, r0, lsl #11
   12e74:	andeq	r3, r1, r0, lsr #13
   12e78:	andeq	r3, r1, r0, lsl #11
   12e7c:	andeq	r3, r1, r0, asr #7
   12e80:	andeq	r3, r1, r0, lsl #11
   12e84:	andeq	r3, r1, r0, lsl #11
   12e88:	andeq	r3, r1, r0, lsl #11
   12e8c:	andeq	r3, r1, r0, lsr #13
   12e90:	andeq	r3, r1, r0, lsr #13
   12e94:	andeq	r3, r1, r0, lsr #13
   12e98:	andeq	r3, r1, r0, lsr #13
   12e9c:	andeq	r3, r1, r0, lsr #13
   12ea0:	andeq	r3, r1, r0, lsr #13
   12ea4:	andeq	r3, r1, r0, lsr #13
   12ea8:	andeq	r3, r1, r0, lsr #13
   12eac:	andeq	r3, r1, r0, lsr #13
   12eb0:	andeq	r3, r1, r0, lsr #13
   12eb4:	andeq	r3, r1, r0, lsr #13
   12eb8:	andeq	r3, r1, r0, lsr #13
   12ebc:	andeq	r3, r1, r0, lsr #13
   12ec0:	andeq	r3, r1, r0, lsr #13
   12ec4:	andeq	r3, r1, r0, lsr #13
   12ec8:	andeq	r3, r1, r0, lsr #13
   12ecc:	andeq	r3, r1, r0, lsl #11
   12ed0:	andeq	r3, r1, r0, lsl #11
   12ed4:	andeq	r3, r1, r0, lsl #11
   12ed8:	andeq	r3, r1, r0, lsl #11
   12edc:	muleq	r1, r4, r3
   12ee0:	andeq	r3, r1, ip, lsr #13
   12ee4:	andeq	r3, r1, r0, lsr #13
   12ee8:	andeq	r3, r1, r0, lsr #13
   12eec:	andeq	r3, r1, r0, lsr #13
   12ef0:	andeq	r3, r1, r0, lsr #13
   12ef4:	andeq	r3, r1, r0, lsr #13
   12ef8:	andeq	r3, r1, r0, lsr #13
   12efc:	andeq	r3, r1, r0, lsr #13
   12f00:	andeq	r3, r1, r0, lsr #13
   12f04:	andeq	r3, r1, r0, lsr #13
   12f08:	andeq	r3, r1, r0, lsr #13
   12f0c:	andeq	r3, r1, r0, lsr #13
   12f10:	andeq	r3, r1, r0, lsr #13
   12f14:	andeq	r3, r1, r0, lsr #13
   12f18:	andeq	r3, r1, r0, lsr #13
   12f1c:	andeq	r3, r1, r0, lsr #13
   12f20:	andeq	r3, r1, r0, lsr #13
   12f24:	andeq	r3, r1, r0, lsr #13
   12f28:	andeq	r3, r1, r0, lsr #13
   12f2c:	andeq	r3, r1, r0, lsr #13
   12f30:	andeq	r3, r1, r0, lsr #13
   12f34:	andeq	r3, r1, r0, lsr #13
   12f38:	andeq	r3, r1, r0, lsr #13
   12f3c:	andeq	r3, r1, r0, lsr #13
   12f40:	andeq	r3, r1, r0, lsr #13
   12f44:	andeq	r3, r1, r0, lsr #13
   12f48:	andeq	r3, r1, r0, lsr #13
   12f4c:	andeq	r3, r1, r0, lsl #11
   12f50:	andeq	r3, r1, ip, asr #6
   12f54:	andeq	r3, r1, r0, lsr #13
   12f58:	andeq	r3, r1, r0, lsl #11
   12f5c:	andeq	r3, r1, r0, lsr #13
   12f60:	andeq	r3, r1, r0, lsl #11
   12f64:	andeq	r3, r1, r0, lsr #13
   12f68:	andeq	r3, r1, r0, lsr #13
   12f6c:	andeq	r3, r1, r0, lsr #13
   12f70:	andeq	r3, r1, r0, lsr #13
   12f74:	andeq	r3, r1, r0, lsr #13
   12f78:	andeq	r3, r1, r0, lsr #13
   12f7c:	andeq	r3, r1, r0, lsr #13
   12f80:	andeq	r3, r1, r0, lsr #13
   12f84:	andeq	r3, r1, r0, lsr #13
   12f88:	andeq	r3, r1, r0, lsr #13
   12f8c:	andeq	r3, r1, r0, lsr #13
   12f90:	andeq	r3, r1, r0, lsr #13
   12f94:	andeq	r3, r1, r0, lsr #13
   12f98:	andeq	r3, r1, r0, lsr #13
   12f9c:	andeq	r3, r1, r0, lsr #13
   12fa0:	andeq	r3, r1, r0, lsr #13
   12fa4:	andeq	r3, r1, r0, lsr #13
   12fa8:	andeq	r3, r1, r0, lsr #13
   12fac:	andeq	r3, r1, r0, lsr #13
   12fb0:	andeq	r3, r1, r0, lsr #13
   12fb4:	andeq	r3, r1, r0, lsr #13
   12fb8:	andeq	r3, r1, r0, lsr #13
   12fbc:	andeq	r3, r1, r0, lsr #13
   12fc0:	andeq	r3, r1, r0, lsr #13
   12fc4:	andeq	r3, r1, r0, lsr #13
   12fc8:	andeq	r3, r1, r0, lsr #13
   12fcc:	andeq	r3, r1, r4, ror #2
   12fd0:	andeq	r3, r1, r0, lsl #11
   12fd4:	andeq	r3, r1, r4, ror #2
   12fd8:	andeq	r3, r1, r4, lsl #13
   12fdc:	cmp	r4, #0
   12fe0:	moveq	r3, #1
   12fe4:	streq	r3, [sp, #28]
   12fe8:	beq	13714 <ftello64@plt+0x2324>
   12fec:	mov	r3, #0
   12ff0:	mov	r4, r3
   12ff4:	mov	r2, #1
   12ff8:	str	r2, [sp, #40]	; 0x28
   12ffc:	str	r3, [sp, #68]	; 0x44
   13000:	str	r2, [sp, #32]
   13004:	str	r2, [sp, #52]	; 0x34
   13008:	ldr	r3, [pc, #2584]	; 13a28 <ftello64@plt+0x2638>
   1300c:	str	r4, [sp, #44]	; 0x2c
   13010:	str	r4, [sp, #72]	; 0x48
   13014:	str	r4, [sp, #28]
   13018:	str	r3, [sp, #60]	; 0x3c
   1301c:	mov	r8, #2
   13020:	b	12d0c <ftello64@plt+0x191c>
   13024:	cmp	r4, #0
   13028:	bne	142b4 <ftello64@plt+0x2ec4>
   1302c:	cmp	sl, #0
   13030:	beq	14074 <ftello64@plt+0x2c84>
   13034:	mov	r3, #34	; 0x22
   13038:	strb	r3, [fp]
   1303c:	ldr	r3, [pc, #2528]	; 13a24 <ftello64@plt+0x2634>
   13040:	mov	r1, r4
   13044:	mov	r2, #1
   13048:	str	r4, [sp, #68]	; 0x44
   1304c:	str	r2, [sp, #40]	; 0x28
   13050:	mov	r4, r2
   13054:	str	r1, [sp, #44]	; 0x2c
   13058:	str	r1, [sp, #72]	; 0x48
   1305c:	str	r1, [sp, #32]
   13060:	str	r2, [sp, #28]
   13064:	str	r2, [sp, #52]	; 0x34
   13068:	str	r3, [sp, #60]	; 0x3c
   1306c:	b	12d0c <ftello64@plt+0x191c>
   13070:	mov	r3, #0
   13074:	str	r3, [sp, #68]	; 0x44
   13078:	str	r3, [sp, #44]	; 0x2c
   1307c:	str	r3, [sp, #32]
   13080:	str	r3, [sp, #28]
   13084:	str	r3, [sp, #60]	; 0x3c
   13088:	mov	r3, #1
   1308c:	str	r8, [sp, #72]	; 0x48
   13090:	str	r8, [sp, #52]	; 0x34
   13094:	mov	r4, r8
   13098:	str	r3, [sp, #40]	; 0x28
   1309c:	b	12d0c <ftello64@plt+0x191c>
   130a0:	mov	r3, #1
   130a4:	str	r3, [sp, #40]	; 0x28
   130a8:	str	r3, [sp, #32]
   130ac:	str	r3, [sp, #28]
   130b0:	str	r3, [sp, #52]	; 0x34
   130b4:	ldr	r3, [pc, #2408]	; 13a24 <ftello64@plt+0x2634>
   130b8:	mov	r2, #0
   130bc:	mov	r4, r2
   130c0:	str	r2, [sp, #68]	; 0x44
   130c4:	str	r2, [sp, #44]	; 0x2c
   130c8:	str	r2, [sp, #72]	; 0x48
   130cc:	str	r3, [sp, #60]	; 0x3c
   130d0:	mov	r8, #5
   130d4:	b	12d0c <ftello64@plt+0x191c>
   130d8:	mov	r3, #0
   130dc:	mov	r2, #1
   130e0:	str	r2, [sp, #40]	; 0x28
   130e4:	mov	r4, r3
   130e8:	str	r3, [sp, #68]	; 0x44
   130ec:	str	r2, [sp, #28]
   130f0:	str	r3, [sp, #44]	; 0x2c
   130f4:	str	r3, [sp, #72]	; 0x48
   130f8:	str	r3, [sp, #32]
   130fc:	str	r3, [sp, #52]	; 0x34
   13100:	str	r3, [sp, #60]	; 0x3c
   13104:	b	12d0c <ftello64@plt+0x191c>
   13108:	mov	r2, #1
   1310c:	mov	r3, #0
   13110:	str	r2, [sp, #40]	; 0x28
   13114:	mov	r4, r3
   13118:	str	r3, [sp, #68]	; 0x44
   1311c:	str	r8, [sp, #52]	; 0x34
   13120:	str	r2, [sp, #32]
   13124:	b	13008 <ftello64@plt+0x1c18>
   13128:	mov	r3, #1
   1312c:	str	r3, [sp, #40]	; 0x28
   13130:	str	r3, [sp, #32]
   13134:	str	r3, [sp, #28]
   13138:	str	r3, [sp, #52]	; 0x34
   1313c:	ldr	r3, [pc, #2276]	; 13a28 <ftello64@plt+0x2638>
   13140:	mov	r2, #0
   13144:	mov	r4, r2
   13148:	str	r2, [sp, #68]	; 0x44
   1314c:	str	r2, [sp, #44]	; 0x2c
   13150:	str	r2, [sp, #72]	; 0x48
   13154:	str	r3, [sp, #60]	; 0x3c
   13158:	mov	r8, #2
   1315c:	b	12d0c <ftello64@plt+0x191c>
   13160:	mov	r7, #0
   13164:	ldr	r3, [sp, #24]
   13168:	cmn	r3, #1
   1316c:	beq	13ca8 <ftello64@plt+0x28b8>
   13170:	ldr	r3, [sp, #24]
   13174:	subs	r3, r3, #1
   13178:	movne	r3, #1
   1317c:	cmp	r3, #0
   13180:	sub	r2, fp, #2
   13184:	clz	r2, r2
   13188:	lsr	r2, r2, #5
   1318c:	bne	13388 <ftello64@plt+0x1f98>
   13190:	cmp	r9, #0
   13194:	bne	13388 <ftello64@plt+0x1f98>
   13198:	ldr	r3, [sp, #32]
   1319c:	tst	r3, r2
   131a0:	bne	134a8 <ftello64@plt+0x20b8>
   131a4:	ldr	r3, [sp, #28]
   131a8:	eor	r3, r3, #1
   131ac:	orr	r3, r2, r3
   131b0:	ldr	r2, [sp, #32]
   131b4:	eor	r3, r3, #1
   131b8:	orrs	r3, r2, r3
   131bc:	beq	131ec <ftello64@plt+0x1dfc>
   131c0:	mov	r3, #0
   131c4:	ldr	r1, [sp, #56]	; 0x38
   131c8:	cmp	r1, #0
   131cc:	beq	131ec <ftello64@plt+0x1dfc>
   131d0:	lsr	r2, r5, #5
   131d4:	and	r0, r5, #31
   131d8:	uxtb	r2, r2
   131dc:	ldr	r1, [r1, r2, lsl #2]
   131e0:	lsr	r2, r1, r0
   131e4:	tst	r2, #1
   131e8:	bne	131f4 <ftello64@plt+0x1e04>
   131ec:	cmp	r7, #0
   131f0:	beq	13444 <ftello64@plt+0x2054>
   131f4:	sub	r2, fp, #2
   131f8:	clz	r2, r2
   131fc:	lsr	r2, r2, #5
   13200:	ldr	r3, [sp, #32]
   13204:	cmp	r3, #0
   13208:	bne	13534 <ftello64@plt+0x2144>
   1320c:	ldr	r3, [sp, #44]	; 0x2c
   13210:	eor	r3, r3, #1
   13214:	ands	r3, r2, r3
   13218:	beq	13250 <ftello64@plt+0x1e60>
   1321c:	cmp	sl, r4
   13220:	movhi	r2, #39	; 0x27
   13224:	strbhi	r2, [r8, r4]
   13228:	add	r2, r4, #1
   1322c:	cmp	r2, sl
   13230:	movcc	r1, #36	; 0x24
   13234:	strbcc	r1, [r8, r2]
   13238:	add	r2, r4, #2
   1323c:	cmp	r2, sl
   13240:	add	r4, r4, #3
   13244:	movcc	r1, #39	; 0x27
   13248:	strbcc	r1, [r8, r2]
   1324c:	str	r3, [sp, #44]	; 0x2c
   13250:	cmp	r4, sl
   13254:	movcc	r3, #92	; 0x5c
   13258:	strbcc	r3, [r8, r4]
   1325c:	add	r9, r9, #1
   13260:	add	r4, r4, #1
   13264:	cmp	r4, sl
   13268:	ldr	r3, [sp, #40]	; 0x28
   1326c:	strbcc	r5, [r8, r4]
   13270:	cmp	r6, #0
   13274:	moveq	r3, #0
   13278:	str	r3, [sp, #40]	; 0x28
   1327c:	ldr	r3, [sp, #24]
   13280:	add	r4, r4, #1
   13284:	cmn	r3, #1
   13288:	bne	12d28 <ftello64@plt+0x1938>
   1328c:	ldr	r3, [sp, #36]	; 0x24
   13290:	ldrb	r6, [r3, r9]
   13294:	adds	r6, r6, #0
   13298:	movne	r6, #1
   1329c:	cmp	r6, #0
   132a0:	bne	12d3c <ftello64@plt+0x194c>
   132a4:	str	fp, [sp, #160]	; 0xa0
   132a8:	mov	fp, r8
   132ac:	ldr	r8, [sp, #160]	; 0xa0
   132b0:	ldr	r1, [sp, #32]
   132b4:	cmp	r4, #0
   132b8:	sub	r2, r8, #2
   132bc:	clz	r2, r2
   132c0:	lsr	r2, r2, #5
   132c4:	andeq	r3, r2, r1
   132c8:	movne	r3, #0
   132cc:	cmp	r3, #0
   132d0:	bne	143bc <ftello64@plt+0x2fcc>
   132d4:	eor	r3, r1, #1
   132d8:	ands	r2, r2, r3
   132dc:	beq	142f8 <ftello64@plt+0x2f08>
   132e0:	ldr	r3, [sp, #68]	; 0x44
   132e4:	cmp	r3, #0
   132e8:	beq	142fc <ftello64@plt+0x2f0c>
   132ec:	ldr	r3, [sp, #40]	; 0x28
   132f0:	cmp	r3, #0
   132f4:	bne	14378 <ftello64@plt+0x2f88>
   132f8:	ldr	r3, [sp, #72]	; 0x48
   132fc:	adds	r3, r3, #0
   13300:	movne	r3, #1
   13304:	cmp	sl, #0
   13308:	movne	r3, #0
   1330c:	cmp	r3, #0
   13310:	ldreq	r2, [sp, #68]	; 0x44
   13314:	beq	142fc <ftello64@plt+0x2f0c>
   13318:	ldr	sl, [sp, #72]	; 0x48
   1331c:	str	r3, [sp, #68]	; 0x44
   13320:	ldr	r3, [pc, #1792]	; 13a28 <ftello64@plt+0x2638>
   13324:	mov	r2, #39	; 0x27
   13328:	mov	r4, #1
   1332c:	str	r3, [sp, #60]	; 0x3c
   13330:	mov	r3, #0
   13334:	strb	r2, [fp]
   13338:	str	r4, [sp, #52]	; 0x34
   1333c:	mov	r8, #2
   13340:	str	r3, [sp, #32]
   13344:	b	12d0c <ftello64@plt+0x191c>
   13348:	mov	r7, #0
   1334c:	cmp	fp, #2
   13350:	beq	13c88 <ftello64@plt+0x2898>
   13354:	ldr	r3, [sp, #52]	; 0x34
   13358:	ldr	r2, [sp, #28]
   1335c:	ldr	r1, [sp, #32]
   13360:	cmp	r3, #0
   13364:	andne	r2, r2, r1
   13368:	moveq	r2, #0
   1336c:	cmp	r2, #0
   13370:	moveq	r5, #92	; 0x5c
   13374:	moveq	r3, r5
   13378:	bne	13c94 <ftello64@plt+0x28a4>
   1337c:	ldr	r1, [sp, #28]
   13380:	cmp	r1, #0
   13384:	bne	14404 <ftello64@plt+0x3014>
   13388:	mov	r6, #0
   1338c:	b	131a4 <ftello64@plt+0x1db4>
   13390:	mov	r7, #0
   13394:	cmp	fp, #2
   13398:	beq	13cf8 <ftello64@plt+0x2908>
   1339c:	cmp	fp, #5
   133a0:	beq	13cbc <ftello64@plt+0x28cc>
   133a4:	sub	r2, fp, #2
   133a8:	mov	r6, #0
   133ac:	clz	r2, r2
   133b0:	mov	r5, #63	; 0x3f
   133b4:	lsr	r2, r2, #5
   133b8:	b	131a4 <ftello64@plt+0x1db4>
   133bc:	mov	r7, #0
   133c0:	cmp	fp, #2
   133c4:	strne	r6, [sp, #68]	; 0x44
   133c8:	movne	r2, #0
   133cc:	movne	r5, #39	; 0x27
   133d0:	bne	131a4 <ftello64@plt+0x1db4>
   133d4:	ldr	r3, [sp, #32]
   133d8:	cmp	r3, #0
   133dc:	bne	140d8 <ftello64@plt+0x2ce8>
   133e0:	cmp	sl, #0
   133e4:	ldr	r3, [sp, #72]	; 0x48
   133e8:	clz	r3, r3
   133ec:	lsr	r3, r3, #5
   133f0:	moveq	r3, #0
   133f4:	cmp	r3, #0
   133f8:	bne	1400c <ftello64@plt+0x2c1c>
   133fc:	cmp	sl, r4
   13400:	movhi	r3, #39	; 0x27
   13404:	strbhi	r3, [r8, r4]
   13408:	add	r3, r4, #1
   1340c:	cmp	sl, r3
   13410:	movhi	r2, #92	; 0x5c
   13414:	strbhi	r2, [r8, r3]
   13418:	add	r3, r4, #2
   1341c:	cmp	sl, r3
   13420:	movhi	r2, #39	; 0x27
   13424:	strbhi	r2, [r8, r3]
   13428:	mov	r3, #0
   1342c:	cmp	r7, #0
   13430:	add	r4, r4, #3
   13434:	str	r3, [sp, #44]	; 0x2c
   13438:	str	r6, [sp, #68]	; 0x44
   1343c:	mov	r5, #39	; 0x27
   13440:	bne	131f4 <ftello64@plt+0x1e04>
   13444:	ldr	r2, [sp, #44]	; 0x2c
   13448:	eor	r3, r3, #1
   1344c:	and	r3, r3, r2
   13450:	add	r9, r9, #1
   13454:	uxtb	r3, r3
   13458:	cmp	r3, #0
   1345c:	beq	13264 <ftello64@plt+0x1e74>
   13460:	cmp	sl, r4
   13464:	movhi	r3, #39	; 0x27
   13468:	strbhi	r3, [r8, r4]
   1346c:	add	r3, r4, #1
   13470:	cmp	sl, r3
   13474:	movhi	r2, #39	; 0x27
   13478:	strbhi	r2, [r8, r3]
   1347c:	mov	r3, #0
   13480:	add	r4, r4, #2
   13484:	str	r3, [sp, #44]	; 0x2c
   13488:	b	13264 <ftello64@plt+0x1e74>
   1348c:	mov	r3, #114	; 0x72
   13490:	ldr	r1, [sp, #32]
   13494:	sub	r2, fp, #2
   13498:	clz	r2, r2
   1349c:	lsr	r2, r2, #5
   134a0:	tst	r2, r1
   134a4:	beq	1337c <ftello64@plt+0x1f8c>
   134a8:	mov	fp, r8
   134ac:	mov	r8, #2
   134b0:	ldr	r3, [sp, #28]
   134b4:	cmp	r3, #0
   134b8:	movne	r8, #4
   134bc:	ldr	r3, [sp, #164]	; 0xa4
   134c0:	mov	ip, #0
   134c4:	bic	r3, r3, #2
   134c8:	str	r3, [sp, #4]
   134cc:	ldr	r3, [sp, #76]	; 0x4c
   134d0:	str	r8, [sp]
   134d4:	str	r3, [sp, #16]
   134d8:	ldr	r3, [sp, #80]	; 0x50
   134dc:	ldr	r2, [sp, #36]	; 0x24
   134e0:	str	r3, [sp, #12]
   134e4:	mov	r1, sl
   134e8:	ldr	r3, [sp, #24]
   134ec:	mov	r0, fp
   134f0:	str	ip, [sp, #8]
   134f4:	bl	12c14 <ftello64@plt+0x1824>
   134f8:	mov	r4, r0
   134fc:	ldr	r3, [pc, #1304]	; 13a1c <ftello64@plt+0x262c>
   13500:	ldr	r2, [sp, #116]	; 0x74
   13504:	mov	r0, r4
   13508:	ldr	r3, [r3]
   1350c:	cmp	r2, r3
   13510:	bne	14400 <ftello64@plt+0x3010>
   13514:	add	sp, sp, #124	; 0x7c
   13518:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1351c:	mov	r5, #110	; 0x6e
   13520:	ldr	r3, [sp, #32]
   13524:	mov	r2, #0
   13528:	cmp	r3, #0
   1352c:	mov	r6, r2
   13530:	beq	1320c <ftello64@plt+0x1e1c>
   13534:	str	fp, [sp, #160]	; 0xa0
   13538:	mov	fp, r8
   1353c:	ldr	r8, [sp, #160]	; 0xa0
   13540:	mov	r3, r2
   13544:	ldr	r2, [sp, #28]
   13548:	and	r2, r2, r3
   1354c:	str	r2, [sp, #28]
   13550:	b	134b0 <ftello64@plt+0x20c0>
   13554:	mov	r5, #116	; 0x74
   13558:	b	13520 <ftello64@plt+0x2130>
   1355c:	mov	r5, #102	; 0x66
   13560:	ldr	r3, [sp, #32]
   13564:	cmp	r3, #0
   13568:	bne	14114 <ftello64@plt+0x2d24>
   1356c:	mov	r6, #0
   13570:	b	13250 <ftello64@plt+0x1e60>
   13574:	mov	r5, #118	; 0x76
   13578:	b	13560 <ftello64@plt+0x2170>
   1357c:	mov	r7, #0
   13580:	mov	r6, #0
   13584:	b	131c0 <ftello64@plt+0x1dd0>
   13588:	ldr	r3, [sp, #32]
   1358c:	cmp	r3, #0
   13590:	bne	14358 <ftello64@plt+0x2f68>
   13594:	mov	r7, r3
   13598:	ldr	r3, [sp, #44]	; 0x2c
   1359c:	sub	r2, fp, #2
   135a0:	eor	r3, r3, #1
   135a4:	clz	r2, r2
   135a8:	lsr	r2, r2, #5
   135ac:	ands	r3, r2, r3
   135b0:	beq	13ff8 <ftello64@plt+0x2c08>
   135b4:	cmp	sl, r4
   135b8:	movhi	r1, #39	; 0x27
   135bc:	strbhi	r1, [r8, r4]
   135c0:	add	r1, r4, #1
   135c4:	cmp	sl, r1
   135c8:	movhi	r0, #36	; 0x24
   135cc:	strbhi	r0, [r8, r1]
   135d0:	add	r1, r4, #2
   135d4:	cmp	sl, r1
   135d8:	movhi	r0, #39	; 0x27
   135dc:	strbhi	r0, [r8, r1]
   135e0:	add	r1, r4, #3
   135e4:	cmp	sl, r1
   135e8:	bls	14058 <ftello64@plt+0x2c68>
   135ec:	mov	r4, r1
   135f0:	mov	r1, #92	; 0x5c
   135f4:	strb	r1, [r8, r4]
   135f8:	mov	r1, r4
   135fc:	str	r3, [sp, #44]	; 0x2c
   13600:	cmp	fp, #2
   13604:	add	r4, r4, #1
   13608:	beq	140a0 <ftello64@plt+0x2cb0>
   1360c:	ldr	r0, [sp, #24]
   13610:	add	r3, r9, #1
   13614:	cmp	r3, r0
   13618:	bcs	13630 <ftello64@plt+0x2240>
   1361c:	ldr	r0, [sp, #36]	; 0x24
   13620:	ldrb	r3, [r0, r3]
   13624:	sub	r3, r3, #48	; 0x30
   13628:	cmp	r3, #9
   1362c:	bls	140b0 <ftello64@plt+0x2cc0>
   13630:	mov	r5, #48	; 0x30
   13634:	ldr	r3, [sp, #28]
   13638:	eor	r3, r3, #1
   1363c:	orrs	r2, r2, r3
   13640:	mov	r3, r6
   13644:	moveq	r6, r2
   13648:	beq	131c4 <ftello64@plt+0x1dd4>
   1364c:	mov	r6, #0
   13650:	b	131ec <ftello64@plt+0x1dfc>
   13654:	mov	r2, #0
   13658:	mov	r6, r2
   1365c:	mov	r5, #98	; 0x62
   13660:	b	1320c <ftello64@plt+0x1e1c>
   13664:	mov	r5, #97	; 0x61
   13668:	b	1356c <ftello64@plt+0x217c>
   1366c:	mov	r3, r7
   13670:	mov	r6, r7
   13674:	mov	r2, #0
   13678:	mov	r7, r3
   1367c:	mov	r5, #32
   13680:	b	131a4 <ftello64@plt+0x1db4>
   13684:	cmp	r9, #0
   13688:	mov	r3, r7
   1368c:	bne	13c54 <ftello64@plt+0x2864>
   13690:	mov	r6, r7
   13694:	mov	r2, r9
   13698:	mov	r7, r3
   1369c:	b	131a4 <ftello64@plt+0x1db4>
   136a0:	mov	r6, r7
   136a4:	b	131c0 <ftello64@plt+0x1dd0>
   136a8:	mov	r7, #0
   136ac:	ldr	r3, [sp, #64]	; 0x40
   136b0:	cmp	r3, #1
   136b4:	bne	13d10 <ftello64@plt+0x2920>
   136b8:	bl	1127c <__ctype_b_loc@plt>
   136bc:	ldr	r2, [sp, #64]	; 0x40
   136c0:	sxth	r3, r5
   136c4:	mov	ip, r2
   136c8:	lsl	r3, r3, #1
   136cc:	ldr	r2, [r0]
   136d0:	ldrh	r3, [r2, r3]
   136d4:	and	r3, r3, #16384	; 0x4000
   136d8:	cmp	r3, #0
   136dc:	ldr	r3, [sp, #28]
   136e0:	movne	r6, #1
   136e4:	moveq	r6, #0
   136e8:	movne	r2, #0
   136ec:	andeq	r2, r3, #1
   136f0:	cmp	r2, #0
   136f4:	bne	14020 <ftello64@plt+0x2c30>
   136f8:	sub	r2, fp, #2
   136fc:	clz	r2, r2
   13700:	lsr	r2, r2, #5
   13704:	b	131a4 <ftello64@plt+0x1db4>
   13708:	cmp	r4, #0
   1370c:	bne	143cc <ftello64@plt+0x2fdc>
   13710:	str	r4, [sp, #28]
   13714:	cmp	sl, #0
   13718:	bne	14410 <ftello64@plt+0x3020>
   1371c:	ldr	r3, [pc, #772]	; 13a28 <ftello64@plt+0x2638>
   13720:	mov	r4, #1
   13724:	str	r4, [sp, #40]	; 0x28
   13728:	str	r3, [sp, #60]	; 0x3c
   1372c:	str	r4, [sp, #52]	; 0x34
   13730:	str	sl, [sp, #72]	; 0x48
   13734:	str	sl, [sp, #68]	; 0x44
   13738:	str	sl, [sp, #44]	; 0x2c
   1373c:	str	sl, [sp, #32]
   13740:	mov	r8, #2
   13744:	b	12d0c <ftello64@plt+0x191c>
   13748:	ldr	r3, [sp, #36]	; 0x24
   1374c:	ldrb	r5, [r3, r9]
   13750:	cmp	r5, #126	; 0x7e
   13754:	ldrls	pc, [pc, r5, lsl #2]
   13758:	b	136ac <ftello64@plt+0x22bc>
   1375c:	muleq	r1, r0, r9
   13760:	andeq	r3, r1, ip, lsr #13
   13764:	andeq	r3, r1, ip, lsr #13
   13768:	andeq	r3, r1, ip, lsr #13
   1376c:	andeq	r3, r1, ip, lsr #13
   13770:	andeq	r3, r1, ip, lsr #13
   13774:	andeq	r3, r1, ip, lsr #13
   13778:	andeq	r3, r1, ip, ror r9
   1377c:	andeq	r3, r1, r8, ror #18
   13780:	andeq	r3, r1, r0, ror #18
   13784:	andeq	r3, r1, r8, asr r9
   13788:	andeq	r3, r1, r8, lsl #20
   1378c:	strdeq	r3, [r1], -r4
   13790:	andeq	r3, r1, ip, lsl #9
   13794:	andeq	r3, r1, ip, lsr #13
   13798:	andeq	r3, r1, ip, lsr #13
   1379c:	andeq	r3, r1, ip, lsr #13
   137a0:	andeq	r3, r1, ip, lsr #13
   137a4:	andeq	r3, r1, ip, lsr #13
   137a8:	andeq	r3, r1, ip, lsr #13
   137ac:	andeq	r3, r1, ip, lsr #13
   137b0:	andeq	r3, r1, ip, lsr #13
   137b4:	andeq	r3, r1, ip, lsr #13
   137b8:	andeq	r3, r1, ip, lsr #13
   137bc:	andeq	r3, r1, ip, lsr #13
   137c0:	andeq	r3, r1, ip, lsr #13
   137c4:	andeq	r3, r1, ip, lsr #13
   137c8:	andeq	r3, r1, ip, lsr #13
   137cc:	andeq	r3, r1, ip, lsr #13
   137d0:	andeq	r3, r1, ip, lsr #13
   137d4:	andeq	r3, r1, ip, lsr #13
   137d8:	andeq	r3, r1, ip, lsr #13
   137dc:	andeq	r3, r1, r4, ror #19
   137e0:	ldrdeq	r3, [r1], -r0
   137e4:	ldrdeq	r3, [r1], -r0
   137e8:	andeq	r3, r1, r0, asr #19
   137ec:	ldrdeq	r3, [r1], -r0
   137f0:	strdeq	r3, [r1], -r8
   137f4:	ldrdeq	r3, [r1], -r0
   137f8:	andeq	r3, r1, r0, asr #7
   137fc:	ldrdeq	r3, [r1], -r0
   13800:	ldrdeq	r3, [r1], -r0
   13804:	ldrdeq	r3, [r1], -r0
   13808:	strdeq	r3, [r1], -r8
   1380c:	strdeq	r3, [r1], -r8
   13810:	strdeq	r3, [r1], -r8
   13814:	strdeq	r3, [r1], -r8
   13818:	strdeq	r3, [r1], -r8
   1381c:	strdeq	r3, [r1], -r8
   13820:	strdeq	r3, [r1], -r8
   13824:	strdeq	r3, [r1], -r8
   13828:	strdeq	r3, [r1], -r8
   1382c:	strdeq	r3, [r1], -r8
   13830:	strdeq	r3, [r1], -r8
   13834:	strdeq	r3, [r1], -r8
   13838:	strdeq	r3, [r1], -r8
   1383c:	strdeq	r3, [r1], -r8
   13840:	strdeq	r3, [r1], -r8
   13844:	strdeq	r3, [r1], -r8
   13848:	ldrdeq	r3, [r1], -r0
   1384c:	ldrdeq	r3, [r1], -r0
   13850:	ldrdeq	r3, [r1], -r0
   13854:	ldrdeq	r3, [r1], -r0
   13858:	muleq	r1, r4, r3
   1385c:	andeq	r3, r1, ip, lsr #13
   13860:	strdeq	r3, [r1], -r8
   13864:	strdeq	r3, [r1], -r8
   13868:	strdeq	r3, [r1], -r8
   1386c:	strdeq	r3, [r1], -r8
   13870:	strdeq	r3, [r1], -r8
   13874:	strdeq	r3, [r1], -r8
   13878:	strdeq	r3, [r1], -r8
   1387c:	strdeq	r3, [r1], -r8
   13880:	strdeq	r3, [r1], -r8
   13884:	strdeq	r3, [r1], -r8
   13888:	strdeq	r3, [r1], -r8
   1388c:	strdeq	r3, [r1], -r8
   13890:	strdeq	r3, [r1], -r8
   13894:	strdeq	r3, [r1], -r8
   13898:	strdeq	r3, [r1], -r8
   1389c:	strdeq	r3, [r1], -r8
   138a0:	strdeq	r3, [r1], -r8
   138a4:	strdeq	r3, [r1], -r8
   138a8:	strdeq	r3, [r1], -r8
   138ac:	strdeq	r3, [r1], -r8
   138b0:	strdeq	r3, [r1], -r8
   138b4:	strdeq	r3, [r1], -r8
   138b8:	strdeq	r3, [r1], -r8
   138bc:	strdeq	r3, [r1], -r8
   138c0:	strdeq	r3, [r1], -r8
   138c4:	strdeq	r3, [r1], -r8
   138c8:	ldrdeq	r3, [r1], -r0
   138cc:	andeq	r3, r1, ip, asr #6
   138d0:	strdeq	r3, [r1], -r8
   138d4:	ldrdeq	r3, [r1], -r0
   138d8:	strdeq	r3, [r1], -r8
   138dc:	ldrdeq	r3, [r1], -r0
   138e0:	strdeq	r3, [r1], -r8
   138e4:	strdeq	r3, [r1], -r8
   138e8:	strdeq	r3, [r1], -r8
   138ec:	strdeq	r3, [r1], -r8
   138f0:	strdeq	r3, [r1], -r8
   138f4:	strdeq	r3, [r1], -r8
   138f8:	strdeq	r3, [r1], -r8
   138fc:	strdeq	r3, [r1], -r8
   13900:	strdeq	r3, [r1], -r8
   13904:	strdeq	r3, [r1], -r8
   13908:	strdeq	r3, [r1], -r8
   1390c:	strdeq	r3, [r1], -r8
   13910:	strdeq	r3, [r1], -r8
   13914:	strdeq	r3, [r1], -r8
   13918:	strdeq	r3, [r1], -r8
   1391c:	strdeq	r3, [r1], -r8
   13920:	strdeq	r3, [r1], -r8
   13924:	strdeq	r3, [r1], -r8
   13928:	strdeq	r3, [r1], -r8
   1392c:	strdeq	r3, [r1], -r8
   13930:	strdeq	r3, [r1], -r8
   13934:	strdeq	r3, [r1], -r8
   13938:	strdeq	r3, [r1], -r8
   1393c:	strdeq	r3, [r1], -r8
   13940:	strdeq	r3, [r1], -r8
   13944:	strdeq	r3, [r1], -r8
   13948:	andeq	r3, r1, r4, ror #2
   1394c:	ldrdeq	r3, [r1], -r0
   13950:	andeq	r3, r1, r4, ror #2
   13954:	andeq	r3, r1, r0, asr #19
   13958:	mov	r3, #110	; 0x6e
   1395c:	b	13490 <ftello64@plt+0x20a0>
   13960:	mov	r3, #116	; 0x74
   13964:	b	13490 <ftello64@plt+0x20a0>
   13968:	sub	r2, fp, #2
   1396c:	mov	r3, #98	; 0x62
   13970:	clz	r2, r2
   13974:	lsr	r2, r2, #5
   13978:	b	1337c <ftello64@plt+0x1f8c>
   1397c:	sub	r2, fp, #2
   13980:	mov	r3, #97	; 0x61
   13984:	clz	r2, r2
   13988:	lsr	r2, r2, #5
   1398c:	b	1337c <ftello64@plt+0x1f8c>
   13990:	ldr	r3, [sp, #28]
   13994:	cmp	r3, #0
   13998:	bne	13588 <ftello64@plt+0x2198>
   1399c:	ldr	r3, [sp, #164]	; 0xa4
   139a0:	tst	r3, #1
   139a4:	bne	14018 <ftello64@plt+0x2c28>
   139a8:	ldr	r6, [sp, #28]
   139ac:	sub	r2, fp, #2
   139b0:	mov	r7, r6
   139b4:	clz	r2, r2
   139b8:	lsr	r2, r2, #5
   139bc:	b	131a4 <ftello64@plt+0x1db4>
   139c0:	sub	r2, fp, #2
   139c4:	clz	r2, r2
   139c8:	lsr	r2, r2, #5
   139cc:	b	13190 <ftello64@plt+0x1da0>
   139d0:	sub	r2, fp, #2
   139d4:	mov	r6, #0
   139d8:	clz	r2, r2
   139dc:	lsr	r2, r2, #5
   139e0:	b	13198 <ftello64@plt+0x1da8>
   139e4:	sub	r2, fp, #2
   139e8:	clz	r2, r2
   139ec:	lsr	r2, r2, #5
   139f0:	b	13198 <ftello64@plt+0x1da8>
   139f4:	sub	r2, fp, #2
   139f8:	mov	r3, #102	; 0x66
   139fc:	clz	r2, r2
   13a00:	lsr	r2, r2, #5
   13a04:	b	1337c <ftello64@plt+0x1f8c>
   13a08:	sub	r2, fp, #2
   13a0c:	mov	r3, #118	; 0x76
   13a10:	clz	r2, r2
   13a14:	lsr	r2, r2, #5
   13a18:	b	1337c <ftello64@plt+0x1f8c>
   13a1c:	andeq	r9, r2, r8, lsl #30
   13a20:	andeq	r9, r1, r0, ror #16
   13a24:	andeq	r9, r1, r8, asr #16
   13a28:	andeq	r9, r1, ip, asr r8
   13a2c:	ldr	r3, [sp, #48]	; 0x30
   13a30:	ldrb	r5, [r3]
   13a34:	cmp	r5, #126	; 0x7e
   13a38:	ldrls	pc, [pc, r5, lsl #2]
   13a3c:	b	136a8 <ftello64@plt+0x22b8>
   13a40:	andeq	r3, r1, r8, lsl #11
   13a44:	andeq	r3, r1, r8, lsr #13
   13a48:	andeq	r3, r1, r8, lsr #13
   13a4c:	andeq	r3, r1, r8, lsr #13
   13a50:	andeq	r3, r1, r8, lsr #13
   13a54:	andeq	r3, r1, r8, lsr #13
   13a58:	andeq	r3, r1, r8, lsr #13
   13a5c:	andeq	r3, r1, r0, lsl #25
   13a60:	andeq	r3, r1, r8, ror ip
   13a64:	andeq	r3, r1, r4, asr r5
   13a68:	andeq	r3, r1, ip, lsl r5
   13a6c:	andeq	r3, r1, r4, ror r5
   13a70:	andeq	r3, r1, ip, asr r5
   13a74:	andeq	r3, r1, ip, ror #24
   13a78:	andeq	r3, r1, r8, lsr #13
   13a7c:	andeq	r3, r1, r8, lsr #13
   13a80:	andeq	r3, r1, r8, lsr #13
   13a84:	andeq	r3, r1, r8, lsr #13
   13a88:	andeq	r3, r1, r8, lsr #13
   13a8c:	andeq	r3, r1, r8, lsr #13
   13a90:	andeq	r3, r1, r8, lsr #13
   13a94:	andeq	r3, r1, r8, lsr #13
   13a98:	andeq	r3, r1, r8, lsr #13
   13a9c:	andeq	r3, r1, r8, lsr #13
   13aa0:	andeq	r3, r1, r8, lsr #13
   13aa4:	andeq	r3, r1, r8, lsr #13
   13aa8:	andeq	r3, r1, r8, lsr #13
   13aac:	andeq	r3, r1, r8, lsr #13
   13ab0:	andeq	r3, r1, r8, lsr #13
   13ab4:	andeq	r3, r1, r8, lsr #13
   13ab8:	andeq	r3, r1, r8, lsr #13
   13abc:	andeq	r3, r1, r8, lsr #13
   13ac0:	andeq	r3, r1, r4, ror #24
   13ac4:	andeq	r3, r1, ip, ror r5
   13ac8:	andeq	r3, r1, ip, ror r5
   13acc:	andeq	r3, r1, r8, asr #24
   13ad0:	andeq	r3, r1, ip, ror r5
   13ad4:	andeq	r3, r1, ip, lsr ip
   13ad8:	andeq	r3, r1, ip, ror r5
   13adc:			; <UNDEFINED> instruction: 0x000133bc
   13ae0:	andeq	r3, r1, ip, ror r5
   13ae4:	andeq	r3, r1, ip, ror r5
   13ae8:	andeq	r3, r1, ip, ror r5
   13aec:	andeq	r3, r1, ip, lsr ip
   13af0:	andeq	r3, r1, ip, lsr ip
   13af4:	andeq	r3, r1, ip, lsr ip
   13af8:	andeq	r3, r1, ip, lsr ip
   13afc:	andeq	r3, r1, ip, lsr ip
   13b00:	andeq	r3, r1, ip, lsr ip
   13b04:	andeq	r3, r1, ip, lsr ip
   13b08:	andeq	r3, r1, ip, lsr ip
   13b0c:	andeq	r3, r1, ip, lsr ip
   13b10:	andeq	r3, r1, ip, lsr ip
   13b14:	andeq	r3, r1, ip, lsr ip
   13b18:	andeq	r3, r1, ip, lsr ip
   13b1c:	andeq	r3, r1, ip, lsr ip
   13b20:	andeq	r3, r1, ip, lsr ip
   13b24:	andeq	r3, r1, ip, lsr ip
   13b28:	andeq	r3, r1, ip, lsr ip
   13b2c:	andeq	r3, r1, ip, ror r5
   13b30:	andeq	r3, r1, ip, ror r5
   13b34:	andeq	r3, r1, ip, ror r5
   13b38:	andeq	r3, r1, ip, ror r5
   13b3c:	muleq	r1, r0, r3
   13b40:	andeq	r3, r1, r8, lsr #13
   13b44:	andeq	r3, r1, ip, lsr ip
   13b48:	andeq	r3, r1, ip, lsr ip
   13b4c:	andeq	r3, r1, ip, lsr ip
   13b50:	andeq	r3, r1, ip, lsr ip
   13b54:	andeq	r3, r1, ip, lsr ip
   13b58:	andeq	r3, r1, ip, lsr ip
   13b5c:	andeq	r3, r1, ip, lsr ip
   13b60:	andeq	r3, r1, ip, lsr ip
   13b64:	andeq	r3, r1, ip, lsr ip
   13b68:	andeq	r3, r1, ip, lsr ip
   13b6c:	andeq	r3, r1, ip, lsr ip
   13b70:	andeq	r3, r1, ip, lsr ip
   13b74:	andeq	r3, r1, ip, lsr ip
   13b78:	andeq	r3, r1, ip, lsr ip
   13b7c:	andeq	r3, r1, ip, lsr ip
   13b80:	andeq	r3, r1, ip, lsr ip
   13b84:	andeq	r3, r1, ip, lsr ip
   13b88:	andeq	r3, r1, ip, lsr ip
   13b8c:	andeq	r3, r1, ip, lsr ip
   13b90:	andeq	r3, r1, ip, lsr ip
   13b94:	andeq	r3, r1, ip, lsr ip
   13b98:	andeq	r3, r1, ip, lsr ip
   13b9c:	andeq	r3, r1, ip, lsr ip
   13ba0:	andeq	r3, r1, ip, lsr ip
   13ba4:	andeq	r3, r1, ip, lsr ip
   13ba8:	andeq	r3, r1, ip, lsr ip
   13bac:	andeq	r3, r1, ip, ror r5
   13bb0:	andeq	r3, r1, r8, asr #6
   13bb4:	andeq	r3, r1, ip, lsr ip
   13bb8:	andeq	r3, r1, ip, ror r5
   13bbc:	andeq	r3, r1, ip, lsr ip
   13bc0:	andeq	r3, r1, ip, ror r5
   13bc4:	andeq	r3, r1, ip, lsr ip
   13bc8:	andeq	r3, r1, ip, lsr ip
   13bcc:	andeq	r3, r1, ip, lsr ip
   13bd0:	andeq	r3, r1, ip, lsr ip
   13bd4:	andeq	r3, r1, ip, lsr ip
   13bd8:	andeq	r3, r1, ip, lsr ip
   13bdc:	andeq	r3, r1, ip, lsr ip
   13be0:	andeq	r3, r1, ip, lsr ip
   13be4:	andeq	r3, r1, ip, lsr ip
   13be8:	andeq	r3, r1, ip, lsr ip
   13bec:	andeq	r3, r1, ip, lsr ip
   13bf0:	andeq	r3, r1, ip, lsr ip
   13bf4:	andeq	r3, r1, ip, lsr ip
   13bf8:	andeq	r3, r1, ip, lsr ip
   13bfc:	andeq	r3, r1, ip, lsr ip
   13c00:	andeq	r3, r1, ip, lsr ip
   13c04:	andeq	r3, r1, ip, lsr ip
   13c08:	andeq	r3, r1, ip, lsr ip
   13c0c:	andeq	r3, r1, ip, lsr ip
   13c10:	andeq	r3, r1, ip, lsr ip
   13c14:	andeq	r3, r1, ip, lsr ip
   13c18:	andeq	r3, r1, ip, lsr ip
   13c1c:	andeq	r3, r1, ip, lsr ip
   13c20:	andeq	r3, r1, ip, lsr ip
   13c24:	andeq	r3, r1, ip, lsr ip
   13c28:	andeq	r3, r1, ip, lsr ip
   13c2c:	andeq	r3, r1, r0, ror #2
   13c30:	andeq	r3, r1, ip, ror r5
   13c34:	andeq	r3, r1, r0, ror #2
   13c38:	andeq	r3, r1, r8, asr #24
   13c3c:	mov	r6, r7
   13c40:	mov	r7, #0
   13c44:	b	131c0 <ftello64@plt+0x1dd0>
   13c48:	cmp	r9, #0
   13c4c:	mov	r3, #0
   13c50:	beq	13690 <ftello64@plt+0x22a0>
   13c54:	mov	r6, #0
   13c58:	mov	r7, r3
   13c5c:	mov	r3, r6
   13c60:	b	131c4 <ftello64@plt+0x1dd4>
   13c64:	mov	r3, #0
   13c68:	b	13670 <ftello64@plt+0x2280>
   13c6c:	mov	r7, #0
   13c70:	mov	r3, #114	; 0x72
   13c74:	b	13490 <ftello64@plt+0x20a0>
   13c78:	mov	r5, #98	; 0x62
   13c7c:	b	13520 <ftello64@plt+0x2130>
   13c80:	mov	r5, #97	; 0x61
   13c84:	b	13560 <ftello64@plt+0x2170>
   13c88:	ldr	r3, [sp, #32]
   13c8c:	cmp	r3, #0
   13c90:	bne	140d8 <ftello64@plt+0x2ce8>
   13c94:	add	r9, r9, #1
   13c98:	ldr	r3, [sp, #44]	; 0x2c
   13c9c:	mov	r6, #0
   13ca0:	mov	r5, #92	; 0x5c
   13ca4:	b	13458 <ftello64@plt+0x2068>
   13ca8:	ldr	r3, [sp, #36]	; 0x24
   13cac:	ldrb	r3, [r3, #1]
   13cb0:	adds	r3, r3, #0
   13cb4:	movne	r3, #1
   13cb8:	b	1317c <ftello64@plt+0x1d8c>
   13cbc:	ldr	r3, [sp, #164]	; 0xa4
   13cc0:	ands	r3, r3, #4
   13cc4:	beq	13ce8 <ftello64@plt+0x28f8>
   13cc8:	ldr	r2, [sp, #24]
   13ccc:	add	r3, r9, #2
   13cd0:	cmp	r3, r2
   13cd4:	bcs	13ce8 <ftello64@plt+0x28f8>
   13cd8:	ldr	r2, [sp, #48]	; 0x30
   13cdc:	ldrb	r5, [r2, #1]
   13ce0:	cmp	r5, #63	; 0x3f
   13ce4:	beq	1414c <ftello64@plt+0x2d5c>
   13ce8:	mov	r2, #0
   13cec:	mov	r6, r2
   13cf0:	mov	r5, #63	; 0x3f
   13cf4:	b	131a4 <ftello64@plt+0x1db4>
   13cf8:	ldr	r3, [sp, #32]
   13cfc:	cmp	r3, #0
   13d00:	bne	140d8 <ftello64@plt+0x2ce8>
   13d04:	mov	r6, r3
   13d08:	mov	r5, #63	; 0x3f
   13d0c:	b	131ec <ftello64@plt+0x1dfc>
   13d10:	ldr	r3, [sp, #24]
   13d14:	cmn	r3, #1
   13d18:	mov	r3, #0
   13d1c:	str	r3, [sp, #108]	; 0x6c
   13d20:	str	r3, [sp, #112]	; 0x70
   13d24:	bne	13d34 <ftello64@plt+0x2944>
   13d28:	ldr	r0, [sp, #36]	; 0x24
   13d2c:	bl	112ac <strlen@plt>
   13d30:	str	r0, [sp, #24]
   13d34:	mov	r3, #0
   13d38:	str	sl, [sp, #88]	; 0x58
   13d3c:	ldr	sl, [sp, #36]	; 0x24
   13d40:	str	r5, [sp, #92]	; 0x5c
   13d44:	mov	r5, r3
   13d48:	str	r7, [sp, #96]	; 0x60
   13d4c:	str	r4, [sp, #100]	; 0x64
   13d50:	str	r8, [sp, #84]	; 0x54
   13d54:	ldr	r3, [sp, #24]
   13d58:	add	r4, r9, r5
   13d5c:	add	r7, sl, r4
   13d60:	sub	r2, r3, r4
   13d64:	mov	r1, r7
   13d68:	add	r3, sp, #108	; 0x6c
   13d6c:	add	r0, sp, #104	; 0x68
   13d70:	bl	17800 <ftello64@plt+0x6410>
   13d74:	subs	r8, r0, #0
   13d78:	beq	13dc8 <ftello64@plt+0x29d8>
   13d7c:	cmn	r8, #1
   13d80:	beq	14128 <ftello64@plt+0x2d38>
   13d84:	cmn	r8, #2
   13d88:	beq	14248 <ftello64@plt+0x2e58>
   13d8c:	ldr	r3, [sp, #32]
   13d90:	cmp	fp, #2
   13d94:	movne	r3, #0
   13d98:	andeq	r3, r3, #1
   13d9c:	cmp	r3, #0
   13da0:	bne	13f28 <ftello64@plt+0x2b38>
   13da4:	ldr	r0, [sp, #104]	; 0x68
   13da8:	bl	111b0 <iswprint@plt>
   13dac:	add	r5, r5, r8
   13db0:	cmp	r0, #0
   13db4:	add	r0, sp, #108	; 0x6c
   13db8:	moveq	r6, #0
   13dbc:	bl	11144 <mbsinit@plt>
   13dc0:	cmp	r0, #0
   13dc4:	beq	13d54 <ftello64@plt+0x2964>
   13dc8:	ldr	r3, [sp, #28]
   13dcc:	mov	ip, r5
   13dd0:	eor	r2, r6, #1
   13dd4:	ldr	r5, [sp, #92]	; 0x5c
   13dd8:	ldr	r7, [sp, #96]	; 0x60
   13ddc:	ldr	r4, [sp, #100]	; 0x64
   13de0:	ldr	r8, [sp, #84]	; 0x54
   13de4:	ldr	sl, [sp, #88]	; 0x58
   13de8:	and	r2, r2, r3
   13dec:	cmp	ip, #1
   13df0:	bls	136f0 <ftello64@plt+0x2300>
   13df4:	add	r1, ip, r9
   13df8:	ldr	lr, [sp, #48]	; 0x30
   13dfc:	mov	r0, #0
   13e00:	str	r6, [sp, #48]	; 0x30
   13e04:	mov	ip, #39	; 0x27
   13e08:	ldr	r6, [sp, #44]	; 0x2c
   13e0c:	b	13ec4 <ftello64@plt+0x2ad4>
   13e10:	ldr	r0, [sp, #32]
   13e14:	sub	r3, fp, #2
   13e18:	cmp	r0, #0
   13e1c:	clz	r3, r3
   13e20:	lsr	r3, r3, #5
   13e24:	bne	1402c <ftello64@plt+0x2c3c>
   13e28:	eor	r0, r6, #1
   13e2c:	ands	r3, r3, r0
   13e30:	beq	13e60 <ftello64@plt+0x2a70>
   13e34:	add	r0, r4, #1
   13e38:	cmp	sl, r4
   13e3c:	strbhi	ip, [r8, r4]
   13e40:	cmp	sl, r0
   13e44:	movhi	r6, #36	; 0x24
   13e48:	strbhi	r6, [r8, r0]
   13e4c:	add	r0, r4, #2
   13e50:	mov	r6, r3
   13e54:	add	r4, r4, #3
   13e58:	cmp	sl, r0
   13e5c:	strbhi	ip, [r8, r0]
   13e60:	cmp	sl, r4
   13e64:	movhi	r3, #92	; 0x5c
   13e68:	strbhi	r3, [r8, r4]
   13e6c:	add	r3, r4, #1
   13e70:	cmp	sl, r3
   13e74:	lsrhi	r0, r5, #6
   13e78:	addhi	r0, r0, #48	; 0x30
   13e7c:	strbhi	r0, [r8, r3]
   13e80:	add	r0, r4, #2
   13e84:	cmp	sl, r0
   13e88:	lsrhi	r3, r5, #3
   13e8c:	andhi	r3, r3, #7
   13e90:	addhi	r3, r3, #48	; 0x30
   13e94:	add	r9, r9, #1
   13e98:	strbhi	r3, [r8, r0]
   13e9c:	and	r5, r5, #7
   13ea0:	cmp	r9, r1
   13ea4:	add	r5, r5, #48	; 0x30
   13ea8:	add	r4, r4, #3
   13eac:	bcs	1404c <ftello64@plt+0x2c5c>
   13eb0:	mov	r0, r2
   13eb4:	cmp	sl, r4
   13eb8:	strbhi	r5, [r8, r4]
   13ebc:	ldrb	r5, [lr, #1]!
   13ec0:	add	r4, r4, #1
   13ec4:	cmp	r2, #0
   13ec8:	bne	13e10 <ftello64@plt+0x2a20>
   13ecc:	eor	r3, r0, #1
   13ed0:	and	r3, r3, r6
   13ed4:	cmp	r7, #0
   13ed8:	uxtb	r3, r3
   13edc:	beq	13ef0 <ftello64@plt+0x2b00>
   13ee0:	cmp	sl, r4
   13ee4:	movhi	r7, #92	; 0x5c
   13ee8:	strbhi	r7, [r8, r4]
   13eec:	add	r4, r4, #1
   13ef0:	add	r9, r9, #1
   13ef4:	cmp	r9, r1
   13ef8:	bcs	14040 <ftello64@plt+0x2c50>
   13efc:	cmp	r3, #0
   13f00:	beq	1406c <ftello64@plt+0x2c7c>
   13f04:	cmp	sl, r4
   13f08:	add	r3, r4, #1
   13f0c:	strbhi	ip, [r8, r4]
   13f10:	mov	r7, #0
   13f14:	cmp	sl, r3
   13f18:	strbhi	ip, [r8, r3]
   13f1c:	add	r4, r4, #2
   13f20:	mov	r6, r7
   13f24:	b	13eb4 <ftello64@plt+0x2ac4>
   13f28:	cmp	r8, #1
   13f2c:	beq	13da4 <ftello64@plt+0x29b4>
   13f30:	add	r1, r4, #1
   13f34:	add	r3, sl, r8
   13f38:	add	r1, sl, r1
   13f3c:	add	r4, r3, r4
   13f40:	ldrb	r3, [r1], #1
   13f44:	sub	r3, r3, #91	; 0x5b
   13f48:	cmp	r3, #33	; 0x21
   13f4c:	ldrls	pc, [pc, r3, lsl #2]
   13f50:	b	13fdc <ftello64@plt+0x2bec>
   13f54:	andeq	r3, r1, r8, ror #31
   13f58:	andeq	r3, r1, r8, ror #31
   13f5c:	ldrdeq	r3, [r1], -ip
   13f60:	andeq	r3, r1, r8, ror #31
   13f64:	ldrdeq	r3, [r1], -ip
   13f68:	andeq	r3, r1, r8, ror #31
   13f6c:	ldrdeq	r3, [r1], -ip
   13f70:	ldrdeq	r3, [r1], -ip
   13f74:	ldrdeq	r3, [r1], -ip
   13f78:	ldrdeq	r3, [r1], -ip
   13f7c:	ldrdeq	r3, [r1], -ip
   13f80:	ldrdeq	r3, [r1], -ip
   13f84:	ldrdeq	r3, [r1], -ip
   13f88:	ldrdeq	r3, [r1], -ip
   13f8c:	ldrdeq	r3, [r1], -ip
   13f90:	ldrdeq	r3, [r1], -ip
   13f94:	ldrdeq	r3, [r1], -ip
   13f98:	ldrdeq	r3, [r1], -ip
   13f9c:	ldrdeq	r3, [r1], -ip
   13fa0:	ldrdeq	r3, [r1], -ip
   13fa4:	ldrdeq	r3, [r1], -ip
   13fa8:	ldrdeq	r3, [r1], -ip
   13fac:	ldrdeq	r3, [r1], -ip
   13fb0:	ldrdeq	r3, [r1], -ip
   13fb4:	ldrdeq	r3, [r1], -ip
   13fb8:	ldrdeq	r3, [r1], -ip
   13fbc:	ldrdeq	r3, [r1], -ip
   13fc0:	ldrdeq	r3, [r1], -ip
   13fc4:	ldrdeq	r3, [r1], -ip
   13fc8:	ldrdeq	r3, [r1], -ip
   13fcc:	ldrdeq	r3, [r1], -ip
   13fd0:	ldrdeq	r3, [r1], -ip
   13fd4:	ldrdeq	r3, [r1], -ip
   13fd8:	andeq	r3, r1, r8, ror #31
   13fdc:	cmp	r4, r1
   13fe0:	bne	13f40 <ftello64@plt+0x2b50>
   13fe4:	b	13da4 <ftello64@plt+0x29b4>
   13fe8:	ldr	fp, [sp, #84]	; 0x54
   13fec:	ldr	sl, [sp, #88]	; 0x58
   13ff0:	mov	r8, #2
   13ff4:	b	134b0 <ftello64@plt+0x20c0>
   13ff8:	cmp	sl, r4
   13ffc:	movls	r1, r4
   14000:	bls	13600 <ftello64@plt+0x2210>
   14004:	ldr	r3, [sp, #44]	; 0x2c
   14008:	b	135f0 <ftello64@plt+0x2200>
   1400c:	str	sl, [sp, #72]	; 0x48
   14010:	ldr	sl, [sp, #32]
   14014:	b	13428 <ftello64@plt+0x2038>
   14018:	add	r9, r9, #1
   1401c:	b	12d1c <ftello64@plt+0x192c>
   14020:	ldr	r2, [sp, #28]
   14024:	mov	r6, #0
   14028:	b	13df4 <ftello64@plt+0x2a04>
   1402c:	str	fp, [sp, #160]	; 0xa0
   14030:	str	r3, [sp, #28]
   14034:	mov	fp, r8
   14038:	ldr	r8, [sp, #160]	; 0xa0
   1403c:	b	134b0 <ftello64@plt+0x20c0>
   14040:	str	r6, [sp, #44]	; 0x2c
   14044:	ldr	r6, [sp, #48]	; 0x30
   14048:	b	13458 <ftello64@plt+0x2068>
   1404c:	str	r6, [sp, #44]	; 0x2c
   14050:	ldr	r6, [sp, #48]	; 0x30
   14054:	b	13264 <ftello64@plt+0x1e74>
   14058:	add	r4, r4, #4
   1405c:	str	r3, [sp, #44]	; 0x2c
   14060:	mov	r6, #0
   14064:	mov	r5, #48	; 0x30
   14068:	b	131ec <ftello64@plt+0x1dfc>
   1406c:	mov	r7, r3
   14070:	b	13eb4 <ftello64@plt+0x2ac4>
   14074:	ldr	r3, [pc, #-1624]	; 13a24 <ftello64@plt+0x2634>
   14078:	mov	r4, #1
   1407c:	str	r4, [sp, #40]	; 0x28
   14080:	str	r4, [sp, #28]
   14084:	str	r4, [sp, #52]	; 0x34
   14088:	str	sl, [sp, #72]	; 0x48
   1408c:	str	sl, [sp, #68]	; 0x44
   14090:	str	sl, [sp, #44]	; 0x2c
   14094:	str	sl, [sp, #32]
   14098:	str	r3, [sp, #60]	; 0x3c
   1409c:	b	12d0c <ftello64@plt+0x191c>
   140a0:	mov	r3, r6
   140a4:	mov	r5, #48	; 0x30
   140a8:	mov	r6, #0
   140ac:	b	131ec <ftello64@plt+0x1dfc>
   140b0:	cmp	sl, r4
   140b4:	movhi	r3, #48	; 0x30
   140b8:	strbhi	r3, [r8, r4]
   140bc:	add	r3, r1, #2
   140c0:	cmp	sl, r3
   140c4:	movhi	r0, #48	; 0x30
   140c8:	strbhi	r0, [r8, r3]
   140cc:	add	r4, r1, #3
   140d0:	mov	r5, #48	; 0x30
   140d4:	b	13634 <ftello64@plt+0x2244>
   140d8:	str	fp, [sp, #160]	; 0xa0
   140dc:	mov	fp, r8
   140e0:	ldr	r8, [sp, #160]	; 0xa0
   140e4:	b	134b0 <ftello64@plt+0x20c0>
   140e8:	ldr	r2, [sp, #80]	; 0x50
   140ec:	ldrb	r3, [r2]
   140f0:	cmp	r3, #0
   140f4:	beq	12cdc <ftello64@plt+0x18ec>
   140f8:	cmp	sl, r4
   140fc:	strbhi	r3, [fp, r4]
   14100:	ldrb	r3, [r2, #1]!
   14104:	add	r4, r4, #1
   14108:	cmp	r3, #0
   1410c:	bne	140f8 <ftello64@plt+0x2d08>
   14110:	b	12cdc <ftello64@plt+0x18ec>
   14114:	str	fp, [sp, #160]	; 0xa0
   14118:	mov	r3, #0
   1411c:	mov	fp, r8
   14120:	ldr	r8, [sp, #160]	; 0xa0
   14124:	b	13544 <ftello64@plt+0x2154>
   14128:	mov	ip, r5
   1412c:	ldr	r7, [sp, #96]	; 0x60
   14130:	ldr	r5, [sp, #92]	; 0x5c
   14134:	ldr	r4, [sp, #100]	; 0x64
   14138:	ldr	r8, [sp, #84]	; 0x54
   1413c:	ldr	sl, [sp, #88]	; 0x58
   14140:	ldr	r2, [sp, #28]
   14144:	mov	r6, #0
   14148:	b	13dec <ftello64@plt+0x29fc>
   1414c:	ldr	r2, [sp, #36]	; 0x24
   14150:	ldrb	r1, [r2, r3]
   14154:	sub	r2, r1, #33	; 0x21
   14158:	cmp	r2, #29
   1415c:	ldrls	pc, [pc, r2, lsl #2]
   14160:	b	1423c <ftello64@plt+0x2e4c>
   14164:	ldrdeq	r4, [r1], -ip
   14168:	andeq	r4, r1, ip, lsr r2
   1416c:	andeq	r4, r1, ip, lsr r2
   14170:	andeq	r4, r1, ip, lsr r2
   14174:	andeq	r4, r1, ip, lsr r2
   14178:	andeq	r4, r1, ip, lsr r2
   1417c:	ldrdeq	r4, [r1], -ip
   14180:	ldrdeq	r4, [r1], -ip
   14184:	ldrdeq	r4, [r1], -ip
   14188:	andeq	r4, r1, ip, lsr r2
   1418c:	andeq	r4, r1, ip, lsr r2
   14190:	andeq	r4, r1, ip, lsr r2
   14194:	ldrdeq	r4, [r1], -ip
   14198:	andeq	r4, r1, ip, lsr r2
   1419c:	ldrdeq	r4, [r1], -ip
   141a0:	andeq	r4, r1, ip, lsr r2
   141a4:	andeq	r4, r1, ip, lsr r2
   141a8:	andeq	r4, r1, ip, lsr r2
   141ac:	andeq	r4, r1, ip, lsr r2
   141b0:	andeq	r4, r1, ip, lsr r2
   141b4:	andeq	r4, r1, ip, lsr r2
   141b8:	andeq	r4, r1, ip, lsr r2
   141bc:	andeq	r4, r1, ip, lsr r2
   141c0:	andeq	r4, r1, ip, lsr r2
   141c4:	andeq	r4, r1, ip, lsr r2
   141c8:	andeq	r4, r1, ip, lsr r2
   141cc:	andeq	r4, r1, ip, lsr r2
   141d0:	ldrdeq	r4, [r1], -ip
   141d4:	ldrdeq	r4, [r1], -ip
   141d8:	ldrdeq	r4, [r1], -ip
   141dc:	ldr	r2, [sp, #32]
   141e0:	cmp	r2, #0
   141e4:	bne	142e8 <ftello64@plt+0x2ef8>
   141e8:	cmp	sl, r4
   141ec:	movhi	r2, #63	; 0x3f
   141f0:	strbhi	r2, [r8, r4]
   141f4:	add	r2, r4, #1
   141f8:	cmp	sl, r2
   141fc:	movhi	r0, #34	; 0x22
   14200:	strbhi	r0, [r8, r2]
   14204:	add	r2, r4, #2
   14208:	cmp	sl, r2
   1420c:	movhi	r0, #34	; 0x22
   14210:	strbhi	r0, [r8, r2]
   14214:	add	r2, r4, #3
   14218:	cmp	sl, r2
   1421c:	movhi	r0, #63	; 0x3f
   14220:	strbhi	r0, [r8, r2]
   14224:	mov	r2, #0
   14228:	add	r4, r4, #4
   1422c:	mov	r5, r1
   14230:	mov	r9, r3
   14234:	mov	r6, r2
   14238:	b	13634 <ftello64@plt+0x2244>
   1423c:	mov	r2, #0
   14240:	mov	r6, r2
   14244:	b	131a4 <ftello64@plt+0x1db4>
   14248:	ldr	r0, [sp, #24]
   1424c:	mov	r1, r4
   14250:	cmp	r1, r0
   14254:	mov	r2, r7
   14258:	mov	r3, r5
   1425c:	mov	ip, r5
   14260:	ldr	r7, [sp, #96]	; 0x60
   14264:	ldr	r5, [sp, #92]	; 0x5c
   14268:	ldr	r4, [sp, #100]	; 0x64
   1426c:	ldr	r8, [sp, #84]	; 0x54
   14270:	ldr	sl, [sp, #88]	; 0x58
   14274:	bcs	142a8 <ftello64@plt+0x2eb8>
   14278:	ldrb	r6, [r2]
   1427c:	cmp	r6, #0
   14280:	bne	14294 <ftello64@plt+0x2ea4>
   14284:	b	143c4 <ftello64@plt+0x2fd4>
   14288:	ldrb	r6, [r2, #1]!
   1428c:	cmp	r6, #0
   14290:	beq	1434c <ftello64@plt+0x2f5c>
   14294:	add	r3, r3, #1
   14298:	add	r1, r9, r3
   1429c:	cmp	r1, r0
   142a0:	bcc	14288 <ftello64@plt+0x2e98>
   142a4:	mov	ip, r3
   142a8:	ldr	r2, [sp, #28]
   142ac:	mov	r6, #0
   142b0:	b	13dec <ftello64@plt+0x29fc>
   142b4:	mov	r3, #1
   142b8:	str	r3, [sp, #40]	; 0x28
   142bc:	str	r3, [sp, #32]
   142c0:	str	r3, [sp, #28]
   142c4:	str	r3, [sp, #52]	; 0x34
   142c8:	ldr	r3, [pc, #-2220]	; 13a24 <ftello64@plt+0x2634>
   142cc:	mov	r2, #0
   142d0:	str	r2, [sp, #68]	; 0x44
   142d4:	str	r2, [sp, #44]	; 0x2c
   142d8:	str	r2, [sp, #72]	; 0x48
   142dc:	mov	r4, r2
   142e0:	str	r3, [sp, #60]	; 0x3c
   142e4:	b	12d0c <ftello64@plt+0x191c>
   142e8:	str	fp, [sp, #160]	; 0xa0
   142ec:	mov	fp, r8
   142f0:	ldr	r8, [sp, #160]	; 0xa0
   142f4:	b	134bc <ftello64@plt+0x20cc>
   142f8:	mov	r2, r3
   142fc:	ldr	r3, [sp, #60]	; 0x3c
   14300:	cmp	r3, #0
   14304:	moveq	r2, #0
   14308:	andne	r2, r2, #1
   1430c:	cmp	r2, #0
   14310:	beq	1433c <ftello64@plt+0x2f4c>
   14314:	mov	r2, r3
   14318:	ldrb	r3, [r3]
   1431c:	cmp	r3, #0
   14320:	beq	1433c <ftello64@plt+0x2f4c>
   14324:	cmp	sl, r4
   14328:	strbhi	r3, [fp, r4]
   1432c:	ldrb	r3, [r2, #1]!
   14330:	add	r4, r4, #1
   14334:	cmp	r3, #0
   14338:	bne	14324 <ftello64@plt+0x2f34>
   1433c:	cmp	sl, r4
   14340:	movhi	r3, #0
   14344:	strbhi	r3, [fp, r4]
   14348:	b	134fc <ftello64@plt+0x210c>
   1434c:	mov	ip, r3
   14350:	ldr	r2, [sp, #28]
   14354:	b	13dec <ftello64@plt+0x29fc>
   14358:	str	fp, [sp, #160]	; 0xa0
   1435c:	mov	fp, r8
   14360:	ldr	r8, [sp, #160]	; 0xa0
   14364:	sub	r3, r8, #2
   14368:	clz	r3, r3
   1436c:	lsr	r3, r3, #5
   14370:	str	r3, [sp, #28]
   14374:	b	134b0 <ftello64@plt+0x20c0>
   14378:	ldr	r3, [sp, #76]	; 0x4c
   1437c:	mov	ip, #5
   14380:	str	r3, [sp, #16]
   14384:	ldr	r3, [sp, #80]	; 0x50
   14388:	ldr	r2, [sp, #36]	; 0x24
   1438c:	str	r3, [sp, #12]
   14390:	ldr	r3, [sp, #56]	; 0x38
   14394:	ldr	r1, [sp, #72]	; 0x48
   14398:	str	r3, [sp, #8]
   1439c:	ldr	r3, [sp, #164]	; 0xa4
   143a0:	mov	r0, fp
   143a4:	str	r3, [sp, #4]
   143a8:	str	ip, [sp]
   143ac:	ldr	r3, [sp, #24]
   143b0:	bl	12c14 <ftello64@plt+0x1824>
   143b4:	mov	r4, r0
   143b8:	b	134fc <ftello64@plt+0x210c>
   143bc:	mov	r8, #2
   143c0:	b	134b0 <ftello64@plt+0x20c0>
   143c4:	ldr	r2, [sp, #28]
   143c8:	b	13dec <ftello64@plt+0x29fc>
   143cc:	mov	r3, #0
   143d0:	str	r3, [sp, #68]	; 0x44
   143d4:	str	r3, [sp, #44]	; 0x2c
   143d8:	str	r3, [sp, #72]	; 0x48
   143dc:	str	r3, [sp, #28]
   143e0:	mov	r4, r3
   143e4:	ldr	r3, [pc, #-2500]	; 13a28 <ftello64@plt+0x2638>
   143e8:	mov	r2, #1
   143ec:	str	r2, [sp, #40]	; 0x28
   143f0:	str	r2, [sp, #32]
   143f4:	str	r2, [sp, #52]	; 0x34
   143f8:	str	r3, [sp, #60]	; 0x3c
   143fc:	b	12d0c <ftello64@plt+0x191c>
   14400:	bl	11180 <__stack_chk_fail@plt>
   14404:	mov	r5, r3
   14408:	mov	r6, #0
   1440c:	b	13200 <ftello64@plt+0x1e10>
   14410:	mov	r3, #0
   14414:	mov	r2, #1
   14418:	str	r3, [sp, #44]	; 0x2c
   1441c:	str	r3, [sp, #72]	; 0x48
   14420:	str	r2, [sp, #40]	; 0x28
   14424:	b	1331c <ftello64@plt+0x1f2c>
   14428:	bl	113cc <abort@plt>
   1442c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14430:	sub	sp, sp, #44	; 0x2c
   14434:	mov	r6, r0
   14438:	mov	r4, r3
   1443c:	mov	sl, r1
   14440:	mov	fp, r2
   14444:	bl	112c4 <__errno_location@plt>
   14448:	ldr	r7, [pc, #364]	; 145bc <ftello64@plt+0x31cc>
   1444c:	cmp	r6, #0
   14450:	ldr	r5, [r7]
   14454:	ldr	r3, [r0]
   14458:	str	r3, [sp, #24]
   1445c:	blt	145b8 <ftello64@plt+0x31c8>
   14460:	ldr	r3, [r7, #4]
   14464:	mov	r8, r0
   14468:	cmp	r3, r6
   1446c:	bgt	144b8 <ftello64@plt+0x30c8>
   14470:	cmn	r6, #-268435454	; 0xf0000002
   14474:	bgt	145b4 <ftello64@plt+0x31c4>
   14478:	add	r9, r6, #1
   1447c:	add	r3, r7, #8
   14480:	cmp	r5, r3
   14484:	lsl	r1, r9, #3
   14488:	beq	14594 <ftello64@plt+0x31a4>
   1448c:	mov	r0, r5
   14490:	bl	16288 <ftello64@plt+0x4e98>
   14494:	mov	r5, r0
   14498:	str	r0, [r7]
   1449c:	ldr	r0, [r7, #4]
   144a0:	mov	r1, #0
   144a4:	sub	r2, r9, r0
   144a8:	add	r0, r5, r0, lsl #3
   144ac:	lsl	r2, r2, #3
   144b0:	bl	112f4 <memset@plt>
   144b4:	str	r9, [r7, #4]
   144b8:	add	r3, r5, r6, lsl #3
   144bc:	ldr	r1, [r4, #4]
   144c0:	ldr	r7, [r3, #4]
   144c4:	ldr	r9, [r5, r6, lsl #3]
   144c8:	ldr	r2, [r4, #40]	; 0x28
   144cc:	ldr	ip, [r4, #44]	; 0x2c
   144d0:	str	r3, [sp, #28]
   144d4:	ldr	r3, [r4]
   144d8:	orr	r1, r1, #1
   144dc:	add	lr, r4, #8
   144e0:	str	r1, [sp, #36]	; 0x24
   144e4:	str	r1, [sp, #4]
   144e8:	str	r2, [sp, #12]
   144ec:	str	r3, [sp]
   144f0:	mov	r0, r7
   144f4:	mov	r1, r9
   144f8:	str	ip, [sp, #16]
   144fc:	str	lr, [sp, #8]
   14500:	mov	r3, fp
   14504:	mov	r2, sl
   14508:	str	lr, [sp, #32]
   1450c:	bl	12c14 <ftello64@plt+0x1824>
   14510:	cmp	r9, r0
   14514:	bhi	14580 <ftello64@plt+0x3190>
   14518:	ldr	r3, [pc, #160]	; 145c0 <ftello64@plt+0x31d0>
   1451c:	add	r9, r0, #1
   14520:	cmp	r7, r3
   14524:	str	r9, [r5, r6, lsl #3]
   14528:	beq	14534 <ftello64@plt+0x3144>
   1452c:	mov	r0, r7
   14530:	bl	11108 <free@plt>
   14534:	mov	r0, r9
   14538:	bl	1622c <ftello64@plt+0x4e3c>
   1453c:	ldr	lr, [sp, #28]
   14540:	ldr	ip, [r4, #44]	; 0x2c
   14544:	ldr	r5, [r4, #40]	; 0x28
   14548:	mov	r3, fp
   1454c:	mov	r2, sl
   14550:	mov	r1, r9
   14554:	str	r0, [lr, #4]
   14558:	ldr	lr, [r4]
   1455c:	ldr	r4, [sp, #32]
   14560:	str	ip, [sp, #16]
   14564:	str	r4, [sp, #8]
   14568:	ldr	r4, [sp, #36]	; 0x24
   1456c:	str	r5, [sp, #12]
   14570:	str	r4, [sp, #4]
   14574:	str	lr, [sp]
   14578:	mov	r7, r0
   1457c:	bl	12c14 <ftello64@plt+0x1824>
   14580:	ldr	r3, [sp, #24]
   14584:	mov	r0, r7
   14588:	str	r3, [r8]
   1458c:	add	sp, sp, #44	; 0x2c
   14590:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14594:	mov	r0, #0
   14598:	bl	16288 <ftello64@plt+0x4e98>
   1459c:	ldr	r3, [pc, #32]	; 145c4 <ftello64@plt+0x31d4>
   145a0:	mov	r5, r0
   145a4:	ldm	r3, {r0, r1}
   145a8:	str	r5, [r7]
   145ac:	stm	r5, {r0, r1}
   145b0:	b	1449c <ftello64@plt+0x30ac>
   145b4:	bl	16474 <ftello64@plt+0x5084>
   145b8:	bl	113cc <abort@plt>
   145bc:	andeq	sl, r2, r0, asr #2
   145c0:			; <UNDEFINED> instruction: 0x0002a1b4
   145c4:	andeq	sl, r2, r8, asr #2
   145c8:	push	{r4, r5, r6, lr}
   145cc:	mov	r5, r0
   145d0:	bl	112c4 <__errno_location@plt>
   145d4:	cmp	r5, #0
   145d8:	mov	r1, #48	; 0x30
   145dc:	mov	r4, r0
   145e0:	ldr	r0, [pc, #16]	; 145f8 <ftello64@plt+0x3208>
   145e4:	ldr	r6, [r4]
   145e8:	movne	r0, r5
   145ec:	bl	16434 <ftello64@plt+0x5044>
   145f0:	str	r6, [r4]
   145f4:	pop	{r4, r5, r6, pc}
   145f8:			; <UNDEFINED> instruction: 0x0002a2b4
   145fc:	ldr	r3, [pc, #12]	; 14610 <ftello64@plt+0x3220>
   14600:	cmp	r0, #0
   14604:	moveq	r0, r3
   14608:	ldr	r0, [r0]
   1460c:	bx	lr
   14610:			; <UNDEFINED> instruction: 0x0002a2b4
   14614:	ldr	r3, [pc, #12]	; 14628 <ftello64@plt+0x3238>
   14618:	cmp	r0, #0
   1461c:	moveq	r0, r3
   14620:	str	r1, [r0]
   14624:	bx	lr
   14628:			; <UNDEFINED> instruction: 0x0002a2b4
   1462c:	ldr	r3, [pc, #52]	; 14668 <ftello64@plt+0x3278>
   14630:	cmp	r0, #0
   14634:	moveq	r0, r3
   14638:	add	r3, r0, #8
   1463c:	push	{lr}		; (str lr, [sp, #-4]!)
   14640:	lsr	lr, r1, #5
   14644:	and	r1, r1, #31
   14648:	ldr	ip, [r3, lr, lsl #2]
   1464c:	lsr	r0, ip, r1
   14650:	eor	r2, r2, r0
   14654:	and	r2, r2, #1
   14658:	and	r0, r0, #1
   1465c:	eor	r1, ip, r2, lsl r1
   14660:	str	r1, [r3, lr, lsl #2]
   14664:	pop	{pc}		; (ldr pc, [sp], #4)
   14668:			; <UNDEFINED> instruction: 0x0002a2b4
   1466c:	ldr	r3, [pc, #16]	; 14684 <ftello64@plt+0x3294>
   14670:	cmp	r0, #0
   14674:	movne	r3, r0
   14678:	ldr	r0, [r3, #4]
   1467c:	str	r1, [r3, #4]
   14680:	bx	lr
   14684:			; <UNDEFINED> instruction: 0x0002a2b4
   14688:	ldr	r3, [pc, #44]	; 146bc <ftello64@plt+0x32cc>
   1468c:	cmp	r0, #0
   14690:	moveq	r0, r3
   14694:	mov	ip, #10
   14698:	cmp	r2, #0
   1469c:	cmpne	r1, #0
   146a0:	str	ip, [r0]
   146a4:	beq	146b4 <ftello64@plt+0x32c4>
   146a8:	str	r1, [r0, #40]	; 0x28
   146ac:	str	r2, [r0, #44]	; 0x2c
   146b0:	bx	lr
   146b4:	push	{r4, lr}
   146b8:	bl	113cc <abort@plt>
   146bc:			; <UNDEFINED> instruction: 0x0002a2b4
   146c0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   146c4:	sub	sp, sp, #24
   146c8:	ldr	ip, [pc, #108]	; 1473c <ftello64@plt+0x334c>
   146cc:	ldr	r4, [sp, #56]	; 0x38
   146d0:	mov	r9, r2
   146d4:	cmp	r4, #0
   146d8:	moveq	r4, ip
   146dc:	mov	sl, r3
   146e0:	mov	r7, r0
   146e4:	mov	r8, r1
   146e8:	bl	112c4 <__errno_location@plt>
   146ec:	ldr	r3, [r4, #44]	; 0x2c
   146f0:	mov	r1, r8
   146f4:	ldr	r6, [r0]
   146f8:	str	r3, [sp, #16]
   146fc:	ldr	r2, [r4, #40]	; 0x28
   14700:	add	r3, r4, #8
   14704:	str	r3, [sp, #8]
   14708:	str	r2, [sp, #12]
   1470c:	ldr	r2, [r4, #4]
   14710:	mov	r5, r0
   14714:	str	r2, [sp, #4]
   14718:	ldr	ip, [r4]
   1471c:	mov	r3, sl
   14720:	mov	r2, r9
   14724:	mov	r0, r7
   14728:	str	ip, [sp]
   1472c:	bl	12c14 <ftello64@plt+0x1824>
   14730:	str	r6, [r5]
   14734:	add	sp, sp, #24
   14738:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1473c:			; <UNDEFINED> instruction: 0x0002a2b4
   14740:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14744:	cmp	r3, #0
   14748:	sub	sp, sp, #44	; 0x2c
   1474c:	ldr	r4, [pc, #192]	; 14814 <ftello64@plt+0x3424>
   14750:	mov	r6, r2
   14754:	movne	r4, r3
   14758:	mov	r9, r1
   1475c:	mov	r8, r0
   14760:	bl	112c4 <__errno_location@plt>
   14764:	ldr	r3, [r4, #44]	; 0x2c
   14768:	ldr	r5, [r4, #4]
   1476c:	add	sl, r4, #8
   14770:	cmp	r6, #0
   14774:	orreq	r5, r5, #1
   14778:	mov	r1, #0
   1477c:	ldr	r2, [r0]
   14780:	str	r3, [sp, #16]
   14784:	ldr	r3, [r4, #40]	; 0x28
   14788:	stmib	sp, {r5, sl}
   1478c:	str	r3, [sp, #12]
   14790:	ldr	r3, [r4]
   14794:	mov	r7, r0
   14798:	str	r2, [sp, #28]
   1479c:	str	r3, [sp]
   147a0:	mov	r2, r8
   147a4:	mov	r3, r9
   147a8:	mov	r0, r1
   147ac:	bl	12c14 <ftello64@plt+0x1824>
   147b0:	add	r1, r0, #1
   147b4:	mov	fp, r0
   147b8:	mov	r0, r1
   147bc:	str	r1, [sp, #36]	; 0x24
   147c0:	bl	1622c <ftello64@plt+0x4e3c>
   147c4:	ldr	r3, [r4, #44]	; 0x2c
   147c8:	mov	r2, r8
   147cc:	str	r3, [sp, #16]
   147d0:	ldr	r3, [r4, #40]	; 0x28
   147d4:	str	r5, [sp, #4]
   147d8:	str	r3, [sp, #12]
   147dc:	str	sl, [sp, #8]
   147e0:	ldr	ip, [r4]
   147e4:	ldr	r1, [sp, #36]	; 0x24
   147e8:	mov	r3, r9
   147ec:	str	ip, [sp]
   147f0:	str	r0, [sp, #32]
   147f4:	bl	12c14 <ftello64@plt+0x1824>
   147f8:	ldr	r2, [sp, #28]
   147fc:	cmp	r6, #0
   14800:	str	r2, [r7]
   14804:	ldr	r0, [sp, #32]
   14808:	strne	fp, [r6]
   1480c:	add	sp, sp, #44	; 0x2c
   14810:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14814:			; <UNDEFINED> instruction: 0x0002a2b4
   14818:	mov	r3, r2
   1481c:	mov	r2, #0
   14820:	b	14740 <ftello64@plt+0x3350>
   14824:	push	{r4, r5, r6, r7, r8, lr}
   14828:	ldr	r6, [pc, #112]	; 148a0 <ftello64@plt+0x34b0>
   1482c:	ldr	r3, [r6, #4]
   14830:	ldr	r7, [r6]
   14834:	cmp	r3, #1
   14838:	ble	1485c <ftello64@plt+0x346c>
   1483c:	sub	r5, r7, #8
   14840:	add	r5, r5, r3, lsl #3
   14844:	mov	r4, r7
   14848:	ldr	r0, [r4, #12]
   1484c:	add	r4, r4, #8
   14850:	bl	11108 <free@plt>
   14854:	cmp	r4, r5
   14858:	bne	14848 <ftello64@plt+0x3458>
   1485c:	ldr	r0, [r7, #4]
   14860:	ldr	r4, [pc, #60]	; 148a4 <ftello64@plt+0x34b4>
   14864:	cmp	r0, r4
   14868:	beq	1487c <ftello64@plt+0x348c>
   1486c:	bl	11108 <free@plt>
   14870:	mov	r3, #256	; 0x100
   14874:	str	r4, [r6, #12]
   14878:	str	r3, [r6, #8]
   1487c:	ldr	r4, [pc, #36]	; 148a8 <ftello64@plt+0x34b8>
   14880:	cmp	r7, r4
   14884:	beq	14894 <ftello64@plt+0x34a4>
   14888:	mov	r0, r7
   1488c:	bl	11108 <free@plt>
   14890:	str	r4, [r6]
   14894:	mov	r3, #1
   14898:	str	r3, [r6, #4]
   1489c:	pop	{r4, r5, r6, r7, r8, pc}
   148a0:	andeq	sl, r2, r0, asr #2
   148a4:			; <UNDEFINED> instruction: 0x0002a1b4
   148a8:	andeq	sl, r2, r8, asr #2
   148ac:	ldr	r3, [pc, #4]	; 148b8 <ftello64@plt+0x34c8>
   148b0:	mvn	r2, #0
   148b4:	b	1442c <ftello64@plt+0x303c>
   148b8:			; <UNDEFINED> instruction: 0x0002a2b4
   148bc:	ldr	r3, [pc]	; 148c4 <ftello64@plt+0x34d4>
   148c0:	b	1442c <ftello64@plt+0x303c>
   148c4:			; <UNDEFINED> instruction: 0x0002a2b4
   148c8:	mov	r1, r0
   148cc:	ldr	r3, [pc, #8]	; 148dc <ftello64@plt+0x34ec>
   148d0:	mvn	r2, #0
   148d4:	mov	r0, #0
   148d8:	b	1442c <ftello64@plt+0x303c>
   148dc:			; <UNDEFINED> instruction: 0x0002a2b4
   148e0:	mov	r2, r1
   148e4:	ldr	r3, [pc, #8]	; 148f4 <ftello64@plt+0x3504>
   148e8:	mov	r1, r0
   148ec:	mov	r0, #0
   148f0:	b	1442c <ftello64@plt+0x303c>
   148f4:			; <UNDEFINED> instruction: 0x0002a2b4
   148f8:	push	{r4, r5, r6, lr}
   148fc:	sub	sp, sp, #56	; 0x38
   14900:	ldr	r4, [pc, #68]	; 1494c <ftello64@plt+0x355c>
   14904:	mov	r6, r2
   14908:	mov	r5, r0
   1490c:	ldr	r3, [r4]
   14910:	add	r0, sp, #4
   14914:	str	r3, [sp, #52]	; 0x34
   14918:	bl	12aa4 <ftello64@plt+0x16b4>
   1491c:	add	r3, sp, #4
   14920:	mvn	r2, #0
   14924:	mov	r1, r6
   14928:	mov	r0, r5
   1492c:	bl	1442c <ftello64@plt+0x303c>
   14930:	ldr	r2, [sp, #52]	; 0x34
   14934:	ldr	r3, [r4]
   14938:	cmp	r2, r3
   1493c:	bne	14948 <ftello64@plt+0x3558>
   14940:	add	sp, sp, #56	; 0x38
   14944:	pop	{r4, r5, r6, pc}
   14948:	bl	11180 <__stack_chk_fail@plt>
   1494c:	andeq	r9, r2, r8, lsl #30
   14950:	push	{r4, r5, r6, r7, lr}
   14954:	sub	sp, sp, #60	; 0x3c
   14958:	ldr	r4, [pc, #72]	; 149a8 <ftello64@plt+0x35b8>
   1495c:	mov	r6, r2
   14960:	mov	r7, r3
   14964:	ldr	ip, [r4]
   14968:	mov	r5, r0
   1496c:	add	r0, sp, #4
   14970:	str	ip, [sp, #52]	; 0x34
   14974:	bl	12aa4 <ftello64@plt+0x16b4>
   14978:	add	r3, sp, #4
   1497c:	mov	r2, r7
   14980:	mov	r1, r6
   14984:	mov	r0, r5
   14988:	bl	1442c <ftello64@plt+0x303c>
   1498c:	ldr	r2, [sp, #52]	; 0x34
   14990:	ldr	r3, [r4]
   14994:	cmp	r2, r3
   14998:	bne	149a4 <ftello64@plt+0x35b4>
   1499c:	add	sp, sp, #60	; 0x3c
   149a0:	pop	{r4, r5, r6, r7, pc}
   149a4:	bl	11180 <__stack_chk_fail@plt>
   149a8:	andeq	r9, r2, r8, lsl #30
   149ac:	mov	r2, r1
   149b0:	mov	r1, r0
   149b4:	mov	r0, #0
   149b8:	b	148f8 <ftello64@plt+0x3508>
   149bc:	mov	r3, r2
   149c0:	mov	r2, r1
   149c4:	mov	r1, r0
   149c8:	mov	r0, #0
   149cc:	b	14950 <ftello64@plt+0x3560>
   149d0:	push	{r4, r5, r6, r7, r8, r9, lr}
   149d4:	mov	r4, r2
   149d8:	ldr	lr, [pc, #128]	; 14a60 <ftello64@plt+0x3670>
   149dc:	mov	r8, r0
   149e0:	mov	r9, r1
   149e4:	ldm	lr!, {r0, r1, r2, r3}
   149e8:	sub	sp, sp, #60	; 0x3c
   149ec:	add	ip, sp, #4
   149f0:	lsr	r6, r4, #5
   149f4:	stmia	ip!, {r0, r1, r2, r3}
   149f8:	add	r7, sp, #12
   149fc:	ldm	lr!, {r0, r1, r2, r3}
   14a00:	and	r4, r4, #31
   14a04:	ldr	r5, [pc, #88]	; 14a64 <ftello64@plt+0x3674>
   14a08:	stmia	ip!, {r0, r1, r2, r3}
   14a0c:	ldm	lr, {r0, r1, r2, r3}
   14a10:	stm	ip, {r0, r1, r2, r3}
   14a14:	mov	r2, r9
   14a18:	ldr	r3, [r7, r6, lsl #2]
   14a1c:	ldr	ip, [r5]
   14a20:	mov	r1, r8
   14a24:	mvn	r0, r3, lsr r4
   14a28:	and	r0, r0, #1
   14a2c:	str	ip, [sp, #52]	; 0x34
   14a30:	eor	r4, r3, r0, lsl r4
   14a34:	add	r3, sp, #4
   14a38:	mov	r0, #0
   14a3c:	str	r4, [r7, r6, lsl #2]
   14a40:	bl	1442c <ftello64@plt+0x303c>
   14a44:	ldr	r2, [sp, #52]	; 0x34
   14a48:	ldr	r3, [r5]
   14a4c:	cmp	r2, r3
   14a50:	bne	14a5c <ftello64@plt+0x366c>
   14a54:	add	sp, sp, #60	; 0x3c
   14a58:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14a5c:	bl	11180 <__stack_chk_fail@plt>
   14a60:			; <UNDEFINED> instruction: 0x0002a2b4
   14a64:	andeq	r9, r2, r8, lsl #30
   14a68:	mov	r2, r1
   14a6c:	mvn	r1, #0
   14a70:	b	149d0 <ftello64@plt+0x35e0>
   14a74:	mov	r2, #58	; 0x3a
   14a78:	mvn	r1, #0
   14a7c:	b	149d0 <ftello64@plt+0x35e0>
   14a80:	mov	r2, #58	; 0x3a
   14a84:	b	149d0 <ftello64@plt+0x35e0>
   14a88:	push	{r4, r5, r6, r7, r8, lr}
   14a8c:	sub	sp, sp, #104	; 0x68
   14a90:	ldr	r5, [pc, #120]	; 14b10 <ftello64@plt+0x3720>
   14a94:	mov	r6, r0
   14a98:	mov	r0, sp
   14a9c:	ldr	r3, [r5]
   14aa0:	mov	r7, r2
   14aa4:	str	r3, [sp, #100]	; 0x64
   14aa8:	bl	12aa4 <ftello64@plt+0x16b4>
   14aac:	mov	ip, sp
   14ab0:	add	lr, sp, #52	; 0x34
   14ab4:	ldm	ip!, {r0, r1, r2, r3}
   14ab8:	stmia	lr!, {r0, r1, r2, r3}
   14abc:	ldm	ip!, {r0, r1, r2, r3}
   14ac0:	ldr	r8, [sp, #64]	; 0x40
   14ac4:	stmia	lr!, {r0, r1, r2, r3}
   14ac8:	mvn	r4, r8
   14acc:	ldm	ip, {r0, r1, r2, r3}
   14ad0:	and	ip, r4, #67108864	; 0x4000000
   14ad4:	eor	ip, ip, r8
   14ad8:	str	ip, [sp, #64]	; 0x40
   14adc:	stm	lr, {r0, r1, r2, r3}
   14ae0:	add	r3, sp, #52	; 0x34
   14ae4:	mvn	r2, #0
   14ae8:	mov	r1, r7
   14aec:	mov	r0, r6
   14af0:	bl	1442c <ftello64@plt+0x303c>
   14af4:	ldr	r2, [sp, #100]	; 0x64
   14af8:	ldr	r3, [r5]
   14afc:	cmp	r2, r3
   14b00:	bne	14b0c <ftello64@plt+0x371c>
   14b04:	add	sp, sp, #104	; 0x68
   14b08:	pop	{r4, r5, r6, r7, r8, pc}
   14b0c:	bl	11180 <__stack_chk_fail@plt>
   14b10:	andeq	r9, r2, r8, lsl #30
   14b14:	push	{r4, r5, r6, r7, r8, r9, lr}
   14b18:	mov	r6, r1
   14b1c:	ldr	lr, [pc, #132]	; 14ba8 <ftello64@plt+0x37b8>
   14b20:	mov	r5, r2
   14b24:	mov	r8, r0
   14b28:	mov	r9, r3
   14b2c:	ldm	lr!, {r0, r1, r2, r3}
   14b30:	sub	sp, sp, #60	; 0x3c
   14b34:	add	ip, sp, #4
   14b38:	ldr	r4, [pc, #108]	; 14bac <ftello64@plt+0x37bc>
   14b3c:	stmia	ip!, {r0, r1, r2, r3}
   14b40:	mov	r7, #10
   14b44:	ldm	lr!, {r0, r1, r2, r3}
   14b48:	cmp	r5, #0
   14b4c:	cmpne	r6, #0
   14b50:	str	r7, [sp, #4]
   14b54:	stmia	ip!, {r0, r1, r2, r3}
   14b58:	ldm	lr, {r0, r1, r2, r3}
   14b5c:	ldr	lr, [r4]
   14b60:	stm	ip, {r0, r1, r2, r3}
   14b64:	str	lr, [sp, #52]	; 0x34
   14b68:	beq	14ba4 <ftello64@plt+0x37b4>
   14b6c:	add	r3, sp, #4
   14b70:	ldr	r2, [sp, #88]	; 0x58
   14b74:	mov	r1, r9
   14b78:	mov	r0, r8
   14b7c:	str	r6, [sp, #44]	; 0x2c
   14b80:	str	r5, [sp, #48]	; 0x30
   14b84:	bl	1442c <ftello64@plt+0x303c>
   14b88:	ldr	r2, [sp, #52]	; 0x34
   14b8c:	ldr	r3, [r4]
   14b90:	cmp	r2, r3
   14b94:	bne	14ba0 <ftello64@plt+0x37b0>
   14b98:	add	sp, sp, #60	; 0x3c
   14b9c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14ba0:	bl	11180 <__stack_chk_fail@plt>
   14ba4:	bl	113cc <abort@plt>
   14ba8:			; <UNDEFINED> instruction: 0x0002a2b4
   14bac:	andeq	r9, r2, r8, lsl #30
   14bb0:	push	{lr}		; (str lr, [sp, #-4]!)
   14bb4:	sub	sp, sp, #12
   14bb8:	mvn	ip, #0
   14bbc:	str	ip, [sp]
   14bc0:	bl	14b14 <ftello64@plt+0x3724>
   14bc4:	add	sp, sp, #12
   14bc8:	pop	{pc}		; (ldr pc, [sp], #4)
   14bcc:	push	{lr}		; (str lr, [sp, #-4]!)
   14bd0:	sub	sp, sp, #12
   14bd4:	mvn	ip, #0
   14bd8:	mov	r3, r2
   14bdc:	str	ip, [sp]
   14be0:	mov	r2, r1
   14be4:	mov	r1, r0
   14be8:	mov	r0, #0
   14bec:	bl	14b14 <ftello64@plt+0x3724>
   14bf0:	add	sp, sp, #12
   14bf4:	pop	{pc}		; (ldr pc, [sp], #4)
   14bf8:	push	{lr}		; (str lr, [sp, #-4]!)
   14bfc:	sub	sp, sp, #12
   14c00:	str	r3, [sp]
   14c04:	mov	r3, r2
   14c08:	mov	r2, r1
   14c0c:	mov	r1, r0
   14c10:	mov	r0, #0
   14c14:	bl	14b14 <ftello64@plt+0x3724>
   14c18:	add	sp, sp, #12
   14c1c:	pop	{pc}		; (ldr pc, [sp], #4)
   14c20:	ldr	r3, [pc]	; 14c28 <ftello64@plt+0x3838>
   14c24:	b	1442c <ftello64@plt+0x303c>
   14c28:	andeq	sl, r2, r0, asr r1
   14c2c:	mov	r2, r1
   14c30:	ldr	r3, [pc, #8]	; 14c40 <ftello64@plt+0x3850>
   14c34:	mov	r1, r0
   14c38:	mov	r0, #0
   14c3c:	b	1442c <ftello64@plt+0x303c>
   14c40:	andeq	sl, r2, r0, asr r1
   14c44:	ldr	r3, [pc, #4]	; 14c50 <ftello64@plt+0x3860>
   14c48:	mvn	r2, #0
   14c4c:	b	1442c <ftello64@plt+0x303c>
   14c50:	andeq	sl, r2, r0, asr r1
   14c54:	mov	r1, r0
   14c58:	ldr	r3, [pc, #8]	; 14c68 <ftello64@plt+0x3878>
   14c5c:	mvn	r2, #0
   14c60:	mov	r0, #0
   14c64:	b	1442c <ftello64@plt+0x303c>
   14c68:	andeq	sl, r2, r0, asr r1
   14c6c:	push	{r4, r5, r6, lr}
   14c70:	mov	r6, r0
   14c74:	mov	r0, #24
   14c78:	bl	1622c <ftello64@plt+0x4e3c>
   14c7c:	mov	r4, #0
   14c80:	mov	r5, #0
   14c84:	str	r6, [r0]
   14c88:	strd	r4, [r0, #16]
   14c8c:	strd	r4, [r0, #8]
   14c90:	pop	{r4, r5, r6, pc}
   14c94:	push	{r4, lr}
   14c98:	bl	15290 <ftello64@plt+0x3ea0>
   14c9c:	subs	r4, r0, #0
   14ca0:	beq	14cc4 <ftello64@plt+0x38d4>
   14ca4:	mov	r0, #24
   14ca8:	bl	1622c <ftello64@plt+0x4e3c>
   14cac:	mov	r2, #0
   14cb0:	mov	r3, #0
   14cb4:	str	r4, [r0]
   14cb8:	strd	r2, [r0, #16]
   14cbc:	strd	r2, [r0, #8]
   14cc0:	pop	{r4, pc}
   14cc4:	mov	r0, r4
   14cc8:	pop	{r4, pc}
   14ccc:	ldr	r0, [r0]
   14cd0:	bx	lr
   14cd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14cd8:	sub	sp, sp, #60	; 0x3c
   14cdc:	mov	r9, r3
   14ce0:	adds	r3, r2, #1
   14ce4:	str	r3, [sp, #16]
   14ce8:	adc	r3, r9, #0
   14cec:	str	r3, [sp, #20]
   14cf0:	ldr	r3, [pc, #420]	; 14e9c <ftello64@plt+0x3aac>
   14cf4:	mov	r8, r2
   14cf8:	ldr	r2, [r0]
   14cfc:	ldr	r3, [r3]
   14d00:	str	r0, [sp, #36]	; 0x24
   14d04:	str	r2, [sp, #32]
   14d08:	ldrd	r6, [r0, #8]
   14d0c:	ldrd	r4, [r0, #16]
   14d10:	str	r3, [sp, #52]	; 0x34
   14d14:	strd	r8, [sp]
   14d18:	b	14d9c <ftello64@plt+0x39ac>
   14d1c:	ldrd	r2, [sp]
   14d20:	cmp	r5, r3
   14d24:	cmpeq	r4, r2
   14d28:	beq	14e40 <ftello64@plt+0x3a50>
   14d2c:	ldrd	r2, [sp]
   14d30:	ldr	r9, [sp, #16]
   14d34:	ldr	r8, [sp, #20]
   14d38:	subs	r0, r4, r2
   14d3c:	sbc	r1, r5, r3
   14d40:	mov	r2, r9
   14d44:	mov	r3, r8
   14d48:	bl	18e4c <ftello64@plt+0x7a5c>
   14d4c:	mov	fp, r3
   14d50:	subs	r3, r4, r2
   14d54:	str	r3, [sp, #8]
   14d58:	sbc	r3, r5, fp
   14d5c:	strd	r0, [sp, #24]
   14d60:	str	r3, [sp, #12]
   14d64:	mov	sl, r2
   14d68:	mov	r3, r8
   14d6c:	mov	r2, r9
   14d70:	mov	r0, r6
   14d74:	mov	r1, r7
   14d78:	bl	18e4c <ftello64@plt+0x7a5c>
   14d7c:	ldrd	r8, [sp, #8]
   14d80:	cmp	r7, r9
   14d84:	cmpeq	r6, r8
   14d88:	bls	14e78 <ftello64@plt+0x3a88>
   14d8c:	subs	r4, sl, #1
   14d90:	mov	r6, r2
   14d94:	sbc	r5, fp, #0
   14d98:	mov	r7, r3
   14d9c:	ldrd	r2, [sp]
   14da0:	cmp	r5, r3
   14da4:	cmpeq	r4, r2
   14da8:	bcs	14d1c <ftello64@plt+0x392c>
   14dac:	ldrd	r8, [sp]
   14db0:	mov	r0, r4
   14db4:	mov	r1, r5
   14db8:	mov	r2, #0
   14dbc:	lsl	r3, r1, #8
   14dc0:	lsl	ip, r0, #8
   14dc4:	orr	r3, r3, r0, lsr #24
   14dc8:	adds	r0, ip, #255	; 0xff
   14dcc:	adc	r1, r3, #0
   14dd0:	cmp	r9, r1
   14dd4:	cmpeq	r8, r0
   14dd8:	add	r2, r2, #1
   14ddc:	bhi	14dbc <ftello64@plt+0x39cc>
   14de0:	add	r1, sp, #44	; 0x2c
   14de4:	ldr	r0, [sp, #32]
   14de8:	bl	1550c <ftello64@plt+0x411c>
   14dec:	add	ip, sp, #44	; 0x2c
   14df0:	ldrb	sl, [ip], #1
   14df4:	lsl	r0, r7, #8
   14df8:	lsl	r1, r6, #8
   14dfc:	orr	r0, r0, r6, lsr #24
   14e00:	lsl	r2, r5, #8
   14e04:	adds	r6, sl, r1
   14e08:	mov	fp, #0
   14e0c:	lsl	r1, r4, #8
   14e10:	orr	r2, r2, r4, lsr #24
   14e14:	adc	r7, fp, r0
   14e18:	adds	r4, r1, #255	; 0xff
   14e1c:	adc	r5, r2, #0
   14e20:	cmp	r9, r5
   14e24:	cmpeq	r8, r4
   14e28:	bhi	14df0 <ftello64@plt+0x3a00>
   14e2c:	strd	r8, [sp]
   14e30:	ldrd	r2, [sp]
   14e34:	cmp	r5, r3
   14e38:	cmpeq	r4, r2
   14e3c:	bne	14d2c <ftello64@plt+0x393c>
   14e40:	ldr	r1, [sp, #36]	; 0x24
   14e44:	mov	r2, #0
   14e48:	mov	r3, #0
   14e4c:	strd	r2, [r1, #16]
   14e50:	strd	r2, [r1, #8]
   14e54:	ldr	r3, [pc, #64]	; 14e9c <ftello64@plt+0x3aac>
   14e58:	ldr	r2, [sp, #52]	; 0x34
   14e5c:	mov	r0, r6
   14e60:	ldr	r3, [r3]
   14e64:	mov	r1, r7
   14e68:	cmp	r2, r3
   14e6c:	bne	14e98 <ftello64@plt+0x3aa8>
   14e70:	add	sp, sp, #60	; 0x3c
   14e74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14e78:	mov	r7, r3
   14e7c:	ldr	r3, [sp, #36]	; 0x24
   14e80:	mov	r6, r2
   14e84:	strd	r0, [r3, #8]
   14e88:	mov	r1, r3
   14e8c:	ldrd	r2, [sp, #24]
   14e90:	strd	r2, [r1, #16]
   14e94:	b	14e54 <ftello64@plt+0x3a64>
   14e98:	bl	11180 <__stack_chk_fail@plt>
   14e9c:	andeq	r9, r2, r8, lsl #30
   14ea0:	push	{r4, lr}
   14ea4:	mvn	r2, #0
   14ea8:	mov	r4, r0
   14eac:	mov	r1, #24
   14eb0:	bl	1136c <__explicit_bzero_chk@plt>
   14eb4:	mov	r0, r4
   14eb8:	pop	{r4, lr}
   14ebc:	b	11108 <free@plt>
   14ec0:	push	{r4, r5, r6, r7, r8, lr}
   14ec4:	mov	r4, r0
   14ec8:	ldr	r0, [r0]
   14ecc:	bl	15644 <ftello64@plt+0x4254>
   14ed0:	mov	r6, r0
   14ed4:	bl	112c4 <__errno_location@plt>
   14ed8:	mvn	r2, #0
   14edc:	mov	r1, #24
   14ee0:	ldr	r7, [r0]
   14ee4:	mov	r5, r0
   14ee8:	mov	r0, r4
   14eec:	bl	1136c <__explicit_bzero_chk@plt>
   14ef0:	mov	r0, r4
   14ef4:	bl	11108 <free@plt>
   14ef8:	str	r7, [r5]
   14efc:	mov	r0, r6
   14f00:	pop	{r4, r5, r6, r7, r8, pc}
   14f04:	push	{r4, lr}
   14f08:	ldr	r0, [r0]
   14f0c:	bl	18e2c <ftello64@plt+0x7a3c>
   14f10:	mov	r0, r1
   14f14:	pop	{r4, pc}
   14f18:	ldr	r0, [r0]
   14f1c:	ldr	r3, [r1]
   14f20:	sub	r0, r0, r3
   14f24:	clz	r0, r0
   14f28:	lsr	r0, r0, #5
   14f2c:	bx	lr
   14f30:	subs	r1, r1, #1
   14f34:	beq	14f54 <ftello64@plt+0x3b64>
   14f38:	mov	r3, #0
   14f3c:	lsrs	r1, r1, #1
   14f40:	add	r3, r3, #1
   14f44:	bne	14f3c <ftello64@plt+0x3b4c>
   14f48:	mul	r1, r3, r0
   14f4c:	add	r1, r1, #7
   14f50:	lsr	r1, r1, #3
   14f54:	mov	r0, r1
   14f58:	bx	lr
   14f5c:	ldr	r3, [pc, #692]	; 15218 <ftello64@plt+0x3e28>
   14f60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14f64:	sub	sp, sp, #44	; 0x2c
   14f68:	ldr	r3, [r3]
   14f6c:	subs	r8, r1, #0
   14f70:	str	r3, [sp, #36]	; 0x24
   14f74:	beq	14fcc <ftello64@plt+0x3bdc>
   14f78:	cmp	r8, #1
   14f7c:	mov	r9, r0
   14f80:	mov	r7, r2
   14f84:	bne	14fd4 <ftello64@plt+0x3be4>
   14f88:	mov	r0, #4
   14f8c:	bl	1622c <ftello64@plt+0x4e3c>
   14f90:	subs	r2, r7, #1
   14f94:	mov	r3, #0
   14f98:	sbc	r3, r3, #0
   14f9c:	mov	r5, r0
   14fa0:	mov	r0, r9
   14fa4:	bl	14cd4 <ftello64@plt+0x38e4>
   14fa8:	str	r0, [r5]
   14fac:	ldr	r3, [pc, #612]	; 15218 <ftello64@plt+0x3e28>
   14fb0:	ldr	r2, [sp, #36]	; 0x24
   14fb4:	mov	r0, r5
   14fb8:	ldr	r3, [r3]
   14fbc:	cmp	r2, r3
   14fc0:	bne	15214 <ftello64@plt+0x3e24>
   14fc4:	add	sp, sp, #44	; 0x2c
   14fc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14fcc:	mov	r5, r8
   14fd0:	b	14fac <ftello64@plt+0x3bbc>
   14fd4:	cmp	r2, #131072	; 0x20000
   14fd8:	bcc	15154 <ftello64@plt+0x3d64>
   14fdc:	mov	r0, r2
   14fe0:	bl	18c40 <ftello64@plt+0x7850>
   14fe4:	cmp	r0, #31
   14fe8:	bhi	151ac <ftello64@plt+0x3dbc>
   14fec:	lsrs	r3, r7, #30
   14ff0:	movne	r3, #1
   14ff4:	moveq	r3, #0
   14ff8:	lsls	r0, r7, #2
   14ffc:	bmi	15210 <ftello64@plt+0x3e20>
   15000:	cmp	r3, #0
   15004:	bne	15210 <ftello64@plt+0x3e20>
   15008:	bl	1622c <ftello64@plt+0x4e3c>
   1500c:	mov	r5, r0
   15010:	sub	r2, r5, #4
   15014:	mov	r3, #0
   15018:	str	r3, [r2, #4]!
   1501c:	add	r3, r3, #1
   15020:	cmp	r7, r3
   15024:	bhi	15018 <ftello64@plt+0x3c28>
   15028:	mov	r3, #0
   1502c:	mov	sl, r3
   15030:	str	r3, [sp, #8]
   15034:	mov	r4, #0
   15038:	b	15058 <ftello64@plt+0x3c68>
   1503c:	ldr	r2, [r5, fp, lsl #2]
   15040:	ldr	r3, [r5, r4, lsl #2]
   15044:	str	r2, [r5, r4, lsl #2]
   15048:	add	r4, r4, #1
   1504c:	cmp	r8, r4
   15050:	str	r3, [r5, fp, lsl #2]
   15054:	bls	1511c <ftello64@plt+0x3d2c>
   15058:	sub	r2, r7, r4
   1505c:	subs	r2, r2, #1
   15060:	mov	r3, #0
   15064:	sbc	r3, r3, #0
   15068:	mov	r0, r9
   1506c:	bl	14cd4 <ftello64@plt+0x38e4>
   15070:	ldr	r3, [sp, #8]
   15074:	cmp	r3, #0
   15078:	add	fp, r4, r0
   1507c:	beq	1503c <ftello64@plt+0x3c4c>
   15080:	mov	r3, #0
   15084:	add	r1, sp, #28
   15088:	mov	r0, sl
   1508c:	str	r3, [sp, #32]
   15090:	str	r4, [sp, #28]
   15094:	bl	1898c <ftello64@plt+0x759c>
   15098:	mov	r3, #0
   1509c:	add	r1, sp, #20
   150a0:	str	fp, [sp, #20]
   150a4:	str	r3, [sp, #24]
   150a8:	mov	r6, r0
   150ac:	mov	r0, sl
   150b0:	bl	1898c <ftello64@plt+0x759c>
   150b4:	cmp	r6, #0
   150b8:	mov	r2, r0
   150bc:	beq	1518c <ftello64@plt+0x3d9c>
   150c0:	cmp	r2, #0
   150c4:	beq	15174 <ftello64@plt+0x3d84>
   150c8:	ldr	fp, [r2, #4]
   150cc:	ldr	r0, [r6, #4]
   150d0:	mov	r1, r6
   150d4:	str	fp, [r6, #4]
   150d8:	str	r0, [r2, #4]
   150dc:	mov	r0, sl
   150e0:	str	r2, [sp, #12]
   150e4:	bl	18934 <ftello64@plt+0x7544>
   150e8:	cmp	r0, #0
   150ec:	beq	15210 <ftello64@plt+0x3e20>
   150f0:	ldr	r2, [sp, #12]
   150f4:	mov	r0, sl
   150f8:	mov	r1, r2
   150fc:	bl	18934 <ftello64@plt+0x7544>
   15100:	cmp	r0, #0
   15104:	beq	15210 <ftello64@plt+0x3e20>
   15108:	ldr	r3, [r6, #4]
   1510c:	str	r3, [r5, r4, lsl #2]
   15110:	add	r4, r4, #1
   15114:	cmp	r8, r4
   15118:	bhi	15058 <ftello64@plt+0x3c68>
   1511c:	ldr	r3, [sp, #8]
   15120:	cmp	r3, #0
   15124:	bne	15204 <ftello64@plt+0x3e14>
   15128:	lsrs	r3, r8, #30
   1512c:	movne	r3, #1
   15130:	moveq	r3, #0
   15134:	lsls	r1, r8, #2
   15138:	bmi	15210 <ftello64@plt+0x3e20>
   1513c:	cmp	r3, #0
   15140:	bne	15210 <ftello64@plt+0x3e20>
   15144:	mov	r0, r5
   15148:	bl	16288 <ftello64@plt+0x4e98>
   1514c:	mov	r5, r0
   15150:	b	14fac <ftello64@plt+0x3bbc>
   15154:	lsl	r0, r2, #2
   15158:	bl	1622c <ftello64@plt+0x4e3c>
   1515c:	cmp	r7, #0
   15160:	streq	r7, [sp, #8]
   15164:	moveq	sl, r7
   15168:	mov	r5, r0
   1516c:	bne	15010 <ftello64@plt+0x3c20>
   15170:	b	15034 <ftello64@plt+0x3c44>
   15174:	mov	r0, #8
   15178:	bl	1622c <ftello64@plt+0x4e3c>
   1517c:	mov	r2, r0
   15180:	str	fp, [r0, #4]
   15184:	str	fp, [r0]
   15188:	b	150cc <ftello64@plt+0x3cdc>
   1518c:	str	r0, [sp, #12]
   15190:	mov	r0, #8
   15194:	bl	1622c <ftello64@plt+0x4e3c>
   15198:	ldr	r2, [sp, #12]
   1519c:	mov	r6, r0
   151a0:	str	r4, [r0, #4]
   151a4:	str	r4, [r0]
   151a8:	b	150c0 <ftello64@plt+0x3cd0>
   151ac:	ldr	r2, [pc, #104]	; 1521c <ftello64@plt+0x3e2c>
   151b0:	ldr	r3, [pc, #104]	; 15220 <ftello64@plt+0x3e30>
   151b4:	str	r2, [sp]
   151b8:	mov	r1, #0
   151bc:	ldr	r2, [pc, #96]	; 15224 <ftello64@plt+0x3e34>
   151c0:	lsl	r0, r8, #1
   151c4:	bl	18308 <ftello64@plt+0x6f18>
   151c8:	subs	sl, r0, #0
   151cc:	beq	15210 <ftello64@plt+0x3e20>
   151d0:	lsrs	r3, r8, #30
   151d4:	movne	r3, #1
   151d8:	moveq	r3, #0
   151dc:	lsls	r1, r8, #2
   151e0:	bmi	15210 <ftello64@plt+0x3e20>
   151e4:	cmp	r3, #0
   151e8:	bne	15210 <ftello64@plt+0x3e20>
   151ec:	mov	r0, r1
   151f0:	bl	1622c <ftello64@plt+0x4e3c>
   151f4:	mov	r3, #1
   151f8:	str	r3, [sp, #8]
   151fc:	mov	r5, r0
   15200:	b	15034 <ftello64@plt+0x3c44>
   15204:	mov	r0, sl
   15208:	bl	18508 <ftello64@plt+0x7118>
   1520c:	b	14fac <ftello64@plt+0x3bbc>
   15210:	bl	16474 <ftello64@plt+0x5084>
   15214:	bl	11180 <__stack_chk_fail@plt>
   15218:	andeq	r9, r2, r8, lsl #30
   1521c:	andeq	r1, r1, r8, lsl #2
   15220:	andeq	r4, r1, r8, lsl pc
   15224:	andeq	r4, r1, r4, lsl #30
   15228:	subs	r5, r0, #0
   1522c:	push	{r7, lr}
   15230:	beq	15280 <ftello64@plt+0x3e90>
   15234:	ldr	r3, [pc, #72]	; 15284 <ftello64@plt+0x3e94>
   15238:	ldr	r6, [r3]
   1523c:	bl	112c4 <__errno_location@plt>
   15240:	mov	r2, #5
   15244:	ldr	r4, [r0]
   15248:	cmp	r4, #0
   1524c:	moveq	r0, r4
   15250:	ldreq	r1, [pc, #48]	; 15288 <ftello64@plt+0x3e98>
   15254:	ldrne	r1, [pc, #48]	; 1528c <ftello64@plt+0x3e9c>
   15258:	movne	r0, #0
   1525c:	bl	11174 <dcgettext@plt>
   15260:	mov	r7, r0
   15264:	mov	r0, r5
   15268:	bl	14c54 <ftello64@plt+0x3864>
   1526c:	mov	r2, r7
   15270:	mov	r1, r4
   15274:	mov	r3, r0
   15278:	mov	r0, r6
   1527c:	bl	1121c <error@plt>
   15280:	bl	113cc <abort@plt>
   15284:	andeq	sl, r2, ip, lsr r1
   15288:	andeq	r9, r1, r8, asr #17
   1528c:	ldrdeq	r9, [r1], -r8
   15290:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15294:	sub	sp, sp, #20
   15298:	ldr	r6, [pc, #576]	; 154e0 <ftello64@plt+0x40f0>
   1529c:	subs	r7, r1, #0
   152a0:	ldr	r3, [r6]
   152a4:	str	r3, [sp, #12]
   152a8:	beq	15394 <ftello64@plt+0x3fa4>
   152ac:	cmp	r0, #0
   152b0:	mov	r5, r0
   152b4:	beq	15320 <ftello64@plt+0x3f30>
   152b8:	ldr	r1, [pc, #548]	; 154e4 <ftello64@plt+0x40f4>
   152bc:	bl	178f4 <ftello64@plt+0x6504>
   152c0:	subs	r8, r0, #0
   152c4:	moveq	r4, r8
   152c8:	beq	15304 <ftello64@plt+0x3f14>
   152cc:	ldr	r0, [pc, #532]	; 154e8 <ftello64@plt+0x40f8>
   152d0:	bl	1622c <ftello64@plt+0x4e3c>
   152d4:	ldr	r2, [pc, #528]	; 154ec <ftello64@plt+0x40fc>
   152d8:	cmp	r7, #2048	; 0x800
   152dc:	movcc	r3, r7
   152e0:	movcs	r3, #2048	; 0x800
   152e4:	mov	r4, r0
   152e8:	str	r8, [r0]
   152ec:	str	r5, [r0, #8]
   152f0:	add	r1, r4, #12
   152f4:	str	r2, [r4, #4]
   152f8:	mov	r0, r8
   152fc:	mov	r2, #0
   15300:	bl	112dc <setvbuf@plt>
   15304:	ldr	r2, [sp, #12]
   15308:	ldr	r3, [r6]
   1530c:	mov	r0, r4
   15310:	cmp	r2, r3
   15314:	bne	15468 <ftello64@plt+0x4078>
   15318:	add	sp, sp, #20
   1531c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15320:	ldr	r0, [pc, #448]	; 154e8 <ftello64@plt+0x40f8>
   15324:	bl	1622c <ftello64@plt+0x4e3c>
   15328:	ldr	r3, [pc, #444]	; 154ec <ftello64@plt+0x40fc>
   1532c:	mov	r1, r5
   15330:	mov	r4, r0
   15334:	str	r5, [r0]
   15338:	str	r5, [r0, #8]
   1533c:	str	r5, [r0, #12]
   15340:	str	r3, [r0, #4]
   15344:	ldr	r0, [pc, #420]	; 154f0 <ftello64@plt+0x4100>
   15348:	bl	11228 <open64@plt>
   1534c:	add	r8, r4, #16
   15350:	subs	r9, r0, #0
   15354:	blt	153b0 <ftello64@plt+0x3fc0>
   15358:	cmp	r7, #1024	; 0x400
   1535c:	movcc	r2, r7
   15360:	movcs	r2, #1024	; 0x400
   15364:	ldr	r3, [pc, #392]	; 154f4 <ftello64@plt+0x4104>
   15368:	mov	r1, r8
   1536c:	bl	110e4 <__read_chk@plt>
   15370:	ldr	sl, [pc, #384]	; 154f8 <ftello64@plt+0x4108>
   15374:	mov	r7, r0
   15378:	mov	r0, r9
   1537c:	bl	113d8 <close@plt>
   15380:	cmp	r7, sl
   15384:	ble	1546c <ftello64@plt+0x407c>
   15388:	mov	r0, r8
   1538c:	bl	15894 <ftello64@plt+0x44a4>
   15390:	b	15304 <ftello64@plt+0x3f14>
   15394:	ldr	r0, [pc, #332]	; 154e8 <ftello64@plt+0x40f8>
   15398:	bl	1622c <ftello64@plt+0x4e3c>
   1539c:	ldr	r3, [pc, #328]	; 154ec <ftello64@plt+0x40fc>
   153a0:	mov	r4, r0
   153a4:	str	r7, [r0]
   153a8:	stmib	r0, {r3, r7}
   153ac:	b	15304 <ftello64@plt+0x3f14>
   153b0:	add	r7, sp, #4
   153b4:	mov	r1, r5
   153b8:	mov	r0, r7
   153bc:	bl	111ec <gettimeofday@plt>
   153c0:	mov	r3, r7
   153c4:	mov	fp, #12
   153c8:	ldm	r3!, {r0, r1}
   153cc:	str	r0, [r4, #16]
   153d0:	str	r1, [r8, #4]
   153d4:	bl	11288 <getpid@plt>
   153d8:	str	r0, [sp, #4]
   153dc:	str	r0, [r4, #24]
   153e0:	rsb	r5, fp, #1024	; 0x400
   153e4:	cmp	r5, #4
   153e8:	movcs	r5, #4
   153ec:	bl	11390 <getppid@plt>
   153f0:	ldr	sl, [pc, #256]	; 154f8 <ftello64@plt+0x4108>
   153f4:	mov	r2, r5
   153f8:	add	r9, r5, fp
   153fc:	mov	r1, r7
   15400:	str	r0, [sp, #4]
   15404:	add	r0, r8, fp
   15408:	bl	1112c <memcpy@plt>
   1540c:	cmp	r9, sl
   15410:	bhi	15388 <ftello64@plt+0x3f98>
   15414:	rsb	r5, r9, #1024	; 0x400
   15418:	cmp	r5, #4
   1541c:	movcs	r5, #4
   15420:	bl	110fc <getuid@plt>
   15424:	add	fp, r9, r5
   15428:	mov	r2, r5
   1542c:	mov	r1, r7
   15430:	str	r0, [sp, #4]
   15434:	add	r0, r8, r9
   15438:	bl	1112c <memcpy@plt>
   1543c:	cmp	fp, sl
   15440:	bhi	15388 <ftello64@plt+0x3f98>
   15444:	bl	112e8 <getgid@plt>
   15448:	rsb	r2, fp, #1024	; 0x400
   1544c:	cmp	r2, #4
   15450:	mov	r1, r7
   15454:	movcs	r2, #4
   15458:	str	r0, [sp, #4]
   1545c:	add	r0, r8, fp
   15460:	bl	1112c <memcpy@plt>
   15464:	b	15388 <ftello64@plt+0x3f98>
   15468:	bl	11180 <__stack_chk_fail@plt>
   1546c:	bic	r3, r7, r7, asr #31
   15470:	rsb	r9, r3, #1024	; 0x400
   15474:	cmp	r9, #8
   15478:	add	r7, sp, #4
   1547c:	movcs	r9, #8
   15480:	mov	r1, r5
   15484:	add	fp, r8, r3
   15488:	mov	r0, r7
   1548c:	add	r5, r9, r3
   15490:	bl	111ec <gettimeofday@plt>
   15494:	mov	r2, r9
   15498:	mov	r1, r7
   1549c:	mov	r0, fp
   154a0:	bl	1112c <memcpy@plt>
   154a4:	cmp	r5, sl
   154a8:	bgt	15388 <ftello64@plt+0x3f98>
   154ac:	rsb	r9, r5, #1024	; 0x400
   154b0:	cmp	r9, #4
   154b4:	movcs	r9, #4
   154b8:	bl	11288 <getpid@plt>
   154bc:	add	fp, r9, r5
   154c0:	mov	r2, r9
   154c4:	mov	r1, r7
   154c8:	str	r0, [sp, #4]
   154cc:	add	r0, r8, r5
   154d0:	bl	1112c <memcpy@plt>
   154d4:	cmp	fp, sl
   154d8:	bls	153e0 <ftello64@plt+0x3ff0>
   154dc:	b	15388 <ftello64@plt+0x3f98>
   154e0:	andeq	r9, r2, r8, lsl #30
   154e4:	strdeq	r9, [r1], -r8
   154e8:	andeq	r0, r0, ip, lsl r8
   154ec:	andeq	r5, r1, r8, lsr #4
   154f0:	andeq	r9, r1, r8, ror #17
   154f4:	andeq	r0, r0, ip, lsl #16
   154f8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   154fc:	str	r1, [r0, #4]
   15500:	bx	lr
   15504:	str	r1, [r0, #8]
   15508:	bx	lr
   1550c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15510:	mov	r6, r0
   15514:	ldr	r7, [r0]
   15518:	mov	r5, r1
   1551c:	cmp	r7, #0
   15520:	mov	r4, r2
   15524:	beq	15578 <ftello64@plt+0x4188>
   15528:	bl	112c4 <__errno_location@plt>
   1552c:	mov	r8, r0
   15530:	mov	r3, r7
   15534:	mov	r2, r4
   15538:	mov	r0, r5
   1553c:	mov	r1, #1
   15540:	bl	113b4 <fread_unlocked@plt>
   15544:	ldr	r3, [r8]
   15548:	subs	r4, r4, r0
   1554c:	add	r5, r5, r0
   15550:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15554:	ldm	r6, {r1, r2}
   15558:	ldr	r0, [r6, #8]
   1555c:	ldr	r1, [r1]
   15560:	tst	r1, #32
   15564:	moveq	r3, #0
   15568:	str	r3, [r8]
   1556c:	blx	r2
   15570:	ldr	r7, [r6]
   15574:	b	15530 <ftello64@plt+0x4140>
   15578:	mov	r8, r0
   1557c:	ldr	r7, [r8, #12]!
   15580:	cmp	r2, r7
   15584:	add	r8, r8, #1040	; 0x410
   15588:	addhi	r9, r0, #16
   1558c:	bls	15634 <ftello64@plt+0x4244>
   15590:	rsb	r1, r7, #1024	; 0x400
   15594:	add	r1, r8, r1
   15598:	mov	r0, r5
   1559c:	mov	r2, r7
   155a0:	add	r5, r5, r7
   155a4:	bl	1112c <memcpy@plt>
   155a8:	tst	r5, #3
   155ac:	mov	r1, r8
   155b0:	mov	r0, r9
   155b4:	sub	r4, r4, r7
   155b8:	beq	155d0 <ftello64@plt+0x41e0>
   155bc:	bl	15678 <ftello64@plt+0x4288>
   155c0:	cmp	r4, #1024	; 0x400
   155c4:	mov	r7, #1024	; 0x400
   155c8:	bhi	15590 <ftello64@plt+0x41a0>
   155cc:	b	15614 <ftello64@plt+0x4224>
   155d0:	ldr	r7, [pc, #104]	; 15640 <ftello64@plt+0x4250>
   155d4:	cmp	r4, r7
   155d8:	bhi	155e8 <ftello64@plt+0x41f8>
   155dc:	b	15608 <ftello64@plt+0x4218>
   155e0:	cmp	r4, r7
   155e4:	bls	15608 <ftello64@plt+0x4218>
   155e8:	mov	r1, r5
   155ec:	mov	r0, r9
   155f0:	bl	15678 <ftello64@plt+0x4288>
   155f4:	subs	r4, r4, #1024	; 0x400
   155f8:	add	r5, r5, #1024	; 0x400
   155fc:	bne	155e0 <ftello64@plt+0x41f0>
   15600:	str	r4, [r6, #12]
   15604:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15608:	mov	r0, r9
   1560c:	mov	r1, r8
   15610:	bl	15678 <ftello64@plt+0x4288>
   15614:	mov	r7, #1024	; 0x400
   15618:	mov	r2, r4
   1561c:	mov	r1, r8
   15620:	mov	r0, r5
   15624:	sub	r4, r7, r4
   15628:	bl	1112c <memcpy@plt>
   1562c:	str	r4, [r6, #12]
   15630:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15634:	rsb	r3, r7, #1024	; 0x400
   15638:	add	r8, r8, r3
   1563c:	b	15618 <ftello64@plt+0x4228>
   15640:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   15644:	push	{r4, r5, r6, lr}
   15648:	mvn	r2, #0
   1564c:	ldr	r5, [r0]
   15650:	mov	r4, r0
   15654:	ldr	r1, [pc, #24]	; 15674 <ftello64@plt+0x4284>
   15658:	bl	1136c <__explicit_bzero_chk@plt>
   1565c:	mov	r0, r4
   15660:	bl	11108 <free@plt>
   15664:	subs	r0, r5, #0
   15668:	popeq	{r4, r5, r6, pc}
   1566c:	pop	{r4, r5, r6, lr}
   15670:	b	17660 <ftello64@plt+0x6270>
   15674:	andeq	r0, r0, ip, lsl r8
   15678:	push	{r4, r5, r6, r7, lr}
   1567c:	add	ip, r1, #16
   15680:	ldr	r5, [r0, #1032]	; 0x408
   15684:	ldr	r4, [r0, #1028]	; 0x404
   15688:	add	r5, r5, #1
   1568c:	ldr	r3, [r0, #1024]	; 0x400
   15690:	add	r6, r4, r5
   15694:	add	r2, r0, #16
   15698:	add	lr, r1, #528	; 0x210
   1569c:	str	r5, [r0, #1032]	; 0x408
   156a0:	ldr	r5, [r2, #-16]
   156a4:	ldr	r7, [r2, #496]	; 0x1f0
   156a8:	and	r4, r5, #1020	; 0x3fc
   156ac:	eor	r3, r3, r3, lsl #13
   156b0:	ldr	r4, [r0, r4]
   156b4:	add	r3, r3, r7
   156b8:	add	r4, r3, r4
   156bc:	add	r4, r4, r6
   156c0:	str	r4, [r2, #-16]
   156c4:	lsr	r4, r4, #8
   156c8:	and	r4, r4, #1020	; 0x3fc
   156cc:	eor	r3, r3, r3, lsr #6
   156d0:	ldr	r4, [r0, r4]
   156d4:	add	ip, ip, #16
   156d8:	add	r5, r5, r4
   156dc:	str	r5, [ip, #-32]	; 0xffffffe0
   156e0:	ldr	r6, [r2, #-12]
   156e4:	ldr	r7, [r2, #500]	; 0x1f4
   156e8:	and	r4, r6, #1020	; 0x3fc
   156ec:	add	r3, r3, r7
   156f0:	ldr	r7, [r0, r4]
   156f4:	eor	r4, r3, r3, lsl #2
   156f8:	add	r3, r3, r7
   156fc:	add	r3, r3, r5
   15700:	str	r3, [r2, #-12]
   15704:	lsr	r3, r3, #8
   15708:	and	r3, r3, #1020	; 0x3fc
   1570c:	add	r2, r2, #16
   15710:	ldr	r3, [r0, r3]
   15714:	add	r6, r6, r3
   15718:	str	r6, [ip, #-28]	; 0xffffffe4
   1571c:	ldr	r5, [r2, #-24]	; 0xffffffe8
   15720:	ldr	r7, [r2, #488]	; 0x1e8
   15724:	and	r3, r5, #1020	; 0x3fc
   15728:	add	r4, r4, r7
   1572c:	ldr	r7, [r0, r3]
   15730:	eor	r3, r4, r4, lsr #16
   15734:	add	r4, r4, r7
   15738:	add	r4, r4, r6
   1573c:	str	r4, [r2, #-24]	; 0xffffffe8
   15740:	lsr	r4, r4, #8
   15744:	and	r4, r4, #1020	; 0x3fc
   15748:	ldr	r4, [r0, r4]
   1574c:	add	r5, r5, r4
   15750:	str	r5, [ip, #-24]	; 0xffffffe8
   15754:	ldr	r6, [r2, #-20]	; 0xffffffec
   15758:	ldr	r7, [r2, #492]	; 0x1ec
   1575c:	and	r4, r6, #1020	; 0x3fc
   15760:	add	r3, r3, r7
   15764:	ldr	r4, [r0, r4]
   15768:	add	r4, r3, r4
   1576c:	add	r4, r4, r5
   15770:	str	r4, [r2, #-20]	; 0xffffffec
   15774:	lsr	r4, r4, #8
   15778:	and	r4, r4, #1020	; 0x3fc
   1577c:	ldr	r4, [r0, r4]
   15780:	add	r6, r6, r4
   15784:	str	r6, [ip, #-20]	; 0xffffffec
   15788:	cmp	ip, lr
   1578c:	bne	156a0 <ftello64@plt+0x42b0>
   15790:	add	r1, r1, #1040	; 0x410
   15794:	add	r2, r0, #528	; 0x210
   15798:	ldr	lr, [r2, #-16]
   1579c:	ldr	r5, [r2, #-528]	; 0xfffffdf0
   157a0:	and	r4, lr, #1020	; 0x3fc
   157a4:	eor	r3, r3, r3, lsl #13
   157a8:	ldr	r4, [r0, r4]
   157ac:	add	r3, r3, r5
   157b0:	add	r4, r3, r4
   157b4:	add	r4, r4, r6
   157b8:	str	r4, [r2, #-16]
   157bc:	lsr	r4, r4, #8
   157c0:	and	r4, r4, #1020	; 0x3fc
   157c4:	eor	r3, r3, r3, lsr #6
   157c8:	ldr	r5, [r0, r4]
   157cc:	add	ip, ip, #16
   157d0:	add	r5, lr, r5
   157d4:	str	r5, [ip, #-32]	; 0xffffffe0
   157d8:	ldr	r4, [r2, #-12]
   157dc:	ldr	r6, [r2, #-524]	; 0xfffffdf4
   157e0:	and	lr, r4, #1020	; 0x3fc
   157e4:	add	r3, r3, r6
   157e8:	ldr	r6, [r0, lr]
   157ec:	eor	lr, r3, r3, lsl #2
   157f0:	add	r3, r3, r6
   157f4:	add	r3, r3, r5
   157f8:	str	r3, [r2, #-12]
   157fc:	lsr	r3, r3, #8
   15800:	and	r3, r3, #1020	; 0x3fc
   15804:	add	r2, r2, #16
   15808:	ldr	r3, [r0, r3]
   1580c:	add	r4, r4, r3
   15810:	str	r4, [ip, #-28]	; 0xffffffe4
   15814:	ldr	r5, [r2, #-24]	; 0xffffffe8
   15818:	ldr	r6, [r2, #-536]	; 0xfffffde8
   1581c:	and	r3, r5, #1020	; 0x3fc
   15820:	add	lr, lr, r6
   15824:	ldr	r6, [r0, r3]
   15828:	eor	r3, lr, lr, lsr #16
   1582c:	add	lr, lr, r6
   15830:	add	lr, lr, r4
   15834:	str	lr, [r2, #-24]	; 0xffffffe8
   15838:	lsr	lr, lr, #8
   1583c:	and	lr, lr, #1020	; 0x3fc
   15840:	ldr	lr, [r0, lr]
   15844:	add	r5, r5, lr
   15848:	str	r5, [ip, #-24]	; 0xffffffe8
   1584c:	ldr	r4, [r2, #-20]	; 0xffffffec
   15850:	ldr	r6, [r2, #-532]	; 0xfffffdec
   15854:	and	lr, r4, #1020	; 0x3fc
   15858:	add	r3, r3, r6
   1585c:	ldr	lr, [r0, lr]
   15860:	add	lr, r3, lr
   15864:	add	lr, lr, r5
   15868:	str	lr, [r2, #-20]	; 0xffffffec
   1586c:	lsr	lr, lr, #8
   15870:	and	lr, lr, #1020	; 0x3fc
   15874:	ldr	r6, [r0, lr]
   15878:	add	r6, r4, r6
   1587c:	str	r6, [ip, #-20]	; 0xffffffec
   15880:	cmp	r1, ip
   15884:	bne	15798 <ftello64@plt+0x43a8>
   15888:	str	r3, [r0, #1024]	; 0x400
   1588c:	str	r6, [r0, #1028]	; 0x404
   15890:	pop	{r4, r5, r6, r7, pc}
   15894:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15898:	mov	r2, r0
   1589c:	ldr	r8, [pc, #452]	; 15a68 <ftello64@plt+0x4678>
   158a0:	ldr	r7, [pc, #452]	; 15a6c <ftello64@plt+0x467c>
   158a4:	ldr	r6, [pc, #452]	; 15a70 <ftello64@plt+0x4680>
   158a8:	ldr	r4, [pc, #452]	; 15a74 <ftello64@plt+0x4684>
   158ac:	ldr	lr, [pc, #452]	; 15a78 <ftello64@plt+0x4688>
   158b0:	ldr	ip, [pc, #452]	; 15a7c <ftello64@plt+0x468c>
   158b4:	ldr	r1, [pc, #452]	; 15a80 <ftello64@plt+0x4690>
   158b8:	ldr	r9, [pc, #452]	; 15a84 <ftello64@plt+0x4694>
   158bc:	add	fp, r0, #1024	; 0x400
   158c0:	mov	r3, r0
   158c4:	ldm	r3, {r5, sl}
   158c8:	add	r3, r3, #32
   158cc:	add	r1, r1, sl
   158d0:	add	r9, r9, r5
   158d4:	ldr	sl, [r3, #-24]	; 0xffffffe8
   158d8:	ldr	r5, [r3, #-20]	; 0xffffffec
   158dc:	eor	r9, r9, r1, lsl #11
   158e0:	add	ip, ip, sl
   158e4:	add	r5, r9, r5
   158e8:	ldr	sl, [r3, #-16]
   158ec:	add	lr, r5, lr
   158f0:	add	r1, r1, ip
   158f4:	ldr	r5, [r3, #-12]
   158f8:	eor	r1, r1, ip, lsr #2
   158fc:	add	ip, ip, lr
   15900:	add	sl, r1, sl
   15904:	eor	ip, ip, lr, lsl #8
   15908:	add	r4, sl, r4
   1590c:	add	r5, ip, r5
   15910:	add	r6, r5, r6
   15914:	add	lr, lr, r4
   15918:	ldr	r5, [r3, #-8]
   1591c:	eor	lr, lr, r4, lsr #16
   15920:	ldr	sl, [r3, #-4]
   15924:	add	r4, r4, r6
   15928:	add	r5, lr, r5
   1592c:	eor	r4, r4, r6, lsl #10
   15930:	add	r7, r5, r7
   15934:	add	r6, r6, r7
   15938:	add	sl, r4, sl
   1593c:	add	r8, sl, r8
   15940:	eor	r6, r6, r7, lsr #4
   15944:	add	r9, r9, r6
   15948:	add	r7, r7, r8
   1594c:	eor	r7, r7, r8, lsl #8
   15950:	add	r8, r8, r9
   15954:	eor	r8, r8, r9, lsr #9
   15958:	add	r1, r1, r7
   1595c:	add	r9, r9, r1
   15960:	add	ip, ip, r8
   15964:	str	r4, [r3, #-16]
   15968:	str	lr, [r3, #-20]	; 0xffffffec
   1596c:	str	r1, [r3, #-28]	; 0xffffffe4
   15970:	str	r9, [r3, #-32]	; 0xffffffe0
   15974:	str	ip, [r3, #-24]	; 0xffffffe8
   15978:	str	r7, [r3, #-8]
   1597c:	str	r8, [r3, #-4]
   15980:	str	r6, [r3, #-12]
   15984:	cmp	fp, r3
   15988:	bne	158c4 <ftello64@plt+0x44d4>
   1598c:	ldm	r2, {r3, r5}
   15990:	ldr	sl, [r2, #24]
   15994:	add	r2, r2, #32
   15998:	add	r1, r1, r5
   1599c:	ldr	r5, [r2, #-24]	; 0xffffffe8
   159a0:	add	r9, r9, r3
   159a4:	ldr	r3, [r2, #-20]	; 0xffffffec
   159a8:	add	ip, ip, r5
   159ac:	eor	r9, r9, r1, lsl #11
   159b0:	ldr	r5, [r2, #-16]
   159b4:	add	r3, r9, r3
   159b8:	add	r1, r1, ip
   159bc:	add	lr, r3, lr
   159c0:	eor	r1, r1, ip, lsr #2
   159c4:	ldr	r3, [r2, #-12]
   159c8:	add	ip, ip, lr
   159cc:	add	r5, r1, r5
   159d0:	eor	ip, ip, lr, lsl #8
   159d4:	add	r4, r5, r4
   159d8:	add	r3, ip, r3
   159dc:	add	lr, lr, r4
   159e0:	add	r6, r3, r6
   159e4:	eor	lr, lr, r4, lsr #16
   159e8:	ldr	r3, [r2, #-4]
   159ec:	add	r4, r4, r6
   159f0:	add	sl, lr, sl
   159f4:	eor	r4, r4, r6, lsl #10
   159f8:	add	r7, sl, r7
   159fc:	add	r6, r6, r7
   15a00:	add	r3, r4, r3
   15a04:	add	r8, r3, r8
   15a08:	eor	r6, r6, r7, lsr #4
   15a0c:	add	r9, r9, r6
   15a10:	add	r7, r7, r8
   15a14:	eor	r7, r7, r8, lsl #8
   15a18:	add	r8, r8, r9
   15a1c:	eor	r8, r8, r9, lsr #9
   15a20:	add	r1, r1, r7
   15a24:	add	r9, r9, r1
   15a28:	add	ip, ip, r8
   15a2c:	str	r4, [r2, #-16]
   15a30:	str	lr, [r2, #-20]	; 0xffffffec
   15a34:	str	r1, [r2, #-28]	; 0xffffffe4
   15a38:	str	r9, [r2, #-32]	; 0xffffffe0
   15a3c:	str	ip, [r2, #-24]	; 0xffffffe8
   15a40:	str	r7, [r2, #-8]
   15a44:	str	r8, [r2, #-4]
   15a48:	str	r6, [r2, #-12]
   15a4c:	cmp	fp, r2
   15a50:	bne	1598c <ftello64@plt+0x459c>
   15a54:	mov	r3, #0
   15a58:	str	r3, [r0, #1032]	; 0x408
   15a5c:	str	r3, [r0, #1028]	; 0x404
   15a60:	str	r3, [r0, #1024]	; 0x400
   15a64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15a68:	rsbcc	r9, r0, r9, lsl r1
   15a6c:	strbtgt	lr, [pc], #2587	; 15a74 <ftello64@plt+0x4684>
   15a70:	ldrge	r3, [sl, #-3145]	; 0xfffff3b7
   15a74:	stmdble	sl!, {r3, r4, r5, r6, r9, fp, lr}
   15a78:	svceq	0x00421ad8
   15a7c:	tstgt	r6, #1200	; 0x4b0
   15a80:	ldrbls	r0, [r9, #89]	; 0x59
   15a84:	cmnne	r7, #360	; 0x168
   15a88:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15a8c:	sub	sp, sp, #112	; 0x70
   15a90:	ldr	r8, [pc, #432]	; 15c48 <ftello64@plt+0x4858>
   15a94:	mov	r9, r1
   15a98:	mov	sl, r0
   15a9c:	ldr	r3, [r8]
   15aa0:	str	r3, [sp, #108]	; 0x6c
   15aa4:	bl	1130c <fileno@plt>
   15aa8:	mov	r2, sp
   15aac:	mov	r1, r0
   15ab0:	mov	r0, #3
   15ab4:	bl	111bc <__fxstat64@plt>
   15ab8:	cmp	r0, #0
   15abc:	blt	15ad0 <ftello64@plt+0x46e0>
   15ac0:	ldr	r3, [sp, #16]
   15ac4:	and	r3, r3, #61440	; 0xf000
   15ac8:	cmp	r3, #32768	; 0x8000
   15acc:	beq	15bd4 <ftello64@plt+0x47e4>
   15ad0:	mov	r4, #8192	; 0x2000
   15ad4:	mov	r0, r4
   15ad8:	bl	11234 <malloc@plt>
   15adc:	subs	r6, r0, #0
   15ae0:	beq	15b78 <ftello64@plt+0x4788>
   15ae4:	mov	r5, #0
   15ae8:	b	15b20 <ftello64@plt+0x4730>
   15aec:	cmn	r4, #1
   15af0:	beq	15bb4 <ftello64@plt+0x47c4>
   15af4:	lsr	r3, r4, #1
   15af8:	mvn	r2, r3
   15afc:	cmp	r2, r4
   15b00:	addhi	r4, r4, r3
   15b04:	mvnls	r4, #0
   15b08:	mov	r1, r4
   15b0c:	mov	r0, r6
   15b10:	bl	11198 <realloc@plt>
   15b14:	cmp	r0, #0
   15b18:	beq	15b94 <ftello64@plt+0x47a4>
   15b1c:	mov	r6, r0
   15b20:	sub	r7, r4, r5
   15b24:	add	r0, r6, r5
   15b28:	mov	r2, r7
   15b2c:	mov	r3, sl
   15b30:	mov	r1, #1
   15b34:	bl	111f8 <fread@plt>
   15b38:	cmp	r7, r0
   15b3c:	add	r5, r5, r0
   15b40:	beq	15aec <ftello64@plt+0x46fc>
   15b44:	bl	112c4 <__errno_location@plt>
   15b48:	mov	r7, r0
   15b4c:	mov	r0, sl
   15b50:	ldr	sl, [r7]
   15b54:	bl	11114 <ferror@plt>
   15b58:	cmp	r0, #0
   15b5c:	bne	15ba0 <ftello64@plt+0x47b0>
   15b60:	sub	r4, r4, #1
   15b64:	cmp	r4, r5
   15b68:	bhi	15c2c <ftello64@plt+0x483c>
   15b6c:	mov	r3, #0
   15b70:	str	r5, [r9]
   15b74:	strb	r3, [r6, r5]
   15b78:	ldr	r2, [sp, #108]	; 0x6c
   15b7c:	ldr	r3, [r8]
   15b80:	mov	r0, r6
   15b84:	cmp	r2, r3
   15b88:	bne	15c44 <ftello64@plt+0x4854>
   15b8c:	add	sp, sp, #112	; 0x70
   15b90:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15b94:	bl	112c4 <__errno_location@plt>
   15b98:	ldr	sl, [r0]
   15b9c:	mov	r7, r0
   15ba0:	mov	r0, r6
   15ba4:	bl	11108 <free@plt>
   15ba8:	mov	r6, #0
   15bac:	str	sl, [r7]
   15bb0:	b	15b78 <ftello64@plt+0x4788>
   15bb4:	bl	112c4 <__errno_location@plt>
   15bb8:	mov	sl, #12
   15bbc:	mov	r7, r0
   15bc0:	mov	r0, r6
   15bc4:	bl	11108 <free@plt>
   15bc8:	mov	r6, #0
   15bcc:	str	sl, [r7]
   15bd0:	b	15b78 <ftello64@plt+0x4788>
   15bd4:	mov	r0, sl
   15bd8:	bl	113f0 <ftello64@plt>
   15bdc:	cmp	r0, #0
   15be0:	sbcs	r3, r1, #0
   15be4:	blt	15ad0 <ftello64@plt+0x46e0>
   15be8:	ldrd	r2, [sp, #48]	; 0x30
   15bec:	cmp	r0, r2
   15bf0:	sbcs	ip, r1, r3
   15bf4:	bge	15ad0 <ftello64@plt+0x46e0>
   15bf8:	subs	r4, r2, r0
   15bfc:	mvn	r2, #1
   15c00:	sbc	r5, r3, r1
   15c04:	cmp	r2, r4
   15c08:	mov	r3, #0
   15c0c:	sbcs	r3, r3, r5
   15c10:	addge	r4, r4, #1
   15c14:	bge	15ad4 <ftello64@plt+0x46e4>
   15c18:	bl	112c4 <__errno_location@plt>
   15c1c:	mov	r3, #12
   15c20:	mov	r6, #0
   15c24:	str	r3, [r0]
   15c28:	b	15b78 <ftello64@plt+0x4788>
   15c2c:	mov	r0, r6
   15c30:	add	r1, r5, #1
   15c34:	bl	11198 <realloc@plt>
   15c38:	cmp	r0, #0
   15c3c:	movne	r6, r0
   15c40:	b	15b6c <ftello64@plt+0x477c>
   15c44:	bl	11180 <__stack_chk_fail@plt>
   15c48:	andeq	r9, r2, r8, lsl #30
   15c4c:	push	{r4, r5, r6, lr}
   15c50:	mov	r4, r1
   15c54:	mov	r1, r2
   15c58:	bl	1139c <fopen64@plt>
   15c5c:	subs	r5, r0, #0
   15c60:	moveq	r4, r5
   15c64:	beq	15c90 <ftello64@plt+0x48a0>
   15c68:	mov	r1, r4
   15c6c:	bl	15a88 <ftello64@plt+0x4698>
   15c70:	mov	r4, r0
   15c74:	bl	112c4 <__errno_location@plt>
   15c78:	mov	r6, r0
   15c7c:	mov	r0, r5
   15c80:	ldr	r5, [r6]
   15c84:	bl	17660 <ftello64@plt+0x6270>
   15c88:	cmp	r0, #0
   15c8c:	bne	15c98 <ftello64@plt+0x48a8>
   15c90:	mov	r0, r4
   15c94:	pop	{r4, r5, r6, pc}
   15c98:	cmp	r4, #0
   15c9c:	beq	15cac <ftello64@plt+0x48bc>
   15ca0:	mov	r0, r4
   15ca4:	ldr	r5, [r6]
   15ca8:	bl	11108 <free@plt>
   15cac:	mov	r4, #0
   15cb0:	str	r5, [r6]
   15cb4:	mov	r0, r4
   15cb8:	pop	{r4, r5, r6, pc}
   15cbc:	ldr	r2, [pc]	; 15cc4 <ftello64@plt+0x48d4>
   15cc0:	b	15c4c <ftello64@plt+0x485c>
   15cc4:	andeq	r9, r1, ip, ror r6
   15cc8:	ldr	r2, [pc]	; 15cd0 <ftello64@plt+0x48e0>
   15ccc:	b	15c4c <ftello64@plt+0x485c>
   15cd0:	strdeq	r9, [r1], -r8
   15cd4:	push	{r4, r5, r6, lr}
   15cd8:	sub	sp, sp, #32
   15cdc:	cmp	r1, #0
   15ce0:	mov	r5, r0
   15ce4:	ldr	r4, [sp, #48]	; 0x30
   15ce8:	ldr	r6, [sp, #52]	; 0x34
   15cec:	beq	15d7c <ftello64@plt+0x498c>
   15cf0:	strd	r2, [sp]
   15cf4:	mov	r3, r1
   15cf8:	ldr	r2, [pc, #828]	; 1603c <ftello64@plt+0x4c4c>
   15cfc:	mov	r1, #1
   15d00:	bl	11318 <__fprintf_chk@plt>
   15d04:	mov	r2, #5
   15d08:	ldr	r1, [pc, #816]	; 16040 <ftello64@plt+0x4c50>
   15d0c:	mov	r0, #0
   15d10:	bl	11174 <dcgettext@plt>
   15d14:	ldr	r3, [pc, #808]	; 16044 <ftello64@plt+0x4c54>
   15d18:	ldr	r2, [pc, #808]	; 16048 <ftello64@plt+0x4c58>
   15d1c:	str	r3, [sp]
   15d20:	mov	r1, #1
   15d24:	mov	r3, r0
   15d28:	mov	r0, r5
   15d2c:	bl	11318 <__fprintf_chk@plt>
   15d30:	ldr	r1, [pc, #788]	; 1604c <ftello64@plt+0x4c5c>
   15d34:	mov	r2, #5
   15d38:	mov	r0, #0
   15d3c:	bl	11174 <dcgettext@plt>
   15d40:	mov	r1, r5
   15d44:	bl	110b4 <fputs_unlocked@plt>
   15d48:	cmp	r6, #9
   15d4c:	ldrls	pc, [pc, r6, lsl #2]
   15d50:	b	1602c <ftello64@plt+0x4c3c>
   15d54:	andeq	r6, r1, r8, lsr r0
   15d58:	andeq	r5, r1, r0, lsl #28
   15d5c:	andeq	r5, r1, ip, lsr #28
   15d60:	andeq	r5, r1, r0, ror #28
   15d64:	muleq	r1, ip, lr
   15d68:	ldrdeq	r5, [r1], -ip
   15d6c:	andeq	r5, r1, r4, lsr #30
   15d70:	andeq	r5, r1, r4, ror pc
   15d74:	andeq	r5, r1, ip, asr #31
   15d78:	muleq	r1, r4, sp
   15d7c:	str	r3, [sp]
   15d80:	mov	r1, #1
   15d84:	mov	r3, r2
   15d88:	ldr	r2, [pc, #704]	; 16050 <ftello64@plt+0x4c60>
   15d8c:	bl	11318 <__fprintf_chk@plt>
   15d90:	b	15d04 <ftello64@plt+0x4914>
   15d94:	ldr	r1, [pc, #696]	; 16054 <ftello64@plt+0x4c64>
   15d98:	mov	r2, #5
   15d9c:	mov	r0, #0
   15da0:	bl	11174 <dcgettext@plt>
   15da4:	ldr	r2, [r4, #32]
   15da8:	ldr	r3, [r4, #28]
   15dac:	ldr	r1, [r4, #24]
   15db0:	str	r2, [sp, #28]
   15db4:	ldr	r2, [r4, #20]
   15db8:	str	r3, [sp, #24]
   15dbc:	ldr	r3, [r4, #16]
   15dc0:	str	r1, [sp, #20]
   15dc4:	ldr	r1, [r4, #12]
   15dc8:	str	r2, [sp, #16]
   15dcc:	ldr	r2, [r4, #8]
   15dd0:	str	r3, [sp, #12]
   15dd4:	ldr	r3, [r4, #4]
   15dd8:	str	r1, [sp, #8]
   15ddc:	str	r2, [sp, #4]
   15de0:	str	r3, [sp]
   15de4:	mov	r1, #1
   15de8:	ldr	r3, [r4]
   15dec:	mov	r2, r0
   15df0:	mov	r0, r5
   15df4:	bl	11318 <__fprintf_chk@plt>
   15df8:	add	sp, sp, #32
   15dfc:	pop	{r4, r5, r6, pc}
   15e00:	mov	r2, #5
   15e04:	ldr	r1, [pc, #588]	; 16058 <ftello64@plt+0x4c68>
   15e08:	mov	r0, #0
   15e0c:	bl	11174 <dcgettext@plt>
   15e10:	ldr	r3, [r4]
   15e14:	mov	r1, #1
   15e18:	mov	r2, r0
   15e1c:	mov	r0, r5
   15e20:	add	sp, sp, #32
   15e24:	pop	{r4, r5, r6, lr}
   15e28:	b	11318 <__fprintf_chk@plt>
   15e2c:	mov	r2, #5
   15e30:	ldr	r1, [pc, #548]	; 1605c <ftello64@plt+0x4c6c>
   15e34:	mov	r0, #0
   15e38:	bl	11174 <dcgettext@plt>
   15e3c:	ldr	r2, [r4, #4]
   15e40:	ldr	r3, [r4]
   15e44:	mov	r1, #1
   15e48:	str	r2, [sp, #48]	; 0x30
   15e4c:	mov	r2, r0
   15e50:	mov	r0, r5
   15e54:	add	sp, sp, #32
   15e58:	pop	{r4, r5, r6, lr}
   15e5c:	b	11318 <__fprintf_chk@plt>
   15e60:	mov	r2, #5
   15e64:	ldr	r1, [pc, #500]	; 16060 <ftello64@plt+0x4c70>
   15e68:	mov	r0, #0
   15e6c:	bl	11174 <dcgettext@plt>
   15e70:	ldr	r2, [r4, #8]
   15e74:	ldr	r3, [r4, #4]
   15e78:	mov	r1, #1
   15e7c:	str	r2, [sp, #52]	; 0x34
   15e80:	str	r3, [sp, #48]	; 0x30
   15e84:	ldr	r3, [r4]
   15e88:	mov	r2, r0
   15e8c:	mov	r0, r5
   15e90:	add	sp, sp, #32
   15e94:	pop	{r4, r5, r6, lr}
   15e98:	b	11318 <__fprintf_chk@plt>
   15e9c:	mov	r2, #5
   15ea0:	ldr	r1, [pc, #444]	; 16064 <ftello64@plt+0x4c74>
   15ea4:	mov	r0, #0
   15ea8:	bl	11174 <dcgettext@plt>
   15eac:	ldr	r1, [r4, #12]
   15eb0:	ldr	r2, [r4, #8]
   15eb4:	ldr	r3, [r4, #4]
   15eb8:	str	r1, [sp, #8]
   15ebc:	str	r2, [sp, #4]
   15ec0:	str	r3, [sp]
   15ec4:	mov	r1, #1
   15ec8:	ldr	r3, [r4]
   15ecc:	mov	r2, r0
   15ed0:	mov	r0, r5
   15ed4:	bl	11318 <__fprintf_chk@plt>
   15ed8:	b	15df8 <ftello64@plt+0x4a08>
   15edc:	mov	r2, #5
   15ee0:	ldr	r1, [pc, #384]	; 16068 <ftello64@plt+0x4c78>
   15ee4:	mov	r0, #0
   15ee8:	bl	11174 <dcgettext@plt>
   15eec:	ldr	r3, [r4, #16]
   15ef0:	ldr	r1, [r4, #12]
   15ef4:	ldr	r2, [r4, #8]
   15ef8:	str	r3, [sp, #12]
   15efc:	ldr	r3, [r4, #4]
   15f00:	str	r1, [sp, #8]
   15f04:	str	r2, [sp, #4]
   15f08:	str	r3, [sp]
   15f0c:	mov	r1, #1
   15f10:	ldr	r3, [r4]
   15f14:	mov	r2, r0
   15f18:	mov	r0, r5
   15f1c:	bl	11318 <__fprintf_chk@plt>
   15f20:	b	15df8 <ftello64@plt+0x4a08>
   15f24:	mov	r2, #5
   15f28:	ldr	r1, [pc, #316]	; 1606c <ftello64@plt+0x4c7c>
   15f2c:	mov	r0, #0
   15f30:	bl	11174 <dcgettext@plt>
   15f34:	ldr	r2, [r4, #20]
   15f38:	ldr	r3, [r4, #16]
   15f3c:	ldr	r1, [r4, #12]
   15f40:	str	r2, [sp, #16]
   15f44:	ldr	r2, [r4, #8]
   15f48:	str	r3, [sp, #12]
   15f4c:	ldr	r3, [r4, #4]
   15f50:	str	r1, [sp, #8]
   15f54:	str	r2, [sp, #4]
   15f58:	str	r3, [sp]
   15f5c:	mov	r1, #1
   15f60:	ldr	r3, [r4]
   15f64:	mov	r2, r0
   15f68:	mov	r0, r5
   15f6c:	bl	11318 <__fprintf_chk@plt>
   15f70:	b	15df8 <ftello64@plt+0x4a08>
   15f74:	mov	r2, #5
   15f78:	ldr	r1, [pc, #240]	; 16070 <ftello64@plt+0x4c80>
   15f7c:	mov	r0, #0
   15f80:	bl	11174 <dcgettext@plt>
   15f84:	ldr	r1, [r4, #24]
   15f88:	ldr	r2, [r4, #20]
   15f8c:	ldr	r3, [r4, #16]
   15f90:	str	r1, [sp, #20]
   15f94:	ldr	r1, [r4, #12]
   15f98:	str	r2, [sp, #16]
   15f9c:	ldr	r2, [r4, #8]
   15fa0:	str	r3, [sp, #12]
   15fa4:	ldr	r3, [r4, #4]
   15fa8:	str	r1, [sp, #8]
   15fac:	str	r2, [sp, #4]
   15fb0:	str	r3, [sp]
   15fb4:	mov	r1, #1
   15fb8:	ldr	r3, [r4]
   15fbc:	mov	r2, r0
   15fc0:	mov	r0, r5
   15fc4:	bl	11318 <__fprintf_chk@plt>
   15fc8:	b	15df8 <ftello64@plt+0x4a08>
   15fcc:	mov	r2, #5
   15fd0:	ldr	r1, [pc, #156]	; 16074 <ftello64@plt+0x4c84>
   15fd4:	mov	r0, #0
   15fd8:	bl	11174 <dcgettext@plt>
   15fdc:	ldr	r3, [r4, #28]
   15fe0:	ldr	r1, [r4, #24]
   15fe4:	ldr	r2, [r4, #20]
   15fe8:	str	r3, [sp, #24]
   15fec:	ldr	r3, [r4, #16]
   15ff0:	str	r1, [sp, #20]
   15ff4:	ldr	r1, [r4, #12]
   15ff8:	str	r2, [sp, #16]
   15ffc:	ldr	r2, [r4, #8]
   16000:	str	r3, [sp, #12]
   16004:	ldr	r3, [r4, #4]
   16008:	str	r1, [sp, #8]
   1600c:	str	r2, [sp, #4]
   16010:	str	r3, [sp]
   16014:	mov	r1, #1
   16018:	ldr	r3, [r4]
   1601c:	mov	r2, r0
   16020:	mov	r0, r5
   16024:	bl	11318 <__fprintf_chk@plt>
   16028:	b	15df8 <ftello64@plt+0x4a08>
   1602c:	mov	r2, #5
   16030:	ldr	r1, [pc, #64]	; 16078 <ftello64@plt+0x4c88>
   16034:	b	15d9c <ftello64@plt+0x49ac>
   16038:	bl	113cc <abort@plt>
   1603c:	strdeq	r9, [r1], -ip
   16040:	andeq	r9, r1, r0, lsl r9
   16044:	andeq	r0, r0, r2, ror #15
   16048:	andeq	r9, r1, r4, ror #23
   1604c:	andeq	r9, r1, r4, lsl r9
   16050:	andeq	r9, r1, r8, lsl #18
   16054:	andeq	r9, r1, ip, ror #21
   16058:	andeq	r9, r1, r0, ror #19
   1605c:	strdeq	r9, [r1], -r0
   16060:	andeq	r9, r1, r8, lsl #20
   16064:	andeq	r9, r1, r4, lsr #20
   16068:	andeq	r9, r1, r4, asr #20
   1606c:	andeq	r9, r1, r8, ror #20
   16070:	muleq	r1, r0, sl
   16074:			; <UNDEFINED> instruction: 0x00019abc
   16078:	andeq	r9, r1, r0, lsr #22
   1607c:	push	{r4, r5, lr}
   16080:	sub	sp, sp, #12
   16084:	ldr	r5, [sp, #24]
   16088:	ldr	ip, [r5]
   1608c:	cmp	ip, #0
   16090:	beq	160ac <ftello64@plt+0x4cbc>
   16094:	mov	lr, r5
   16098:	mov	ip, #0
   1609c:	ldr	r4, [lr, #4]!
   160a0:	add	ip, ip, #1
   160a4:	cmp	r4, #0
   160a8:	bne	1609c <ftello64@plt+0x4cac>
   160ac:	stm	sp, {r5, ip}
   160b0:	bl	15cd4 <ftello64@plt+0x48e4>
   160b4:	add	sp, sp, #12
   160b8:	pop	{r4, r5, pc}
   160bc:	push	{r4, r5, r6, lr}
   160c0:	sub	sp, sp, #56	; 0x38
   160c4:	ldr	r6, [pc, #88]	; 16124 <ftello64@plt+0x4d34>
   160c8:	ldr	r5, [sp, #72]	; 0x48
   160cc:	add	r4, sp, #8
   160d0:	ldr	ip, [r6]
   160d4:	str	ip, [sp, #52]	; 0x34
   160d8:	mov	ip, #0
   160dc:	ldr	lr, [r5], #4
   160e0:	cmp	lr, #0
   160e4:	str	lr, [r4, #4]!
   160e8:	beq	160f8 <ftello64@plt+0x4d08>
   160ec:	add	ip, ip, #1
   160f0:	cmp	ip, #10
   160f4:	bne	160dc <ftello64@plt+0x4cec>
   160f8:	add	lr, sp, #12
   160fc:	str	ip, [sp, #4]
   16100:	str	lr, [sp]
   16104:	bl	15cd4 <ftello64@plt+0x48e4>
   16108:	ldr	r2, [sp, #52]	; 0x34
   1610c:	ldr	r3, [r6]
   16110:	cmp	r2, r3
   16114:	bne	16120 <ftello64@plt+0x4d30>
   16118:	add	sp, sp, #56	; 0x38
   1611c:	pop	{r4, r5, r6, pc}
   16120:	bl	11180 <__stack_chk_fail@plt>
   16124:	andeq	r9, r2, r8, lsl #30
   16128:	push	{r3}		; (str r3, [sp, #-4]!)
   1612c:	mov	ip, #0
   16130:	push	{r4, r5, r6, lr}
   16134:	sub	sp, sp, #60	; 0x3c
   16138:	ldr	r6, [pc, #100]	; 161a4 <ftello64@plt+0x4db4>
   1613c:	add	r5, sp, #8
   16140:	add	r4, sp, #80	; 0x50
   16144:	ldr	r3, [r6]
   16148:	str	r4, [sp, #8]
   1614c:	str	r3, [sp, #52]	; 0x34
   16150:	ldr	r3, [sp, #76]	; 0x4c
   16154:	ldr	lr, [r4], #4
   16158:	cmp	lr, #0
   1615c:	str	lr, [r5, #4]!
   16160:	beq	16170 <ftello64@plt+0x4d80>
   16164:	add	ip, ip, #1
   16168:	cmp	ip, #10
   1616c:	bne	16154 <ftello64@plt+0x4d64>
   16170:	add	lr, sp, #12
   16174:	str	ip, [sp, #4]
   16178:	str	lr, [sp]
   1617c:	bl	15cd4 <ftello64@plt+0x48e4>
   16180:	ldr	r2, [sp, #52]	; 0x34
   16184:	ldr	r3, [r6]
   16188:	cmp	r2, r3
   1618c:	bne	161a0 <ftello64@plt+0x4db0>
   16190:	add	sp, sp, #60	; 0x3c
   16194:	pop	{r4, r5, r6, lr}
   16198:	add	sp, sp, #4
   1619c:	bx	lr
   161a0:	bl	11180 <__stack_chk_fail@plt>
   161a4:	andeq	r9, r2, r8, lsl #30
   161a8:	push	{r4, lr}
   161ac:	mov	r2, #5
   161b0:	ldr	r1, [pc, #88]	; 16210 <ftello64@plt+0x4e20>
   161b4:	mov	r0, #0
   161b8:	bl	11174 <dcgettext@plt>
   161bc:	ldr	r2, [pc, #80]	; 16214 <ftello64@plt+0x4e24>
   161c0:	mov	r1, r0
   161c4:	mov	r0, #1
   161c8:	bl	11300 <__printf_chk@plt>
   161cc:	mov	r2, #5
   161d0:	ldr	r1, [pc, #64]	; 16218 <ftello64@plt+0x4e28>
   161d4:	mov	r0, #0
   161d8:	bl	11174 <dcgettext@plt>
   161dc:	ldr	r3, [pc, #56]	; 1621c <ftello64@plt+0x4e2c>
   161e0:	ldr	r2, [pc, #56]	; 16220 <ftello64@plt+0x4e30>
   161e4:	mov	r1, r0
   161e8:	mov	r0, #1
   161ec:	bl	11300 <__printf_chk@plt>
   161f0:	ldr	r1, [pc, #44]	; 16224 <ftello64@plt+0x4e34>
   161f4:	mov	r2, #5
   161f8:	mov	r0, #0
   161fc:	bl	11174 <dcgettext@plt>
   16200:	ldr	r3, [pc, #32]	; 16228 <ftello64@plt+0x4e38>
   16204:	pop	{r4, lr}
   16208:	ldr	r1, [r3]
   1620c:	b	110b4 <fputs_unlocked@plt>
   16210:	andeq	r9, r1, ip, asr fp
   16214:	andeq	r9, r1, r4, ror fp
   16218:	andeq	r9, r1, ip, lsl #23
   1621c:			; <UNDEFINED> instruction: 0x000194b8
   16220:	andeq	r9, r1, r0, ror #9
   16224:	andeq	r9, r1, r0, lsr #23
   16228:	muleq	r2, ip, r1
   1622c:	push	{r4, lr}
   16230:	mov	r4, r0
   16234:	bl	11234 <malloc@plt>
   16238:	adds	r4, r4, #0
   1623c:	movne	r4, #1
   16240:	cmp	r0, #0
   16244:	movne	r4, #0
   16248:	cmp	r4, #0
   1624c:	popeq	{r4, pc}
   16250:	bl	16474 <ftello64@plt+0x5084>
   16254:	push	{r4, r5, r6, lr}
   16258:	umull	r4, r5, r0, r1
   1625c:	adds	r3, r5, #0
   16260:	movne	r3, #1
   16264:	cmp	r4, #0
   16268:	blt	16280 <ftello64@plt+0x4e90>
   1626c:	cmp	r3, #0
   16270:	bne	16280 <ftello64@plt+0x4e90>
   16274:	mul	r0, r1, r0
   16278:	pop	{r4, r5, r6, lr}
   1627c:	b	1622c <ftello64@plt+0x4e3c>
   16280:	bl	16474 <ftello64@plt+0x5084>
   16284:	b	1622c <ftello64@plt+0x4e3c>
   16288:	adds	r3, r0, #0
   1628c:	movne	r3, #1
   16290:	cmp	r1, #0
   16294:	movne	r3, #0
   16298:	cmp	r3, #0
   1629c:	push	{r4, lr}
   162a0:	bne	162c8 <ftello64@plt+0x4ed8>
   162a4:	mov	r4, r1
   162a8:	bl	11198 <realloc@plt>
   162ac:	adds	r4, r4, #0
   162b0:	movne	r4, #1
   162b4:	cmp	r0, #0
   162b8:	movne	r4, #0
   162bc:	cmp	r4, #0
   162c0:	popeq	{r4, pc}
   162c4:	bl	16474 <ftello64@plt+0x5084>
   162c8:	bl	11108 <free@plt>
   162cc:	mov	r0, #0
   162d0:	pop	{r4, pc}
   162d4:	push	{r4, r5, r6, lr}
   162d8:	umull	r4, r5, r1, r2
   162dc:	adds	r3, r5, #0
   162e0:	movne	r3, #1
   162e4:	cmp	r4, #0
   162e8:	blt	16300 <ftello64@plt+0x4f10>
   162ec:	cmp	r3, #0
   162f0:	bne	16300 <ftello64@plt+0x4f10>
   162f4:	mul	r1, r2, r1
   162f8:	pop	{r4, r5, r6, lr}
   162fc:	b	16288 <ftello64@plt+0x4e98>
   16300:	bl	16474 <ftello64@plt+0x5084>
   16304:	push	{r4, r5, r6, r7, r8, lr}
   16308:	subs	r7, r0, #0
   1630c:	mov	r6, r1
   16310:	mov	r5, r2
   16314:	ldr	r4, [r1]
   16318:	beq	1634c <ftello64@plt+0x4f5c>
   1631c:	mov	r1, r2
   16320:	ldr	r0, [pc, #104]	; 16390 <ftello64@plt+0x4fa0>
   16324:	bl	18c40 <ftello64@plt+0x7850>
   16328:	cmp	r0, r4
   1632c:	bls	16370 <ftello64@plt+0x4f80>
   16330:	add	r3, r4, #1
   16334:	add	r4, r3, r4, lsr #1
   16338:	str	r4, [r6]
   1633c:	mul	r1, r5, r4
   16340:	mov	r0, r7
   16344:	pop	{r4, r5, r6, r7, r8, lr}
   16348:	b	16288 <ftello64@plt+0x4e98>
   1634c:	cmp	r4, #0
   16350:	beq	16374 <ftello64@plt+0x4f84>
   16354:	umull	r0, r1, r4, r5
   16358:	adds	r3, r1, #0
   1635c:	movne	r3, #1
   16360:	cmp	r0, #0
   16364:	blt	16370 <ftello64@plt+0x4f80>
   16368:	cmp	r3, #0
   1636c:	beq	16338 <ftello64@plt+0x4f48>
   16370:	bl	16474 <ftello64@plt+0x5084>
   16374:	mov	r1, r2
   16378:	mov	r0, #64	; 0x40
   1637c:	bl	18c40 <ftello64@plt+0x7850>
   16380:	cmp	r5, #64	; 0x40
   16384:	movls	r4, r0
   16388:	addhi	r4, r0, #1
   1638c:	b	16354 <ftello64@plt+0x4f64>
   16390:	ldrbpl	r5, [r5, #-1364]	; 0xfffffaac
   16394:	cmp	r0, #0
   16398:	ldr	r3, [r1]
   1639c:	beq	163c0 <ftello64@plt+0x4fd0>
   163a0:	ldr	r2, [pc, #60]	; 163e4 <ftello64@plt+0x4ff4>
   163a4:	cmp	r3, r2
   163a8:	bhi	163dc <ftello64@plt+0x4fec>
   163ac:	add	r2, r3, #1
   163b0:	add	r3, r2, r3, lsr #1
   163b4:	str	r3, [r1]
   163b8:	mov	r1, r3
   163bc:	b	16288 <ftello64@plt+0x4e98>
   163c0:	cmp	r3, #0
   163c4:	bne	163d8 <ftello64@plt+0x4fe8>
   163c8:	mov	r3, #64	; 0x40
   163cc:	str	r3, [r1]
   163d0:	mov	r1, r3
   163d4:	b	16288 <ftello64@plt+0x4e98>
   163d8:	bge	163b4 <ftello64@plt+0x4fc4>
   163dc:	push	{r4, lr}
   163e0:	bl	16474 <ftello64@plt+0x5084>
   163e4:	ldrbpl	r5, [r5, #-1363]	; 0xfffffaad
   163e8:	push	{r4, lr}
   163ec:	mov	r4, r0
   163f0:	bl	1622c <ftello64@plt+0x4e3c>
   163f4:	mov	r2, r4
   163f8:	mov	r1, #0
   163fc:	pop	{r4, lr}
   16400:	b	112f4 <memset@plt>
   16404:	push	{r4, r5, r6, lr}
   16408:	umull	r4, r5, r0, r1
   1640c:	adds	r3, r5, #0
   16410:	movne	r3, #1
   16414:	cmp	r4, #0
   16418:	blt	16430 <ftello64@plt+0x5040>
   1641c:	cmp	r3, #0
   16420:	bne	16430 <ftello64@plt+0x5040>
   16424:	bl	110a8 <calloc@plt>
   16428:	cmp	r0, #0
   1642c:	popne	{r4, r5, r6, pc}
   16430:	bl	16474 <ftello64@plt+0x5084>
   16434:	push	{r4, r5, r6, lr}
   16438:	mov	r4, r1
   1643c:	mov	r5, r0
   16440:	mov	r0, r1
   16444:	bl	1622c <ftello64@plt+0x4e3c>
   16448:	mov	r2, r4
   1644c:	mov	r1, r5
   16450:	pop	{r4, r5, r6, lr}
   16454:	b	1112c <memcpy@plt>
   16458:	push	{r4, lr}
   1645c:	mov	r4, r0
   16460:	bl	112ac <strlen@plt>
   16464:	add	r1, r0, #1
   16468:	mov	r0, r4
   1646c:	pop	{r4, lr}
   16470:	b	16434 <ftello64@plt+0x5044>
   16474:	ldr	r3, [pc, #44]	; 164a8 <ftello64@plt+0x50b8>
   16478:	push	{r4, lr}
   1647c:	mov	r2, #5
   16480:	ldr	r1, [pc, #36]	; 164ac <ftello64@plt+0x50bc>
   16484:	mov	r0, #0
   16488:	ldr	r4, [r3]
   1648c:	bl	11174 <dcgettext@plt>
   16490:	ldr	r2, [pc, #24]	; 164b0 <ftello64@plt+0x50c0>
   16494:	mov	r1, #0
   16498:	mov	r3, r0
   1649c:	mov	r0, r4
   164a0:	bl	1121c <error@plt>
   164a4:	bl	113cc <abort@plt>
   164a8:	andeq	sl, r2, ip, lsr r1
   164ac:	andeq	r9, r1, r4, lsl ip
   164b0:	ldrdeq	r9, [r1], -ip
   164b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   164b8:	sub	sp, sp, #36	; 0x24
   164bc:	ldr	r6, [pc, #312]	; 165fc <ftello64@plt+0x520c>
   164c0:	ldr	lr, [sp, #80]	; 0x50
   164c4:	mov	r8, r2
   164c8:	ldr	ip, [r6]
   164cc:	mov	r2, r1
   164d0:	mov	r9, r3
   164d4:	str	lr, [sp]
   164d8:	add	r3, sp, #16
   164dc:	mov	r1, #0
   164e0:	str	ip, [sp, #28]
   164e4:	mov	r7, r0
   164e8:	ldr	sl, [sp, #84]	; 0x54
   164ec:	ldr	r5, [sp, #88]	; 0x58
   164f0:	bl	16c58 <ftello64@plt+0x5868>
   164f4:	subs	fp, r0, #0
   164f8:	bne	165b8 <ftello64@plt+0x51c8>
   164fc:	ldrd	r2, [sp, #16]
   16500:	cmp	r3, r9
   16504:	cmpeq	r2, r8
   16508:	ldrd	r8, [sp, #72]	; 0x48
   1650c:	movcc	r1, #1
   16510:	movcs	r1, #0
   16514:	cmp	r3, r9
   16518:	cmpeq	r2, r8
   1651c:	orrhi	r1, r1, #1
   16520:	cmp	r1, #0
   16524:	beq	1657c <ftello64@plt+0x518c>
   16528:	strd	r2, [sp, #8]
   1652c:	bl	112c4 <__errno_location@plt>
   16530:	ldrd	r2, [sp, #8]
   16534:	mov	r9, #0
   16538:	mvn	r8, #-1073741824	; 0xc0000000
   1653c:	cmp	r3, r9
   16540:	cmpeq	r2, r8
   16544:	bls	165e4 <ftello64@plt+0x51f4>
   16548:	mov	r4, #75	; 0x4b
   1654c:	cmp	r5, #0
   16550:	str	r4, [r0]
   16554:	beq	165b0 <ftello64@plt+0x51c0>
   16558:	mov	r0, r7
   1655c:	bl	14c54 <ftello64@plt+0x3864>
   16560:	mov	r3, sl
   16564:	ldr	r2, [pc, #148]	; 16600 <ftello64@plt+0x5210>
   16568:	mov	r1, r4
   1656c:	str	r0, [sp]
   16570:	mov	r0, r5
   16574:	bl	1121c <error@plt>
   16578:	ldrd	r2, [sp, #16]
   1657c:	ldr	lr, [sp, #28]
   16580:	ldr	ip, [r6]
   16584:	mov	r0, r2
   16588:	cmp	lr, ip
   1658c:	mov	r1, r3
   16590:	bne	165f8 <ftello64@plt+0x5208>
   16594:	add	sp, sp, #36	; 0x24
   16598:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1659c:	mov	r4, #0
   165a0:	cmp	r5, #0
   165a4:	str	r4, [r0]
   165a8:	bne	16558 <ftello64@plt+0x5168>
   165ac:	mov	r4, r5
   165b0:	mov	r5, #1
   165b4:	b	16558 <ftello64@plt+0x5168>
   165b8:	bl	112c4 <__errno_location@plt>
   165bc:	cmp	fp, #1
   165c0:	beq	16548 <ftello64@plt+0x5158>
   165c4:	cmp	fp, #3
   165c8:	beq	1659c <ftello64@plt+0x51ac>
   165cc:	ldr	r4, [r0]
   165d0:	cmp	r5, #0
   165d4:	moveq	r5, #1
   165d8:	cmp	r4, #22
   165dc:	moveq	r4, #0
   165e0:	b	16558 <ftello64@plt+0x5168>
   165e4:	mov	r4, #34	; 0x22
   165e8:	cmp	r5, #0
   165ec:	str	r4, [r0]
   165f0:	bne	16558 <ftello64@plt+0x5168>
   165f4:	b	165b0 <ftello64@plt+0x51c0>
   165f8:	bl	11180 <__stack_chk_fail@plt>
   165fc:	andeq	r9, r2, r8, lsl #30
   16600:	ldrdeq	r9, [r1], -r8
   16604:	mov	r1, #10
   16608:	b	164b4 <ftello64@plt+0x50c4>
   1660c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16610:	cmp	r2, #36	; 0x24
   16614:	ldr	r7, [pc, #1580]	; 16c48 <ftello64@plt+0x5858>
   16618:	sub	sp, sp, #20
   1661c:	mov	fp, r2
   16620:	ldr	r2, [r7]
   16624:	ldr	r9, [sp, #56]	; 0x38
   16628:	str	r2, [sp, #12]
   1662c:	bhi	16c30 <ftello64@plt+0x5840>
   16630:	cmp	r1, #0
   16634:	mov	r6, r1
   16638:	mov	r5, r0
   1663c:	mov	sl, r3
   16640:	addeq	r6, sp, #8
   16644:	bl	112c4 <__errno_location@plt>
   16648:	mov	r3, #0
   1664c:	str	r3, [r0]
   16650:	mov	r8, r0
   16654:	bl	1127c <__ctype_b_loc@plt>
   16658:	ldrb	r3, [r5]
   1665c:	mov	r1, r5
   16660:	ldr	ip, [r0]
   16664:	b	1666c <ftello64@plt+0x527c>
   16668:	ldrb	r3, [r1, #1]!
   1666c:	lsl	r2, r3, #1
   16670:	ldrh	r0, [ip, r2]
   16674:	ands	r4, r0, #8192	; 0x2000
   16678:	bne	16668 <ftello64@plt+0x5278>
   1667c:	cmp	r3, #45	; 0x2d
   16680:	beq	1670c <ftello64@plt+0x531c>
   16684:	mov	r2, fp
   16688:	mov	r1, r6
   1668c:	mov	r0, r5
   16690:	bl	112a0 <strtoul@plt>
   16694:	ldr	r3, [r6]
   16698:	cmp	r3, r5
   1669c:	mov	fp, r0
   166a0:	beq	166f4 <ftello64@plt+0x5304>
   166a4:	ldr	r4, [r8]
   166a8:	cmp	r4, #0
   166ac:	bne	166e4 <ftello64@plt+0x52f4>
   166b0:	cmp	r9, #0
   166b4:	beq	166c4 <ftello64@plt+0x52d4>
   166b8:	ldrb	r5, [r3]
   166bc:	cmp	r5, #0
   166c0:	bne	16a7c <ftello64@plt+0x568c>
   166c4:	str	fp, [sl]
   166c8:	ldr	r2, [sp, #12]
   166cc:	ldr	r3, [r7]
   166d0:	mov	r0, r4
   166d4:	cmp	r2, r3
   166d8:	bne	16c44 <ftello64@plt+0x5854>
   166dc:	add	sp, sp, #20
   166e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   166e4:	cmp	r4, #34	; 0x22
   166e8:	bne	1670c <ftello64@plt+0x531c>
   166ec:	mov	r4, #1
   166f0:	b	166b0 <ftello64@plt+0x52c0>
   166f4:	cmp	r9, #0
   166f8:	str	r3, [sp, #4]
   166fc:	beq	1670c <ftello64@plt+0x531c>
   16700:	ldrb	r5, [r5]
   16704:	cmp	r5, #0
   16708:	bne	16714 <ftello64@plt+0x5324>
   1670c:	mov	r4, #4
   16710:	b	166c8 <ftello64@plt+0x52d8>
   16714:	mov	r1, r5
   16718:	mov	r0, r9
   1671c:	bl	112b8 <strchr@plt>
   16720:	ldr	r3, [sp, #4]
   16724:	cmp	r0, #0
   16728:	movne	fp, #1
   1672c:	beq	1670c <ftello64@plt+0x531c>
   16730:	sub	r8, r5, #69	; 0x45
   16734:	cmp	r8, #47	; 0x2f
   16738:	ldrls	pc, [pc, r8, lsl #2]
   1673c:	b	16904 <ftello64@plt+0x5514>
   16740:	andeq	r6, r1, r0, lsl #16
   16744:	andeq	r6, r1, r4, lsl #18
   16748:	andeq	r6, r1, r0, lsl #16
   1674c:	andeq	r6, r1, r4, lsl #18
   16750:	andeq	r6, r1, r4, lsl #18
   16754:	andeq	r6, r1, r4, lsl #18
   16758:	andeq	r6, r1, r0, lsl #16
   1675c:	andeq	r6, r1, r4, lsl #18
   16760:	andeq	r6, r1, r0, lsl #16
   16764:	andeq	r6, r1, r4, lsl #18
   16768:	andeq	r6, r1, r4, lsl #18
   1676c:	andeq	r6, r1, r0, lsl #16
   16770:	andeq	r6, r1, r4, lsl #18
   16774:	andeq	r6, r1, r4, lsl #18
   16778:	andeq	r6, r1, r4, lsl #18
   1677c:	andeq	r6, r1, r0, lsl #16
   16780:	andeq	r6, r1, r4, lsl #18
   16784:	andeq	r6, r1, r4, lsl #18
   16788:	andeq	r6, r1, r4, lsl #18
   1678c:	andeq	r6, r1, r4, lsl #18
   16790:	andeq	r6, r1, r0, lsl #16
   16794:	andeq	r6, r1, r0, lsl #16
   16798:	andeq	r6, r1, r4, lsl #18
   1679c:	andeq	r6, r1, r4, lsl #18
   167a0:	andeq	r6, r1, r4, lsl #18
   167a4:	andeq	r6, r1, r4, lsl #18
   167a8:	andeq	r6, r1, r4, lsl #18
   167ac:	andeq	r6, r1, r4, lsl #18
   167b0:	andeq	r6, r1, r4, lsl #18
   167b4:	andeq	r6, r1, r4, lsl #18
   167b8:	andeq	r6, r1, r4, lsl #18
   167bc:	andeq	r6, r1, r4, lsl #18
   167c0:	andeq	r6, r1, r4, lsl #18
   167c4:	andeq	r6, r1, r4, lsl #18
   167c8:	andeq	r6, r1, r0, lsl #16
   167cc:	andeq	r6, r1, r4, lsl #18
   167d0:	andeq	r6, r1, r4, lsl #18
   167d4:	andeq	r6, r1, r4, lsl #18
   167d8:	andeq	r6, r1, r0, lsl #16
   167dc:	andeq	r6, r1, r4, lsl #18
   167e0:	andeq	r6, r1, r0, lsl #16
   167e4:	andeq	r6, r1, r4, lsl #18
   167e8:	andeq	r6, r1, r4, lsl #18
   167ec:	andeq	r6, r1, r4, lsl #18
   167f0:	andeq	r6, r1, r4, lsl #18
   167f4:	andeq	r6, r1, r4, lsl #18
   167f8:	andeq	r6, r1, r4, lsl #18
   167fc:	andeq	r6, r1, r0, lsl #16
   16800:	mov	r0, r9
   16804:	mov	r1, #48	; 0x30
   16808:	str	r3, [sp, #4]
   1680c:	bl	112b8 <strchr@plt>
   16810:	ldr	r3, [sp, #4]
   16814:	cmp	r0, #0
   16818:	beq	16904 <ftello64@plt+0x5514>
   1681c:	ldrb	r2, [r3, #1]
   16820:	cmp	r2, #68	; 0x44
   16824:	beq	16c1c <ftello64@plt+0x582c>
   16828:	cmp	r2, #105	; 0x69
   1682c:	beq	16aa4 <ftello64@plt+0x56b4>
   16830:	cmp	r2, #66	; 0x42
   16834:	beq	16c1c <ftello64@plt+0x582c>
   16838:	cmp	r8, #47	; 0x2f
   1683c:	ldrls	pc, [pc, r8, lsl #2]
   16840:	b	16a98 <ftello64@plt+0x56a8>
   16844:	ldrdeq	r6, [r1], -r4
   16848:	muleq	r1, r8, sl
   1684c:	strdeq	r6, [r1], -r4
   16850:	muleq	r1, r8, sl
   16854:	muleq	r1, r8, sl
   16858:	muleq	r1, r8, sl
   1685c:	andeq	r6, r1, r0, ror #20
   16860:	muleq	r1, r8, sl
   16864:	andeq	r6, r1, r4, lsr #23
   16868:	muleq	r1, r8, sl
   1686c:	muleq	r1, r8, sl
   16870:	andeq	r6, r1, r4, ror fp
   16874:	muleq	r1, r8, sl
   16878:	muleq	r1, r8, sl
   1687c:	muleq	r1, r8, sl
   16880:	andeq	r6, r1, r4, asr #22
   16884:	muleq	r1, r8, sl
   16888:	muleq	r1, r8, sl
   1688c:	muleq	r1, r8, sl
   16890:	muleq	r1, r8, sl
   16894:	andeq	r6, r1, r4, lsl fp
   16898:	andeq	r6, r1, r0, ror #21
   1689c:	muleq	r1, r8, sl
   168a0:	muleq	r1, r8, sl
   168a4:	muleq	r1, r8, sl
   168a8:	muleq	r1, r8, sl
   168ac:	muleq	r1, r8, sl
   168b0:	muleq	r1, r8, sl
   168b4:	muleq	r1, r8, sl
   168b8:	andeq	r6, r1, ip, asr #21
   168bc:	andeq	r6, r1, r4, lsl ip
   168c0:	muleq	r1, r8, sl
   168c4:	muleq	r1, r8, sl
   168c8:	muleq	r1, r8, sl
   168cc:	strdeq	r6, [r1], -r4
   168d0:	muleq	r1, r8, sl
   168d4:	muleq	r1, r8, sl
   168d8:	muleq	r1, r8, sl
   168dc:	andeq	r6, r1, r0, ror #20
   168e0:	muleq	r1, r8, sl
   168e4:	andeq	r6, r1, r4, lsr #23
   168e8:	muleq	r1, r8, sl
   168ec:	muleq	r1, r8, sl
   168f0:	muleq	r1, r8, sl
   168f4:	muleq	r1, r8, sl
   168f8:	muleq	r1, r8, sl
   168fc:	muleq	r1, r8, sl
   16900:	andeq	r6, r1, r4, asr #22
   16904:	mov	r1, #1
   16908:	mov	r2, #1024	; 0x400
   1690c:	sub	r5, r5, #66	; 0x42
   16910:	cmp	r5, #53	; 0x35
   16914:	ldrls	pc, [pc, r5, lsl #2]
   16918:	b	16a98 <ftello64@plt+0x56a8>
   1691c:	andeq	r6, r1, r4, lsl #24
   16920:	muleq	r1, r8, sl
   16924:	muleq	r1, r8, sl
   16928:	ldrdeq	r6, [r1], -ip
   1692c:	muleq	r1, r8, sl
   16930:	strdeq	r6, [r1], -ip
   16934:	muleq	r1, r8, sl
   16938:	muleq	r1, r8, sl
   1693c:	muleq	r1, r8, sl
   16940:	andeq	r6, r1, r8, ror #20
   16944:	muleq	r1, r8, sl
   16948:	andeq	r6, r1, ip, lsr #23
   1694c:	muleq	r1, r8, sl
   16950:	muleq	r1, r8, sl
   16954:	andeq	r6, r1, ip, ror fp
   16958:	muleq	r1, r8, sl
   1695c:	muleq	r1, r8, sl
   16960:	muleq	r1, r8, sl
   16964:	andeq	r6, r1, ip, asr #22
   16968:	muleq	r1, r8, sl
   1696c:	muleq	r1, r8, sl
   16970:	muleq	r1, r8, sl
   16974:	muleq	r1, r8, sl
   16978:	andeq	r6, r1, ip, lsl fp
   1697c:	andeq	r6, r1, r8, ror #21
   16980:	muleq	r1, r8, sl
   16984:	muleq	r1, r8, sl
   16988:	muleq	r1, r8, sl
   1698c:	muleq	r1, r8, sl
   16990:	muleq	r1, r8, sl
   16994:	muleq	r1, r8, sl
   16998:	muleq	r1, r8, sl
   1699c:	ldrdeq	r6, [r1], -r0
   169a0:	andeq	r6, r1, r8, asr #20
   169a4:	muleq	r1, r8, sl
   169a8:	muleq	r1, r8, sl
   169ac:	muleq	r1, r8, sl
   169b0:	strdeq	r6, [r1], -ip
   169b4:	muleq	r1, r8, sl
   169b8:	muleq	r1, r8, sl
   169bc:	muleq	r1, r8, sl
   169c0:	andeq	r6, r1, r8, ror #20
   169c4:	muleq	r1, r8, sl
   169c8:	andeq	r6, r1, ip, lsr #23
   169cc:	muleq	r1, r8, sl
   169d0:	muleq	r1, r8, sl
   169d4:	muleq	r1, r8, sl
   169d8:	muleq	r1, r8, sl
   169dc:	muleq	r1, r8, sl
   169e0:	muleq	r1, r8, sl
   169e4:	andeq	r6, r1, ip, asr #22
   169e8:	muleq	r1, r8, sl
   169ec:	muleq	r1, r8, sl
   169f0:			; <UNDEFINED> instruction: 0x00016abc
   169f4:	mov	r1, #1
   169f8:	mov	r2, #1024	; 0x400
   169fc:	umull	ip, r0, r2, fp
   16a00:	adds	r0, r0, #0
   16a04:	movne	r0, #1
   16a08:	cmp	r0, #0
   16a0c:	bne	16c28 <ftello64@plt+0x5838>
   16a10:	mul	fp, r2, fp
   16a14:	umull	ip, r0, r2, fp
   16a18:	adds	r0, r0, #0
   16a1c:	movne	r0, #1
   16a20:	cmp	r0, #0
   16a24:	bne	16c28 <ftello64@plt+0x5838>
   16a28:	mul	fp, r2, fp
   16a2c:	umull	ip, r0, r2, fp
   16a30:	adds	r0, r0, #0
   16a34:	movne	r0, #1
   16a38:	cmp	r0, #0
   16a3c:	muleq	fp, r2, fp
   16a40:	bne	16c28 <ftello64@plt+0x5838>
   16a44:	orr	r4, r4, r0
   16a48:	add	r2, r3, r1
   16a4c:	str	r2, [r6]
   16a50:	ldrb	r3, [r3, r1]
   16a54:	cmp	r3, #0
   16a58:	orrne	r4, r4, #2
   16a5c:	b	166c4 <ftello64@plt+0x52d4>
   16a60:	mov	r1, #1
   16a64:	mov	r2, #1024	; 0x400
   16a68:	umull	ip, r0, r2, fp
   16a6c:	cmp	r0, #0
   16a70:	bne	16bc8 <ftello64@plt+0x57d8>
   16a74:	mul	fp, r2, fp
   16a78:	b	16a48 <ftello64@plt+0x5658>
   16a7c:	mov	r1, r5
   16a80:	mov	r0, r9
   16a84:	str	r3, [sp, #4]
   16a88:	bl	112b8 <strchr@plt>
   16a8c:	ldr	r3, [sp, #4]
   16a90:	cmp	r0, #0
   16a94:	bne	16730 <ftello64@plt+0x5340>
   16a98:	str	fp, [sl]
   16a9c:	orr	r4, r4, #2
   16aa0:	b	166c8 <ftello64@plt+0x52d8>
   16aa4:	ldrb	r1, [r3, #2]
   16aa8:	mov	r2, #1024	; 0x400
   16aac:	cmp	r1, #66	; 0x42
   16ab0:	movne	r1, #1
   16ab4:	moveq	r1, #3
   16ab8:	b	1690c <ftello64@plt+0x551c>
   16abc:	cmp	fp, #0
   16ac0:	blt	16bc8 <ftello64@plt+0x57d8>
   16ac4:	lsl	fp, fp, #1
   16ac8:	b	16a48 <ftello64@plt+0x5658>
   16acc:	mov	r1, #1
   16ad0:	lsrs	r2, fp, #23
   16ad4:	bne	16bc8 <ftello64@plt+0x57d8>
   16ad8:	lsl	fp, fp, #9
   16adc:	b	16a48 <ftello64@plt+0x5658>
   16ae0:	mov	r1, #1
   16ae4:	mov	r2, #1024	; 0x400
   16ae8:	mov	r0, #7
   16aec:	mov	lr, #0
   16af0:	umull	r5, ip, r2, fp
   16af4:	cmp	ip, #0
   16af8:	movne	lr, #1
   16afc:	muleq	fp, r2, fp
   16b00:	mvnne	fp, #0
   16b04:	subs	r0, r0, #1
   16b08:	bne	16af0 <ftello64@plt+0x5700>
   16b0c:	orr	r4, r4, lr
   16b10:	b	16a48 <ftello64@plt+0x5658>
   16b14:	mov	r1, #1
   16b18:	mov	r2, #1024	; 0x400
   16b1c:	mov	r0, #8
   16b20:	mov	lr, #0
   16b24:	umull	r5, ip, r2, fp
   16b28:	cmp	ip, #0
   16b2c:	movne	lr, #1
   16b30:	muleq	fp, r2, fp
   16b34:	mvnne	fp, #0
   16b38:	subs	r0, r0, #1
   16b3c:	bne	16b24 <ftello64@plt+0x5734>
   16b40:	b	16b0c <ftello64@plt+0x571c>
   16b44:	mov	r1, #1
   16b48:	mov	r2, #1024	; 0x400
   16b4c:	mov	r0, #4
   16b50:	mov	lr, #0
   16b54:	umull	r5, ip, r2, fp
   16b58:	cmp	ip, #0
   16b5c:	movne	lr, #1
   16b60:	muleq	fp, r2, fp
   16b64:	mvnne	fp, #0
   16b68:	subs	r0, r0, #1
   16b6c:	bne	16b54 <ftello64@plt+0x5764>
   16b70:	b	16b0c <ftello64@plt+0x571c>
   16b74:	mov	r1, #1
   16b78:	mov	r2, #1024	; 0x400
   16b7c:	mov	r0, #5
   16b80:	mov	lr, #0
   16b84:	umull	r5, ip, r2, fp
   16b88:	cmp	ip, #0
   16b8c:	movne	lr, #1
   16b90:	muleq	fp, r2, fp
   16b94:	mvnne	fp, #0
   16b98:	subs	r0, r0, #1
   16b9c:	bne	16b84 <ftello64@plt+0x5794>
   16ba0:	b	16b0c <ftello64@plt+0x571c>
   16ba4:	mov	r1, #1
   16ba8:	mov	r2, #1024	; 0x400
   16bac:	umull	ip, r0, r2, fp
   16bb0:	cmp	r0, #0
   16bb4:	bne	16bc8 <ftello64@plt+0x57d8>
   16bb8:	mul	fp, r2, fp
   16bbc:	umull	ip, r0, r2, fp
   16bc0:	cmp	r0, #0
   16bc4:	beq	16a74 <ftello64@plt+0x5684>
   16bc8:	mov	r4, #1
   16bcc:	mvn	fp, #0
   16bd0:	b	16a48 <ftello64@plt+0x5658>
   16bd4:	mov	r1, #1
   16bd8:	mov	r2, #1024	; 0x400
   16bdc:	mov	r0, #6
   16be0:	mov	lr, #0
   16be4:	umull	r5, ip, r2, fp
   16be8:	cmp	ip, #0
   16bec:	movne	lr, #1
   16bf0:	muleq	fp, r2, fp
   16bf4:	mvnne	fp, #0
   16bf8:	subs	r0, r0, #1
   16bfc:	bne	16be4 <ftello64@plt+0x57f4>
   16c00:	b	16b0c <ftello64@plt+0x571c>
   16c04:	lsrs	r2, fp, #22
   16c08:	bne	16bc8 <ftello64@plt+0x57d8>
   16c0c:	lsl	fp, fp, #10
   16c10:	b	16a48 <ftello64@plt+0x5658>
   16c14:	mov	r1, #1
   16c18:	b	16a48 <ftello64@plt+0x5658>
   16c1c:	mov	r1, #2
   16c20:	mov	r2, #1000	; 0x3e8
   16c24:	b	1690c <ftello64@plt+0x551c>
   16c28:	mvn	fp, #0
   16c2c:	b	16a44 <ftello64@plt+0x5654>
   16c30:	ldr	r3, [pc, #20]	; 16c4c <ftello64@plt+0x585c>
   16c34:	mov	r2, #96	; 0x60
   16c38:	ldr	r1, [pc, #16]	; 16c50 <ftello64@plt+0x5860>
   16c3c:	ldr	r0, [pc, #16]	; 16c54 <ftello64@plt+0x5864>
   16c40:	bl	113e4 <__assert_fail@plt>
   16c44:	bl	11180 <__stack_chk_fail@plt>
   16c48:	andeq	r9, r2, r8, lsl #30
   16c4c:	andeq	r9, r1, r8, lsr #24
   16c50:	andeq	r9, r1, r4, lsr ip
   16c54:	andeq	r9, r1, r4, asr #24
   16c58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16c5c:	sub	sp, sp, #36	; 0x24
   16c60:	ldr	r5, [pc, #2536]	; 17650 <ftello64@plt+0x6260>
   16c64:	mov	r9, r2
   16c68:	cmp	r2, #36	; 0x24
   16c6c:	str	r3, [sp, #12]
   16c70:	ldr	r2, [r5]
   16c74:	ldr	r3, [sp, #72]	; 0x48
   16c78:	str	r2, [sp, #28]
   16c7c:	str	r3, [sp]
   16c80:	bhi	1763c <ftello64@plt+0x624c>
   16c84:	cmp	r1, #0
   16c88:	mov	r4, r1
   16c8c:	mov	r6, r0
   16c90:	addeq	r4, sp, #24
   16c94:	bl	112c4 <__errno_location@plt>
   16c98:	mov	r3, #0
   16c9c:	str	r3, [r0]
   16ca0:	mov	r7, r0
   16ca4:	bl	1127c <__ctype_b_loc@plt>
   16ca8:	ldrb	r3, [r6]
   16cac:	mov	r1, r6
   16cb0:	ldr	r0, [r0]
   16cb4:	b	16cbc <ftello64@plt+0x58cc>
   16cb8:	ldrb	r3, [r1, #1]!
   16cbc:	lsl	r2, r3, #1
   16cc0:	ldrh	r8, [r0, r2]
   16cc4:	ands	r8, r8, #8192	; 0x2000
   16cc8:	bne	16cb8 <ftello64@plt+0x58c8>
   16ccc:	cmp	r3, #45	; 0x2d
   16cd0:	beq	16d6c <ftello64@plt+0x597c>
   16cd4:	mov	r2, r9
   16cd8:	mov	r3, r8
   16cdc:	mov	r1, r4
   16ce0:	mov	r0, r6
   16ce4:	bl	11138 <__strtoull_internal@plt>
   16ce8:	ldr	r9, [r4]
   16cec:	cmp	r9, r6
   16cf0:	mov	sl, r0
   16cf4:	mov	fp, r1
   16cf8:	beq	16d54 <ftello64@plt+0x5964>
   16cfc:	ldr	r8, [r7]
   16d00:	cmp	r8, #0
   16d04:	bne	16d44 <ftello64@plt+0x5954>
   16d08:	ldr	r3, [sp]
   16d0c:	cmp	r3, #0
   16d10:	beq	16d20 <ftello64@plt+0x5930>
   16d14:	ldrb	r6, [r9]
   16d18:	cmp	r6, #0
   16d1c:	bne	170f4 <ftello64@plt+0x5d04>
   16d20:	ldr	r3, [sp, #12]
   16d24:	strd	sl, [r3]
   16d28:	ldr	r2, [sp, #28]
   16d2c:	ldr	r3, [r5]
   16d30:	mov	r0, r8
   16d34:	cmp	r2, r3
   16d38:	bne	17638 <ftello64@plt+0x6248>
   16d3c:	add	sp, sp, #36	; 0x24
   16d40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16d44:	cmp	r8, #34	; 0x22
   16d48:	bne	16d6c <ftello64@plt+0x597c>
   16d4c:	mov	r8, #1
   16d50:	b	16d08 <ftello64@plt+0x5918>
   16d54:	ldr	r0, [sp]
   16d58:	cmp	r0, #0
   16d5c:	beq	16d6c <ftello64@plt+0x597c>
   16d60:	ldrb	r6, [r6]
   16d64:	cmp	r6, #0
   16d68:	bne	16d74 <ftello64@plt+0x5984>
   16d6c:	mov	r8, #4
   16d70:	b	16d28 <ftello64@plt+0x5938>
   16d74:	mov	r1, r6
   16d78:	bl	112b8 <strchr@plt>
   16d7c:	cmp	r0, #0
   16d80:	movne	sl, #1
   16d84:	movne	fp, #0
   16d88:	beq	16d6c <ftello64@plt+0x597c>
   16d8c:	sub	r7, r6, #69	; 0x45
   16d90:	cmp	r7, #47	; 0x2f
   16d94:	ldrls	pc, [pc, r7, lsl #2]
   16d98:	b	16f58 <ftello64@plt+0x5b68>
   16d9c:	andeq	r6, r1, ip, asr lr
   16da0:	andeq	r6, r1, r8, asr pc
   16da4:	andeq	r6, r1, ip, asr lr
   16da8:	andeq	r6, r1, r8, asr pc
   16dac:	andeq	r6, r1, r8, asr pc
   16db0:	andeq	r6, r1, r8, asr pc
   16db4:	andeq	r6, r1, ip, asr lr
   16db8:	andeq	r6, r1, r8, asr pc
   16dbc:	andeq	r6, r1, ip, asr lr
   16dc0:	andeq	r6, r1, r8, asr pc
   16dc4:	andeq	r6, r1, r8, asr pc
   16dc8:	andeq	r6, r1, ip, asr lr
   16dcc:	andeq	r6, r1, r8, asr pc
   16dd0:	andeq	r6, r1, r8, asr pc
   16dd4:	andeq	r6, r1, r8, asr pc
   16dd8:	andeq	r6, r1, ip, asr lr
   16ddc:	andeq	r6, r1, r8, asr pc
   16de0:	andeq	r6, r1, r8, asr pc
   16de4:	andeq	r6, r1, r8, asr pc
   16de8:	andeq	r6, r1, r8, asr pc
   16dec:	andeq	r6, r1, ip, asr lr
   16df0:	andeq	r6, r1, ip, asr lr
   16df4:	andeq	r6, r1, r8, asr pc
   16df8:	andeq	r6, r1, r8, asr pc
   16dfc:	andeq	r6, r1, r8, asr pc
   16e00:	andeq	r6, r1, r8, asr pc
   16e04:	andeq	r6, r1, r8, asr pc
   16e08:	andeq	r6, r1, r8, asr pc
   16e0c:	andeq	r6, r1, r8, asr pc
   16e10:	andeq	r6, r1, r8, asr pc
   16e14:	andeq	r6, r1, r8, asr pc
   16e18:	andeq	r6, r1, r8, asr pc
   16e1c:	andeq	r6, r1, r8, asr pc
   16e20:	andeq	r6, r1, r8, asr pc
   16e24:	andeq	r6, r1, ip, asr lr
   16e28:	andeq	r6, r1, r8, asr pc
   16e2c:	andeq	r6, r1, r8, asr pc
   16e30:	andeq	r6, r1, r8, asr pc
   16e34:	andeq	r6, r1, ip, asr lr
   16e38:	andeq	r6, r1, r8, asr pc
   16e3c:	andeq	r6, r1, ip, asr lr
   16e40:	andeq	r6, r1, r8, asr pc
   16e44:	andeq	r6, r1, r8, asr pc
   16e48:	andeq	r6, r1, r8, asr pc
   16e4c:	andeq	r6, r1, r8, asr pc
   16e50:	andeq	r6, r1, r8, asr pc
   16e54:	andeq	r6, r1, r8, asr pc
   16e58:	andeq	r6, r1, ip, asr lr
   16e5c:	ldr	r0, [sp]
   16e60:	mov	r1, #48	; 0x30
   16e64:	bl	112b8 <strchr@plt>
   16e68:	cmp	r0, #0
   16e6c:	beq	16f58 <ftello64@plt+0x5b68>
   16e70:	ldrb	r3, [r9, #1]
   16e74:	cmp	r3, #68	; 0x44
   16e78:	beq	17538 <ftello64@plt+0x6148>
   16e7c:	cmp	r3, #105	; 0x69
   16e80:	beq	17118 <ftello64@plt+0x5d28>
   16e84:	cmp	r3, #66	; 0x42
   16e88:	beq	17538 <ftello64@plt+0x6148>
   16e8c:	cmp	r7, #47	; 0x2f
   16e90:	ldrls	pc, [pc, r7, lsl #2]
   16e94:	b	17108 <ftello64@plt+0x5d18>
   16e98:	andeq	r7, r1, ip, lsl r5
   16e9c:	andeq	r7, r1, r8, lsl #2
   16ea0:	andeq	r7, r1, ip, lsl #10
   16ea4:	andeq	r7, r1, r8, lsl #2
   16ea8:	andeq	r7, r1, r8, lsl #2
   16eac:	andeq	r7, r1, r8, lsl #2
   16eb0:	strdeq	r7, [r1], -ip
   16eb4:	andeq	r7, r1, r8, lsl #2
   16eb8:	andeq	r7, r1, ip, ror #9
   16ebc:	andeq	r7, r1, r8, lsl #2
   16ec0:	andeq	r7, r1, r8, lsl #2
   16ec4:	ldrdeq	r7, [r1], -ip
   16ec8:	andeq	r7, r1, r8, lsl #2
   16ecc:	andeq	r7, r1, r8, lsl #2
   16ed0:	andeq	r7, r1, r8, lsl #2
   16ed4:	andeq	r7, r1, ip, asr #9
   16ed8:	andeq	r7, r1, r8, lsl #2
   16edc:	andeq	r7, r1, r8, lsl #2
   16ee0:	andeq	r7, r1, r8, lsl #2
   16ee4:	andeq	r7, r1, r8, lsl #2
   16ee8:			; <UNDEFINED> instruction: 0x000174bc
   16eec:	andeq	r7, r1, ip, lsr #9
   16ef0:	andeq	r7, r1, r8, lsl #2
   16ef4:	andeq	r7, r1, r8, lsl #2
   16ef8:	andeq	r7, r1, r8, lsl #2
   16efc:	andeq	r7, r1, r8, lsl #2
   16f00:	andeq	r7, r1, r8, lsl #2
   16f04:	andeq	r7, r1, r8, lsl #2
   16f08:	andeq	r7, r1, r8, lsl #2
   16f0c:	andeq	r7, r1, r4, asr r1
   16f10:	andeq	r7, r1, r4, lsr #9
   16f14:	andeq	r7, r1, r8, lsl #2
   16f18:	andeq	r7, r1, r8, lsl #2
   16f1c:	andeq	r7, r1, r8, lsl #2
   16f20:	andeq	r7, r1, ip, lsl #10
   16f24:	andeq	r7, r1, r8, lsl #2
   16f28:	andeq	r7, r1, r8, lsl #2
   16f2c:	andeq	r7, r1, r8, lsl #2
   16f30:	strdeq	r7, [r1], -ip
   16f34:	andeq	r7, r1, r8, lsl #2
   16f38:	andeq	r7, r1, ip, ror #9
   16f3c:	andeq	r7, r1, r8, lsl #2
   16f40:	andeq	r7, r1, r8, lsl #2
   16f44:	andeq	r7, r1, r8, lsl #2
   16f48:	andeq	r7, r1, r8, lsl #2
   16f4c:	andeq	r7, r1, r8, lsl #2
   16f50:	andeq	r7, r1, r8, lsl #2
   16f54:	andeq	r7, r1, ip, asr #9
   16f58:	mov	lr, #1
   16f5c:	mov	r0, #1024	; 0x400
   16f60:	sub	r6, r6, #66	; 0x42
   16f64:	cmp	r6, #53	; 0x35
   16f68:	ldrls	pc, [pc, r6, lsl #2]
   16f6c:	b	17108 <ftello64@plt+0x5d18>
   16f70:	andeq	r7, r1, ip, ror r1
   16f74:	andeq	r7, r1, r8, lsl #2
   16f78:	andeq	r7, r1, r8, lsl #2
   16f7c:	andeq	r7, r1, r0, lsr #3
   16f80:	andeq	r7, r1, r8, lsl #2
   16f84:	andeq	r7, r1, r8, asr #32
   16f88:	andeq	r7, r1, r8, lsl #2
   16f8c:	andeq	r7, r1, r8, lsl #2
   16f90:	andeq	r7, r1, r8, lsl #2
   16f94:	muleq	r1, r8, r2
   16f98:	andeq	r7, r1, r8, lsl #2
   16f9c:	andeq	r7, r1, ip, lsr r4
   16fa0:	andeq	r7, r1, r8, lsl #2
   16fa4:	andeq	r7, r1, r8, lsl #2
   16fa8:	andeq	r7, r1, r0, asr #7
   16fac:	andeq	r7, r1, r8, lsl #2
   16fb0:	andeq	r7, r1, r8, lsl #2
   16fb4:	andeq	r7, r1, r8, lsl #2
   16fb8:	andeq	r7, r1, r4, asr #6
   16fbc:	andeq	r7, r1, r8, lsl #2
   16fc0:	andeq	r7, r1, r8, lsl #2
   16fc4:	andeq	r7, r1, r8, lsl #2
   16fc8:	andeq	r7, r1, r8, lsl #2
   16fcc:	andeq	r7, r1, r8, asr #5
   16fd0:	andeq	r7, r1, ip, lsl r2
   16fd4:	andeq	r7, r1, r8, lsl #2
   16fd8:	andeq	r7, r1, r8, lsl #2
   16fdc:	andeq	r7, r1, r8, lsl #2
   16fe0:	andeq	r7, r1, r8, lsl #2
   16fe4:	andeq	r7, r1, r8, lsl #2
   16fe8:	andeq	r7, r1, r8, lsl #2
   16fec:	andeq	r7, r1, r8, lsl #2
   16ff0:	andeq	r7, r1, r8, asr r1
   16ff4:	ldrdeq	r7, [r1], -ip
   16ff8:	andeq	r7, r1, r8, lsl #2
   16ffc:	andeq	r7, r1, r8, lsl #2
   17000:	andeq	r7, r1, r8, lsl #2
   17004:	andeq	r7, r1, r8, asr #32
   17008:	andeq	r7, r1, r8, lsl #2
   1700c:	andeq	r7, r1, r8, lsl #2
   17010:	andeq	r7, r1, r8, lsl #2
   17014:	muleq	r1, r8, r2
   17018:	andeq	r7, r1, r8, lsl #2
   1701c:	andeq	r7, r1, ip, lsr r4
   17020:	andeq	r7, r1, r8, lsl #2
   17024:	andeq	r7, r1, r8, lsl #2
   17028:	andeq	r7, r1, r8, lsl #2
   1702c:	andeq	r7, r1, r8, lsl #2
   17030:	andeq	r7, r1, r8, lsl #2
   17034:	andeq	r7, r1, r8, lsl #2
   17038:	andeq	r7, r1, r4, asr #6
   1703c:	andeq	r7, r1, r8, lsl #2
   17040:	andeq	r7, r1, r8, lsl #2
   17044:	andeq	r7, r1, r0, lsr r1
   17048:	asr	r1, r0, #31
   1704c:	mov	r2, #0
   17050:	mov	r3, #0
   17054:	cmp	fp, #0
   17058:	strd	r2, [sp]
   1705c:	bne	1757c <ftello64@plt+0x618c>
   17060:	ldrd	r2, [sp]
   17064:	orrs	r3, r2, r3
   17068:	bne	1756c <ftello64@plt+0x617c>
   1706c:	mul	r3, sl, r1
   17070:	umull	r6, r7, sl, r0
   17074:	mla	r3, r0, fp, r3
   17078:	ldrd	sl, [sp]
   1707c:	add	ip, r3, r7
   17080:	cmp	ip, #0
   17084:	mov	r7, ip
   17088:	bne	17610 <ftello64@plt+0x6220>
   1708c:	orrs	r3, sl, fp
   17090:	bne	1756c <ftello64@plt+0x617c>
   17094:	umull	r2, r3, r6, r0
   17098:	mul	ip, r6, r1
   1709c:	strd	r2, [sp]
   170a0:	mla	r3, r0, r7, ip
   170a4:	ldr	r2, [sp, #4]
   170a8:	add	ip, r3, r2
   170ac:	cmp	ip, #0
   170b0:	str	ip, [sp, #4]
   170b4:	bne	175ec <ftello64@plt+0x61fc>
   170b8:	orrs	r3, sl, fp
   170bc:	bne	1756c <ftello64@plt+0x617c>
   170c0:	ldrd	r6, [sp]
   170c4:	mov	r3, #0
   170c8:	mul	r2, r6, r1
   170cc:	umull	sl, fp, r6, r0
   170d0:	mla	r2, r0, r7, r2
   170d4:	add	fp, r2, fp
   170d8:	orr	r8, r8, r3
   170dc:	add	r3, r9, lr
   170e0:	str	r3, [r4]
   170e4:	ldrb	r3, [r9, lr]
   170e8:	cmp	r3, #0
   170ec:	orrne	r8, r8, #2
   170f0:	b	16d20 <ftello64@plt+0x5930>
   170f4:	mov	r1, r6
   170f8:	ldr	r0, [sp]
   170fc:	bl	112b8 <strchr@plt>
   17100:	cmp	r0, #0
   17104:	bne	16d8c <ftello64@plt+0x599c>
   17108:	ldr	r3, [sp, #12]
   1710c:	orr	r8, r8, #2
   17110:	strd	sl, [r3]
   17114:	b	16d28 <ftello64@plt+0x5938>
   17118:	ldrb	r3, [r9, #2]
   1711c:	mov	r0, #1024	; 0x400
   17120:	cmp	r3, #66	; 0x42
   17124:	movne	lr, #1
   17128:	moveq	lr, #3
   1712c:	b	16f60 <ftello64@plt+0x5b70>
   17130:	lsr	r3, fp, #31
   17134:	adds	sl, sl, sl
   17138:	adc	fp, fp, fp
   1713c:	cmp	r3, #0
   17140:	beq	170dc <ftello64@plt+0x5cec>
   17144:	mov	r8, #1
   17148:	mvn	sl, #0
   1714c:	mvn	fp, #0
   17150:	b	170dc <ftello64@plt+0x5cec>
   17154:	mov	lr, #1
   17158:	lsr	r3, fp, #23
   1715c:	cmp	r3, #0
   17160:	bne	17144 <ftello64@plt+0x5d54>
   17164:	lsl	r3, fp, #9
   17168:	orr	r3, r3, sl, lsr #23
   1716c:	lsl	r2, sl, #9
   17170:	mov	sl, r2
   17174:	mov	fp, r3
   17178:	b	170dc <ftello64@plt+0x5cec>
   1717c:	lsr	r3, fp, #22
   17180:	cmp	r3, #0
   17184:	bne	17144 <ftello64@plt+0x5d54>
   17188:	lsl	r3, fp, #10
   1718c:	orr	r3, r3, sl, lsr #22
   17190:	lsl	r2, sl, #10
   17194:	mov	sl, r2
   17198:	mov	fp, r3
   1719c:	b	170dc <ftello64@plt+0x5cec>
   171a0:	mov	r6, r0
   171a4:	asr	r7, r0, #31
   171a8:	mov	r3, #0
   171ac:	mov	ip, #6
   171b0:	str	r3, [sp]
   171b4:	strd	r4, [sp, #16]
   171b8:	b	171e8 <ftello64@plt+0x5df8>
   171bc:	orrs	r3, r2, r3
   171c0:	movne	r3, #1
   171c4:	muleq	r3, sl, r7
   171c8:	strne	r3, [sp]
   171cc:	mlaeq	r3, r6, fp, r3
   171d0:	umulleq	sl, fp, sl, r6
   171d4:	mvnne	sl, #0
   171d8:	addeq	fp, r3, fp
   171dc:	mvnne	fp, #0
   171e0:	subs	ip, ip, #1
   171e4:	beq	1752c <ftello64@plt+0x613c>
   171e8:	cmp	fp, #0
   171ec:	mov	r2, #0
   171f0:	mov	r3, #0
   171f4:	beq	171bc <ftello64@plt+0x5dcc>
   171f8:	umull	r0, r1, sl, r6
   171fc:	mov	r5, #0
   17200:	mov	r0, r1
   17204:	mov	r1, r5
   17208:	umlal	r0, r1, fp, r6
   1720c:	cmp	r1, r5
   17210:	movne	r2, #1
   17214:	movne	r3, #0
   17218:	b	171bc <ftello64@plt+0x5dcc>
   1721c:	mov	r6, r0
   17220:	asr	r7, r0, #31
   17224:	mov	r3, #0
   17228:	mov	ip, #7
   1722c:	str	r3, [sp]
   17230:	strd	r4, [sp, #16]
   17234:	b	17264 <ftello64@plt+0x5e74>
   17238:	orrs	r3, r2, r3
   1723c:	movne	r3, #1
   17240:	muleq	r3, sl, r7
   17244:	strne	r3, [sp]
   17248:	mlaeq	r3, r6, fp, r3
   1724c:	umulleq	sl, fp, sl, r6
   17250:	mvnne	sl, #0
   17254:	addeq	fp, r3, fp
   17258:	mvnne	fp, #0
   1725c:	subs	ip, ip, #1
   17260:	beq	1752c <ftello64@plt+0x613c>
   17264:	cmp	fp, #0
   17268:	mov	r2, #0
   1726c:	mov	r3, #0
   17270:	beq	17238 <ftello64@plt+0x5e48>
   17274:	umull	r0, r1, sl, r6
   17278:	mov	r5, #0
   1727c:	mov	r0, r1
   17280:	mov	r1, r5
   17284:	umlal	r0, r1, fp, r6
   17288:	cmp	r1, r5
   1728c:	movne	r2, #1
   17290:	movne	r3, #0
   17294:	b	17238 <ftello64@plt+0x5e48>
   17298:	asr	r1, r0, #31
   1729c:	cmp	fp, #0
   172a0:	mov	r6, #0
   172a4:	mov	r7, #0
   172a8:	bne	17544 <ftello64@plt+0x6154>
   172ac:	orrs	r3, r6, r7
   172b0:	bne	17144 <ftello64@plt+0x5d54>
   172b4:	mul	r3, sl, r1
   172b8:	mla	r3, r0, fp, r3
   172bc:	umull	sl, fp, sl, r0
   172c0:	add	fp, r3, fp
   172c4:	b	170dc <ftello64@plt+0x5cec>
   172c8:	mov	r6, r0
   172cc:	asr	r7, r0, #31
   172d0:	mov	r3, #0
   172d4:	mov	ip, #8
   172d8:	str	r3, [sp]
   172dc:	strd	r4, [sp, #16]
   172e0:	b	17310 <ftello64@plt+0x5f20>
   172e4:	orrs	r3, r2, r3
   172e8:	movne	r3, #1
   172ec:	muleq	r3, sl, r7
   172f0:	strne	r3, [sp]
   172f4:	mlaeq	r3, r6, fp, r3
   172f8:	umulleq	sl, fp, sl, r6
   172fc:	mvnne	sl, #0
   17300:	addeq	fp, r3, fp
   17304:	mvnne	fp, #0
   17308:	subs	ip, ip, #1
   1730c:	beq	1752c <ftello64@plt+0x613c>
   17310:	cmp	fp, #0
   17314:	mov	r2, #0
   17318:	mov	r3, #0
   1731c:	beq	172e4 <ftello64@plt+0x5ef4>
   17320:	umull	r0, r1, sl, r6
   17324:	mov	r5, #0
   17328:	mov	r0, r1
   1732c:	mov	r1, r5
   17330:	umlal	r0, r1, fp, r6
   17334:	cmp	r1, r5
   17338:	movne	r2, #1
   1733c:	movne	r3, #0
   17340:	b	172e4 <ftello64@plt+0x5ef4>
   17344:	mov	r6, r0
   17348:	asr	r7, r0, #31
   1734c:	mov	r3, #0
   17350:	mov	ip, #4
   17354:	str	r3, [sp]
   17358:	strd	r4, [sp, #16]
   1735c:	b	1738c <ftello64@plt+0x5f9c>
   17360:	orrs	r3, r2, r3
   17364:	movne	r3, #1
   17368:	muleq	r3, sl, r7
   1736c:	strne	r3, [sp]
   17370:	mlaeq	r3, r6, fp, r3
   17374:	umulleq	sl, fp, sl, r6
   17378:	mvnne	sl, #0
   1737c:	addeq	fp, r3, fp
   17380:	mvnne	fp, #0
   17384:	subs	ip, ip, #1
   17388:	beq	1752c <ftello64@plt+0x613c>
   1738c:	cmp	fp, #0
   17390:	mov	r2, #0
   17394:	mov	r3, #0
   17398:	beq	17360 <ftello64@plt+0x5f70>
   1739c:	umull	r0, r1, sl, r6
   173a0:	mov	r5, #0
   173a4:	mov	r0, r1
   173a8:	mov	r1, r5
   173ac:	umlal	r0, r1, fp, r6
   173b0:	cmp	r1, r5
   173b4:	movne	r2, #1
   173b8:	movne	r3, #0
   173bc:	b	17360 <ftello64@plt+0x5f70>
   173c0:	mov	r6, r0
   173c4:	asr	r7, r0, #31
   173c8:	mov	r3, #0
   173cc:	mov	ip, #5
   173d0:	str	r3, [sp]
   173d4:	strd	r4, [sp, #16]
   173d8:	b	17408 <ftello64@plt+0x6018>
   173dc:	orrs	r3, r2, r3
   173e0:	movne	r3, #1
   173e4:	muleq	r3, sl, r7
   173e8:	strne	r3, [sp]
   173ec:	mlaeq	r3, r6, fp, r3
   173f0:	umulleq	sl, fp, sl, r6
   173f4:	mvnne	sl, #0
   173f8:	addeq	fp, r3, fp
   173fc:	mvnne	fp, #0
   17400:	subs	ip, ip, #1
   17404:	beq	1752c <ftello64@plt+0x613c>
   17408:	cmp	fp, #0
   1740c:	mov	r2, #0
   17410:	mov	r3, #0
   17414:	beq	173dc <ftello64@plt+0x5fec>
   17418:	umull	r0, r1, sl, r6
   1741c:	mov	r5, #0
   17420:	mov	r0, r1
   17424:	mov	r1, r5
   17428:	umlal	r0, r1, fp, r6
   1742c:	cmp	r1, r5
   17430:	movne	r2, #1
   17434:	movne	r3, #0
   17438:	b	173dc <ftello64@plt+0x5fec>
   1743c:	asr	r1, r0, #31
   17440:	cmp	fp, #0
   17444:	mov	r6, #0
   17448:	mov	r7, #0
   1744c:	bne	175a0 <ftello64@plt+0x61b0>
   17450:	orrs	r3, r6, r7
   17454:	bne	17144 <ftello64@plt+0x5d54>
   17458:	umull	r2, r3, sl, r0
   1745c:	mul	ip, sl, r1
   17460:	strd	r2, [sp]
   17464:	mla	r3, r0, fp, ip
   17468:	ldr	r2, [sp, #4]
   1746c:	mov	sl, r6
   17470:	add	ip, r3, r2
   17474:	cmp	ip, #0
   17478:	mov	fp, r7
   1747c:	str	ip, [sp, #4]
   17480:	bne	175c8 <ftello64@plt+0x61d8>
   17484:	orrs	r3, sl, fp
   17488:	bne	17144 <ftello64@plt+0x5d54>
   1748c:	ldrd	r6, [sp]
   17490:	mul	r3, r6, r1
   17494:	umull	sl, fp, r6, r0
   17498:	mla	r0, r0, r7, r3
   1749c:	add	fp, r0, fp
   174a0:	b	170dc <ftello64@plt+0x5cec>
   174a4:	mov	lr, #1
   174a8:	b	170dc <ftello64@plt+0x5cec>
   174ac:	mov	lr, #1
   174b0:	mov	r6, #1024	; 0x400
   174b4:	mov	r7, #0
   174b8:	b	17224 <ftello64@plt+0x5e34>
   174bc:	mov	lr, #1
   174c0:	mov	r6, #1024	; 0x400
   174c4:	mov	r7, #0
   174c8:	b	172d0 <ftello64@plt+0x5ee0>
   174cc:	mov	lr, #1
   174d0:	mov	r6, #1024	; 0x400
   174d4:	mov	r7, #0
   174d8:	b	1734c <ftello64@plt+0x5f5c>
   174dc:	mov	lr, #1
   174e0:	mov	r6, #1024	; 0x400
   174e4:	mov	r7, #0
   174e8:	b	173c8 <ftello64@plt+0x5fd8>
   174ec:	mov	lr, #1
   174f0:	mov	r0, #1024	; 0x400
   174f4:	mov	r1, #0
   174f8:	b	17440 <ftello64@plt+0x6050>
   174fc:	mov	lr, #1
   17500:	mov	r0, #1024	; 0x400
   17504:	mov	r1, #0
   17508:	b	1729c <ftello64@plt+0x5eac>
   1750c:	mov	lr, #1
   17510:	mov	r0, #1024	; 0x400
   17514:	mov	r1, #0
   17518:	b	1704c <ftello64@plt+0x5c5c>
   1751c:	mov	lr, #1
   17520:	mov	r6, #1024	; 0x400
   17524:	mov	r7, #0
   17528:	b	171a8 <ftello64@plt+0x5db8>
   1752c:	ldrd	r4, [sp, #16]
   17530:	ldr	r3, [sp]
   17534:	b	170d8 <ftello64@plt+0x5ce8>
   17538:	mov	lr, #2
   1753c:	mov	r0, #1000	; 0x3e8
   17540:	b	16f60 <ftello64@plt+0x5b70>
   17544:	umull	r2, r3, sl, r0
   17548:	str	r3, [sp]
   1754c:	mov	r3, #0
   17550:	str	r3, [sp, #4]
   17554:	ldrd	r2, [sp]
   17558:	umlal	r2, r3, fp, r0
   1755c:	cmp	r3, #0
   17560:	movne	r6, #1
   17564:	movne	r7, #0
   17568:	b	172ac <ftello64@plt+0x5ebc>
   1756c:	mov	r3, #1
   17570:	mvn	sl, #0
   17574:	mvn	fp, #0
   17578:	b	170d8 <ftello64@plt+0x5ce8>
   1757c:	umull	r2, r3, sl, r0
   17580:	mov	r7, #0
   17584:	mov	r6, r3
   17588:	umlal	r6, r7, fp, r0
   1758c:	cmp	r7, #0
   17590:	movne	r2, #1
   17594:	movne	r3, #0
   17598:	strdne	r2, [sp]
   1759c:	b	17060 <ftello64@plt+0x5c70>
   175a0:	umull	r2, r3, sl, r0
   175a4:	str	r3, [sp]
   175a8:	mov	r3, #0
   175ac:	str	r3, [sp, #4]
   175b0:	ldrd	r2, [sp]
   175b4:	umlal	r2, r3, fp, r0
   175b8:	cmp	r3, #0
   175bc:	movne	r6, #1
   175c0:	movne	r7, #0
   175c4:	b	17450 <ftello64@plt+0x6060>
   175c8:	ldr	r3, [sp]
   175cc:	mov	r7, #0
   175d0:	umull	r2, r3, r3, r0
   175d4:	mov	r6, r3
   175d8:	umlal	r6, r7, ip, r0
   175dc:	cmp	r7, #0
   175e0:	movne	sl, #1
   175e4:	movne	fp, #0
   175e8:	b	17484 <ftello64@plt+0x6094>
   175ec:	ldr	r3, [sp]
   175f0:	mov	r7, #0
   175f4:	umull	r2, r3, r3, r0
   175f8:	mov	r6, r3
   175fc:	umlal	r6, r7, ip, r0
   17600:	cmp	r7, #0
   17604:	movne	sl, #1
   17608:	movne	fp, #0
   1760c:	b	170b8 <ftello64@plt+0x5cc8>
   17610:	umull	r2, r3, r6, r0
   17614:	str	r3, [sp]
   17618:	mov	r3, #0
   1761c:	str	r3, [sp, #4]
   17620:	ldrd	r2, [sp]
   17624:	umlal	r2, r3, ip, r0
   17628:	cmp	r3, #0
   1762c:	movne	sl, #1
   17630:	movne	fp, #0
   17634:	b	1708c <ftello64@plt+0x5c9c>
   17638:	bl	11180 <__stack_chk_fail@plt>
   1763c:	ldr	r3, [pc, #16]	; 17654 <ftello64@plt+0x6264>
   17640:	mov	r2, #96	; 0x60
   17644:	ldr	r1, [pc, #12]	; 17658 <ftello64@plt+0x6268>
   17648:	ldr	r0, [pc, #12]	; 1765c <ftello64@plt+0x626c>
   1764c:	bl	113e4 <__assert_fail@plt>
   17650:	andeq	r9, r2, r8, lsl #30
   17654:	andeq	r9, r1, ip, ror #24
   17658:	andeq	r9, r1, r4, lsr ip
   1765c:	andeq	r9, r1, r4, asr #24
   17660:	push	{r4, r5, lr}
   17664:	sub	sp, sp, #12
   17668:	mov	r4, r0
   1766c:	bl	1130c <fileno@plt>
   17670:	cmp	r0, #0
   17674:	mov	r0, r4
   17678:	blt	176f4 <ftello64@plt+0x6304>
   1767c:	bl	1124c <__freading@plt>
   17680:	cmp	r0, #0
   17684:	bne	176c0 <ftello64@plt+0x62d0>
   17688:	mov	r0, r4
   1768c:	bl	17700 <ftello64@plt+0x6310>
   17690:	cmp	r0, #0
   17694:	beq	176f0 <ftello64@plt+0x6300>
   17698:	bl	112c4 <__errno_location@plt>
   1769c:	mov	r5, r0
   176a0:	mov	r0, r4
   176a4:	ldr	r4, [r5]
   176a8:	bl	11330 <fclose@plt>
   176ac:	cmp	r4, #0
   176b0:	mvnne	r0, #0
   176b4:	strne	r4, [r5]
   176b8:	add	sp, sp, #12
   176bc:	pop	{r4, r5, pc}
   176c0:	mov	r0, r4
   176c4:	bl	1130c <fileno@plt>
   176c8:	mov	r3, #1
   176cc:	str	r3, [sp]
   176d0:	mov	r2, #0
   176d4:	mov	r3, #0
   176d8:	bl	111d4 <lseek64@plt>
   176dc:	mvn	r3, #0
   176e0:	mvn	r2, #0
   176e4:	cmp	r1, r3
   176e8:	cmpeq	r0, r2
   176ec:	bne	17688 <ftello64@plt+0x6298>
   176f0:	mov	r0, r4
   176f4:	add	sp, sp, #12
   176f8:	pop	{r4, r5, lr}
   176fc:	b	11330 <fclose@plt>
   17700:	push	{r4, lr}
   17704:	subs	r4, r0, #0
   17708:	sub	sp, sp, #8
   1770c:	beq	17728 <ftello64@plt+0x6338>
   17710:	bl	1124c <__freading@plt>
   17714:	cmp	r0, #0
   17718:	beq	17728 <ftello64@plt+0x6338>
   1771c:	ldr	r3, [r4]
   17720:	tst	r3, #256	; 0x100
   17724:	bne	17738 <ftello64@plt+0x6348>
   17728:	mov	r0, r4
   1772c:	add	sp, sp, #8
   17730:	pop	{r4, lr}
   17734:	b	110f0 <fflush@plt>
   17738:	mov	r3, #1
   1773c:	str	r3, [sp]
   17740:	mov	r2, #0
   17744:	mov	r3, #0
   17748:	mov	r0, r4
   1774c:	bl	17760 <ftello64@plt+0x6370>
   17750:	mov	r0, r4
   17754:	add	sp, sp, #8
   17758:	pop	{r4, lr}
   1775c:	b	110f0 <fflush@plt>
   17760:	push	{r4, r5, r6, r7, r8, lr}
   17764:	sub	sp, sp, #8
   17768:	ldmib	r0, {ip, lr}
   1776c:	mov	r4, r0
   17770:	ldr	r5, [sp, #32]
   17774:	cmp	lr, ip
   17778:	beq	17790 <ftello64@plt+0x63a0>
   1777c:	str	r5, [sp, #32]
   17780:	mov	r0, r4
   17784:	add	sp, sp, #8
   17788:	pop	{r4, r5, r6, r7, r8, lr}
   1778c:	b	1133c <fseeko64@plt>
   17790:	ldr	lr, [r0, #20]
   17794:	ldr	ip, [r0, #16]
   17798:	cmp	lr, ip
   1779c:	bne	1777c <ftello64@plt+0x638c>
   177a0:	ldr	r8, [r0, #36]	; 0x24
   177a4:	cmp	r8, #0
   177a8:	bne	1777c <ftello64@plt+0x638c>
   177ac:	mov	r6, r2
   177b0:	mov	r7, r3
   177b4:	bl	1130c <fileno@plt>
   177b8:	mov	r2, r6
   177bc:	mov	r3, r7
   177c0:	str	r5, [sp]
   177c4:	bl	111d4 <lseek64@plt>
   177c8:	mvn	r3, #0
   177cc:	mvn	r2, #0
   177d0:	cmp	r1, r3
   177d4:	cmpeq	r0, r2
   177d8:	beq	177f8 <ftello64@plt+0x6408>
   177dc:	ldr	r3, [r4]
   177e0:	strd	r0, [r4, #80]	; 0x50
   177e4:	mov	r0, r8
   177e8:	bic	r3, r3, #16
   177ec:	str	r3, [r4]
   177f0:	add	sp, sp, #8
   177f4:	pop	{r4, r5, r6, r7, r8, pc}
   177f8:	mvn	r0, #0
   177fc:	b	177f0 <ftello64@plt+0x6400>
   17800:	push	{r4, r5, r6, r7, r8, lr}
   17804:	subs	r7, r0, #0
   17808:	ldr	r5, [pc, #108]	; 1787c <ftello64@plt+0x648c>
   1780c:	sub	sp, sp, #8
   17810:	mov	r8, r1
   17814:	ldr	r1, [r5]
   17818:	moveq	r7, sp
   1781c:	str	r1, [sp, #4]
   17820:	mov	r0, r7
   17824:	mov	r1, r8
   17828:	mov	r6, r2
   1782c:	bl	11210 <mbrtowc@plt>
   17830:	cmp	r6, #0
   17834:	cmnne	r0, #3
   17838:	mov	r4, r0
   1783c:	bhi	1785c <ftello64@plt+0x646c>
   17840:	ldr	r2, [sp, #4]
   17844:	ldr	r3, [r5]
   17848:	mov	r0, r4
   1784c:	cmp	r2, r3
   17850:	bne	17878 <ftello64@plt+0x6488>
   17854:	add	sp, sp, #8
   17858:	pop	{r4, r5, r6, r7, r8, pc}
   1785c:	mov	r0, #0
   17860:	bl	1798c <ftello64@plt+0x659c>
   17864:	cmp	r0, #0
   17868:	moveq	r4, #1
   1786c:	ldrbeq	r3, [r8]
   17870:	streq	r3, [r7]
   17874:	b	17840 <ftello64@plt+0x6450>
   17878:	bl	11180 <__stack_chk_fail@plt>
   1787c:	andeq	r9, r2, r8, lsl #30
   17880:	push	{r4, r5, r6, lr}
   17884:	mov	r4, r0
   17888:	bl	11204 <__fpending@plt>
   1788c:	ldr	r5, [r4]
   17890:	and	r5, r5, #32
   17894:	mov	r6, r0
   17898:	mov	r0, r4
   1789c:	bl	17660 <ftello64@plt+0x6270>
   178a0:	cmp	r5, #0
   178a4:	mov	r4, r0
   178a8:	bne	178d4 <ftello64@plt+0x64e4>
   178ac:	cmp	r0, #0
   178b0:	beq	178cc <ftello64@plt+0x64dc>
   178b4:	cmp	r6, #0
   178b8:	bne	178ec <ftello64@plt+0x64fc>
   178bc:	bl	112c4 <__errno_location@plt>
   178c0:	ldr	r4, [r0]
   178c4:	subs	r4, r4, #9
   178c8:	mvnne	r4, #0
   178cc:	mov	r0, r4
   178d0:	pop	{r4, r5, r6, pc}
   178d4:	cmp	r0, #0
   178d8:	bne	178ec <ftello64@plt+0x64fc>
   178dc:	bl	112c4 <__errno_location@plt>
   178e0:	str	r4, [r0]
   178e4:	mvn	r4, #0
   178e8:	b	178cc <ftello64@plt+0x64dc>
   178ec:	mvn	r4, #0
   178f0:	b	178cc <ftello64@plt+0x64dc>
   178f4:	push	{r4, r5, r6, lr}
   178f8:	mov	r5, r1
   178fc:	bl	1139c <fopen64@plt>
   17900:	subs	r4, r0, #0
   17904:	beq	17914 <ftello64@plt+0x6524>
   17908:	bl	1130c <fileno@plt>
   1790c:	cmp	r0, #2
   17910:	bls	1791c <ftello64@plt+0x652c>
   17914:	mov	r0, r4
   17918:	pop	{r4, r5, r6, pc}
   1791c:	bl	18ae8 <ftello64@plt+0x76f8>
   17920:	subs	r6, r0, #0
   17924:	blt	1796c <ftello64@plt+0x657c>
   17928:	mov	r0, r4
   1792c:	bl	17660 <ftello64@plt+0x6270>
   17930:	cmp	r0, #0
   17934:	bne	1794c <ftello64@plt+0x655c>
   17938:	mov	r1, r5
   1793c:	mov	r0, r6
   17940:	bl	1109c <fdopen@plt>
   17944:	subs	r4, r0, #0
   17948:	bne	17914 <ftello64@plt+0x6524>
   1794c:	bl	112c4 <__errno_location@plt>
   17950:	mov	r4, #0
   17954:	mov	r5, r0
   17958:	mov	r0, r6
   1795c:	ldr	r6, [r5]
   17960:	bl	113d8 <close@plt>
   17964:	str	r6, [r5]
   17968:	b	17914 <ftello64@plt+0x6524>
   1796c:	bl	112c4 <__errno_location@plt>
   17970:	mov	r5, r0
   17974:	mov	r0, r4
   17978:	ldr	r6, [r5]
   1797c:	mov	r4, #0
   17980:	bl	17660 <ftello64@plt+0x6270>
   17984:	str	r6, [r5]
   17988:	b	17914 <ftello64@plt+0x6524>
   1798c:	push	{r4, lr}
   17990:	mov	r1, #0
   17994:	bl	11360 <setlocale@plt>
   17998:	subs	r4, r0, #0
   1799c:	beq	179c8 <ftello64@plt+0x65d8>
   179a0:	ldr	r1, [pc, #40]	; 179d0 <ftello64@plt+0x65e0>
   179a4:	bl	110cc <strcmp@plt>
   179a8:	cmp	r0, #0
   179ac:	popeq	{r4, pc}
   179b0:	mov	r0, r4
   179b4:	ldr	r1, [pc, #24]	; 179d4 <ftello64@plt+0x65e4>
   179b8:	bl	110cc <strcmp@plt>
   179bc:	adds	r0, r0, #0
   179c0:	movne	r0, #1
   179c4:	pop	{r4, pc}
   179c8:	mov	r0, #1
   179cc:	pop	{r4, pc}
   179d0:	andeq	r9, r1, r8, ror ip
   179d4:	andeq	r9, r1, ip, ror ip
   179d8:	cmp	r0, #10
   179dc:	movcc	r0, #10
   179e0:	push	{r4, r5, r6, r7, r8, lr}
   179e4:	orr	r7, r0, #1
   179e8:	cmn	r7, #1
   179ec:	beq	17a64 <ftello64@plt+0x6674>
   179f0:	ldr	r8, [pc, #116]	; 17a6c <ftello64@plt+0x667c>
   179f4:	umull	r2, r3, r8, r7
   179f8:	cmp	r7, #9
   179fc:	lsr	r3, r3, #1
   17a00:	add	r3, r3, r3, lsl #1
   17a04:	sub	r3, r7, r3
   17a08:	bls	17a50 <ftello64@plt+0x6660>
   17a0c:	cmp	r3, #0
   17a10:	beq	17a58 <ftello64@plt+0x6668>
   17a14:	mov	r6, #16
   17a18:	mov	r5, #9
   17a1c:	mov	r4, #3
   17a20:	b	17a30 <ftello64@plt+0x6640>
   17a24:	cmp	r1, #0
   17a28:	add	r6, r6, #8
   17a2c:	beq	17a58 <ftello64@plt+0x6668>
   17a30:	add	r4, r4, #2
   17a34:	mov	r1, r4
   17a38:	mov	r0, r7
   17a3c:	bl	18e2c <ftello64@plt+0x7a3c>
   17a40:	add	r5, r5, r6
   17a44:	cmp	r5, r7
   17a48:	mov	r3, r1
   17a4c:	bcc	17a24 <ftello64@plt+0x6634>
   17a50:	cmp	r3, #0
   17a54:	bne	17a64 <ftello64@plt+0x6674>
   17a58:	add	r7, r7, #2
   17a5c:	cmn	r7, #1
   17a60:	bne	179f4 <ftello64@plt+0x6604>
   17a64:	mov	r0, r7
   17a68:	pop	{r4, r5, r6, r7, r8, pc}
   17a6c:	bge	feac2520 <optarg@@GLIBC_2.4+0xfea98380>
   17a70:	push	{r4, lr}
   17a74:	ror	r0, r0, #3
   17a78:	bl	18e2c <ftello64@plt+0x7a3c>
   17a7c:	mov	r0, r1
   17a80:	pop	{r4, pc}
   17a84:	sub	r0, r1, r0
   17a88:	clz	r0, r0
   17a8c:	lsr	r0, r0, #5
   17a90:	bx	lr
   17a94:	push	{r4, lr}
   17a98:	mov	r4, r0
   17a9c:	mov	r0, r1
   17aa0:	ldr	r3, [r4, #24]
   17aa4:	ldr	r1, [r4, #8]
   17aa8:	blx	r3
   17aac:	ldr	r3, [r4, #8]
   17ab0:	cmp	r3, r0
   17ab4:	bls	17ac4 <ftello64@plt+0x66d4>
   17ab8:	ldr	r3, [r4]
   17abc:	add	r0, r3, r0, lsl #3
   17ac0:	pop	{r4, pc}
   17ac4:	bl	113cc <abort@plt>
   17ac8:	push	{r4, r5, r6, r7, r8, lr}
   17acc:	mov	r8, r2
   17ad0:	mov	r5, r1
   17ad4:	mov	r7, r3
   17ad8:	mov	r6, r0
   17adc:	bl	17a94 <ftello64@plt+0x66a4>
   17ae0:	str	r0, [r8]
   17ae4:	ldr	r1, [r0]
   17ae8:	cmp	r1, #0
   17aec:	beq	17bd4 <ftello64@plt+0x67e4>
   17af0:	cmp	r1, r5
   17af4:	mov	r4, r0
   17af8:	beq	17b98 <ftello64@plt+0x67a8>
   17afc:	ldr	r3, [r6, #28]
   17b00:	mov	r0, r5
   17b04:	blx	r3
   17b08:	cmp	r0, #0
   17b0c:	ldrne	r3, [r4]
   17b10:	bne	17b9c <ftello64@plt+0x67ac>
   17b14:	ldr	r2, [r4, #4]
   17b18:	cmp	r2, #0
   17b1c:	beq	17bd4 <ftello64@plt+0x67e4>
   17b20:	ldr	r3, [r2]
   17b24:	cmp	r5, r3
   17b28:	bne	17b4c <ftello64@plt+0x675c>
   17b2c:	b	17b6c <ftello64@plt+0x677c>
   17b30:	ldr	r4, [r4, #4]
   17b34:	ldr	r2, [r4, #4]
   17b38:	cmp	r2, #0
   17b3c:	beq	17bd4 <ftello64@plt+0x67e4>
   17b40:	ldr	r3, [r2]
   17b44:	cmp	r3, r5
   17b48:	beq	17b6c <ftello64@plt+0x677c>
   17b4c:	mov	r1, r3
   17b50:	mov	r0, r5
   17b54:	ldr	r3, [r6, #28]
   17b58:	blx	r3
   17b5c:	cmp	r0, #0
   17b60:	beq	17b30 <ftello64@plt+0x6740>
   17b64:	ldr	r2, [r4, #4]
   17b68:	ldr	r3, [r2]
   17b6c:	cmp	r7, #0
   17b70:	beq	17bcc <ftello64@plt+0x67dc>
   17b74:	ldr	r0, [r2, #4]
   17b78:	mov	r1, #0
   17b7c:	str	r0, [r4, #4]
   17b80:	str	r1, [r2]
   17b84:	ldr	r1, [r6, #36]	; 0x24
   17b88:	mov	r0, r3
   17b8c:	str	r1, [r2, #4]
   17b90:	str	r2, [r6, #36]	; 0x24
   17b94:	pop	{r4, r5, r6, r7, r8, pc}
   17b98:	mov	r3, r1
   17b9c:	cmp	r7, #0
   17ba0:	beq	17bcc <ftello64@plt+0x67dc>
   17ba4:	ldr	r2, [r4, #4]
   17ba8:	cmp	r2, #0
   17bac:	movne	ip, #0
   17bb0:	ldmne	r2, {r0, r1}
   17bb4:	streq	r2, [r4]
   17bb8:	stmne	r4, {r0, r1}
   17bbc:	strne	ip, [r2]
   17bc0:	ldrne	r1, [r6, #36]	; 0x24
   17bc4:	strne	r1, [r2, #4]
   17bc8:	strne	r2, [r6, #36]	; 0x24
   17bcc:	mov	r0, r3
   17bd0:	pop	{r4, r5, r6, r7, r8, pc}
   17bd4:	mov	r3, #0
   17bd8:	mov	r0, r3
   17bdc:	pop	{r4, r5, r6, r7, r8, pc}
   17be0:	ldr	r2, [pc, #164]	; 17c8c <ftello64@plt+0x689c>
   17be4:	ldr	r3, [r0]
   17be8:	cmp	r3, r2
   17bec:	beq	17c74 <ftello64@plt+0x6884>
   17bf0:	vldr	s15, [r3, #8]
   17bf4:	vldr	s14, [pc, #128]	; 17c7c <ftello64@plt+0x688c>
   17bf8:	vcmpe.f32	s15, s14
   17bfc:	vmrs	APSR_nzcv, fpscr
   17c00:	ble	17c68 <ftello64@plt+0x6878>
   17c04:	vldr	s13, [pc, #116]	; 17c80 <ftello64@plt+0x6890>
   17c08:	vcmpe.f32	s15, s13
   17c0c:	vmrs	APSR_nzcv, fpscr
   17c10:	bpl	17c68 <ftello64@plt+0x6878>
   17c14:	vldr	s13, [pc, #104]	; 17c84 <ftello64@plt+0x6894>
   17c18:	vldr	s12, [r3, #12]
   17c1c:	vcmpe.f32	s12, s13
   17c20:	vmrs	APSR_nzcv, fpscr
   17c24:	ble	17c68 <ftello64@plt+0x6878>
   17c28:	vldr	s13, [r3]
   17c2c:	vcmpe.f32	s13, #0.0
   17c30:	vmrs	APSR_nzcv, fpscr
   17c34:	blt	17c68 <ftello64@plt+0x6878>
   17c38:	vadd.f32	s14, s13, s14
   17c3c:	vldr	s13, [r3, #4]
   17c40:	vcmpe.f32	s14, s13
   17c44:	vmrs	APSR_nzcv, fpscr
   17c48:	bpl	17c68 <ftello64@plt+0x6878>
   17c4c:	vldr	s12, [pc, #52]	; 17c88 <ftello64@plt+0x6898>
   17c50:	vcmpe.f32	s13, s12
   17c54:	vmrs	APSR_nzcv, fpscr
   17c58:	bhi	17c68 <ftello64@plt+0x6878>
   17c5c:	vcmpe.f32	s15, s14
   17c60:	vmrs	APSR_nzcv, fpscr
   17c64:	bgt	17c74 <ftello64@plt+0x6884>
   17c68:	str	r2, [r0]
   17c6c:	mov	r0, #0
   17c70:	bx	lr
   17c74:	mov	r0, #1
   17c78:	bx	lr
   17c7c:	stclcc	12, cr12, [ip, #820]	; 0x334
   17c80:	svccc	0x00666666
   17c84:	svccc	0x008ccccd
   17c88:	svccc	0x00800000
   17c8c:	andeq	r9, r1, r4, lsl #25
   17c90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17c94:	ldr	r3, [r1, #4]
   17c98:	ldr	r6, [r1]
   17c9c:	cmp	r6, r3
   17ca0:	bcs	17d68 <ftello64@plt+0x6978>
   17ca4:	mov	r8, r2
   17ca8:	mov	r5, r0
   17cac:	mov	r7, r1
   17cb0:	add	r6, r6, #8
   17cb4:	mov	r9, #0
   17cb8:	b	17cc8 <ftello64@plt+0x68d8>
   17cbc:	cmp	r3, r6
   17cc0:	add	r6, r6, #8
   17cc4:	bls	17d68 <ftello64@plt+0x6978>
   17cc8:	ldr	sl, [r6, #-8]
   17ccc:	cmp	sl, #0
   17cd0:	beq	17cbc <ftello64@plt+0x68cc>
   17cd4:	ldr	r4, [r6, #-4]
   17cd8:	cmp	r4, #0
   17cdc:	bne	17cfc <ftello64@plt+0x690c>
   17ce0:	b	17d4c <ftello64@plt+0x695c>
   17ce4:	ldr	r2, [r0, #4]
   17ce8:	cmp	r3, #0
   17cec:	str	r2, [r4, #4]
   17cf0:	str	r4, [r0, #4]
   17cf4:	mov	r4, r3
   17cf8:	beq	17d48 <ftello64@plt+0x6958>
   17cfc:	ldr	sl, [r4]
   17d00:	mov	r0, r5
   17d04:	mov	r1, sl
   17d08:	bl	17a94 <ftello64@plt+0x66a4>
   17d0c:	ldr	r3, [r4, #4]
   17d10:	ldr	r2, [r0]
   17d14:	cmp	r2, #0
   17d18:	bne	17ce4 <ftello64@plt+0x68f4>
   17d1c:	ldr	r1, [r5, #12]
   17d20:	str	sl, [r0]
   17d24:	add	r1, r1, #1
   17d28:	str	r1, [r5, #12]
   17d2c:	str	r2, [r4]
   17d30:	ldr	r2, [r5, #36]	; 0x24
   17d34:	cmp	r3, #0
   17d38:	str	r2, [r4, #4]
   17d3c:	str	r4, [r5, #36]	; 0x24
   17d40:	mov	r4, r3
   17d44:	bne	17cfc <ftello64@plt+0x690c>
   17d48:	ldr	sl, [r6, #-8]
   17d4c:	cmp	r8, #0
   17d50:	str	r9, [r6, #-4]
   17d54:	beq	17d70 <ftello64@plt+0x6980>
   17d58:	ldr	r3, [r7, #4]
   17d5c:	cmp	r3, r6
   17d60:	add	r6, r6, #8
   17d64:	bhi	17cc8 <ftello64@plt+0x68d8>
   17d68:	mov	r0, #1
   17d6c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17d70:	mov	r1, sl
   17d74:	mov	r0, r5
   17d78:	bl	17a94 <ftello64@plt+0x66a4>
   17d7c:	ldr	r3, [r0]
   17d80:	mov	r4, r0
   17d84:	cmp	r3, #0
   17d88:	beq	17dc8 <ftello64@plt+0x69d8>
   17d8c:	ldr	r0, [r5, #36]	; 0x24
   17d90:	cmp	r0, #0
   17d94:	beq	17ddc <ftello64@plt+0x69ec>
   17d98:	ldr	r3, [r0, #4]
   17d9c:	str	r3, [r5, #36]	; 0x24
   17da0:	ldr	r3, [r4, #4]
   17da4:	str	sl, [r0]
   17da8:	str	r3, [r0, #4]
   17dac:	str	r0, [r4, #4]
   17db0:	ldr	r2, [r7, #12]
   17db4:	str	r9, [r6, #-8]
   17db8:	sub	r2, r2, #1
   17dbc:	ldr	r3, [r7, #4]
   17dc0:	str	r2, [r7, #12]
   17dc4:	b	17cbc <ftello64@plt+0x68cc>
   17dc8:	ldr	r3, [r5, #12]
   17dcc:	str	sl, [r0]
   17dd0:	add	r3, r3, #1
   17dd4:	str	r3, [r5, #12]
   17dd8:	b	17db0 <ftello64@plt+0x69c0>
   17ddc:	mov	r0, #8
   17de0:	bl	11234 <malloc@plt>
   17de4:	cmp	r0, #0
   17de8:	bne	17da0 <ftello64@plt+0x69b0>
   17dec:	mov	r0, r8
   17df0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17df4:	ldr	r0, [r0, #8]
   17df8:	bx	lr
   17dfc:	ldr	r0, [r0, #12]
   17e00:	bx	lr
   17e04:	ldr	r0, [r0, #16]
   17e08:	bx	lr
   17e0c:	ldm	r0, {r1, r3}
   17e10:	cmp	r1, r3
   17e14:	bcs	17e7c <ftello64@plt+0x6a8c>
   17e18:	sub	ip, r3, #1
   17e1c:	sub	ip, ip, r1
   17e20:	add	r3, r1, #16
   17e24:	bic	ip, ip, #7
   17e28:	add	ip, ip, r3
   17e2c:	add	r1, r1, #8
   17e30:	mov	r0, #0
   17e34:	b	17e44 <ftello64@plt+0x6a54>
   17e38:	add	r1, r1, #8
   17e3c:	cmp	r1, ip
   17e40:	bxeq	lr
   17e44:	ldr	r3, [r1, #-8]
   17e48:	cmp	r3, #0
   17e4c:	beq	17e38 <ftello64@plt+0x6a48>
   17e50:	ldr	r3, [r1, #-4]
   17e54:	mov	r2, #1
   17e58:	cmp	r3, #0
   17e5c:	beq	17e70 <ftello64@plt+0x6a80>
   17e60:	ldr	r3, [r3, #4]
   17e64:	add	r2, r2, #1
   17e68:	cmp	r3, #0
   17e6c:	bne	17e60 <ftello64@plt+0x6a70>
   17e70:	cmp	r0, r2
   17e74:	movcc	r0, r2
   17e78:	b	17e38 <ftello64@plt+0x6a48>
   17e7c:	mov	r0, #0
   17e80:	bx	lr
   17e84:	ldm	r0, {r1, r3}
   17e88:	push	{lr}		; (str lr, [sp, #-4]!)
   17e8c:	cmp	r1, r3
   17e90:	bcs	17f20 <ftello64@plt+0x6b30>
   17e94:	sub	ip, r3, #1
   17e98:	sub	ip, ip, r1
   17e9c:	add	r3, r1, #16
   17ea0:	bic	ip, ip, #7
   17ea4:	mov	r2, #0
   17ea8:	add	ip, ip, r3
   17eac:	add	r1, r1, #8
   17eb0:	mov	lr, r2
   17eb4:	b	17ec4 <ftello64@plt+0x6ad4>
   17eb8:	add	r1, r1, #8
   17ebc:	cmp	r1, ip
   17ec0:	beq	17f00 <ftello64@plt+0x6b10>
   17ec4:	ldr	r3, [r1, #-8]
   17ec8:	cmp	r3, #0
   17ecc:	beq	17eb8 <ftello64@plt+0x6ac8>
   17ed0:	ldr	r3, [r1, #-4]
   17ed4:	add	lr, lr, #1
   17ed8:	cmp	r3, #0
   17edc:	add	r2, r2, #1
   17ee0:	beq	17eb8 <ftello64@plt+0x6ac8>
   17ee4:	ldr	r3, [r3, #4]
   17ee8:	add	r2, r2, #1
   17eec:	cmp	r3, #0
   17ef0:	bne	17ee4 <ftello64@plt+0x6af4>
   17ef4:	add	r1, r1, #8
   17ef8:	cmp	r1, ip
   17efc:	bne	17ec4 <ftello64@plt+0x6ad4>
   17f00:	ldr	r3, [r0, #12]
   17f04:	cmp	r3, lr
   17f08:	ldreq	r0, [r0, #16]
   17f0c:	subeq	r0, r0, r2
   17f10:	clzeq	r0, r0
   17f14:	lsreq	r0, r0, #5
   17f18:	movne	r0, #0
   17f1c:	pop	{pc}		; (ldr pc, [sp], #4)
   17f20:	mov	r2, #0
   17f24:	mov	lr, r2
   17f28:	b	17f00 <ftello64@plt+0x6b10>
   17f2c:	push	{r4, r5, r6, r7, lr}
   17f30:	mov	r4, r1
   17f34:	ldr	r2, [r0]
   17f38:	ldr	r1, [r0, #4]
   17f3c:	sub	sp, sp, #12
   17f40:	cmp	r2, r1
   17f44:	ldr	r3, [r0, #16]
   17f48:	ldrd	r6, [r0, #8]
   17f4c:	bcs	18030 <ftello64@plt+0x6c40>
   17f50:	sub	ip, r1, #1
   17f54:	sub	ip, ip, r2
   17f58:	bic	ip, ip, #7
   17f5c:	add	r1, r2, #16
   17f60:	add	ip, ip, r1
   17f64:	add	r0, r2, #8
   17f68:	mov	r5, #0
   17f6c:	b	17f7c <ftello64@plt+0x6b8c>
   17f70:	add	r0, r0, #8
   17f74:	cmp	r0, ip
   17f78:	beq	17fbc <ftello64@plt+0x6bcc>
   17f7c:	ldr	r2, [r0, #-8]
   17f80:	cmp	r2, #0
   17f84:	beq	17f70 <ftello64@plt+0x6b80>
   17f88:	ldr	r2, [r0, #-4]
   17f8c:	mov	r1, #1
   17f90:	cmp	r2, #0
   17f94:	beq	17fa8 <ftello64@plt+0x6bb8>
   17f98:	ldr	r2, [r2, #4]
   17f9c:	add	r1, r1, #1
   17fa0:	cmp	r2, #0
   17fa4:	bne	17f98 <ftello64@plt+0x6ba8>
   17fa8:	cmp	r5, r1
   17fac:	add	r0, r0, #8
   17fb0:	movcc	r5, r1
   17fb4:	cmp	r0, ip
   17fb8:	bne	17f7c <ftello64@plt+0x6b8c>
   17fbc:	ldr	r2, [pc, #124]	; 18040 <ftello64@plt+0x6c50>
   17fc0:	mov	r1, #1
   17fc4:	mov	r0, r4
   17fc8:	bl	11318 <__fprintf_chk@plt>
   17fcc:	mov	r3, r6
   17fd0:	ldr	r2, [pc, #108]	; 18044 <ftello64@plt+0x6c54>
   17fd4:	mov	r1, #1
   17fd8:	mov	r0, r4
   17fdc:	bl	11318 <__fprintf_chk@plt>
   17fe0:	vmov	s15, r7
   17fe4:	vldr	d5, [pc, #76]	; 18038 <ftello64@plt+0x6c48>
   17fe8:	mov	r3, r7
   17fec:	ldr	r2, [pc, #84]	; 18048 <ftello64@plt+0x6c58>
   17ff0:	vcvt.f64.u32	d6, s15
   17ff4:	vmov	s15, r6
   17ff8:	mov	r1, #1
   17ffc:	mov	r0, r4
   18000:	vcvt.f64.u32	d7, s15
   18004:	vmul.f64	d6, d6, d5
   18008:	vdiv.f64	d5, d6, d7
   1800c:	vstr	d5, [sp]
   18010:	bl	11318 <__fprintf_chk@plt>
   18014:	mov	r3, r5
   18018:	mov	r0, r4
   1801c:	ldr	r2, [pc, #40]	; 1804c <ftello64@plt+0x6c5c>
   18020:	mov	r1, #1
   18024:	add	sp, sp, #12
   18028:	pop	{r4, r5, r6, r7, lr}
   1802c:	b	11318 <__fprintf_chk@plt>
   18030:	mov	r5, #0
   18034:	b	17fbc <ftello64@plt+0x6bcc>
   18038:	andeq	r0, r0, r0
   1803c:	subsmi	r0, r9, r0
   18040:	muleq	r1, r8, ip
   18044:			; <UNDEFINED> instruction: 0x00019cb0
   18048:	andeq	r9, r1, r8, asr #25
   1804c:	andeq	r9, r1, ip, ror #25
   18050:	push	{r4, r5, r6, lr}
   18054:	mov	r6, r0
   18058:	mov	r5, r1
   1805c:	bl	17a94 <ftello64@plt+0x66a4>
   18060:	ldr	r3, [r0]
   18064:	cmp	r3, #0
   18068:	beq	180a4 <ftello64@plt+0x6cb4>
   1806c:	mov	r4, r0
   18070:	b	18078 <ftello64@plt+0x6c88>
   18074:	ldr	r3, [r4]
   18078:	cmp	r3, r5
   1807c:	mov	r1, r3
   18080:	mov	r0, r5
   18084:	beq	180b0 <ftello64@plt+0x6cc0>
   18088:	ldr	r3, [r6, #28]
   1808c:	blx	r3
   18090:	cmp	r0, #0
   18094:	bne	180ac <ftello64@plt+0x6cbc>
   18098:	ldr	r4, [r4, #4]
   1809c:	cmp	r4, #0
   180a0:	bne	18074 <ftello64@plt+0x6c84>
   180a4:	mov	r0, #0
   180a8:	pop	{r4, r5, r6, pc}
   180ac:	ldr	r5, [r4]
   180b0:	mov	r0, r5
   180b4:	pop	{r4, r5, r6, pc}
   180b8:	ldr	r3, [r0, #16]
   180bc:	cmp	r3, #0
   180c0:	beq	18110 <ftello64@plt+0x6d20>
   180c4:	ldr	r3, [r0]
   180c8:	ldr	r2, [r0, #4]
   180cc:	cmp	r3, r2
   180d0:	bcs	18108 <ftello64@plt+0x6d18>
   180d4:	ldr	r0, [r3]
   180d8:	cmp	r0, #0
   180dc:	bxne	lr
   180e0:	sub	r2, r2, #1
   180e4:	sub	r2, r2, r3
   180e8:	bic	r2, r2, #7
   180ec:	add	r2, r3, r2
   180f0:	b	18100 <ftello64@plt+0x6d10>
   180f4:	ldr	r0, [r3, #8]!
   180f8:	cmp	r0, #0
   180fc:	bxne	lr
   18100:	cmp	r3, r2
   18104:	bne	180f4 <ftello64@plt+0x6d04>
   18108:	push	{r4, lr}
   1810c:	bl	113cc <abort@plt>
   18110:	mov	r0, r3
   18114:	bx	lr
   18118:	push	{r4, r5, r6, lr}
   1811c:	mov	r5, r0
   18120:	mov	r4, r1
   18124:	bl	17a94 <ftello64@plt+0x66a4>
   18128:	mov	r2, r0
   1812c:	mov	r3, r0
   18130:	b	1813c <ftello64@plt+0x6d4c>
   18134:	cmp	r3, #0
   18138:	beq	18150 <ftello64@plt+0x6d60>
   1813c:	ldm	r3, {r1, r3}
   18140:	cmp	r1, r4
   18144:	bne	18134 <ftello64@plt+0x6d44>
   18148:	cmp	r3, #0
   1814c:	bne	18178 <ftello64@plt+0x6d88>
   18150:	ldr	r3, [r5, #4]
   18154:	b	18164 <ftello64@plt+0x6d74>
   18158:	ldr	r0, [r2]
   1815c:	cmp	r0, #0
   18160:	popne	{r4, r5, r6, pc}
   18164:	add	r2, r2, #8
   18168:	cmp	r3, r2
   1816c:	bhi	18158 <ftello64@plt+0x6d68>
   18170:	mov	r0, #0
   18174:	pop	{r4, r5, r6, pc}
   18178:	ldr	r0, [r3]
   1817c:	pop	{r4, r5, r6, pc}
   18180:	push	{r4, r5, lr}
   18184:	ldm	r0, {r5, lr}
   18188:	cmp	lr, r5
   1818c:	bls	18210 <ftello64@plt+0x6e20>
   18190:	mov	ip, #0
   18194:	ldr	r3, [r5]
   18198:	cmp	r3, #0
   1819c:	bne	181b8 <ftello64@plt+0x6dc8>
   181a0:	add	r5, r5, #8
   181a4:	cmp	lr, r5
   181a8:	bhi	18194 <ftello64@plt+0x6da4>
   181ac:	mov	r2, ip
   181b0:	mov	r0, r2
   181b4:	pop	{r4, r5, pc}
   181b8:	cmp	r2, ip
   181bc:	bls	181ac <ftello64@plt+0x6dbc>
   181c0:	str	r3, [r1, ip, lsl #2]
   181c4:	ldr	r3, [r5, #4]
   181c8:	add	r4, ip, #1
   181cc:	cmp	r3, #0
   181d0:	add	lr, r1, ip, lsl #2
   181d4:	beq	18204 <ftello64@plt+0x6e14>
   181d8:	mov	ip, r4
   181dc:	cmp	r2, ip
   181e0:	beq	181b0 <ftello64@plt+0x6dc0>
   181e4:	ldr	r4, [r3]
   181e8:	add	ip, ip, #1
   181ec:	str	r4, [lr, #4]!
   181f0:	ldr	r3, [r3, #4]
   181f4:	cmp	r3, #0
   181f8:	bne	181dc <ftello64@plt+0x6dec>
   181fc:	ldr	lr, [r0, #4]
   18200:	b	181a0 <ftello64@plt+0x6db0>
   18204:	ldr	lr, [r0, #4]
   18208:	mov	ip, r4
   1820c:	b	181a0 <ftello64@plt+0x6db0>
   18210:	mov	r2, #0
   18214:	b	181b0 <ftello64@plt+0x6dc0>
   18218:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1821c:	ldr	r3, [r0, #4]
   18220:	ldr	r8, [r0]
   18224:	cmp	r3, r8
   18228:	bls	18290 <ftello64@plt+0x6ea0>
   1822c:	mov	r7, r2
   18230:	mov	r6, r1
   18234:	mov	r9, r0
   18238:	mov	r5, #0
   1823c:	ldr	r0, [r8]
   18240:	cmp	r0, #0
   18244:	bne	1825c <ftello64@plt+0x6e6c>
   18248:	add	r8, r8, #8
   1824c:	cmp	r3, r8
   18250:	bhi	1823c <ftello64@plt+0x6e4c>
   18254:	mov	r0, r5
   18258:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1825c:	mov	r4, r8
   18260:	b	18268 <ftello64@plt+0x6e78>
   18264:	ldr	r0, [r4]
   18268:	mov	r1, r7
   1826c:	blx	r6
   18270:	cmp	r0, #0
   18274:	beq	18254 <ftello64@plt+0x6e64>
   18278:	ldr	r4, [r4, #4]
   1827c:	add	r5, r5, #1
   18280:	cmp	r4, #0
   18284:	bne	18264 <ftello64@plt+0x6e74>
   18288:	ldr	r3, [r9, #4]
   1828c:	b	18248 <ftello64@plt+0x6e58>
   18290:	mov	r5, #0
   18294:	b	18254 <ftello64@plt+0x6e64>
   18298:	push	{r4, r5, r6, lr}
   1829c:	mov	r4, r0
   182a0:	ldrb	r0, [r0]
   182a4:	cmp	r0, #0
   182a8:	beq	182d8 <ftello64@plt+0x6ee8>
   182ac:	mov	r5, r1
   182b0:	mov	r1, #0
   182b4:	rsb	r1, r1, r1, lsl #5
   182b8:	add	r0, r1, r0
   182bc:	mov	r1, r5
   182c0:	bl	18e2c <ftello64@plt+0x7a3c>
   182c4:	ldrb	r0, [r4, #1]!
   182c8:	cmp	r0, #0
   182cc:	bne	182b4 <ftello64@plt+0x6ec4>
   182d0:	mov	r0, r1
   182d4:	pop	{r4, r5, r6, pc}
   182d8:	mov	r1, r0
   182dc:	mov	r0, r1
   182e0:	pop	{r4, r5, r6, pc}
   182e4:	push	{lr}		; (str lr, [sp, #-4]!)
   182e8:	mov	ip, r0
   182ec:	ldr	lr, [pc, #16]	; 18304 <ftello64@plt+0x6f14>
   182f0:	ldm	lr!, {r0, r1, r2, r3}
   182f4:	ldr	lr, [lr]
   182f8:	stmia	ip!, {r0, r1, r2, r3}
   182fc:	str	lr, [ip]
   18300:	pop	{pc}		; (ldr pc, [sp], #4)
   18304:	andeq	r9, r1, r4, lsl #25
   18308:	push	{r4, r5, r6, r7, r8, lr}
   1830c:	sub	sp, sp, #8
   18310:	cmp	r2, #0
   18314:	ldr	ip, [pc, #300]	; 18448 <ftello64@plt+0x7058>
   18318:	str	r0, [sp, #4]
   1831c:	ldr	r5, [pc, #296]	; 1844c <ftello64@plt+0x705c>
   18320:	mov	r0, #40	; 0x28
   18324:	movne	r5, r2
   18328:	cmp	r3, #0
   1832c:	movne	r8, r3
   18330:	moveq	r8, ip
   18334:	mov	r6, r1
   18338:	bl	11234 <malloc@plt>
   1833c:	subs	r4, r0, #0
   18340:	beq	1840c <ftello64@plt+0x701c>
   18344:	cmp	r6, #0
   18348:	add	r0, r4, #20
   1834c:	beq	183e8 <ftello64@plt+0x6ff8>
   18350:	str	r6, [r4, #20]
   18354:	bl	17be0 <ftello64@plt+0x67f0>
   18358:	cmp	r0, #0
   1835c:	beq	18400 <ftello64@plt+0x7010>
   18360:	ldrb	r3, [r6, #16]
   18364:	cmp	r3, #0
   18368:	vldreq	s13, [r6, #8]
   1836c:	beq	18418 <ftello64@plt+0x7028>
   18370:	ldr	r0, [sp, #4]
   18374:	bl	179d8 <ftello64@plt+0x65e8>
   18378:	lsrs	r3, r0, #30
   1837c:	movne	r7, #1
   18380:	moveq	r7, #0
   18384:	tst	r0, #536870912	; 0x20000000
   18388:	mov	r6, r0
   1838c:	bne	18400 <ftello64@plt+0x7010>
   18390:	cmp	r7, #0
   18394:	bne	18400 <ftello64@plt+0x7010>
   18398:	cmp	r0, #0
   1839c:	str	r0, [r4, #8]
   183a0:	beq	18400 <ftello64@plt+0x7010>
   183a4:	mov	r1, #8
   183a8:	bl	110a8 <calloc@plt>
   183ac:	cmp	r0, #0
   183b0:	str	r0, [r4]
   183b4:	beq	18400 <ftello64@plt+0x7010>
   183b8:	ldr	r3, [sp, #32]
   183bc:	add	r0, r0, r6, lsl #3
   183c0:	str	r0, [r4, #4]
   183c4:	str	r7, [r4, #12]
   183c8:	mov	r0, r4
   183cc:	str	r7, [r4, #16]
   183d0:	str	r5, [r4, #24]
   183d4:	str	r8, [r4, #28]
   183d8:	str	r3, [r4, #32]
   183dc:	str	r7, [r4, #36]	; 0x24
   183e0:	add	sp, sp, #8
   183e4:	pop	{r4, r5, r6, r7, r8, pc}
   183e8:	ldr	r3, [pc, #96]	; 18450 <ftello64@plt+0x7060>
   183ec:	str	r3, [r4, #20]
   183f0:	bl	17be0 <ftello64@plt+0x67f0>
   183f4:	cmp	r0, #0
   183f8:	vldrne	s13, [pc, #64]	; 18440 <ftello64@plt+0x7050>
   183fc:	bne	18418 <ftello64@plt+0x7028>
   18400:	mov	r0, r4
   18404:	bl	11108 <free@plt>
   18408:	mov	r4, #0
   1840c:	mov	r0, r4
   18410:	add	sp, sp, #8
   18414:	pop	{r4, r5, r6, r7, r8, pc}
   18418:	vldr	s15, [sp, #4]
   1841c:	vldr	s14, [pc, #32]	; 18444 <ftello64@plt+0x7054>
   18420:	vcvt.f32.u32	s12, s15
   18424:	vdiv.f32	s15, s12, s13
   18428:	vcmpe.f32	s15, s14
   1842c:	vmrs	APSR_nzcv, fpscr
   18430:	bge	18400 <ftello64@plt+0x7010>
   18434:	vcvt.u32.f32	s15, s15
   18438:	vstr	s15, [sp, #4]
   1843c:	b	18370 <ftello64@plt+0x6f80>
   18440:	svccc	0x004ccccd
   18444:	svcmi	0x00800000
   18448:	andeq	r7, r1, r4, lsl #21
   1844c:	andeq	r7, r1, r0, ror sl
   18450:	andeq	r9, r1, r4, lsl #25
   18454:	push	{r4, r5, r6, r7, r8, lr}
   18458:	mov	r5, r0
   1845c:	ldr	r6, [r0]
   18460:	ldr	r2, [r0, #4]
   18464:	cmp	r6, r2
   18468:	addcc	r6, r6, #8
   1846c:	movcc	r7, #0
   18470:	bcc	18484 <ftello64@plt+0x7094>
   18474:	b	184f8 <ftello64@plt+0x7108>
   18478:	cmp	r2, r6
   1847c:	add	r6, r6, #8
   18480:	bls	184f8 <ftello64@plt+0x7108>
   18484:	ldr	r3, [r6, #-8]
   18488:	cmp	r3, #0
   1848c:	beq	18478 <ftello64@plt+0x7088>
   18490:	ldr	r4, [r6, #-4]
   18494:	ldr	r2, [r5, #32]
   18498:	cmp	r4, #0
   1849c:	beq	184d0 <ftello64@plt+0x70e0>
   184a0:	cmp	r2, #0
   184a4:	beq	184b4 <ftello64@plt+0x70c4>
   184a8:	ldr	r0, [r4]
   184ac:	blx	r2
   184b0:	ldr	r2, [r5, #32]
   184b4:	ldr	r3, [r4, #4]
   184b8:	ldr	r1, [r5, #36]	; 0x24
   184bc:	str	r7, [r4]
   184c0:	str	r1, [r4, #4]
   184c4:	str	r4, [r5, #36]	; 0x24
   184c8:	subs	r4, r3, #0
   184cc:	bne	184a0 <ftello64@plt+0x70b0>
   184d0:	cmp	r2, #0
   184d4:	beq	184e0 <ftello64@plt+0x70f0>
   184d8:	ldr	r0, [r6, #-8]
   184dc:	blx	r2
   184e0:	str	r7, [r6, #-8]
   184e4:	str	r7, [r6, #-4]
   184e8:	ldr	r2, [r5, #4]
   184ec:	cmp	r2, r6
   184f0:	add	r6, r6, #8
   184f4:	bhi	18484 <ftello64@plt+0x7094>
   184f8:	mov	r3, #0
   184fc:	str	r3, [r5, #12]
   18500:	str	r3, [r5, #16]
   18504:	pop	{r4, r5, r6, r7, r8, pc}
   18508:	ldr	r3, [r0, #32]
   1850c:	push	{r4, r5, r6, lr}
   18510:	cmp	r3, #0
   18514:	mov	r6, r0
   18518:	ldr	r5, [r0]
   1851c:	ldr	r3, [r0, #4]
   18520:	beq	18588 <ftello64@plt+0x7198>
   18524:	ldr	r2, [r0, #16]
   18528:	cmp	r2, #0
   1852c:	beq	18588 <ftello64@plt+0x7198>
   18530:	cmp	r5, r3
   18534:	bcc	18548 <ftello64@plt+0x7158>
   18538:	b	185bc <ftello64@plt+0x71cc>
   1853c:	add	r5, r5, #8
   18540:	cmp	r3, r5
   18544:	bls	18584 <ftello64@plt+0x7194>
   18548:	ldr	r0, [r5]
   1854c:	cmp	r0, #0
   18550:	beq	1853c <ftello64@plt+0x714c>
   18554:	mov	r4, r5
   18558:	b	18560 <ftello64@plt+0x7170>
   1855c:	ldr	r0, [r4]
   18560:	ldr	r3, [r6, #32]
   18564:	blx	r3
   18568:	ldr	r4, [r4, #4]
   1856c:	cmp	r4, #0
   18570:	bne	1855c <ftello64@plt+0x716c>
   18574:	ldr	r3, [r6, #4]
   18578:	add	r5, r5, #8
   1857c:	cmp	r3, r5
   18580:	bhi	18548 <ftello64@plt+0x7158>
   18584:	ldr	r5, [r6]
   18588:	cmp	r5, r3
   1858c:	bcs	185bc <ftello64@plt+0x71cc>
   18590:	ldr	r0, [r5, #4]
   18594:	cmp	r0, #0
   18598:	beq	185b0 <ftello64@plt+0x71c0>
   1859c:	ldr	r4, [r0, #4]
   185a0:	bl	11108 <free@plt>
   185a4:	subs	r0, r4, #0
   185a8:	bne	1859c <ftello64@plt+0x71ac>
   185ac:	ldr	r3, [r6, #4]
   185b0:	add	r5, r5, #8
   185b4:	cmp	r3, r5
   185b8:	bhi	18590 <ftello64@plt+0x71a0>
   185bc:	ldr	r0, [r6, #36]	; 0x24
   185c0:	cmp	r0, #0
   185c4:	beq	185d8 <ftello64@plt+0x71e8>
   185c8:	ldr	r4, [r0, #4]
   185cc:	bl	11108 <free@plt>
   185d0:	subs	r0, r4, #0
   185d4:	bne	185c8 <ftello64@plt+0x71d8>
   185d8:	ldr	r0, [r6]
   185dc:	bl	11108 <free@plt>
   185e0:	mov	r0, r6
   185e4:	pop	{r4, r5, r6, lr}
   185e8:	b	11108 <free@plt>
   185ec:	push	{r4, r5, r6, r7, r8, lr}
   185f0:	sub	sp, sp, #56	; 0x38
   185f4:	ldr	r8, [r0, #20]
   185f8:	ldr	r7, [pc, #392]	; 18788 <ftello64@plt+0x7398>
   185fc:	mov	r6, r0
   18600:	ldrb	r3, [r8, #16]
   18604:	ldr	r2, [r7]
   18608:	str	r1, [sp, #4]
   1860c:	cmp	r3, #0
   18610:	str	r2, [sp, #52]	; 0x34
   18614:	bne	18640 <ftello64@plt+0x7250>
   18618:	vmov	s15, r1
   1861c:	vldr	s13, [r8, #8]
   18620:	vldr	s14, [pc, #348]	; 18784 <ftello64@plt+0x7394>
   18624:	vcvt.f32.u32	s12, s15
   18628:	vdiv.f32	s15, s12, s13
   1862c:	vcmpe.f32	s15, s14
   18630:	vmrs	APSR_nzcv, fpscr
   18634:	vcvtlt.u32.f32	s15, s15
   18638:	vstrlt	s15, [sp, #4]
   1863c:	bge	18670 <ftello64@plt+0x7280>
   18640:	ldr	r0, [sp, #4]
   18644:	bl	179d8 <ftello64@plt+0x65e8>
   18648:	lsrs	r3, r0, #30
   1864c:	movne	r4, #1
   18650:	moveq	r4, #0
   18654:	tst	r0, #536870912	; 0x20000000
   18658:	movne	r4, #1
   1865c:	cmp	r0, #0
   18660:	moveq	r4, #1
   18664:	cmp	r4, #0
   18668:	mov	r5, r0
   1866c:	beq	18690 <ftello64@plt+0x72a0>
   18670:	mov	r4, #0
   18674:	ldr	r2, [sp, #52]	; 0x34
   18678:	ldr	r3, [r7]
   1867c:	mov	r0, r4
   18680:	cmp	r2, r3
   18684:	bne	1877c <ftello64@plt+0x738c>
   18688:	add	sp, sp, #56	; 0x38
   1868c:	pop	{r4, r5, r6, r7, r8, pc}
   18690:	ldr	r3, [r6, #8]
   18694:	cmp	r3, r0
   18698:	beq	18744 <ftello64@plt+0x7354>
   1869c:	mov	r1, #8
   186a0:	bl	110a8 <calloc@plt>
   186a4:	cmp	r0, #0
   186a8:	str	r0, [sp, #12]
   186ac:	beq	18670 <ftello64@plt+0x7280>
   186b0:	add	r0, r0, r5, lsl #3
   186b4:	ldr	r1, [r6, #32]
   186b8:	str	r0, [sp, #16]
   186bc:	ldr	r0, [r6, #28]
   186c0:	ldr	ip, [r6, #24]
   186c4:	ldr	r3, [r6, #36]	; 0x24
   186c8:	mov	r2, r4
   186cc:	str	r0, [sp, #40]	; 0x28
   186d0:	str	r1, [sp, #44]	; 0x2c
   186d4:	add	r0, sp, #12
   186d8:	mov	r1, r6
   186dc:	str	r4, [sp, #24]
   186e0:	str	r4, [sp, #28]
   186e4:	str	r5, [sp, #20]
   186e8:	str	r8, [sp, #32]
   186ec:	str	ip, [sp, #36]	; 0x24
   186f0:	str	r3, [sp, #48]	; 0x30
   186f4:	bl	17c90 <ftello64@plt+0x68a0>
   186f8:	subs	r4, r0, #0
   186fc:	bne	1874c <ftello64@plt+0x735c>
   18700:	ldr	r3, [sp, #48]	; 0x30
   18704:	mov	r2, #1
   18708:	str	r3, [r6, #36]	; 0x24
   1870c:	add	r1, sp, #12
   18710:	mov	r0, r6
   18714:	bl	17c90 <ftello64@plt+0x68a0>
   18718:	cmp	r0, #0
   1871c:	beq	18780 <ftello64@plt+0x7390>
   18720:	add	r1, sp, #12
   18724:	mov	r0, r6
   18728:	mov	r2, r4
   1872c:	bl	17c90 <ftello64@plt+0x68a0>
   18730:	cmp	r0, #0
   18734:	beq	18780 <ftello64@plt+0x7390>
   18738:	ldr	r0, [sp, #12]
   1873c:	bl	11108 <free@plt>
   18740:	b	18674 <ftello64@plt+0x7284>
   18744:	mov	r4, #1
   18748:	b	18674 <ftello64@plt+0x7284>
   1874c:	ldr	r0, [r6]
   18750:	bl	11108 <free@plt>
   18754:	ldrd	r2, [sp, #12]
   18758:	ldr	r1, [sp, #20]
   1875c:	str	r2, [r6]
   18760:	str	r3, [r6, #4]
   18764:	ldr	r2, [sp, #24]
   18768:	ldr	r3, [sp, #48]	; 0x30
   1876c:	str	r1, [r6, #8]
   18770:	str	r2, [r6, #12]
   18774:	str	r3, [r6, #36]	; 0x24
   18778:	b	18674 <ftello64@plt+0x7284>
   1877c:	bl	11180 <__stack_chk_fail@plt>
   18780:	bl	113cc <abort@plt>
   18784:	svcmi	0x00800000
   18788:	andeq	r9, r2, r8, lsl #30
   1878c:	push	{r4, r5, r6, r7, lr}
   18790:	sub	sp, sp, #12
   18794:	ldr	r6, [pc, #404]	; 18930 <ftello64@plt+0x7540>
   18798:	subs	r7, r1, #0
   1879c:	ldr	r3, [r6]
   187a0:	str	r3, [sp, #4]
   187a4:	beq	18924 <ftello64@plt+0x7534>
   187a8:	mov	r5, r2
   187ac:	mov	r3, #0
   187b0:	mov	r2, sp
   187b4:	mov	r4, r0
   187b8:	bl	17ac8 <ftello64@plt+0x66d8>
   187bc:	cmp	r0, #0
   187c0:	beq	187ec <ftello64@plt+0x73fc>
   187c4:	cmp	r5, #0
   187c8:	moveq	r0, r5
   187cc:	strne	r0, [r5]
   187d0:	movne	r0, #0
   187d4:	ldr	r2, [sp, #4]
   187d8:	ldr	r3, [r6]
   187dc:	cmp	r2, r3
   187e0:	bne	18928 <ftello64@plt+0x7538>
   187e4:	add	sp, sp, #12
   187e8:	pop	{r4, r5, r6, r7, pc}
   187ec:	vldr	s15, [r4, #8]
   187f0:	ldr	r3, [r4, #20]
   187f4:	vldr	s14, [r4, #12]
   187f8:	vcvt.f32.u32	s15, s15
   187fc:	vldr	s13, [r3, #8]
   18800:	vcvt.f32.u32	s14, s14
   18804:	vmul.f32	s15, s15, s13
   18808:	vcmpe.f32	s14, s15
   1880c:	vmrs	APSR_nzcv, fpscr
   18810:	bgt	1885c <ftello64@plt+0x746c>
   18814:	ldr	r5, [sp]
   18818:	ldr	r3, [r5]
   1881c:	cmp	r3, #0
   18820:	beq	188b8 <ftello64@plt+0x74c8>
   18824:	ldr	r0, [r4, #36]	; 0x24
   18828:	cmp	r0, #0
   1882c:	beq	188dc <ftello64@plt+0x74ec>
   18830:	ldr	r3, [r0, #4]
   18834:	str	r3, [r4, #36]	; 0x24
   18838:	ldr	r3, [r4, #16]
   1883c:	ldr	r2, [r5, #4]
   18840:	add	r3, r3, #1
   18844:	str	r7, [r0]
   18848:	str	r2, [r0, #4]
   1884c:	str	r0, [r5, #4]
   18850:	mov	r0, #1
   18854:	str	r3, [r4, #16]
   18858:	b	187d4 <ftello64@plt+0x73e4>
   1885c:	add	r0, r4, #20
   18860:	bl	17be0 <ftello64@plt+0x67f0>
   18864:	vldr	s15, [r4, #8]
   18868:	ldr	r3, [r4, #20]
   1886c:	vldr	s14, [r4, #12]
   18870:	vcvt.f32.u32	s15, s15
   18874:	vldr	s13, [r3, #8]
   18878:	vcvt.f32.u32	s14, s14
   1887c:	vmul.f32	s12, s13, s15
   18880:	vcmpe.f32	s14, s12
   18884:	vmrs	APSR_nzcv, fpscr
   18888:	ble	18814 <ftello64@plt+0x7424>
   1888c:	vldr	s14, [r3, #12]
   18890:	ldrb	r3, [r3, #16]
   18894:	vmul.f32	s15, s15, s14
   18898:	cmp	r3, #0
   1889c:	vldr	s14, [pc, #136]	; 1892c <ftello64@plt+0x753c>
   188a0:	vmuleq.f32	s15, s15, s13
   188a4:	vcmpe.f32	s15, s14
   188a8:	vmrs	APSR_nzcv, fpscr
   188ac:	blt	188f0 <ftello64@plt+0x7500>
   188b0:	mvn	r0, #0
   188b4:	b	187d4 <ftello64@plt+0x73e4>
   188b8:	ldr	r2, [r4, #16]
   188bc:	ldr	r3, [r4, #12]
   188c0:	add	r2, r2, #1
   188c4:	add	r3, r3, #1
   188c8:	str	r7, [r5]
   188cc:	mov	r0, #1
   188d0:	str	r2, [r4, #16]
   188d4:	str	r3, [r4, #12]
   188d8:	b	187d4 <ftello64@plt+0x73e4>
   188dc:	mov	r0, #8
   188e0:	bl	11234 <malloc@plt>
   188e4:	cmp	r0, #0
   188e8:	beq	188b0 <ftello64@plt+0x74c0>
   188ec:	b	18838 <ftello64@plt+0x7448>
   188f0:	vcvt.u32.f32	s15, s15
   188f4:	mov	r0, r4
   188f8:	vmov	r1, s15
   188fc:	bl	185ec <ftello64@plt+0x71fc>
   18900:	cmp	r0, #0
   18904:	beq	188b0 <ftello64@plt+0x74c0>
   18908:	mov	r2, sp
   1890c:	mov	r3, #0
   18910:	mov	r1, r7
   18914:	mov	r0, r4
   18918:	bl	17ac8 <ftello64@plt+0x66d8>
   1891c:	cmp	r0, #0
   18920:	beq	18814 <ftello64@plt+0x7424>
   18924:	bl	113cc <abort@plt>
   18928:	bl	11180 <__stack_chk_fail@plt>
   1892c:	svcmi	0x00800000
   18930:	andeq	r9, r2, r8, lsl #30
   18934:	push	{r4, r5, lr}
   18938:	sub	sp, sp, #12
   1893c:	ldr	r5, [pc, #68]	; 18988 <ftello64@plt+0x7598>
   18940:	mov	r2, sp
   18944:	mov	r4, r1
   18948:	ldr	r3, [r5]
   1894c:	str	r3, [sp, #4]
   18950:	bl	1878c <ftello64@plt+0x739c>
   18954:	cmn	r0, #1
   18958:	moveq	r0, #0
   1895c:	beq	1896c <ftello64@plt+0x757c>
   18960:	cmp	r0, #0
   18964:	movne	r0, r4
   18968:	ldreq	r0, [sp]
   1896c:	ldr	r2, [sp, #4]
   18970:	ldr	r3, [r5]
   18974:	cmp	r2, r3
   18978:	bne	18984 <ftello64@plt+0x7594>
   1897c:	add	sp, sp, #12
   18980:	pop	{r4, r5, pc}
   18984:	bl	11180 <__stack_chk_fail@plt>
   18988:	andeq	r9, r2, r8, lsl #30
   1898c:	push	{r4, r5, r6, r7, lr}
   18990:	sub	sp, sp, #12
   18994:	ldr	r5, [pc, #276]	; 18ab0 <ftello64@plt+0x76c0>
   18998:	mov	r3, #1
   1899c:	mov	r2, sp
   189a0:	ldr	ip, [r5]
   189a4:	mov	r4, r0
   189a8:	str	ip, [sp, #4]
   189ac:	bl	17ac8 <ftello64@plt+0x66d8>
   189b0:	subs	r6, r0, #0
   189b4:	beq	189d4 <ftello64@plt+0x75e4>
   189b8:	ldr	r2, [sp]
   189bc:	ldr	r3, [r4, #16]
   189c0:	ldr	r2, [r2]
   189c4:	sub	r3, r3, #1
   189c8:	cmp	r2, #0
   189cc:	str	r3, [r4, #16]
   189d0:	beq	189f0 <ftello64@plt+0x7600>
   189d4:	ldr	r2, [sp, #4]
   189d8:	ldr	r3, [r5]
   189dc:	mov	r0, r6
   189e0:	cmp	r2, r3
   189e4:	bne	18aac <ftello64@plt+0x76bc>
   189e8:	add	sp, sp, #12
   189ec:	pop	{r4, r5, r6, r7, pc}
   189f0:	vldr	s15, [r4, #8]
   189f4:	ldr	r3, [r4, #12]
   189f8:	ldr	r2, [r4, #20]
   189fc:	sub	r3, r3, #1
   18a00:	vcvt.f32.u32	s14, s15
   18a04:	vldr	s13, [r2]
   18a08:	vmov	s15, r3
   18a0c:	str	r3, [r4, #12]
   18a10:	vcvt.f32.u32	s15, s15
   18a14:	vmul.f32	s14, s14, s13
   18a18:	vcmpe.f32	s15, s14
   18a1c:	vmrs	APSR_nzcv, fpscr
   18a20:	bpl	189d4 <ftello64@plt+0x75e4>
   18a24:	add	r0, r4, #20
   18a28:	bl	17be0 <ftello64@plt+0x67f0>
   18a2c:	vldr	s15, [r4, #8]
   18a30:	ldr	r3, [r4, #20]
   18a34:	vldr	s13, [r4, #12]
   18a38:	vcvt.f32.u32	s15, s15
   18a3c:	vldr	s14, [r3]
   18a40:	vcvt.f32.u32	s13, s13
   18a44:	vmul.f32	s14, s15, s14
   18a48:	vcmpe.f32	s13, s14
   18a4c:	vmrs	APSR_nzcv, fpscr
   18a50:	bpl	189d4 <ftello64@plt+0x75e4>
   18a54:	vldr	s14, [r3, #4]
   18a58:	ldrb	r2, [r3, #16]
   18a5c:	mov	r0, r4
   18a60:	vmul.f32	s15, s15, s14
   18a64:	cmp	r2, #0
   18a68:	vldreq	s14, [r3, #8]
   18a6c:	vmuleq.f32	s15, s15, s14
   18a70:	vcvt.u32.f32	s15, s15
   18a74:	vmov	r1, s15
   18a78:	bl	185ec <ftello64@plt+0x71fc>
   18a7c:	cmp	r0, #0
   18a80:	bne	189d4 <ftello64@plt+0x75e4>
   18a84:	ldr	r0, [r4, #36]	; 0x24
   18a88:	cmp	r0, #0
   18a8c:	beq	18aa0 <ftello64@plt+0x76b0>
   18a90:	ldr	r7, [r0, #4]
   18a94:	bl	11108 <free@plt>
   18a98:	subs	r0, r7, #0
   18a9c:	bne	18a90 <ftello64@plt+0x76a0>
   18aa0:	mov	r3, #0
   18aa4:	str	r3, [r4, #36]	; 0x24
   18aa8:	b	189d4 <ftello64@plt+0x75e4>
   18aac:	bl	11180 <__stack_chk_fail@plt>
   18ab0:	andeq	r9, r2, r8, lsl #30
   18ab4:	push	{r4, lr}
   18ab8:	mov	r0, #14
   18abc:	bl	11384 <nl_langinfo@plt>
   18ac0:	cmp	r0, #0
   18ac4:	beq	18adc <ftello64@plt+0x76ec>
   18ac8:	ldrb	r2, [r0]
   18acc:	ldr	r3, [pc, #16]	; 18ae4 <ftello64@plt+0x76f4>
   18ad0:	cmp	r2, #0
   18ad4:	moveq	r0, r3
   18ad8:	pop	{r4, pc}
   18adc:	ldr	r0, [pc]	; 18ae4 <ftello64@plt+0x76f4>
   18ae0:	pop	{r4, pc}
   18ae4:	andeq	r9, r1, r4, lsl #26
   18ae8:	mov	r2, #3
   18aec:	mov	r1, #0
   18af0:	b	18af4 <ftello64@plt+0x7704>
   18af4:	push	{r1, r2, r3}
   18af8:	push	{r4, r5, r6, r7, r8, lr}
   18afc:	sub	sp, sp, #12
   18b00:	ldr	r4, [pc, #300]	; 18c34 <ftello64@plt+0x7844>
   18b04:	ldr	r3, [pc, #300]	; 18c38 <ftello64@plt+0x7848>
   18b08:	ldr	r1, [sp, #36]	; 0x24
   18b0c:	ldr	r2, [r4]
   18b10:	cmp	r1, r3
   18b14:	add	r3, sp, #40	; 0x28
   18b18:	str	r2, [sp, #4]
   18b1c:	str	r3, [sp]
   18b20:	bne	18bec <ftello64@plt+0x77fc>
   18b24:	ldr	r6, [pc, #272]	; 18c3c <ftello64@plt+0x784c>
   18b28:	add	r3, sp, #44	; 0x2c
   18b2c:	str	r3, [sp]
   18b30:	ldr	r3, [r6]
   18b34:	ldr	r7, [sp, #40]	; 0x28
   18b38:	cmp	r3, #0
   18b3c:	blt	18b80 <ftello64@plt+0x7790>
   18b40:	mov	r2, r7
   18b44:	mov	r8, r0
   18b48:	bl	11348 <fcntl64@plt>
   18b4c:	subs	r5, r0, #0
   18b50:	blt	18bfc <ftello64@plt+0x780c>
   18b54:	mov	r3, #1
   18b58:	str	r3, [r6]
   18b5c:	ldr	r2, [sp, #4]
   18b60:	ldr	r3, [r4]
   18b64:	mov	r0, r5
   18b68:	cmp	r2, r3
   18b6c:	bne	18c30 <ftello64@plt+0x7840>
   18b70:	add	sp, sp, #12
   18b74:	pop	{r4, r5, r6, r7, r8, lr}
   18b78:	add	sp, sp, #12
   18b7c:	bx	lr
   18b80:	mov	r2, r7
   18b84:	mov	r1, #0
   18b88:	bl	18af4 <ftello64@plt+0x7704>
   18b8c:	subs	r5, r0, #0
   18b90:	blt	18b5c <ftello64@plt+0x776c>
   18b94:	ldr	r3, [r6]
   18b98:	cmn	r3, #1
   18b9c:	bne	18b5c <ftello64@plt+0x776c>
   18ba0:	mov	r1, #1
   18ba4:	mov	r0, r5
   18ba8:	bl	11348 <fcntl64@plt>
   18bac:	subs	r2, r0, #0
   18bb0:	blt	18bcc <ftello64@plt+0x77dc>
   18bb4:	orr	r2, r2, #1
   18bb8:	mov	r1, #2
   18bbc:	mov	r0, r5
   18bc0:	bl	11348 <fcntl64@plt>
   18bc4:	cmn	r0, #1
   18bc8:	bne	18b5c <ftello64@plt+0x776c>
   18bcc:	bl	112c4 <__errno_location@plt>
   18bd0:	mov	r6, r0
   18bd4:	mov	r0, r5
   18bd8:	ldr	r7, [r6]
   18bdc:	mvn	r5, #0
   18be0:	bl	113d8 <close@plt>
   18be4:	str	r7, [r6]
   18be8:	b	18b5c <ftello64@plt+0x776c>
   18bec:	ldr	r2, [sp, #40]	; 0x28
   18bf0:	bl	11348 <fcntl64@plt>
   18bf4:	mov	r5, r0
   18bf8:	b	18b5c <ftello64@plt+0x776c>
   18bfc:	bl	112c4 <__errno_location@plt>
   18c00:	ldr	r3, [r0]
   18c04:	cmp	r3, #22
   18c08:	bne	18b54 <ftello64@plt+0x7764>
   18c0c:	mov	r2, r7
   18c10:	mov	r0, r8
   18c14:	mov	r1, #0
   18c18:	bl	18af4 <ftello64@plt+0x7704>
   18c1c:	subs	r5, r0, #0
   18c20:	mvnge	r3, #0
   18c24:	strge	r3, [r6]
   18c28:	bge	18ba0 <ftello64@plt+0x77b0>
   18c2c:	b	18b5c <ftello64@plt+0x776c>
   18c30:	bl	11180 <__stack_chk_fail@plt>
   18c34:	andeq	r9, r2, r8, lsl #30
   18c38:	andeq	r0, r0, r6, lsl #8
   18c3c:	andeq	sl, r2, r4, ror #5
   18c40:	subs	r2, r1, #1
   18c44:	bxeq	lr
   18c48:	bcc	18e20 <ftello64@plt+0x7a30>
   18c4c:	cmp	r0, r1
   18c50:	bls	18e04 <ftello64@plt+0x7a14>
   18c54:	tst	r1, r2
   18c58:	beq	18e10 <ftello64@plt+0x7a20>
   18c5c:	clz	r3, r0
   18c60:	clz	r2, r1
   18c64:	sub	r3, r2, r3
   18c68:	rsbs	r3, r3, #31
   18c6c:	addne	r3, r3, r3, lsl #1
   18c70:	mov	r2, #0
   18c74:	addne	pc, pc, r3, lsl #2
   18c78:	nop			; (mov r0, r0)
   18c7c:	cmp	r0, r1, lsl #31
   18c80:	adc	r2, r2, r2
   18c84:	subcs	r0, r0, r1, lsl #31
   18c88:	cmp	r0, r1, lsl #30
   18c8c:	adc	r2, r2, r2
   18c90:	subcs	r0, r0, r1, lsl #30
   18c94:	cmp	r0, r1, lsl #29
   18c98:	adc	r2, r2, r2
   18c9c:	subcs	r0, r0, r1, lsl #29
   18ca0:	cmp	r0, r1, lsl #28
   18ca4:	adc	r2, r2, r2
   18ca8:	subcs	r0, r0, r1, lsl #28
   18cac:	cmp	r0, r1, lsl #27
   18cb0:	adc	r2, r2, r2
   18cb4:	subcs	r0, r0, r1, lsl #27
   18cb8:	cmp	r0, r1, lsl #26
   18cbc:	adc	r2, r2, r2
   18cc0:	subcs	r0, r0, r1, lsl #26
   18cc4:	cmp	r0, r1, lsl #25
   18cc8:	adc	r2, r2, r2
   18ccc:	subcs	r0, r0, r1, lsl #25
   18cd0:	cmp	r0, r1, lsl #24
   18cd4:	adc	r2, r2, r2
   18cd8:	subcs	r0, r0, r1, lsl #24
   18cdc:	cmp	r0, r1, lsl #23
   18ce0:	adc	r2, r2, r2
   18ce4:	subcs	r0, r0, r1, lsl #23
   18ce8:	cmp	r0, r1, lsl #22
   18cec:	adc	r2, r2, r2
   18cf0:	subcs	r0, r0, r1, lsl #22
   18cf4:	cmp	r0, r1, lsl #21
   18cf8:	adc	r2, r2, r2
   18cfc:	subcs	r0, r0, r1, lsl #21
   18d00:	cmp	r0, r1, lsl #20
   18d04:	adc	r2, r2, r2
   18d08:	subcs	r0, r0, r1, lsl #20
   18d0c:	cmp	r0, r1, lsl #19
   18d10:	adc	r2, r2, r2
   18d14:	subcs	r0, r0, r1, lsl #19
   18d18:	cmp	r0, r1, lsl #18
   18d1c:	adc	r2, r2, r2
   18d20:	subcs	r0, r0, r1, lsl #18
   18d24:	cmp	r0, r1, lsl #17
   18d28:	adc	r2, r2, r2
   18d2c:	subcs	r0, r0, r1, lsl #17
   18d30:	cmp	r0, r1, lsl #16
   18d34:	adc	r2, r2, r2
   18d38:	subcs	r0, r0, r1, lsl #16
   18d3c:	cmp	r0, r1, lsl #15
   18d40:	adc	r2, r2, r2
   18d44:	subcs	r0, r0, r1, lsl #15
   18d48:	cmp	r0, r1, lsl #14
   18d4c:	adc	r2, r2, r2
   18d50:	subcs	r0, r0, r1, lsl #14
   18d54:	cmp	r0, r1, lsl #13
   18d58:	adc	r2, r2, r2
   18d5c:	subcs	r0, r0, r1, lsl #13
   18d60:	cmp	r0, r1, lsl #12
   18d64:	adc	r2, r2, r2
   18d68:	subcs	r0, r0, r1, lsl #12
   18d6c:	cmp	r0, r1, lsl #11
   18d70:	adc	r2, r2, r2
   18d74:	subcs	r0, r0, r1, lsl #11
   18d78:	cmp	r0, r1, lsl #10
   18d7c:	adc	r2, r2, r2
   18d80:	subcs	r0, r0, r1, lsl #10
   18d84:	cmp	r0, r1, lsl #9
   18d88:	adc	r2, r2, r2
   18d8c:	subcs	r0, r0, r1, lsl #9
   18d90:	cmp	r0, r1, lsl #8
   18d94:	adc	r2, r2, r2
   18d98:	subcs	r0, r0, r1, lsl #8
   18d9c:	cmp	r0, r1, lsl #7
   18da0:	adc	r2, r2, r2
   18da4:	subcs	r0, r0, r1, lsl #7
   18da8:	cmp	r0, r1, lsl #6
   18dac:	adc	r2, r2, r2
   18db0:	subcs	r0, r0, r1, lsl #6
   18db4:	cmp	r0, r1, lsl #5
   18db8:	adc	r2, r2, r2
   18dbc:	subcs	r0, r0, r1, lsl #5
   18dc0:	cmp	r0, r1, lsl #4
   18dc4:	adc	r2, r2, r2
   18dc8:	subcs	r0, r0, r1, lsl #4
   18dcc:	cmp	r0, r1, lsl #3
   18dd0:	adc	r2, r2, r2
   18dd4:	subcs	r0, r0, r1, lsl #3
   18dd8:	cmp	r0, r1, lsl #2
   18ddc:	adc	r2, r2, r2
   18de0:	subcs	r0, r0, r1, lsl #2
   18de4:	cmp	r0, r1, lsl #1
   18de8:	adc	r2, r2, r2
   18dec:	subcs	r0, r0, r1, lsl #1
   18df0:	cmp	r0, r1
   18df4:	adc	r2, r2, r2
   18df8:	subcs	r0, r0, r1
   18dfc:	mov	r0, r2
   18e00:	bx	lr
   18e04:	moveq	r0, #1
   18e08:	movne	r0, #0
   18e0c:	bx	lr
   18e10:	clz	r2, r1
   18e14:	rsb	r2, r2, #31
   18e18:	lsr	r0, r0, r2
   18e1c:	bx	lr
   18e20:	cmp	r0, #0
   18e24:	mvnne	r0, #0
   18e28:	b	18e88 <ftello64@plt+0x7a98>
   18e2c:	cmp	r1, #0
   18e30:	beq	18e20 <ftello64@plt+0x7a30>
   18e34:	push	{r0, r1, lr}
   18e38:	bl	18c40 <ftello64@plt+0x7850>
   18e3c:	pop	{r1, r2, lr}
   18e40:	mul	r3, r2, r0
   18e44:	sub	r1, r1, r3
   18e48:	bx	lr
   18e4c:	cmp	r3, #0
   18e50:	cmpeq	r2, #0
   18e54:	bne	18e6c <ftello64@plt+0x7a7c>
   18e58:	cmp	r1, #0
   18e5c:	cmpeq	r0, #0
   18e60:	mvnne	r1, #0
   18e64:	mvnne	r0, #0
   18e68:	b	18e88 <ftello64@plt+0x7a98>
   18e6c:	sub	sp, sp, #8
   18e70:	push	{sp, lr}
   18e74:	bl	18e98 <ftello64@plt+0x7aa8>
   18e78:	ldr	lr, [sp, #4]
   18e7c:	add	sp, sp, #8
   18e80:	pop	{r2, r3}
   18e84:	bx	lr
   18e88:	push	{r1, lr}
   18e8c:	mov	r0, #8
   18e90:	bl	110c0 <raise@plt>
   18e94:	pop	{r1, pc}
   18e98:	cmp	r1, r3
   18e9c:	cmpeq	r0, r2
   18ea0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18ea4:	mov	r4, r0
   18ea8:	movcc	r0, #0
   18eac:	mov	r5, r1
   18eb0:	ldr	lr, [sp, #36]	; 0x24
   18eb4:	movcc	r1, r0
   18eb8:	bcc	18fb4 <ftello64@plt+0x7bc4>
   18ebc:	cmp	r3, #0
   18ec0:	clzeq	ip, r2
   18ec4:	clzne	ip, r3
   18ec8:	addeq	ip, ip, #32
   18ecc:	cmp	r5, #0
   18ed0:	clzeq	r1, r4
   18ed4:	addeq	r1, r1, #32
   18ed8:	clzne	r1, r5
   18edc:	sub	ip, ip, r1
   18ee0:	sub	sl, ip, #32
   18ee4:	lsl	r9, r3, ip
   18ee8:	rsb	fp, ip, #32
   18eec:	orr	r9, r9, r2, lsl sl
   18ef0:	orr	r9, r9, r2, lsr fp
   18ef4:	lsl	r8, r2, ip
   18ef8:	cmp	r5, r9
   18efc:	cmpeq	r4, r8
   18f00:	movcc	r0, #0
   18f04:	movcc	r1, r0
   18f08:	bcc	18f24 <ftello64@plt+0x7b34>
   18f0c:	mov	r0, #1
   18f10:	subs	r4, r4, r8
   18f14:	lsl	r1, r0, sl
   18f18:	orr	r1, r1, r0, lsr fp
   18f1c:	lsl	r0, r0, ip
   18f20:	sbc	r5, r5, r9
   18f24:	cmp	ip, #0
   18f28:	beq	18fb4 <ftello64@plt+0x7bc4>
   18f2c:	lsr	r6, r8, #1
   18f30:	orr	r6, r6, r9, lsl #31
   18f34:	lsr	r7, r9, #1
   18f38:	mov	r2, ip
   18f3c:	b	18f60 <ftello64@plt+0x7b70>
   18f40:	subs	r3, r4, r6
   18f44:	sbc	r8, r5, r7
   18f48:	adds	r3, r3, r3
   18f4c:	adc	r8, r8, r8
   18f50:	adds	r4, r3, #1
   18f54:	adc	r5, r8, #0
   18f58:	subs	r2, r2, #1
   18f5c:	beq	18f7c <ftello64@plt+0x7b8c>
   18f60:	cmp	r5, r7
   18f64:	cmpeq	r4, r6
   18f68:	bcs	18f40 <ftello64@plt+0x7b50>
   18f6c:	adds	r4, r4, r4
   18f70:	adc	r5, r5, r5
   18f74:	subs	r2, r2, #1
   18f78:	bne	18f60 <ftello64@plt+0x7b70>
   18f7c:	lsr	r3, r4, ip
   18f80:	orr	r3, r3, r5, lsl fp
   18f84:	lsr	r2, r5, ip
   18f88:	orr	r3, r3, r5, lsr sl
   18f8c:	adds	r0, r0, r4
   18f90:	mov	r4, r3
   18f94:	lsl	r3, r2, ip
   18f98:	orr	r3, r3, r4, lsl sl
   18f9c:	lsl	ip, r4, ip
   18fa0:	orr	r3, r3, r4, lsr fp
   18fa4:	adc	r1, r1, r5
   18fa8:	subs	r0, r0, ip
   18fac:	mov	r5, r2
   18fb0:	sbc	r1, r1, r3
   18fb4:	cmp	lr, #0
   18fb8:	strdne	r4, [lr]
   18fbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18fc0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18fc4:	mov	r7, r0
   18fc8:	ldr	r6, [pc, #72]	; 19018 <ftello64@plt+0x7c28>
   18fcc:	ldr	r5, [pc, #72]	; 1901c <ftello64@plt+0x7c2c>
   18fd0:	add	r6, pc, r6
   18fd4:	add	r5, pc, r5
   18fd8:	sub	r6, r6, r5
   18fdc:	mov	r8, r1
   18fe0:	mov	r9, r2
   18fe4:	bl	1107c <fdopen@plt-0x20>
   18fe8:	asrs	r6, r6, #2
   18fec:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   18ff0:	mov	r4, #0
   18ff4:	add	r4, r4, #1
   18ff8:	ldr	r3, [r5], #4
   18ffc:	mov	r2, r9
   19000:	mov	r1, r8
   19004:	mov	r0, r7
   19008:	blx	r3
   1900c:	cmp	r6, r4
   19010:	bne	18ff4 <ftello64@plt+0x7c04>
   19014:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19018:	andeq	r0, r1, ip, lsr #30
   1901c:	andeq	r0, r1, r4, lsr #30
   19020:	bx	lr
   19024:	ldr	r3, [pc, #12]	; 19038 <ftello64@plt+0x7c48>
   19028:	mov	r1, #0
   1902c:	add	r3, pc, r3
   19030:	ldr	r2, [r3]
   19034:	b	112d0 <__cxa_atexit@plt>
   19038:	andeq	r1, r1, r0, lsl #2

Disassembly of section .fini:

0001903c <.fini>:
   1903c:	push	{r3, lr}
   19040:	pop	{r3, pc}
