<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
          Lattice Mapping Report File for Design Module 'alu_fetch'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     alu_fetch_implAluFetch.ngd -o alu_fetch_implAluFetch_map.ncd -pr
     alu_fetch_implAluFetch.prf -mp alu_fetch_implAluFetch.mrp -lpf
     C:/Users/Cassandra/Desktop/Arqui2/implAluFetch/alu_fetch_implAluFetch.lpf
     -lpf C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf -c 0 -gui -msgset
     C:/Users/Cassandra/Desktop/Arqui2/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  04/08/24  23:22:25


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:    158 out of  7209 (2%)
      PFU registers:          158 out of  6864 (2%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       118 out of  3432 (3%)
      SLICEs as Logic/ROM:    118 out of  3432 (3%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         33 out of  3432 (1%)
   Number of LUT4s:        232 out of  6864 (3%)
      Number used as logic LUTs:        166
      Number used as distributed RAM:     0
      Number used as ripple logic:       66
      Number used as shift registers:     0
   Number of PIO sites used: 38 + 4(JTAG) out of 115 (37%)
   Number of block RAMs:  2 out of 26 (8%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  6
     Net clk: 25 loads, 25 rising, 0 falling (Driver: OSCinst0 )
     Net clk_0: 25 loads, 25 rising, 0 falling (Driver: clk_0_610 )

     Net led_c: 4 loads, 4 rising, 0 falling (Driver: clk_1_611 )
     Net global_state_0: 32 loads, 0 rising, 32 falling (Driver:
     global_state_i0_i0 )
     Net Q_7__N_69: 8 loads, 8 rising, 0 falling (Driver: i1_2_lut_3_lut_3_lut )
     
     Net instruction_2__N_123: 2 loads, 2 rising, 0 falling (Driver: i1507_2_lut
     )
   Number of Clock Enables:  3
     Net clk_0_enable_11: 4 loads, 4 LSLICEs
     Net stop_run_c: 1 loads, 1 LSLICEs
     Net reset_c: 25 loads, 25 LSLICEs
   Number of LSRs:  15
     Net n2992: 32 loads, 32 LSLICEs
     Net reset_c: 2 loads, 0 LSLICEs
     Net n4015: 2 loads, 2 LSLICEs
     Net n3183: 1 loads, 1 LSLICEs
     Net n3010: 1 loads, 1 LSLICEs
     Net n4062: 1 loads, 1 LSLICEs
     Net n3284: 2 loads, 2 LSLICEs
     Net n3291: 13 loads, 13 LSLICEs
     Net n3310: 10 loads, 10 LSLICEs
     Net n4036: 1 loads, 1 LSLICEs
     Net n3296: 1 loads, 1 LSLICEs
     Net n4011: 1 loads, 1 LSLICEs
     Net n3199: 1 loads, 1 LSLICEs
     Net n2939: 1 loads, 1 LSLICEs
     Net n4009: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net reset_c: 66 loads
     Net n2992: 32 loads
     Net ROM_imp/data_out_23__N_467: 24 loads
     Net global_state_1: 18 loads
     Net bcd_out_15__N_429: 16 loads
     Net bcd_out_15__N_425: 13 loads
     Net n3291: 13 loads
     Net Q_4: 13 loads
     Net Q_2: 12 loads
     Net Q_1: 11 loads




   Number of warnings:  0
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+

| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| stop_run            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[0]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[1]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[2]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[3]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[4]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[5]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[6]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[7]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[8]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[9]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[10]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[11]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[12]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[13]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[5]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[14]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[15]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[16]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[17]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[4]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[18]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[19]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[20]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[21]              | OUTPUT    | LVCMOS25  |            |

+---------------------+-----------+-----------+------------+
| CI[22]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[23]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[6]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[0]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[1]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[2]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[3]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Signal led_c_enable_2 was merged into signal stop_run_c
Signal global_state_0_derived_64 was merged into signal global_state_0
Signal clk_enable_43 was merged into signal reset_c
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal n4143 undriven or does not drive anything - clipped.
Signal Q_7__I_0_715_1/S0 undriven or does not drive anything - clipped.
Signal Q_7__I_0_715_1/CI undriven or does not drive anything - clipped.
Signal Q_7__I_0_715_9/S1 undriven or does not drive anything - clipped.
Signal Q_7__I_0_715_9/CO undriven or does not drive anything - clipped.
Signal add_721_1/S0 undriven or does not drive anything - clipped.
Signal add_721_1/CI undriven or does not drive anything - clipped.
Signal add_721_9/S1 undriven or does not drive anything - clipped.
Signal add_721_9/CO undriven or does not drive anything - clipped.
Signal count_1112_add_4_1/S0 undriven or does not drive anything - clipped.
Signal count_1112_add_4_1/CI undriven or does not drive anything - clipped.
Signal count_1112_add_4_19/S1 undriven or does not drive anything - clipped.
Signal count_1112_add_4_19/CO undriven or does not drive anything - clipped.
Signal count1_1114_add_4_1/S0 undriven or does not drive anything - clipped.
Signal count1_1114_add_4_1/CI undriven or does not drive anything - clipped.
Signal count1_1114_add_4_25/CO undriven or does not drive anything - clipped.
Block i1908_1_lut was optimized away.
Block i1508_1_lut_rep_103 was optimized away.
Block i1510_1_lut_rep_101 was optimized away.
Block i1 was optimized away.
Block i2 was optimized away.
Block m0_lut was optimized away.





<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>

/ROM_imp:
    EBRs: 2
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR mux_873:  TYPE= PDPW8KC,  Width= 6,  Depth_R= 256,  REGMODE=
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
    -Contains EBR mux_872:  TYPE= PDPW8KC,  Width= 18,  Depth_R= 256,  REGMODE=
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCinst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk
  OSC Nominal Frequency (MHz):                      26.60



<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: OSCinst0
         Type: OSCH
Instance Name: ROM_imp/mux_873
         Type: PDPW8KC
Instance Name: ROM_imp/mux_872
         Type: PDPW8KC



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'reset_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'reset_c' via the GSR component.

     Type and number of components of the type: 
   Register = 129 
   PDPW8KC = 2


     Type and instance name of component: 
   Register : address_bus_7__I_0_i1
   Register : Q_7__I_0_709_i1
   Register : MBR_23__I_0_i1
   Register : MAR_7__I_0_i1
   Register : CI_23__I_0_710_i1
   Register : display_i0_i1
   Register : display_i0_i7
   Register : display_i0_i6
   Register : display_i0_i5
   Register : display_i0_i4
   Register : display_i0_i3
   Register : instruction_2__I_1_i2
   Register : count1_1114__i21
   Register : instruction_2__I_1_i3
   Register : address_bus_7__I_0_i2
   Register : address_bus_7__I_0_i3
   Register : address_bus_7__I_0_i4
   Register : address_bus_7__I_0_i5
   Register : address_bus_7__I_0_i6
   Register : address_bus_7__I_0_i7
   Register : address_bus_7__I_0_i8
   Register : Q_7__I_0_709_i2
   Register : Q_7__I_0_709_i3
   Register : Q_7__I_0_709_i4
   Register : Q_7__I_0_709_i5
   Register : Q_7__I_0_709_i6
   Register : Q_7__I_0_709_i7
   Register : Q_7__I_0_709_i8
   Register : MBR_23__I_0_i2
   Register : MBR_23__I_0_i3
   Register : MBR_23__I_0_i4
   Register : MBR_23__I_0_i5
   Register : MBR_23__I_0_i6
   Register : MBR_23__I_0_i7
   Register : MBR_23__I_0_i8
   Register : MBR_23__I_0_i9
   Register : MBR_23__I_0_i10
   Register : MBR_23__I_0_i11
   Register : MBR_23__I_0_i12
   Register : MBR_23__I_0_i13
   Register : MBR_23__I_0_i14
   Register : MBR_23__I_0_i15
   Register : MBR_23__I_0_i16
   Register : MBR_23__I_0_i17
   Register : MBR_23__I_0_i18
   Register : MBR_23__I_0_i19
   Register : MBR_23__I_0_i20
   Register : MBR_23__I_0_i21
   Register : MBR_23__I_0_i22
   Register : MBR_23__I_0_i23
   Register : MBR_23__I_0_i24
   Register : MAR_7__I_0_i2
   Register : MAR_7__I_0_i3
   Register : MAR_7__I_0_i4

   Register : MAR_7__I_0_i5
   Register : MAR_7__I_0_i6
   Register : MAR_7__I_0_i7
   Register : MAR_7__I_0_i8
   Register : CI_23__I_0_710_i2
   Register : CI_23__I_0_710_i3
   Register : CI_23__I_0_710_i4
   Register : CI_23__I_0_710_i5
   Register : CI_23__I_0_710_i6
   Register : CI_23__I_0_710_i7
   Register : CI_23__I_0_710_i8
   Register : CI_23__I_0_710_i9
   Register : CI_23__I_0_710_i10
   Register : CI_23__I_0_710_i11
   Register : CI_23__I_0_710_i12
   Register : CI_23__I_0_710_i13
   Register : CI_23__I_0_710_i14
   Register : CI_23__I_0_710_i15
   Register : CI_23__I_0_710_i16
   Register : CI_23__I_0_710_i17
   Register : CI_23__I_0_710_i18
   Register : CI_23__I_0_710_i19
   Register : CI_23__I_0_710_i20
   Register : CI_23__I_0_710_i21
   Register : CI_23__I_0_710_i22
   Register : CI_23__I_0_710_i23
   Register : CI_23__I_0_710_i24
   Register : count1_1114__i22
   Register : count1_1114__i23
   Register : count1_1114__i24
   Register : count_1112__i1
   Register : count_1112__i2
   Register : count_1112__i3
   Register : count_1112__i4
   Register : count_1112__i5
   Register : count_1112__i6
   Register : count_1112__i7
   Register : count_1112__i8
   Register : count_1112__i9
   Register : count_1112__i10
   Register : count_1112__i11
   Register : count_1112__i12
   Register : count_1112__i13
   Register : count_1112__i14
   Register : count1_1114__i1
   Register : count1_1114__i2
   Register : sel_i0_i1
   Register : count1_1114__i3
   Register : count1_1114__i4
   Register : count1_1114__i5
   Register : sel_i0_i2
   Register : count_1112__i15
   Register : count1_1114__i6
   Register : count_1112__i16
   Register : sel_i0_i3
   Register : sel_i0_i4

   Register : count1_1114__i7
   Register : count_1112__i17
   Register : count1_1114__i8
   Register : count1_1114__i9
   Register : count1_1114__i10
   Register : count1_1114__i11
   Register : count1_1114__i12
   Register : count1_1114__i13
   Register : display_i0_i2
   Register : count1_1114__i14
   Register : count1_1114__i0
   Register : count1_1114__i15
   Register : count1_1114__i16
   Register : count1_1114__i17
   Register : count1_1114__i18
   Register : count1_1114__i19
   Register : count1_1114__i20
   Register : count_1112__i0
   Register : instruction_2__I_1_i1
   PDPW8KC : ROM_imp/mux_873
   PDPW8KC : ROM_imp/mux_872

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'reset_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 12 

     Type and instance name of component: 
   Register : unidades/DISPLAY_i5
   Register : unidades/DISPLAY_i0
   Register : unidades/DISPLAY_i1
   Register : unidades/DISPLAY_i2
   Register : unidades/DISPLAY_i3
   Register : centenas/DISPLAY_i2
   Register : centenas/DISPLAY_i1
   Register : decenas/DISPLAY_i3
   Register : decenas/DISPLAY_i0
   Register : decenas/DISPLAY_i1
   Register : decenas/DISPLAY_i2
   Register : decenas/DISPLAY_i5



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 61 MB
        





Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
