<document id="10.1.1.1.1515"><clusterid>498</clusterid><title src="SVM HeaderParse 0.1">Disjoint Sum of Product Minimization by Evolutionary Algorithms</title><abstract src="SVM HeaderParse 0.1">Recently, an approach has been presented to minimize Disjoint Sumof-Products (DSOPs) based on Binary Decision Diagrams (BDDs). Due to the symbolic representation of cubes for large problem instances, the method is orders of magnitude faster than previous enumerative techniques. But the quality of the approach largely depends on the variable ordering of the underlying BDD. This paper presents an Evolutionary Algorithm (EA) to optimize the DSOP representation of a given Boolean function. The EA is used to find an optimized variable ordering for the BDD representation. Then the DSOP is derived from the optimized BDD using structural and symbolic techniques. Experiments are performed to adjust the parameters of the EA. Experimental results are given to demonstrate the efficiency of the approach. 1</abstract><venue src="INFERENCE">Applications of Evolutionary Computing, Evo Workshops</venue><venType src="INFERENCE">JOURNAL</venType><pages src="INFERENCE">198--207</pages><volume src="INFERENCE">2004</volume><keywords></keywords><authors><author id="2321047"><clusterid>0</clusterid><name src="SVM HeaderParse 0.1">Nicole Drechsler</name><affil src="SVM HeaderParse 0.2">Institute of Computer Science; University of Bremen</affil><address src="SVM HeaderParse 0.1">28359 Bremen, Germany</address><email src="SVM HeaderParse 0.1">mh@informatik.uni-bremen.de</email><order src="null">1</order></author><author id="2321048"><clusterid>0</clusterid><name src="SVM HeaderParse 0.1">Mario Hilgemeier</name><affil src="SVM HeaderParse 0.2">Institute of Computer Science; University of Bremen</affil><address src="SVM HeaderParse 0.1">28359 Bremen, Germany</address><email src="SVM HeaderParse 0.1">rd@informatik.uni-bremen.de</email><order src="null">2</order></author><author id="2321049"><clusterid>0</clusterid><name src="SVM HeaderParse 0.1">Görschwin Fey</name><affil src="SVM HeaderParse 0.2">Institute of Computer Science; University of Bremen</affil><address src="SVM HeaderParse 0.1">28359 Bremen, Germany</address><email src="SVM HeaderParse 0.1">fey@informatik.uni-bremen.de</email><order src="null">3</order></author><author id="2321050"><clusterid>0</clusterid><name src="SVM HeaderParse 0.1">Rolf Drechsler</name><affil src="SVM HeaderParse 0.2">Institute of Computer Science; University of Bremen</affil><address src="SVM HeaderParse 0.1">28359 Bremen, Germany</address><email src="SVM HeaderParse 0.1">nd@informatik.uni-bremen.de</email><order src="null">4</order></author></authors><citations src="ParsCit 1.0"><citation id="28451"><clusterid>499</clusterid><authors>R E Bryant</authors><title>Graph-based algorithms for Boolean function manipulation</title><venue>IEEE Trans. on Comp</venue><venType>JOURNAL</venType><year>1986</year><volume>35</volume><raw>R.E. Bryant. Graph-based algorithms for Boolean function manipulation. IEEE Trans. on Comp., 35(8):677–691, 1986.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28452"><clusterid>500</clusterid><authors>R E Bryant</authors><title>Binary decision diagrams and beyond: Enabling techniques for formal verification</title><venue>In Int’l Conf. on CAD</venue><venType>CONFERENCE</venType><year>1995</year><pages>236--243</pages><raw>R.E. Bryant. Binary decision diagrams and beyond: Enabling techniques for formal verification. In Int’l Conf. on CAD, pages 236–243, 1995.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28453"><clusterid>501</clusterid><authors>L Davis</authors><title>Applying adaptive algorithms to epistatic domains</title><venue>In Proceedings of IJCAI</venue><venType>CONFERENCE</venType><year>1985</year><pages>162--164</pages><raw>L. Davis. Applying adaptive algorithms to epistatic domains. In Proceedings of IJCAI, pages 162–164, 1985.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28454"><clusterid>502</clusterid><authors>L Davis</authors><title>Handbook of Genetic Algorithms. van Nostrand Reinhold</title><year>1991</year><pubAddress>New York</pubAddress><raw>L. Davis. Handbook of Genetic Algorithms. van Nostrand Reinhold, New York, 1991.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28455"><clusterid>503</clusterid><authors>R Drechsler</authors><title>Evolutionary Algorithms for VLSI CAD</title><year>1998</year><publisher>Kluwer Academic Publisher</publisher><raw>R. Drechsler. Evolutionary Algorithms for VLSI CAD. Kluwer Academic Publisher, 1998.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28456"><clusterid>504</clusterid><authors>R Drechsler,B Becker,N Göckel</authors><title>A genetic algorithm for variable ordering of OBDDs</title><venue>IEE Proceedings</venue><venType>CONFERENCE</venType><year>1996</year><volume>143</volume><raw>R. Drechsler, B. Becker, and N. Göckel. A genetic algorithm for variable ordering of OBDDs. IEE Proceedings, 143(6):364–368, 1996.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28457"><clusterid>505</clusterid><authors>B J Falkowski</authors><title>Calculation of rademacher-walsh spectral coefficients for systems of completely and incompletely specified boolean functions</title><venue>In IEEE Proceedings on Circuits</venue><venType>CONFERENCE</venType><year>1993</year><pages>1698--1701</pages><raw>B.J. Falkowski. Calculation of rademacher-walsh spectral coefficients for systems of completely and incompletely specified boolean functions. In IEEE Proceedings on Circuits, pages 1698–1701, 1993.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28458"><clusterid>506</clusterid><authors>B J Falkowski,C-H Chang</authors><title>Paired haar spectra computation through operations on disjoint cubes</title><venue>In IEEE Proceedings on Circuits, Devices and Systems</venue><venType>CONFERENCE</venType><year>1999</year><pages>117--123</pages><raw>B.J. Falkowski and C.-H. Chang. Paired haar spectra computation through operations on disjoint cubes. In IEEE Proceedings on Circuits, Devices and Systems, pages 117–123, 1999.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28459"><clusterid>507</clusterid><authors>B J Falkowski,I Schäfer,C-H Chang</authors><title>An effective computer algorithm for the calculation of disjoint cube representation of boolean functions</title><venue>In Midwest Symposium on Circuits and Systems</venue><venType>CONFERENCE</venType><year>1993</year><pages>1308--1311</pages><raw>B.J. Falkowski, I. Schäfer, and C.-H. Chang. An effective computer algorithm for the calculation of disjoint cube representation of boolean functions. In Midwest Symposium on Circuits and Systems, pages 1308–1311, 1993.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28460"><clusterid>508</clusterid><authors>F Ferrandi,A Macii,E Macii,M Poncino,R Scarsi,F Somenzi</authors><title>Symbolic algorithms for layout-oriented synthesis of pass transistor logic circuits</title><venue>In Int’l Conf. on CAD</venue><venType>CONFERENCE</venType><year>1998</year><pages>235--241</pages><raw>F. Ferrandi, A. Macii, E. Macii, M. Poncino, R. Scarsi, and F. Somenzi. Symbolic algorithms for layout-oriented synthesis of pass transistor logic circuits. In Int’l Conf. on CAD, pages 235–241, 1998.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28461"><clusterid>509</clusterid><authors>G Fey,R Drechsler</authors><title>A hybrid approach combining symbolic and structural techniques for disjoint SOP minimization</title><venue>In Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI</venue><venType>CONFERENCE</venType><year>2003</year><pages>54--60</pages><raw>G. Fey and R. Drechsler. A hybrid approach combining symbolic and structural techniques for disjoint SOP minimization. In Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI), pages 54–60, 2003.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28462"><clusterid>510</clusterid><authors>N Göckel,R Drechsler,B Becker</authors><title>GAME: A software environment for using genetic algorithms in circuit design</title><venue>In Applications of Computer Systems</venue><venType>CONFERENCE</venType><year>1997</year><pages>240--247</pages><raw>N. Göckel, R. Drechsler, and B. Becker. GAME: A software environment for using genetic algorithms in circuit design. In Applications of Computer Systems, pages 240–247, 1997.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28463"><clusterid>511</clusterid><authors>D E Goldberg,R Lingle</authors><title>Alleles, loci, and the traveling salesman problem</title><venue>In Int’l Conference on Genetic Algorithms</venue><venType>CONFERENCE</venType><year>1985</year><pages>154--159</pages><raw>D.E. Goldberg and R. Lingle. Alleles, loci, and the traveling salesman problem. In Int’l Conference on Genetic Algorithms, pages 154–159, 1985.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28464"><clusterid>512</clusterid><authors>M Hilgemeier,N Drechsler,R Drechsler</authors><title>Minimizing the number of one-paths in BDDs by an evolutionary algorithm</title><venue>In Congress on Evolutionary Computation</venue><venType>CONFERENCE</venType><year>2003</year><pages>1724--1731</pages><raw>M. Hilgemeier, N. Drechsler, and R. Drechsler. Minimizing the number of one-paths in BDDs by an evolutionary algorithm. In Congress on Evolutionary Computation, pages 1724–1731, 2003.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28465"><clusterid>513</clusterid><authors>Kropf</authors><title>Introduction to Formal Hardware Verification</title><year>1999</year><publisher>Springer</publisher><raw>Th. Kropf. Introduction to Formal Hardware Verification. Springer, 1999.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28466"><clusterid>514</clusterid><authors>Y-T Lai,S Sastry,M Pedram</authors><title>Boolean matching using binary decision diagrams with applications to logic synthesis and verification</title><venue>In Int’l Conf. on CAD</venue><venType>CONFERENCE</venType><year>1992</year><pages>452--458</pages><raw>Y.-T. Lai, S. Sastry, and M. Pedram. Boolean matching using binary decision diagrams with applications to logic synthesis and verification. In Int’l Conf. on CAD, pages 452–458, 1992.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28467"><clusterid>515</clusterid><authors>A Mishchenko,M Perkowski</authors><title>Fast heuristic minimization of exclusivesums-of-products</title><venue>In Int’l Workshop on Applications of the Reed-Muller Expansion in Circuit Design</venue><venType>CONFERENCE</venType><year>2001</year><pages>242--250</pages><raw>A. Mishchenko and M. Perkowski. Fast heuristic minimization of exclusivesums-of-products. In Int’l Workshop on Applications of the Reed-Muller Expansion in Circuit Design, pages 242–250, 2001.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28468"><clusterid>516</clusterid><authors>I M Oliver,D J Smith,J R C Holland</authors><title>A study of permutation crossover operators on the traveling salesman problem</title><venue>In Int’l Conference on Genetic Algorithms</venue><venType>CONFERENCE</venType><year>1987</year><pages>224--230</pages><raw>I.M. Oliver, D.J. Smith, and J.R.C. Holland. A study of permutation crossover operators on the traveling salesman problem. In Int’l Conference on Genetic Algorithms, pages 224–230, 1987.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28469"><clusterid>517</clusterid><authors>R Rudell</authors><title>Dynamic variable ordering for ordered binary decision diagrams</title><venue>In Int’l Conf. on CAD</venue><venType>CONFERENCE</venType><year>1993</year><pages>42--47</pages><raw>R. Rudell. Dynamic variable ordering for ordered binary decision diagrams. In Int’l Conf. on CAD, pages 42–47, 1993.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28470"><clusterid>518</clusterid><authors>T Sasao</authors><title>EXMIN2: A simplification algorithm for Exclusive-OR-Sumof products expressions for multiple-valued-input two-valued-output functions</title><venue>IEEE Trans. on CAD</venue><venType>JOURNAL</venType><year>1993</year><volume>12</volume><raw>T. Sasao. EXMIN2: A simplification algorithm for Exclusive-OR-Sumof products expressions for multiple-valued-input two-valued-output functions. IEEE Trans. on CAD, 12:621–632, 1993.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28471"><clusterid>519</clusterid><authors>L Shivakumaraiah</authors><title>and M.Thornton. Computation of disjoint cube representations using a maximal binate variable heuristic</title><venue>In Southeastern Symposium on System Theory</venue><venType>CONFERENCE</venType><year>2002</year><pages>417--421</pages><raw>L. Shivakumaraiah and M.Thornton. Computation of disjoint cube representations using a maximal binate variable heuristic. In Southeastern Symposium on System Theory, pages 417–421, 2002.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28472"><clusterid>0</clusterid><authors>M Thornton,R Drechsler,D M Miller</authors><venue>Spectral Techniques in VLSI CAD</venue><venType>CONFERENCE</venType><year>2001</year><publisher>Kluwer Academic Publisher</publisher><raw>M. Thornton, R. Drechsler, and D.M. Miller. Spectral Techniques in VLSI CAD. Kluwer Academic Publisher, 2001.</raw><paperid>10.1.1.1.1515</paperid></citation><citation id="28473"><clusterid>520</clusterid><authors>D Whitley,T Starkweather,D Fuquay</authors><title>Scheduling problems and traveling salesman: The genetic edge recombination operator</title><venue>In Int’l Conference on Genetic Algorithms</venue><venType>CONFERENCE</venType><year>1989</year><pages>133--140</pages><raw>D. Whitley, T. Starkweather, and D. Fuquay. Scheduling problems and traveling salesman: The genetic edge recombination operator. In Int’l Conference on Genetic Algorithms, pages 133–140, 1989.</raw><paperid>10.1.1.1.1515</paperid></citation></citations><fileInfo><crawldate>Nov 19, 2007</crawldate><repID>rep1</repID><conversionTrace>PDFLib TET</conversionTrace><urls><url>http://www.informatik.uni-bremen.de/agra/doc/work/evohot04.pdf</url></urls></fileInfo></document>