Running: /opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/m1/wissocq/Documents/M1S1/AEO/TP1/Enable190_isim_beh.exe -prj /home/m1/wissocq/Documents/M1S1/AEO/TP1/Enable190_beh.prj work.Enable190 
ISim M.81d (signature 0x9ca8bed6)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/m1/wissocq/Documents/M1S1/AEO/TP1/Enable190.vhf" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 85208 KB
Fuse CPU Usage: 120 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Compiling package vcomponents
Compiling architecture behavioral of entity cb16ce_hxilinx_enable190 [cb16ce_hxilinx_enable190_default]
Compiling architecture behavioral of entity cb4ce_hxilinx_enable190 [cb4ce_hxilinx_enable190_default]
Compiling architecture fd_v of entity fd [\FD('0')\]
Compiling architecture inv_v of entity inv [inv_default]
Compiling architecture nor2_v of entity nor2 [nor2_default]
Compiling architecture vcc_v of entity vcc [vcc_default]
Compiling architecture behavioral of entity enable190
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable /home/m1/wissocq/Documents/M1S1/AEO/TP1/Enable190_isim_beh.exe
Fuse Memory Usage: 648428 KB
Fuse CPU Usage: 130 ms
GCC CPU Usage: 220 ms
