$date
	Thu Jun 26 11:22:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_decoder3to8 $end
$scope module uut $end
$var wire 3 ! in [2:0] $end
$var reg 8 " out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 "
b0 !
$end
#10000
b10 "
b1 !
#20000
b100 "
b10 !
#30000
b1000 "
b11 !
#40000
b10000 "
b100 !
#50000
b100000 "
b101 !
#60000
b1000000 "
b110 !
#70000
b10000000 "
b111 !
#80000
