// Seed: 2851392840
module module_0;
  wire id_2;
  wire id_3;
  assign id_1 = -1'd0;
endmodule
module module_1 (
    input wand  id_0,
    input uwire id_1,
    input wire  id_2,
    input wand  id_3,
    input uwire id_4,
    input tri0  id_5
);
  assign id_7 = id_2;
  id_8(
      .id_0(id_7),
      .id_1(-1),
      .id_2(-1),
      .id_3(id_0 ^ id_4 + id_4 > id_5),
      .id_4(1),
      .id_5(),
      .id_6(""),
      .id_7(),
      .id_8(id_5),
      .id_9(1),
      .id_10(id_7),
      .id_11(id_5),
      .id_12(id_3 | -1),
      .id_13(1),
      .id_14(id_7 & !id_4),
      .id_15(),
      .id_16()
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
