
---------- Begin Simulation Statistics ----------
final_tick                               223439066000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102346                       # Simulator instruction rate (inst/s)
host_mem_usage                                1034800                       # Number of bytes of host memory used
host_op_rate                                   106662                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   977.08                       # Real time elapsed on the host
host_tick_rate                              228680079                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     104217524                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.223439                       # Number of seconds simulated
sim_ticks                                223439066000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.713828                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                29939691                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             30025616                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             506007                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          15166777                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35401175                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             106629                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          107432                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              803                       # Number of indirect misses.
system.cpu.branchPred.lookups                38069063                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  691801                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       107289                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     104217524                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.468781                       # CPI: cycles per instruction
system.cpu.discardedOps                      28792028                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          100976105                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          12732443                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         30302511                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions              13473                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        59527822                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.223775                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        446878132                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 934      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                77777462     74.63%     74.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                 316058      0.30%     74.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   31070      0.03%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    15      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                   41      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                   1896      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   3756      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                   3728      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  2850      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               12406465     11.90%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13673234     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                104217524                       # Class of committed instruction
system.cpu.tickCycles                       387350310                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   144                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8276591                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16585950                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9451879                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          663                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18905038                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            663                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              18921                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8275447                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1144                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38740                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38740                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18921                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251698                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16643611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16643611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    533318912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               533318912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8309359                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8309359    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8309359                       # Request fanout histogram
system.membus.reqLayer0.occupancy         53588232000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          308454000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 223439066000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1136953                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16617862                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1093976                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17293                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64500                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64500                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1094232                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42721                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8251706                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8251706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3282440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25075757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28358197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    140045312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    540776704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              680822016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8277252                       # Total snoops (count)
system.tol2bus.snoopTraffic                 529628608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17730411                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006120                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17729747    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    664      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17730411                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18888910000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4286685997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1641348499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 223439066000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              1092445                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                51347                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1143792                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1092445                       # number of overall hits
system.l2.overall_hits::.cpu.data               51347                       # number of overall hits
system.l2.overall_hits::total                 1143792                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1787                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              55874                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57661                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1787                       # number of overall misses
system.l2.overall_misses::.cpu.data             55874                       # number of overall misses
system.l2.overall_misses::total                 57661                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    149648000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4675812000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4825460000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    149648000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4675812000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4825460000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1094232                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           107221                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1201453                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1094232                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          107221                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1201453                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001633                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.521111                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.047993                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001633                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.521111                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.047993                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83742.585339                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83684.933959                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83686.720660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83742.585339                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83684.933959                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83686.720660                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8275447                       # number of writebacks
system.l2.writebacks::total                   8275447                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         55874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57661                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        55874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57661                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    131778000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4117072000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4248850000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    131778000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4117072000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4248850000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.521111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.047993                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.521111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.047993                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73742.585339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73684.933959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73686.720660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73742.585339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73684.933959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73686.720660                       # average overall mshr miss latency
system.l2.replacements                        8277252                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8342415                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8342415                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8342415                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8342415                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1093976                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1093976                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1093976                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1093976                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             25760                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25760                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38740                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38740                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3132084500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3132084500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         64500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.600620                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.600620                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80848.851316                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80848.851316                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2744684500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2744684500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.600620                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.600620                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70848.851316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70848.851316                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1092445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1092445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149648000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149648000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1094232                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1094232                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001633                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001633                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83742.585339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83742.585339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1787                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1787                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    131778000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    131778000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001633                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001633                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73742.585339                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73742.585339                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25587                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25587                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1543727500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1543727500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.401067                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.401067                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90097.321116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90097.321116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1372387500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1372387500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.401067                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.401067                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80097.321116                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80097.321116                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 156899345500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 156899345500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19014.189019                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19014.189019                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 223439066000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32627.276266                       # Cycle average of tags in use
system.l2.tags.total_refs                    10653337                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8310028                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.281986                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   20211.665989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       282.574192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     12133.036085                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.616811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.370271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995705                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30842                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 159550324                       # Number of tag accesses
system.l2.tags.data_accesses                159550324                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223439066000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         114368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3575936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3690304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       114368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        114368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    529628608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       529628608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           55874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8275447                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8275447                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            511853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          16004077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16515930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       511853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           511853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2370349185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2370349185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2370349185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           511853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         16004077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2386865115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8275447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     55874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002743026500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       284973                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       284973                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5119284                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8165369                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57661                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8275447                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57661                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8275447                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            517170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            517136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            516839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            517090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            517382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            517411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            517334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            517270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            517555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            517354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           517200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           517103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           517094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           517166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           517133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           517180                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    794115500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  288305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1875259250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13772.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32522.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    35890                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7724159                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57661                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8275447                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   56049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 282476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 345635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 476614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 561679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 462372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 690995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 524003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 585669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 394314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 615106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 379225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 452848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 407721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 504893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 389734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 363756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 329419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 318954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  28736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  24386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  23378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  14529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       573029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.698083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   813.822939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.431125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        36104      6.30%      6.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6747      1.18%      7.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5646      0.99%      8.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5882      1.03%      9.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5356      0.93%     10.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5181      0.90%     11.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2966      0.52%     11.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6396      1.12%     12.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       498751     87.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       573029                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       284973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       0.202286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.443893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        284972    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        284973                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       284973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      29.039302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     28.235720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.697404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2486      0.87%      0.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           982      0.34%      1.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            60      0.02%      1.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23         83057     29.15%     30.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25          3690      1.29%     31.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27         44815     15.73%     47.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29          9777      3.43%     50.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31          1038      0.36%     51.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33        123097     43.20%     94.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35           418      0.15%     94.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37           201      0.07%     94.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39          2290      0.80%     95.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41          1254      0.44%     95.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43           885      0.31%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45           784      0.28%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47           902      0.32%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49           705      0.25%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51           325      0.11%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53           165      0.06%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55           378      0.13%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57          2097      0.74%     98.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59           565      0.20%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61          1757      0.62%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63           232      0.08%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65           219      0.08%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67           959      0.34%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71           847      0.30%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73           776      0.27%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77           201      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        284973                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3690304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               529626688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3690304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            529628608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        16.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2370.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     16.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2370.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   18.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  223414260000                       # Total gap between requests
system.mem_ctrls.avgGap                      26810.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       114368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3575936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    529626688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 511853.195805965282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 16004076.923594014719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2370340592.096817970276                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        55874                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8275447                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58451750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1816807500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5664494666750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32709.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32516.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    684494.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2044124880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1086478140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           207124260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21599237700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17637709440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51345684360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      42562130400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       136482489180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        610.826440                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 109259447000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7460960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 106718659000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2047302180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1088166915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           204575280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21598439040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17637709440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      51476610510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42451876800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       136504680165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        610.925755                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 108964111000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7460960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 107013995000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 223439066000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    110751304                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        110751304                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    110751304                       # number of overall hits
system.cpu.icache.overall_hits::total       110751304                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1094233                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1094233                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1094233                       # number of overall misses
system.cpu.icache.overall_misses::total       1094233                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14356376000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14356376000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14356376000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14356376000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    111845537                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    111845537                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    111845537                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    111845537                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009783                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009783                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009783                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009783                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13120.035678                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13120.035678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13120.035678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13120.035678                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1093976                       # number of writebacks
system.cpu.icache.writebacks::total           1093976                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1094233                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1094233                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1094233                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1094233                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13262144000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13262144000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13262144000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13262144000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009783                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009783                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009783                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009783                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12120.036592                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12120.036592                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12120.036592                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12120.036592                       # average overall mshr miss latency
system.cpu.icache.replacements                1093976                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    110751304                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       110751304                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1094233                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1094233                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14356376000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14356376000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    111845537                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    111845537                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009783                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009783                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13120.035678                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13120.035678                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1094233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1094233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13262144000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13262144000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009783                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009783                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12120.036592                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12120.036592                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 223439066000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.567240                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           111845536                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1094232                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            102.213732                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.567240                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         224785306                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        224785306                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223439066000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223439066000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223439066000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     18214563                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18214563                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     18214580                       # number of overall hits
system.cpu.dcache.overall_hits::total        18214580                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8414136                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8414136                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8414139                       # number of overall misses
system.cpu.dcache.overall_misses::total       8414139                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 271892992500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 271892992500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 271892992500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 271892992500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     26628699                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26628699                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     26628719                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26628719                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.315980                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.315980                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.315980                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.315980                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32313.833827                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32313.833827                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32313.822306                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32313.822306                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8342415                       # number of writebacks
system.cpu.dcache.writebacks::total           8342415                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55213                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55213                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      8358923                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8358923                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8358926                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8358926                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 260451191500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 260451191500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 260451685500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 260451685500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.313907                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.313907                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.313906                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.313906                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31158.462819                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31158.462819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31158.510735                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31158.510735                       # average overall mshr miss latency
system.cpu.dcache.replacements                8357903                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12945771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12945771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        42800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         42800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1921596500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1921596500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12988571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12988571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003295                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003295                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44897.114486                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44897.114486                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           83                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42717                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42717                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1876464000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1876464000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43927.803919                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43927.803919                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5268785                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5268785                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       119630                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       119630                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6644528000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6644528000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55542.322160                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55542.322160                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55130                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55130                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        64500                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        64500                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3499565500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3499565500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011970                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011970                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54256.829457                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54256.829457                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       494000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       494000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 164666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 164666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 263326868000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 263326868000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31911.809267                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31911.809267                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 255075162000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 255075162000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30911.809267                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30911.809267                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 223439066000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.494482                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26574102                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8358927                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.179128                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            269500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.494482                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999506                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999506                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          691                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          114                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          61617557                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         61617557                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223439066000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 223439066000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223439066000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223439066000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
