<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="vespa_AXI_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="axi_bram_ctrl_funcs" />
            <top_module name="glbl" />
            <top_module name="vcomponents" />
            <top_module name="vespa_AXI_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="1,053.780 ns"></ZoomStartTime>
      <ZoomEndTime time="1,203.581 ns"></ZoomEndTime>
      <Cursor1Time time="1,068.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="185"></NameColumnWidth>
      <ValueColumnWidth column_width="66"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="17" />
   <wvobject type="logic" fp_name="/vespa_AXI_tb/dut/AXI4_Lite_Master_0/M_AXI_ACLK">
      <obj_property name="ElementShortName">M_AXI_ACLK</obj_property>
      <obj_property name="ObjectShortName">M_AXI_ACLK</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vespa_AXI_tb/r_Rst">
      <obj_property name="ElementShortName">r_Rst</obj_property>
      <obj_property name="ObjectShortName">r_Rst</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vespa_AXI_tb/dut/AXI4_Lite_Master_0/inst/CPU/DATAPATH/PC">
      <obj_property name="ElementShortName">PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vespa_AXI_tb/dut/AXI4_Lite_Master_0/inst/CPU/CONTROLUNIT/state">
      <obj_property name="ElementShortName">state[4:0]</obj_property>
      <obj_property name="ObjectShortName">state[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vespa_AXI_tb/dut/blk_mem_gen_0/inst/\native_mem_mapped_module.blk_mem_gen_v8_4_6_inst /memory">
      <obj_property name="ElementShortName">memory[0:1023][31:0]</obj_property>
      <obj_property name="ObjectShortName">memory[0:1023][31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vespa_AXI_tb/dut/AXI4_Lite_Master_0/inst/r_currentState">
      <obj_property name="ElementShortName">r_currentState[1:0]</obj_property>
      <obj_property name="ObjectShortName">r_currentState[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vespa_AXI_tb/dut/AXI4_Lite_Master_0/inst/wrReq">
      <obj_property name="ElementShortName">wrReq</obj_property>
      <obj_property name="ObjectShortName">wrReq</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vespa_AXI_tb/dut/AXI4_Lite_Master_0/M_AXI_AWADDR">
      <obj_property name="ElementShortName">M_AXI_AWADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">M_AXI_AWADDR[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vespa_AXI_tb/dut/AXI4_Lite_Master_0/M_AXI_WDATA">
      <obj_property name="ElementShortName">M_AXI_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">M_AXI_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vespa_AXI_tb/dut/AXI4_Lite_Master_0/M_AXI_AWVALID">
      <obj_property name="ElementShortName">M_AXI_AWVALID</obj_property>
      <obj_property name="ObjectShortName">M_AXI_AWVALID</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vespa_AXI_tb/dut/AXI4_Lite_Master_0/M_AXI_WVALID">
      <obj_property name="ElementShortName">M_AXI_WVALID</obj_property>
      <obj_property name="ObjectShortName">M_AXI_WVALID</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vespa_AXI_tb/dut/AXI4_Lite_Master_0/inst/CPU/rdReq">
      <obj_property name="ElementShortName">rdReq</obj_property>
      <obj_property name="ObjectShortName">rdReq</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vespa_AXI_tb/dut/AXI4_Lite_Master_0/M_AXI_ARADDR">
      <obj_property name="ElementShortName">M_AXI_ARADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">M_AXI_ARADDR[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vespa_AXI_tb/dut/AXI4_Lite_Master_0/M_AXI_RDATA">
      <obj_property name="ElementShortName">M_AXI_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">M_AXI_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vespa_AXI_tb/dut/AXI4_Lite_Master_0/M_AXI_RREADY">
      <obj_property name="ElementShortName">M_AXI_RREADY</obj_property>
      <obj_property name="ObjectShortName">M_AXI_RREADY</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vespa_AXI_tb/dut/AXI4_Lite_Master_0/M_AXI_ARVALID">
      <obj_property name="ElementShortName">M_AXI_ARVALID</obj_property>
      <obj_property name="ObjectShortName">M_AXI_ARVALID</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vespa_AXI_tb/dut/AXI4_Lite_Master_0/M_AXI_RVALID">
      <obj_property name="ElementShortName">M_AXI_RVALID</obj_property>
      <obj_property name="ObjectShortName">M_AXI_RVALID</obj_property>
   </wvobject>
</wave_config>
