# 1 "../bouffalo_drivers/soc/bl808/std/include/hardware/sf_ctrl_reg.h"
# 1 "<built-in>" 1
# 1 "<built-in>" 3
#define __llvm__ 1
#define __clang__ 1
#define __clang_major__ 16
#define __clang_minor__ 0
#define __clang_patchlevel__ 6
#define __clang_version__ "16.0.6 (https://github.com/ziglang/zig-bootstrap 1dda86241204c4649f668d46b6a37feed707c7b4)"
#define __GNUC__ 4
#define __GNUC_MINOR__ 2
#define __GNUC_PATCHLEVEL__ 1
#define __GXX_ABI_VERSION 1002
#define __ATOMIC_RELAXED 0
#define __ATOMIC_CONSUME 1
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_SEQ_CST 5
#define __OPENCL_MEMORY_SCOPE_WORK_ITEM 0
#define __OPENCL_MEMORY_SCOPE_WORK_GROUP 1
#define __OPENCL_MEMORY_SCOPE_DEVICE 2
#define __OPENCL_MEMORY_SCOPE_ALL_SVM_DEVICES 3
#define __OPENCL_MEMORY_SCOPE_SUB_GROUP 4
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __VERSION__ "Clang 16.0.6 (https://github.com/ziglang/zig-bootstrap 1dda86241204c4649f668d46b6a37feed707c7b4)"
#define __OBJC_BOOL_IS_BOOL 0
#define __CONSTANT_CFSTRINGS__ 1
#define __SEH__ 1
#define __clang_literal_encoding__ "UTF-8"
#define __clang_wide_literal_encoding__ "UTF-16"
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __LITTLE_ENDIAN__ 1
#define __CHAR_BIT__ 8
#define __BOOL_WIDTH__ 8
#define __SHRT_WIDTH__ 16
#define __INT_WIDTH__ 32
#define __LONG_WIDTH__ 32
#define __LLONG_WIDTH__ 64
#define __BITINT_MAXWIDTH__ 8388608
#define __SCHAR_MAX__ 127
#define __SHRT_MAX__ 32767
#define __INT_MAX__ 2147483647
#define __LONG_MAX__ 2147483647L
#define __LONG_LONG_MAX__ 9223372036854775807LL
#define __WCHAR_MAX__ 65535
#define __WCHAR_WIDTH__ 16
#define __WINT_MAX__ 65535
#define __WINT_WIDTH__ 16
#define __INTMAX_MAX__ 9223372036854775807LL
#define __INTMAX_WIDTH__ 64
#define __SIZE_MAX__ 18446744073709551615ULL
#define __SIZE_WIDTH__ 64
#define __UINTMAX_MAX__ 18446744073709551615ULL
#define __UINTMAX_WIDTH__ 64
#define __PTRDIFF_MAX__ 9223372036854775807LL
#define __PTRDIFF_WIDTH__ 64
#define __INTPTR_MAX__ 9223372036854775807LL
#define __INTPTR_WIDTH__ 64
#define __UINTPTR_MAX__ 18446744073709551615ULL
#define __UINTPTR_WIDTH__ 64
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_DOUBLE__ 16
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_POINTER__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_PTRDIFF_T__ 8
#define __SIZEOF_SIZE_T__ 8
#define __SIZEOF_WCHAR_T__ 2
#define __SIZEOF_WINT_T__ 2
#define __SIZEOF_INT128__ 16
#define __INTMAX_TYPE__ long long int
#define __INTMAX_FMTd__ "lld"
#define __INTMAX_FMTi__ "lli"
#define __INTMAX_C_SUFFIX__ LL
#define __UINTMAX_TYPE__ long long unsigned int
#define __UINTMAX_FMTo__ "llo"
#define __UINTMAX_FMTu__ "llu"
#define __UINTMAX_FMTx__ "llx"
#define __UINTMAX_FMTX__ "llX"
#define __UINTMAX_C_SUFFIX__ ULL
#define __PTRDIFF_TYPE__ long long int
#define __PTRDIFF_FMTd__ "lld"
#define __PTRDIFF_FMTi__ "lli"
#define __INTPTR_TYPE__ long long int
#define __INTPTR_FMTd__ "lld"
#define __INTPTR_FMTi__ "lli"
#define __SIZE_TYPE__ long long unsigned int
#define __SIZE_FMTo__ "llo"
#define __SIZE_FMTu__ "llu"
#define __SIZE_FMTx__ "llx"
#define __SIZE_FMTX__ "llX"
#define __WCHAR_TYPE__ unsigned short
#define __WINT_TYPE__ unsigned short
#define __SIG_ATOMIC_MAX__ 2147483647
#define __SIG_ATOMIC_WIDTH__ 32
#define __CHAR16_TYPE__ unsigned short
#define __CHAR32_TYPE__ unsigned int
#define __UINTPTR_TYPE__ long long unsigned int
#define __UINTPTR_FMTo__ "llo"
#define __UINTPTR_FMTu__ "llu"
#define __UINTPTR_FMTx__ "llx"
#define __UINTPTR_FMTX__ "llX"
#define __FLT16_DENORM_MIN__ 5.9604644775390625e-8F16
#define __FLT16_HAS_DENORM__ 1
#define __FLT16_DIG__ 3
#define __FLT16_DECIMAL_DIG__ 5
#define __FLT16_EPSILON__ 9.765625e-4F16
#define __FLT16_HAS_INFINITY__ 1
#define __FLT16_HAS_QUIET_NAN__ 1
#define __FLT16_MANT_DIG__ 11
#define __FLT16_MAX_10_EXP__ 4
#define __FLT16_MAX_EXP__ 16
#define __FLT16_MAX__ 6.5504e+4F16
#define __FLT16_MIN_10_EXP__ (-4)
#define __FLT16_MIN_EXP__ (-13)
#define __FLT16_MIN__ 6.103515625e-5F16
#define __FLT_DENORM_MIN__ 1.40129846e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_DIG__ 6
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_EPSILON__ 1.19209290e-7F
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __FLT_MANT_DIG__ 24
#define __FLT_MAX_10_EXP__ 38
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX__ 3.40282347e+38F
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN__ 1.17549435e-38F
#define __DBL_DENORM_MIN__ 4.9406564584124654e-324
#define __DBL_HAS_DENORM__ 1
#define __DBL_DIG__ 15
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_EPSILON__ 2.2204460492503131e-16
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __DBL_MANT_DIG__ 53
#define __DBL_MAX_10_EXP__ 308
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX__ 1.7976931348623157e+308
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN__ 2.2250738585072014e-308
#define __LDBL_DENORM_MIN__ 3.64519953188247460253e-4951L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_DIG__ 18
#define __LDBL_DECIMAL_DIG__ 21
#define __LDBL_EPSILON__ 1.08420217248550443401e-19L
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 64
#define __LDBL_MAX_10_EXP__ 4932
#define __LDBL_MAX_EXP__ 16384
#define __LDBL_MAX__ 1.18973149535723176502e+4932L
#define __LDBL_MIN_10_EXP__ (-4931)
#define __LDBL_MIN_EXP__ (-16381)
#define __LDBL_MIN__ 3.36210314311209350626e-4932L
#define __POINTER_WIDTH__ 64
#define __BIGGEST_ALIGNMENT__ 16
#define __WCHAR_UNSIGNED__ 1
#define __WINT_UNSIGNED__ 1
#define __INT8_TYPE__ signed char
#define __INT8_FMTd__ "hhd"
#define __INT8_FMTi__ "hhi"
#define __INT8_C_SUFFIX__ 
#define __INT16_TYPE__ short
#define __INT16_FMTd__ "hd"
#define __INT16_FMTi__ "hi"
#define __INT16_C_SUFFIX__ 
#define __INT32_TYPE__ int
#define __INT32_FMTd__ "d"
#define __INT32_FMTi__ "i"
#define __INT32_C_SUFFIX__ 
#define __INT64_TYPE__ long long int
#define __INT64_FMTd__ "lld"
#define __INT64_FMTi__ "lli"
#define __INT64_C_SUFFIX__ LL
#define __UINT8_TYPE__ unsigned char
#define __UINT8_FMTo__ "hho"
#define __UINT8_FMTu__ "hhu"
#define __UINT8_FMTx__ "hhx"
#define __UINT8_FMTX__ "hhX"
#define __UINT8_C_SUFFIX__ 
#define __UINT8_MAX__ 255
#define __INT8_MAX__ 127
#define __UINT16_TYPE__ unsigned short
#define __UINT16_FMTo__ "ho"
#define __UINT16_FMTu__ "hu"
#define __UINT16_FMTx__ "hx"
#define __UINT16_FMTX__ "hX"
#define __UINT16_C_SUFFIX__ 
#define __UINT16_MAX__ 65535
#define __INT16_MAX__ 32767
#define __UINT32_TYPE__ unsigned int
#define __UINT32_FMTo__ "o"
#define __UINT32_FMTu__ "u"
#define __UINT32_FMTx__ "x"
#define __UINT32_FMTX__ "X"
#define __UINT32_C_SUFFIX__ U
#define __UINT32_MAX__ 4294967295U
#define __INT32_MAX__ 2147483647
#define __UINT64_TYPE__ long long unsigned int
#define __UINT64_FMTo__ "llo"
#define __UINT64_FMTu__ "llu"
#define __UINT64_FMTx__ "llx"
#define __UINT64_FMTX__ "llX"
#define __UINT64_C_SUFFIX__ ULL
#define __UINT64_MAX__ 18446744073709551615ULL
#define __INT64_MAX__ 9223372036854775807LL
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST8_MAX__ 127
#define __INT_LEAST8_WIDTH__ 8
#define __INT_LEAST8_FMTd__ "hhd"
#define __INT_LEAST8_FMTi__ "hhi"
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST8_MAX__ 255
#define __UINT_LEAST8_FMTo__ "hho"
#define __UINT_LEAST8_FMTu__ "hhu"
#define __UINT_LEAST8_FMTx__ "hhx"
#define __UINT_LEAST8_FMTX__ "hhX"
#define __INT_LEAST16_TYPE__ short
#define __INT_LEAST16_MAX__ 32767
#define __INT_LEAST16_WIDTH__ 16
#define __INT_LEAST16_FMTd__ "hd"
#define __INT_LEAST16_FMTi__ "hi"
#define __UINT_LEAST16_TYPE__ unsigned short
#define __UINT_LEAST16_MAX__ 65535
#define __UINT_LEAST16_FMTo__ "ho"
#define __UINT_LEAST16_FMTu__ "hu"
#define __UINT_LEAST16_FMTx__ "hx"
#define __UINT_LEAST16_FMTX__ "hX"
#define __INT_LEAST32_TYPE__ int
#define __INT_LEAST32_MAX__ 2147483647
#define __INT_LEAST32_WIDTH__ 32
#define __INT_LEAST32_FMTd__ "d"
#define __INT_LEAST32_FMTi__ "i"
#define __UINT_LEAST32_TYPE__ unsigned int
#define __UINT_LEAST32_MAX__ 4294967295U
#define __UINT_LEAST32_FMTo__ "o"
#define __UINT_LEAST32_FMTu__ "u"
#define __UINT_LEAST32_FMTx__ "x"
#define __UINT_LEAST32_FMTX__ "X"
#define __INT_LEAST64_TYPE__ long long int
#define __INT_LEAST64_MAX__ 9223372036854775807LL
#define __INT_LEAST64_WIDTH__ 64
#define __INT_LEAST64_FMTd__ "lld"
#define __INT_LEAST64_FMTi__ "lli"
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __UINT_LEAST64_MAX__ 18446744073709551615ULL
#define __UINT_LEAST64_FMTo__ "llo"
#define __UINT_LEAST64_FMTu__ "llu"
#define __UINT_LEAST64_FMTx__ "llx"
#define __UINT_LEAST64_FMTX__ "llX"
#define __INT_FAST8_TYPE__ signed char
#define __INT_FAST8_MAX__ 127
#define __INT_FAST8_WIDTH__ 8
#define __INT_FAST8_FMTd__ "hhd"
#define __INT_FAST8_FMTi__ "hhi"
#define __UINT_FAST8_TYPE__ unsigned char
#define __UINT_FAST8_MAX__ 255
#define __UINT_FAST8_FMTo__ "hho"
#define __UINT_FAST8_FMTu__ "hhu"
#define __UINT_FAST8_FMTx__ "hhx"
#define __UINT_FAST8_FMTX__ "hhX"
#define __INT_FAST16_TYPE__ short
#define __INT_FAST16_MAX__ 32767
#define __INT_FAST16_WIDTH__ 16
#define __INT_FAST16_FMTd__ "hd"
#define __INT_FAST16_FMTi__ "hi"
#define __UINT_FAST16_TYPE__ unsigned short
#define __UINT_FAST16_MAX__ 65535
#define __UINT_FAST16_FMTo__ "ho"
#define __UINT_FAST16_FMTu__ "hu"
#define __UINT_FAST16_FMTx__ "hx"
#define __UINT_FAST16_FMTX__ "hX"
#define __INT_FAST32_TYPE__ int
#define __INT_FAST32_MAX__ 2147483647
#define __INT_FAST32_WIDTH__ 32
#define __INT_FAST32_FMTd__ "d"
#define __INT_FAST32_FMTi__ "i"
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST32_MAX__ 4294967295U
#define __UINT_FAST32_FMTo__ "o"
#define __UINT_FAST32_FMTu__ "u"
#define __UINT_FAST32_FMTx__ "x"
#define __UINT_FAST32_FMTX__ "X"
#define __INT_FAST64_TYPE__ long long int
#define __INT_FAST64_MAX__ 9223372036854775807LL
#define __INT_FAST64_WIDTH__ 64
#define __INT_FAST64_FMTd__ "lld"
#define __INT_FAST64_FMTi__ "lli"
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __UINT_FAST64_MAX__ 18446744073709551615ULL
#define __UINT_FAST64_FMTo__ "llo"
#define __UINT_FAST64_FMTu__ "llu"
#define __UINT_FAST64_FMTx__ "llx"
#define __UINT_FAST64_FMTX__ "llX"
#define __USER_LABEL_PREFIX__ 
#define __FINITE_MATH_ONLY__ 0
#define __GNUC_STDC_INLINE__ 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __CLANG_ATOMIC_BOOL_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __CLANG_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __CLANG_ATOMIC_SHORT_LOCK_FREE 2
#define __CLANG_ATOMIC_INT_LOCK_FREE 2
#define __CLANG_ATOMIC_LONG_LOCK_FREE 2
#define __CLANG_ATOMIC_LLONG_LOCK_FREE 2
#define __CLANG_ATOMIC_POINTER_LOCK_FREE 2
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
#define __GCC_ATOMIC_INT_LOCK_FREE 2
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
#define __GCC_ATOMIC_LLONG_LOCK_FREE 2
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
#define __NO_INLINE__ 1
#define __PIC__ 2
#define __pic__ 2
#define __FLT_RADIX__ 2
#define __DECIMAL_DIG__ __LDBL_DECIMAL_DIG__
#define __SSP_STRONG__ 2
#define __GCC_ASM_FLAG_OUTPUTS__ 1
#define __code_model_small__ 1
#define __amd64__ 1
#define __amd64 1
#define __x86_64 1
#define __x86_64__ 1
#define __SEG_GS 1
#define __SEG_FS 1
#define __seg_gs __attribute__((address_space(256)))
#define __seg_fs __attribute__((address_space(257)))
#define __znver3 1
#define __znver3__ 1
#define __tune_znver3__ 1
#define __REGISTER_PREFIX__ 
#define __NO_MATH_INLINES 1
#define __AES__ 1
#define __VAES__ 1
#define __PCLMUL__ 1
#define __VPCLMULQDQ__ 1
#define __LAHF_SAHF__ 1
#define __LZCNT__ 1
#define __RDRND__ 1
#define __FSGSBASE__ 1
#define __BMI__ 1
#define __BMI2__ 1
#define __POPCNT__ 1
#define __PRFCHW__ 1
#define __RDSEED__ 1
#define __ADX__ 1
#define __MOVBE__ 1
#define __SSE4A__ 1
#define __FMA__ 1
#define __F16C__ 1
#define __SHA__ 1
#define __FXSR__ 1
#define __XSAVE__ 1
#define __XSAVEOPT__ 1
#define __XSAVEC__ 1
#define __XSAVES__ 1
#define __CLFLUSHOPT__ 1
#define __CLWB__ 1
#define __SHSTK__ 1
#define __CLZERO__ 1
#define __RDPID__ 1
#define __RDPRU__ 1
#define __CRC32__ 1
#define __AVX2__ 1
#define __AVX__ 1
#define __SSE4_2__ 1
#define __SSE4_1__ 1
#define __SSSE3__ 1
#define __SSE3__ 1
#define __SSE2__ 1
#define __SSE2_MATH__ 1
#define __SSE__ 1
#define __SSE_MATH__ 1
#define __MMX__ 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_8 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_16 1
#define __SIZEOF_FLOAT128__ 16
#define _WIN32 1
#define _WIN64 1
#define WIN32 1
#define __WIN32 1
#define __WIN32__ 1
#define WINNT 1
#define __WINNT 1
#define __WINNT__ 1
#define WIN64 1
#define __WIN64 1
#define __WIN64__ 1
#define __MINGW64__ 1
#define __MSVCRT__ 1
#define __MINGW32__ 1
#define __declspec(a) __attribute__((a))
#define _cdecl __attribute__((__cdecl__))
#define __cdecl __attribute__((__cdecl__))
#define _stdcall __attribute__((__stdcall__))
#define __stdcall __attribute__((__stdcall__))
#define _fastcall __attribute__((__fastcall__))
#define __fastcall __attribute__((__fastcall__))
#define _thiscall __attribute__((__thiscall__))
#define __thiscall __attribute__((__thiscall__))
#define _pascal __attribute__((__pascal__))
#define __pascal __attribute__((__pascal__))
#define __STDC__ 1
#define __STDC_HOSTED__ 1
#define __STDC_VERSION__ 201710L
#define __STDC_UTF_16__ 1
#define __STDC_UTF_32__ 1
# 1 "<command line>" 1
#define _DEBUG 1
#define BL808 1
#define ARCH_RISCV 1
#define CPU_M0 1
# 1 "<built-in>" 2
# 1 "../bouffalo_drivers/soc/bl808/std/include/hardware/sf_ctrl_reg.h" 2
/**
  ******************************************************************************
  * @file    sf_ctrl_reg.h
  * @version V1.0
  * @date    2021-07-13
  * @brief   This file is the description of.IP register
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2020 Bouffalo Lab</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of Bouffalo Lab nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */

#define __SF_CTRL_REG_H__ 

# 1 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h" 1

#define __BL808_H__ 

/** @addtogroup Configuration_section_for_RISCV
  * @{
  */

/**
  * @brief Configuration of the Processor and Core Peripherals
   */

#define CORE_ID_ADDRESS (0xF0000000)
#define CORE_ID_M0 (0xE9070000)
#define CORE_ID_D0 (0xDEAD5500)
#define CORE_ID_LP (0xDEADE902)

#define CORE_M0_JTAG_TCK_PIN (GLB_GPIO_PIN_27)
#define CORE_M0_JTAG_TMS_PIN (GLB_GPIO_PIN_28)
#define CORE_M0_JTAG_TCK_FUNC (GPIO_FUN_M_CJTAG)
#define CORE_M0_JTAG_TMS_FUNC (GPIO_FUN_M_CJTAG)

#define IPC_SYNC_ADDR1 0x40000000
#define IPC_SYNC_ADDR2 0x40000004
#define IPC_SYNC_FLAG 0x12345678

/**
  * @}
  */

/** @addtogroup Peripheral_interrupt_number_definition
  * @{
  */
# 42 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
#define IRQ_NUM_BASE 16


/**
 * @brief BL808 Interrupt Number Definition, according to the selected device
 *        in @ref Library_configuration_section
 */
typedef enum {
# 63 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
    SSOFT_IRQn = 1, /*!< 1 RISCV supervisor software Interrupt                             */
    MSOFT_IRQn = 3, /*!< 3 RISCV machine software Interrupt                                */
    STIME_IRQn = 5, /*!< 5 RISCV supervisor time Interrupt                                 */
    MTIME_IRQn = 7, /*!< 7 RISCV machine time Interrupt                                    */
    SEXT_IRQn = 9, /*!< 9 RISCV S-mode external  Interrupt                                */
    MEXT_IRQn = 11, /*!< 11 RISCV M-mode external  Interrupt                               */
    CLIC_SOFT_PEND_IRQn = 12, /*!< 12 RISCV CLIC software pending  Interrupt                         */
# 78 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
    /******  BL808 specific Interrupt Numbers **********************************************************************/
    BMX_MCU_BUS_ERR_IRQn = 16 + 0, /*!< bmx mcu bus_err_int Interrupt                                     */
    BMX_MCU_TO_IRQn = 16 + 1, /*!< bmx_timeout_int|mcu_timeout_int Interrupt                         */
    M0_RESERVED2_IRQn = 16 + 2, /*!< reserved Interrupt                                                */
    IPC_M0_IRQn = 16 + 3, /*!< ipc0_m0_irq Interrupt                                             */
    AUDIO_IRQn = 16 + 4, /*!< Audio Interrupt                                                   */
    RF_TOP_INT0_IRQn = 16 + 5, /*!< RF_TOP_INT0 Interrupt                                             */
    RF_TOP_INT1_IRQn = 16 + 6, /*!< RF_TOP_INT1 Interrupt                                             */
    LZ4D_IRQn = 16 + 7, /*!< LZ4 decompressor Interrupt                                        */
    GAUGE_ITF_IRQn = 16 + 8, /*!< gauge_itf_int Interrupt                                           */
    SEC_ENG_ID1_SHA_AES_TRNG_PKA_GMAC_IRQn = 16 + 9, /*!< sec_eng_id1 Interrupt                                             */
    SEC_ENG_ID0_SHA_AES_TRNG_PKA_GMAC_IRQn = 16 + 10, /*!< sec_eng_id0 Interrupt                                             */
    SEC_ENG_ID1_CDET_IRQn = 16 + 11, /*!< sec_eng_id1_cdet  Interrupt                                       */
    SEC_ENG_ID0_CDET_IRQn = 16 + 12, /*!< sec_eng_id0_cdet Interrupt                                        */
    SF_CTRL_ID1_IRQn = 16 + 13, /*!< sf_ctrl_id1 Interrupt                                             */
    SF_CTRL_ID0_IRQn = 16 + 14, /*!< sf_ctrl_id0 Interrupt                                             */
    DMA0_ALL_IRQn = 16 + 15, /*!< DMA0_INTR_ALL Interrupt                                           */
    DMA1_ALL_IRQn = 16 + 16, /*!< DMA1_INTR_ALL Interrupt                                           */
    SDH_IRQn = 16 + 17, /*!< sdh Interrupt                                                     */
    MM_ALL_IRQn = 16 + 18, /*!< MM System All Interrupt                                           */
    IRTX_IRQn = 16 + 19, /*!< IR TX Interrupt                                                   */
    IRRX_IRQn = 16 + 20, /*!< IR RX Interrupt                                                   */
    USB_IRQn = 16 + 21, /*!< USB  Interrupt                                                    */
    AUPDM_TOUCH_IRQn = 16 + 22, /*!< aupdm_touch_int Interrupt                                         */
    M0_RESERVED23_IRQn = 16 + 23, /*!< reserved Interrupt                                                */
    EMAC_IRQn = 16 + 24, /*!< EMAC  Interrupt                                                   */
    GPADC_DMA_IRQn = 16 + 25, /*!< GPADC_DMA Interrupt                                               */
    EFUSE_IRQn = 16 + 26, /*!< Efuse Interrupt                                                   */
    SPI0_IRQn = 16 + 27, /*!< SPI0  Interrupt                                                   */
    UART0_IRQn = 16 + 28, /*!< UART0 Interrupt                                                   */
    UART1_IRQn = 16 + 29, /*!< UART1 Interrupt                                                   */
    UART2_IRQn = 16 + 30, /*!< UART2 Interrupt                                                   */
    GPIO_DMA_IRQn = 16 + 31, /*!< GPIO DMA Interrupt                                                */
    I2C0_IRQn = 16 + 32, /*!< I2C0  Interrupt                                                   */
    PWM_IRQn = 16 + 33, /*!< PWM Interrupt                                                     */
    IPC_RSVD_IRQn = 16 + 34, /*!< ipc reserved Interrupt                                            */
    IPC_LP_IRQn = 16 + 35, /*!< ipc lp_irq Interrupt                                              */
    TIMER0_CH0_IRQn = 16 + 36, /*!< Timer0 Channel 0 Interrupt                                        */
    TIMER0_CH1_IRQn = 16 + 37, /*!< Timer0 Channel 1 Interrupt                                        */
    TIMER0_WDT_IRQn = 16 + 38, /*!< Timer0 Watch Dog Interrupt                                        */
    I2C1_IRQn = 16 + 39, /*!< I2C1  Interrupt                                                   */
    I2S_IRQn = 16 + 40, /*!< I2S  Interrupt                                                    */
    ANA_OCP_OUT_TO_CPU_0_IRQn = 16 + 41, /*!< ana_ocp_out_to_cpu_irq0 Interrupt                                 */
    ANA_OCP_OUT_TO_CPU_1_IRQn = 16 + 42, /*!< ana_ocp_out_to_cpu_irq1 Interrupt                                 */
    ANA_OCP_OUT_TO_CPU_2_IRQn = 16 + 43, /*!< ana_ocp_out_to_cpu_irq2 Interrupt                                 */
    GPIO_INT0_IRQn = 16 + 44, /*!< GPIO Interrupt                                                    */
    DM_IRQn = 16 + 45, /*!< DM Interrupt                                                      */
    BT_IRQn = 16 + 46, /*!< BT Interrupt                                                      */
    M154_REQ_ACK_IRQn = 16 + 47, /*!< M154 req enh ack Interrupt                                        */
    M154_INT_IRQn = 16 + 48, /*!< M154 Interrupt                                                    */
    M154_AES_IRQn = 16 + 49, /*!< m154 aes Interrupt                                                */
    PDS_WAKEUP_IRQn = 16 + 50, /*!< PDS Wakeup Interrupt                                              */
    HBN_OUT0_IRQn = 16 + 51, /*!< Hibernate out 0 Interrupt                                         */
    HBN_OUT1_IRQn = 16 + 52, /*!< Hibernate out 1 Interrupt                                         */
    BOR_IRQn = 16 + 53, /*!< BOR Interrupt                                                     */
    WIFI_IRQn = 16 + 54, /*!< WIFI To CPU Interrupt                                             */
    BZ_PHY_INT_IRQn = 16 + 55, /*!< BZ phy Interrupt                                                  */
    BLE_IRQn = 16 + 56, /*!< BLE Interrupt                                                     */
    MAC_TXRX_TIMER_IRQn = 16 + 57, /*!< MAC Tx Rx Timer Interrupt                                         */
    MAC_TXRX_MISC_IRQn = 16 + 58, /*!< MAC Tx Rx Misc Interrupt                                          */
    MAC_RX_TRG_IRQn = 16 + 59, /*!< MAC Rx Trigger Interrupt                                          */
    MAC_TX_TRG_IRQn = 16 + 60, /*!< MAC tx Trigger Interrupt                                          */
    MAC_GEN_IRQn = 16 + 61, /*!< MAC Gen Interrupt                                                 */
    MAC_PORT_TRG_IRQn = 16 + 62, /*!< MAC Prot Trigger Interrupt                                        */
    WIFI_IPC_PUBLIC_IRQn = 16 + 63, /*!< WIFI Ipc Interrupt                                                */
    IRQn_LAST,
# 217 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
} IRQn_Type;

/* Add following macro definition in order to pass the compilation */

#define BMX_DSP_BUS_ERR_IRQn (IRQn_LAST)
#define D0_RESERVED1_IRQn (IRQn_LAST)
#define D0_RESERVED2_IRQn (IRQn_LAST)
#define UART3_IRQn (IRQn_LAST)
#define I2C2_IRQn (IRQn_LAST)
#define I2C3_IRQn (IRQn_LAST)
#define SPI1_IRQn (IRQn_LAST)
#define D0_RESERVED4_IRQn (IRQn_LAST)
#define D0_RESERVED5_IRQn (IRQn_LAST)
#define SEOF_INT0_IRQn (IRQn_LAST)
#define SEOF_INT1_IRQn (IRQn_LAST)
#define SEOF_INT2_IRQn (IRQn_LAST)
#define DVP2BUS_INT0_IRQn (IRQn_LAST)
#define DVP2BUS_INT1_IRQn (IRQn_LAST)
#define DVP2BUS_INT2_IRQn (IRQn_LAST)
#define DVP2BUS_INT3_IRQn (IRQn_LAST)
#define H264_BS_IRQn (IRQn_LAST)
#define H264_FRAME_IRQn (IRQn_LAST)
#define H264_SEQ_DONE_IRQn (IRQn_LAST)
#define MJPEG_IRQn (IRQn_LAST)
#define H264_S_BS_IRQn (IRQn_LAST)
#define H264_S_FRAME_IRQn (IRQn_LAST)
#define H264_S_SEQ_DONE_IRQn (IRQn_LAST)
#define DMA2_INT0_IRQn (IRQn_LAST)
#define DMA2_INT1_IRQn (IRQn_LAST)
#define DMA2_INT2_IRQn (IRQn_LAST)
#define DMA2_INT3_IRQn (IRQn_LAST)
#define DMA2_INT4_IRQn (IRQn_LAST)
#define DMA2_INT5_IRQn (IRQn_LAST)
#define DMA2_INT6_IRQn (IRQn_LAST)
#define DMA2_INT7_IRQn (IRQn_LAST)
#define SDH_MMC1_IRQn (IRQn_LAST)
#define SDH_MMC3_IRQn (IRQn_LAST)
#define SDH2PMU_WAKEUP1_IRQn (IRQn_LAST)
#define SDH2PMU_WAKEUP3_IRQn (IRQn_LAST)
#define EMAC2_IRQn (IRQn_LAST)
#define MIPI_CSI_IRQn (IRQn_LAST)
#define IPC_D0_IRQn (IRQn_LAST)
#define APU_IRQn (IRQn_LAST)
#define MJDEC_IRQn (IRQn_LAST)
#define DVP2BUS_INT4_IRQn (IRQn_LAST)
#define DVP2BUS_INT5_IRQn (IRQn_LAST)
#define DVP2BUS_INT6_IRQn (IRQn_LAST)
#define DVP2BUS_INT7_IRQn (IRQn_LAST)
#define DMA2D_INT0_IRQn (IRQn_LAST)
#define DMA2D_INT1_IRQn (IRQn_LAST)
#define DISPLAY_IRQn (IRQn_LAST)
#define SEOF_INT3_IRQn (IRQn_LAST)
#define RESERVED1_IRQn (IRQn_LAST)
#define RESERVED2_IRQn (IRQn_LAST)
#define OSD_IRQn (IRQn_LAST)
#define DBI_IRQn (IRQn_LAST)
#define D0_RESERVED6_IRQn (IRQn_LAST)
#define OSDA_BUS_DRAIN_IRQn (IRQn_LAST)
#define OSDB_BUS_DRAIN_IRQn (IRQn_LAST)
#define OSD_PB_IRQn (IRQn_LAST)
#define D0_RESERVED7_IRQn (IRQn_LAST)
#define MIPI_DSI_IRQn (IRQn_LAST)
#define D0_RESERVED8_IRQn (IRQn_LAST)
#define TIMER1_CH0_IRQn (IRQn_LAST)
#define TIMER1_CH1_IRQn (IRQn_LAST)
#define TIMER1_WDT_IRQn (IRQn_LAST)
#define WL_ALL_IRQn (IRQn_LAST)
#define PDS_IRQn (IRQn_LAST)
# 352 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
/**
 * @brief BL808 Memory Map Definitions
 */
#define BL808_OCRAM_BASE (0x22020000)
#define BL808_OCRAM_END (0x22020000 + 64 * 1024)
#define BL808_OCRAM_CACHEABLE_BASE (0x62020000)
#define BL808_OCRAM_CACHEABLE_END (0x62020000 + 64 * 1024)

#define BL808_WRAM_BASE (0x22030000)
#define BL808_WRAM_END (0x22030000 + 160 * 1024)
#define BL808_WRAM_CACHEABLE_BASE (0x62030000)
#define BL808_WRAM_CACHEABLE_END (0x62030000 + 160 * 1024)

#define BL808_MCU_ALLRAM_BASE (0x22020000)
#define BL808_MCU_ALLRAM_END (0x22020000 + 64 * 1024 + 160 * 1024)
#define BL808_MCU_ALLRAM_CACHEABLE_BASE (0x62020000)
#define BL808_MCU_ALLRAM_CACHEABLE_END (0x62020000 + 64 * 1024 + 160 * 1024)

#define BL808_DRAM_BASE (0x3EF80000)
#define BL808_DRAM_END (0x3EF80000 + 512 * 1024)
#define BL808_DRAM_CACHEABLE_BASE (0x7EF80000)
#define BL808_DRAM_CACHEABLE_END (0x7EF80000 + 512 * 1024)

#define BL808_VRAM_BASE (0x3F000000)
#define BL808_VRAM_END (0x3F000000 + 32 * 1024)
#define BL808_VRAM_CACHEABLE_BASE (0x7F000000)
#define BL808_VRAM_CACHEABLE_END (0x7F000000 + 32 * 1024)

#define BL808_MM_ALLRAM_BASE (0x3EF80000)
#define BL808_MM_ALLRAM_END (0x3EF80000 + 512 * 1024 + 32 * 1024)
#define BL808_MM_ALLRAM_CACHEABLE_BASE (0x7EF80000)
#define BL808_MM_ALLRAM_CACHEABLE_END (0x7EF80000 + 512 * 1024 + 32 * 1024)

#define BL808_FLASH_XIP_BASE (0x58000000)
#define BL808_FLASH_XIP_END (0x58000000 + 64 * 1024 * 1024)
#define BL808_FLASH2_XIP_BASE (0x5C000000)
#define BL808_FLASH2_XIP_END (0x5C000000 + 64 * 1024 * 1024)
#define BL808_FLASH_XIP_REMAP0_BASE (0xD8000000)
#define BL808_FLASH_XIP_REMAP0_END (0xD8000000 + 64 * 1024 * 1024)
#define BL808_FLASH2_XIP_REMAP0_BASE (0xDC000000)
#define BL808_FLASH2_XIP_REMAP0_END (0xDC000000 + 64 * 1024 * 1024)

#define BL808_MM_WHOLERAM_BASE (0x3EF80000)
#define BL808_MM_WHOLERAM_END (0x3EF80000 + 512 * 1024 + 96 * 1024)
#define BL808_MM_WHOLERAM_CACHEABLE_BASE (0x7EF80000)
#define BL808_MM_WHOLERAM_CACHEABLE_END (0x7EF80000 + 512 * 1024 + 96 * 1024)

/*@} end of group Memory_Map_Section */

/* BL808 peripherals base address */
/* WLSYS */
#define GLB_BASE ((uint32_t)0x20000000)
#define MIX_BASE ((uint32_t)0x20001000)
#define GPIP_BASE ((uint32_t)0x20002000)
#define PHY_BASE ((uint32_t)0x20002800)
#define AGC_BASE ((uint32_t)0x20002c00)
#define SEC_DBG_BASE ((uint32_t)0x20003000)
#define SEC_ENG_BASE ((uint32_t)0x20004000)
#define TZ1_BASE ((uint32_t)0x20005000)
#define TZC_SEC_BASE ((uint32_t)0x20005000)
#define TZ2_BASE ((uint32_t)0x20006000)
#define TZC_NSEC_BASE ((uint32_t)0x20006000)
#define EFUSE_BASE ((uint32_t)0x20056000)
#define EF_DATA_BASE ((uint32_t)0x20056000)
#define EF_CTRL_BASE ((uint32_t)0x20056000)
#define CCI_BASE ((uint32_t)0x20008000)
#define MCU_MISC_BASE ((uint32_t)0x20009000)
#define L1C_BASE ((uint32_t)0x20009000)
#define UART0_BASE ((uint32_t)0x2000a000)
#define UART1_BASE ((uint32_t)0x2000a100)
#define SPI0_BASE ((uint32_t)0x2000a200)
#define I2C0_BASE ((uint32_t)0x2000a300)
#define PWM_BASE ((uint32_t)0x2000a400)
#define TIMER0_BASE ((uint32_t)0x2000a500)
#define IR_BASE ((uint32_t)0x2000a600)
#define CKS_BASE ((uint32_t)0x2000a700)
#define IPC0_BASE ((uint32_t)0x2000a800)
#define IPC1_BASE ((uint32_t)0x2000a840)
#define I2C1_BASE ((uint32_t)0x2000a900)
#define UART2_BASE ((uint32_t)0x2000aa00)
#define I2S_BASE ((uint32_t)0x2000ab00)
#define PDM0_BASE ((uint32_t)0x2000a000)
#define LZ4D_BASE ((uint32_t)0x2000ad00)
#define QSPI_BASE ((uint32_t)0x2000b000)
#define SF_CTRL_BASE ((uint32_t)0x2000b000)
#define SF_CTRL_BUF_BASE ((uint32_t)0x2000b600)
#define DMA0_BASE ((uint32_t)0x2000c000)
#define PDS_BASE ((uint32_t)0x2000e000)
#define HBN_BASE ((uint32_t)0x2000f000)
#define AON_BASE ((uint32_t)0x2000f000)
#define EMI_MISC_BASE ((uint32_t)0x20050000)
#define PSRAM_CTRL_BASE ((uint32_t)0x20052000)
#define USB_BASE ((uint32_t)0x20072000)
#define AUDIO_BASE ((uint32_t)0x20055000)
#define SDH_BASE ((uint32_t)0x20060000)
#define EMAC_BASE ((uint32_t)0x20070000)
#define DMA1_BASE ((uint32_t)0x20071000)

/* MMSYS */
#define MM_MISC_BASE ((uint32_t)0x30000000)
#define DMA2_BASE ((uint32_t)0x30001000)
#define UART3_BASE ((uint32_t)0x30002000)
#define I2C2_BASE ((uint32_t)0x30003000)
#define I2C3_BASE ((uint32_t)0x30004000)
#define IPC2_BASE ((uint32_t)0x30005000)
#define DMA2D_BASE ((uint32_t)0x30006000)
#define CLKRST_CTRL_BASE ((uint32_t)0x30007000)
#define MM_GLB_BASE ((uint32_t)0x30007000)
#define SPI1_BASE ((uint32_t)0x30008000)
#define TIMER1_BASE ((uint32_t)0x30009000)
#define PSRAM_UHS_BASE ((uint32_t)0x3000f000)

/* SUBSYS */
#define SUB_MISC_BASE ((uint32_t)0x30010000)
#define SUB_BASE ((uint32_t)0x30011000)
#define DVP0_BASE ((uint32_t)0x30012000)
#define DVP1_BASE ((uint32_t)0x30012100)
#define DVP2_BASE ((uint32_t)0x30012200)
#define DVP3_BASE ((uint32_t)0x30012300)
#define DVP4_BASE ((uint32_t)0x30012400)
#define DVP5_BASE ((uint32_t)0x30012500)
#define DVP6_BASE ((uint32_t)0x30012600)
#define DVP7_BASE ((uint32_t)0x30012700)
#define DVP_TSRC0_BASE ((uint32_t)0x30012800)
#define DVP_TSRC1_BASE ((uint32_t)0x30012900)
#define AXI_CTRL_NR3D_BASE ((uint32_t)0x30012a00)
#define OSD_PROBE_BASE ((uint32_t)0x30012b00)
#define OSD_A_BASE ((uint32_t)0x30013000)
#define OSD_B_BASE ((uint32_t)0x30014000)
#define OSD_DP_BASE ((uint32_t)0x30015000)
#define OSD_BLEND0_OFFSET (0x000)
#define OSD_BLEND1_OFFSET (0x100)
#define OSD_BLEND2_OFFSET (0x200)
#define OSD_BLEND3_OFFSET (0x300)
#define OSD_DRAW_LOW_OFFSET (0x400)
#define OSD_DRAW_HIGH_OFFSET (0x504)
#define MIPI_BASE ((uint32_t)0x3001a000)
#define DBI_BASE ((uint32_t)0x3001b000)
#define DSI_BASE ((uint32_t)0x3001a100)
#define CSI_BASE ((uint32_t)0x3001a000)

/* CODEC_SUBSYS */
#define CODEC_MISC_BASE ((uint32_t)0x30020000)
#define MJPEG_BASE ((uint32_t)0x30021000)
#define VIDEO_BASE ((uint32_t)0x30022000)
#define MJPEG_DEC_BASE ((uint32_t)0x30023000)
#define BL_CNN_BASE ((uint32_t)0x30024000)

#define HBN_RAM_BASE ((uint32_t)0x20010000)

#define RF_BASE ((uint32_t)0x20001000)

typedef enum {
    BL_AHB_MASTER_CPU = 0x00,
    BL_AHB_MASTER_SDU = 0x01,
    BL_AHB_MASTER_SEC = 0x02,
    BL_AHB_MASTER_DMA = 0x03,
    BL_AHB_MASTER_CCI = 0x04,
    BL_AHB_MASTER_WIFI_PLATFORM = 0x05,
    BL_AHB_MASTER_WIFI_MAC_PHY = 0x06,
    BL_AHB_MASTER_WIFI_PHY = 0x07,
    BL_AHB_MASTER_MAX = 0x08,
} BL_AHB_Master_Type;

typedef enum {
    BL_AHB_SLAVE1_GLB = 0x00, //cgen rsvd
    BL_AHB_SLAVE1_RF_TOP = 0x01, //swrst mix
    BL_AHB_SLAVE1_GPIP = 0x02,
    BL_AHB_SLAVE1_SEC_DBG = 0x03,
    BL_AHB_SLAVE1_SEC_ENG = 0x04,
    BL_AHB_SLAVE1_TZ = 0x05, //swrst tz1,cgen tz1+tz2
    BL_AHB_SLAVE1_RSVD6 = 0x06, //swrst tz2,
    BL_AHB_SLAVE1_EF_CTRL = 0x07,
    BL_AHB_SLAVE1_CCI = 0x08, //cgen rsvd
    BL_AHB_SLAVE1_L1C = 0x09, //cgen rsvd
    BL_AHB_SLAVE1_RSVD10 = 0x0A,
    BL_AHB_SLAVE1_SF_CTRL = 0x0B,
    BL_AHB_SLAVE1_DMA = 0x0C,
    BL_AHB_SLAVE1_SDU = 0x0D, //cgen rsvd
    BL_AHB_SLAVE1_PDS = 0x0E, //cgen rsvd
    BL_AHB_SLAVE1_RSVD15 = 0x0F,
    BL_AHB_SLAVE1_UART0 = 0x10,
    BL_AHB_SLAVE1_UART1 = 0x11,
    BL_AHB_SLAVE1_SPI = 0x12,
    BL_AHB_SLAVE1_I2C = 0x13,
    BL_AHB_SLAVE1_PWM = 0x14,
    BL_AHB_SLAVE1_TIMER = 0x15,
    BL_AHB_SLAVE1_IRR = 0x16,
    BL_AHB_SLAVE1_CKS = 0x17,
    BL_AHB_SLAVE1_QDEC = 0x18,
    BL_AHB_SLAVE1_KYS = 0x19,
    BL_AHB_SLAVE1_UART2 = 0x1A,
    BL_AHB_SLAVE1_RSVD27 = 0x1B,
    BL_AHB_SLAVE1_RSVD28 = 0x1C,
    BL_AHB_SLAVE1_RSVD29 = 0x1D,
    BL_AHB_SLAVE1_RSVD30 = 0x1E,
    BL_AHB_SLAVE1_RSVD31 = 0x1F,
    BL_AHB_SLAVE1_MAX = 0x20,
    BL_AHB_SLAVE1_GPADC = 0x21, /* not used for cgen and swrst */
    BL_AHB_SLAVE1_GPDAC = 0x22, /* not used for cgen and swrst */
    BL_AHB_SLAVE1_I2S = 0x23, /* not used for cgen and swrst */
    BL_AHB_SLAVE1_CAM = 0x24, /* not used for cgen and swrst */
} BL_AHB_Slave1_Type;

typedef enum {
    BL_AHB_SLAVE2_RSVD0 = 0x00,
    BL_AHB_SLAVE2_RSVD1 = 0x01,
    BL_AHB_SLAVE2_RSVD2 = 0x02,
    BL_AHB_SLAVE2_RSVD3 = 0x03,
    BL_AHB_SLAVE2_WIFI = 0x04,
    BL_AHB_SLAVE2_RSVD5 = 0x05,
    BL_AHB_SLAVE2_RSVD6 = 0x06,
    BL_AHB_SLAVE2_RSVD7 = 0x07,
    BL_AHB_SLAVE2_BT_BLE = 0x08,
    BL_AHB_SLAVE2_M154 = 0x09,
    BL_AHB_SLAVE2_BT_BLE2 = 0x0A,
    BL_AHB_SLAVE2_M1542 = 0x0B,
    BL_AHB_SLAVE2_RSVD12 = 0x0C,
    BL_AHB_SLAVE2_RSVD13 = 0x0D,
    BL_AHB_SLAVE2_RSVD14 = 0x0E,
    BL_AHB_SLAVE2_RSVD15 = 0x0F,
    BL_AHB_SLAVE2_EXT_EMI_MISC = 0x10,
    BL_AHB_SLAVE2_EXT_PSRAM0_CTRL = 0x11,
    BL_AHB_SLAVE2_EXT_PSRAM1_CTRL = 0x12,
    BL_AHB_SLAVE2_EXT_USB = 0x13,
    BL_AHB_SLAVE2_EXT_MIX2 = 0x14,
    BL_AHB_SLAVE2_EXT_AUDIO = 0x15,
    BL_AHB_SLAVE2_EXT_SDH = 0x16,
    BL_AHB_SLAVE2_EXT_EMAC = 0x17,
    BL_AHB_SLAVE2_EXT_DMA2 = 0x18,
    BL_AHB_SLAVE2_EXT_RSVD25 = 0x19,
    BL_AHB_SLAVE2_EXT_RSVD26 = 0x1A,
    BL_AHB_SLAVE2_EXT_RSVD27 = 0x1B,
    BL_AHB_SLAVE2_MAX = 0x1C,
} BL_AHB_Slave2_Type;

typedef enum {
    BL_AHB_SLAVE3_WIFIPLL_240M = 0x00,
    BL_AHB_SLAVE3_CPUPLL_120M = 0x01,
    BL_AHB_SLAVE3_CPUPLL_300M = 0x02,
    BL_AHB_SLAVE3_CPUPLL_600M = 0x03,
    BL_AHB_SLAVE3_MAX = 0x04,
} BL_AHB_Slave3_Type;

typedef enum {
    BL_AHB_SEC_ENG_AES0 = 0,
    BL_AHB_SEC_ENG_AES1,
    BL_AHB_SEC_ENG_SHA0,
    BL_AHB_SEC_ENG_SHA1,
} BL_AHB_Sec_Eng_Type;

typedef enum {
    BL_AHB_DMA0_CH0 = 0,
    BL_AHB_DMA0_CH1,
    BL_AHB_DMA0_CH2,
    BL_AHB_DMA0_CH3,
    BL_AHB_DMA0_CH4,
    BL_AHB_DMA0_CH5,
    BL_AHB_DMA0_CH6,
    BL_AHB_DMA0_CH7,
} BL_AHB_DMA0_CHNL_Type;

typedef enum {
    BL_CORE_MASTER_IBUS_CPU = 0,
    BL_CORE_MASTER_DBUS_CPU,
    BL_CORE_MASTER_BUS_S2F,
    BL_CORE_MASTER_MAX,
} BL_Core_Master_Type;

typedef enum {
    BL_CORE_SLAVE0_DTCM_CPU = 0,
    BL_CORE_SLAVE0_MAX,
} BL_Core_Slave0_Type;

typedef enum {
    BL_CORE_SLAVE1_XIP_CPU = 0,
    BL_CORE_SLAVE1_ITCM_CPU,
    BL_CORE_SLAVE1_ROM,
    BL_CORE_SLAVE1_MAX,
} BL_Core_Slave1_Type;

typedef enum {
    BL_CORE_SLAVE2_F2S = 0,
    BL_CORE_SLAVE2_MAX,
} BL_Core_Slave2_Type;

/**
  * @}
  */
//#include <stdint.h>
// /* ARM CPU include files */
// #ifdef ARCH_ARM
// #ifdef CPU_AP_CM4
// #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
// #endif
// #ifdef CPU_NP_CM0
// #include "core_cm0.h" /* Cortex-M0 processor and core peripherals */
// #endif
// #endif
// /* RISCV CPU include files */
// #ifdef ARCH_RISCV
// #ifdef __GNUC__
// #include <csi_core.h>
// #endif
// #endif
# 40 "../bouffalo_drivers/soc/bl808/std/include/hardware/sf_ctrl_reg.h" 2

/* 0x0 : sf_ctrl_0 */
#define SF_CTRL_0_OFFSET (0x0)
#define SF_CTRL_SF_CLK_SF_RX_INV_SEL SF_CTRL_SF_CLK_SF_RX_INV_SEL
#define SF_CTRL_SF_CLK_SF_RX_INV_SEL_POS (2U)
#define SF_CTRL_SF_CLK_SF_RX_INV_SEL_LEN (1U)
#define SF_CTRL_SF_CLK_SF_RX_INV_SEL_MSK (((1U << SF_CTRL_SF_CLK_SF_RX_INV_SEL_LEN) - 1) << SF_CTRL_SF_CLK_SF_RX_INV_SEL_POS)
#define SF_CTRL_SF_CLK_SF_RX_INV_SEL_UMSK (~(((1U << SF_CTRL_SF_CLK_SF_RX_INV_SEL_LEN) - 1) << SF_CTRL_SF_CLK_SF_RX_INV_SEL_POS))
#define SF_CTRL_SF_CLK_OUT_GATE_EN SF_CTRL_SF_CLK_OUT_GATE_EN
#define SF_CTRL_SF_CLK_OUT_GATE_EN_POS (3U)
#define SF_CTRL_SF_CLK_OUT_GATE_EN_LEN (1U)
#define SF_CTRL_SF_CLK_OUT_GATE_EN_MSK (((1U << SF_CTRL_SF_CLK_OUT_GATE_EN_LEN) - 1) << SF_CTRL_SF_CLK_OUT_GATE_EN_POS)
#define SF_CTRL_SF_CLK_OUT_GATE_EN_UMSK (~(((1U << SF_CTRL_SF_CLK_OUT_GATE_EN_LEN) - 1) << SF_CTRL_SF_CLK_OUT_GATE_EN_POS))
#define SF_CTRL_SF_CLK_OUT_INV_SEL SF_CTRL_SF_CLK_OUT_INV_SEL
#define SF_CTRL_SF_CLK_OUT_INV_SEL_POS (4U)
#define SF_CTRL_SF_CLK_OUT_INV_SEL_LEN (1U)
#define SF_CTRL_SF_CLK_OUT_INV_SEL_MSK (((1U << SF_CTRL_SF_CLK_OUT_INV_SEL_LEN) - 1) << SF_CTRL_SF_CLK_OUT_INV_SEL_POS)
#define SF_CTRL_SF_CLK_OUT_INV_SEL_UMSK (~(((1U << SF_CTRL_SF_CLK_OUT_INV_SEL_LEN) - 1) << SF_CTRL_SF_CLK_OUT_INV_SEL_POS))
#define SF_CTRL_SF_IF_READ_DLY_N SF_CTRL_SF_IF_READ_DLY_N
#define SF_CTRL_SF_IF_READ_DLY_N_POS (8U)
#define SF_CTRL_SF_IF_READ_DLY_N_LEN (3U)
#define SF_CTRL_SF_IF_READ_DLY_N_MSK (((1U << SF_CTRL_SF_IF_READ_DLY_N_LEN) - 1) << SF_CTRL_SF_IF_READ_DLY_N_POS)
#define SF_CTRL_SF_IF_READ_DLY_N_UMSK (~(((1U << SF_CTRL_SF_IF_READ_DLY_N_LEN) - 1) << SF_CTRL_SF_IF_READ_DLY_N_POS))
#define SF_CTRL_SF_IF_READ_DLY_EN SF_CTRL_SF_IF_READ_DLY_EN
#define SF_CTRL_SF_IF_READ_DLY_EN_POS (11U)
#define SF_CTRL_SF_IF_READ_DLY_EN_LEN (1U)
#define SF_CTRL_SF_IF_READ_DLY_EN_MSK (((1U << SF_CTRL_SF_IF_READ_DLY_EN_LEN) - 1) << SF_CTRL_SF_IF_READ_DLY_EN_POS)
#define SF_CTRL_SF_IF_READ_DLY_EN_UMSK (~(((1U << SF_CTRL_SF_IF_READ_DLY_EN_LEN) - 1) << SF_CTRL_SF_IF_READ_DLY_EN_POS))
#define SF_CTRL_SF_IF_INT SF_CTRL_SF_IF_INT
#define SF_CTRL_SF_IF_INT_POS (16U)
#define SF_CTRL_SF_IF_INT_LEN (1U)
#define SF_CTRL_SF_IF_INT_MSK (((1U << SF_CTRL_SF_IF_INT_LEN) - 1) << SF_CTRL_SF_IF_INT_POS)
#define SF_CTRL_SF_IF_INT_UMSK (~(((1U << SF_CTRL_SF_IF_INT_LEN) - 1) << SF_CTRL_SF_IF_INT_POS))
#define SF_CTRL_SF_IF_INT_CLR SF_CTRL_SF_IF_INT_CLR
#define SF_CTRL_SF_IF_INT_CLR_POS (17U)
#define SF_CTRL_SF_IF_INT_CLR_LEN (1U)
#define SF_CTRL_SF_IF_INT_CLR_MSK (((1U << SF_CTRL_SF_IF_INT_CLR_LEN) - 1) << SF_CTRL_SF_IF_INT_CLR_POS)
#define SF_CTRL_SF_IF_INT_CLR_UMSK (~(((1U << SF_CTRL_SF_IF_INT_CLR_LEN) - 1) << SF_CTRL_SF_IF_INT_CLR_POS))
#define SF_CTRL_SF_IF_INT_SET SF_CTRL_SF_IF_INT_SET
#define SF_CTRL_SF_IF_INT_SET_POS (18U)
#define SF_CTRL_SF_IF_INT_SET_LEN (1U)
#define SF_CTRL_SF_IF_INT_SET_MSK (((1U << SF_CTRL_SF_IF_INT_SET_LEN) - 1) << SF_CTRL_SF_IF_INT_SET_POS)
#define SF_CTRL_SF_IF_INT_SET_UMSK (~(((1U << SF_CTRL_SF_IF_INT_SET_LEN) - 1) << SF_CTRL_SF_IF_INT_SET_POS))
#define SF_CTRL_SF_IF_32B_ADR_EN SF_CTRL_SF_IF_32B_ADR_EN
#define SF_CTRL_SF_IF_32B_ADR_EN_POS (19U)
#define SF_CTRL_SF_IF_32B_ADR_EN_LEN (1U)
#define SF_CTRL_SF_IF_32B_ADR_EN_MSK (((1U << SF_CTRL_SF_IF_32B_ADR_EN_LEN) - 1) << SF_CTRL_SF_IF_32B_ADR_EN_POS)
#define SF_CTRL_SF_IF_32B_ADR_EN_UMSK (~(((1U << SF_CTRL_SF_IF_32B_ADR_EN_LEN) - 1) << SF_CTRL_SF_IF_32B_ADR_EN_POS))
#define SF_CTRL_SF_AES_DOUT_ENDIAN SF_CTRL_SF_AES_DOUT_ENDIAN
#define SF_CTRL_SF_AES_DOUT_ENDIAN_POS (20U)
#define SF_CTRL_SF_AES_DOUT_ENDIAN_LEN (1U)
#define SF_CTRL_SF_AES_DOUT_ENDIAN_MSK (((1U << SF_CTRL_SF_AES_DOUT_ENDIAN_LEN) - 1) << SF_CTRL_SF_AES_DOUT_ENDIAN_POS)
#define SF_CTRL_SF_AES_DOUT_ENDIAN_UMSK (~(((1U << SF_CTRL_SF_AES_DOUT_ENDIAN_LEN) - 1) << SF_CTRL_SF_AES_DOUT_ENDIAN_POS))
#define SF_CTRL_SF_AES_DIN_ENDIAN SF_CTRL_SF_AES_DIN_ENDIAN
#define SF_CTRL_SF_AES_DIN_ENDIAN_POS (21U)
#define SF_CTRL_SF_AES_DIN_ENDIAN_LEN (1U)
#define SF_CTRL_SF_AES_DIN_ENDIAN_MSK (((1U << SF_CTRL_SF_AES_DIN_ENDIAN_LEN) - 1) << SF_CTRL_SF_AES_DIN_ENDIAN_POS)
#define SF_CTRL_SF_AES_DIN_ENDIAN_UMSK (~(((1U << SF_CTRL_SF_AES_DIN_ENDIAN_LEN) - 1) << SF_CTRL_SF_AES_DIN_ENDIAN_POS))
#define SF_CTRL_SF_AES_KEY_ENDIAN SF_CTRL_SF_AES_KEY_ENDIAN
#define SF_CTRL_SF_AES_KEY_ENDIAN_POS (22U)
#define SF_CTRL_SF_AES_KEY_ENDIAN_LEN (1U)
#define SF_CTRL_SF_AES_KEY_ENDIAN_MSK (((1U << SF_CTRL_SF_AES_KEY_ENDIAN_LEN) - 1) << SF_CTRL_SF_AES_KEY_ENDIAN_POS)
#define SF_CTRL_SF_AES_KEY_ENDIAN_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_ENDIAN_LEN) - 1) << SF_CTRL_SF_AES_KEY_ENDIAN_POS))
#define SF_CTRL_SF_AES_IV_ENDIAN SF_CTRL_SF_AES_IV_ENDIAN
#define SF_CTRL_SF_AES_IV_ENDIAN_POS (23U)
#define SF_CTRL_SF_AES_IV_ENDIAN_LEN (1U)
#define SF_CTRL_SF_AES_IV_ENDIAN_MSK (((1U << SF_CTRL_SF_AES_IV_ENDIAN_LEN) - 1) << SF_CTRL_SF_AES_IV_ENDIAN_POS)
#define SF_CTRL_SF_AES_IV_ENDIAN_UMSK (~(((1U << SF_CTRL_SF_AES_IV_ENDIAN_LEN) - 1) << SF_CTRL_SF_AES_IV_ENDIAN_POS))
#define SF_CTRL_SF_ID SF_CTRL_SF_ID
#define SF_CTRL_SF_ID_POS (24U)
#define SF_CTRL_SF_ID_LEN (8U)
#define SF_CTRL_SF_ID_MSK (((1U << SF_CTRL_SF_ID_LEN) - 1) << SF_CTRL_SF_ID_POS)
#define SF_CTRL_SF_ID_UMSK (~(((1U << SF_CTRL_SF_ID_LEN) - 1) << SF_CTRL_SF_ID_POS))

/* 0x4 : sf_ctrl_1 */
#define SF_CTRL_1_OFFSET (0x4)
#define SF_CTRL_SF_IF_SR_PAT_MASK SF_CTRL_SF_IF_SR_PAT_MASK
#define SF_CTRL_SF_IF_SR_PAT_MASK_POS (0U)
#define SF_CTRL_SF_IF_SR_PAT_MASK_LEN (8U)
#define SF_CTRL_SF_IF_SR_PAT_MASK_MSK (((1U << SF_CTRL_SF_IF_SR_PAT_MASK_LEN) - 1) << SF_CTRL_SF_IF_SR_PAT_MASK_POS)
#define SF_CTRL_SF_IF_SR_PAT_MASK_UMSK (~(((1U << SF_CTRL_SF_IF_SR_PAT_MASK_LEN) - 1) << SF_CTRL_SF_IF_SR_PAT_MASK_POS))
#define SF_CTRL_SF_IF_SR_PAT SF_CTRL_SF_IF_SR_PAT
#define SF_CTRL_SF_IF_SR_PAT_POS (8U)
#define SF_CTRL_SF_IF_SR_PAT_LEN (8U)
#define SF_CTRL_SF_IF_SR_PAT_MSK (((1U << SF_CTRL_SF_IF_SR_PAT_LEN) - 1) << SF_CTRL_SF_IF_SR_PAT_POS)
#define SF_CTRL_SF_IF_SR_PAT_UMSK (~(((1U << SF_CTRL_SF_IF_SR_PAT_LEN) - 1) << SF_CTRL_SF_IF_SR_PAT_POS))
#define SF_CTRL_SF_IF_SR_INT SF_CTRL_SF_IF_SR_INT
#define SF_CTRL_SF_IF_SR_INT_POS (16U)
#define SF_CTRL_SF_IF_SR_INT_LEN (1U)
#define SF_CTRL_SF_IF_SR_INT_MSK (((1U << SF_CTRL_SF_IF_SR_INT_LEN) - 1) << SF_CTRL_SF_IF_SR_INT_POS)
#define SF_CTRL_SF_IF_SR_INT_UMSK (~(((1U << SF_CTRL_SF_IF_SR_INT_LEN) - 1) << SF_CTRL_SF_IF_SR_INT_POS))
#define SF_CTRL_SF_IF_SR_INT_EN SF_CTRL_SF_IF_SR_INT_EN
#define SF_CTRL_SF_IF_SR_INT_EN_POS (17U)
#define SF_CTRL_SF_IF_SR_INT_EN_LEN (1U)
#define SF_CTRL_SF_IF_SR_INT_EN_MSK (((1U << SF_CTRL_SF_IF_SR_INT_EN_LEN) - 1) << SF_CTRL_SF_IF_SR_INT_EN_POS)
#define SF_CTRL_SF_IF_SR_INT_EN_UMSK (~(((1U << SF_CTRL_SF_IF_SR_INT_EN_LEN) - 1) << SF_CTRL_SF_IF_SR_INT_EN_POS))
#define SF_CTRL_SF_IF_SR_INT_SET SF_CTRL_SF_IF_SR_INT_SET
#define SF_CTRL_SF_IF_SR_INT_SET_POS (18U)
#define SF_CTRL_SF_IF_SR_INT_SET_LEN (1U)
#define SF_CTRL_SF_IF_SR_INT_SET_MSK (((1U << SF_CTRL_SF_IF_SR_INT_SET_LEN) - 1) << SF_CTRL_SF_IF_SR_INT_SET_POS)
#define SF_CTRL_SF_IF_SR_INT_SET_UMSK (~(((1U << SF_CTRL_SF_IF_SR_INT_SET_LEN) - 1) << SF_CTRL_SF_IF_SR_INT_SET_POS))
#define SF_CTRL_SF_IF_0_ACK_LAT SF_CTRL_SF_IF_0_ACK_LAT
#define SF_CTRL_SF_IF_0_ACK_LAT_POS (20U)
#define SF_CTRL_SF_IF_0_ACK_LAT_LEN (3U)
#define SF_CTRL_SF_IF_0_ACK_LAT_MSK (((1U << SF_CTRL_SF_IF_0_ACK_LAT_LEN) - 1) << SF_CTRL_SF_IF_0_ACK_LAT_POS)
#define SF_CTRL_SF_IF_0_ACK_LAT_UMSK (~(((1U << SF_CTRL_SF_IF_0_ACK_LAT_LEN) - 1) << SF_CTRL_SF_IF_0_ACK_LAT_POS))
#define SF_CTRL_SF_AHB2SIF_DISWRAP SF_CTRL_SF_AHB2SIF_DISWRAP
#define SF_CTRL_SF_AHB2SIF_DISWRAP_POS (23U)
#define SF_CTRL_SF_AHB2SIF_DISWRAP_LEN (1U)
#define SF_CTRL_SF_AHB2SIF_DISWRAP_MSK (((1U << SF_CTRL_SF_AHB2SIF_DISWRAP_LEN) - 1) << SF_CTRL_SF_AHB2SIF_DISWRAP_POS)
#define SF_CTRL_SF_AHB2SIF_DISWRAP_UMSK (~(((1U << SF_CTRL_SF_AHB2SIF_DISWRAP_LEN) - 1) << SF_CTRL_SF_AHB2SIF_DISWRAP_POS))
#define SF_CTRL_SF_IF_REG_HOLD SF_CTRL_SF_IF_REG_HOLD
#define SF_CTRL_SF_IF_REG_HOLD_POS (24U)
#define SF_CTRL_SF_IF_REG_HOLD_LEN (1U)
#define SF_CTRL_SF_IF_REG_HOLD_MSK (((1U << SF_CTRL_SF_IF_REG_HOLD_LEN) - 1) << SF_CTRL_SF_IF_REG_HOLD_POS)
#define SF_CTRL_SF_IF_REG_HOLD_UMSK (~(((1U << SF_CTRL_SF_IF_REG_HOLD_LEN) - 1) << SF_CTRL_SF_IF_REG_HOLD_POS))
#define SF_CTRL_SF_IF_REG_WP SF_CTRL_SF_IF_REG_WP
#define SF_CTRL_SF_IF_REG_WP_POS (25U)
#define SF_CTRL_SF_IF_REG_WP_LEN (1U)
#define SF_CTRL_SF_IF_REG_WP_MSK (((1U << SF_CTRL_SF_IF_REG_WP_LEN) - 1) << SF_CTRL_SF_IF_REG_WP_POS)
#define SF_CTRL_SF_IF_REG_WP_UMSK (~(((1U << SF_CTRL_SF_IF_REG_WP_LEN) - 1) << SF_CTRL_SF_IF_REG_WP_POS))
#define SF_CTRL_SF_AHB2SIF_STOPPED SF_CTRL_SF_AHB2SIF_STOPPED
#define SF_CTRL_SF_AHB2SIF_STOPPED_POS (26U)
#define SF_CTRL_SF_AHB2SIF_STOPPED_LEN (1U)
#define SF_CTRL_SF_AHB2SIF_STOPPED_MSK (((1U << SF_CTRL_SF_AHB2SIF_STOPPED_LEN) - 1) << SF_CTRL_SF_AHB2SIF_STOPPED_POS)
#define SF_CTRL_SF_AHB2SIF_STOPPED_UMSK (~(((1U << SF_CTRL_SF_AHB2SIF_STOPPED_LEN) - 1) << SF_CTRL_SF_AHB2SIF_STOPPED_POS))
#define SF_CTRL_SF_AHB2SIF_STOP SF_CTRL_SF_AHB2SIF_STOP
#define SF_CTRL_SF_AHB2SIF_STOP_POS (27U)
#define SF_CTRL_SF_AHB2SIF_STOP_LEN (1U)
#define SF_CTRL_SF_AHB2SIF_STOP_MSK (((1U << SF_CTRL_SF_AHB2SIF_STOP_LEN) - 1) << SF_CTRL_SF_AHB2SIF_STOP_POS)
#define SF_CTRL_SF_AHB2SIF_STOP_UMSK (~(((1U << SF_CTRL_SF_AHB2SIF_STOP_LEN) - 1) << SF_CTRL_SF_AHB2SIF_STOP_POS))
#define SF_CTRL_SF_IF_FN_SEL SF_CTRL_SF_IF_FN_SEL
#define SF_CTRL_SF_IF_FN_SEL_POS (28U)
#define SF_CTRL_SF_IF_FN_SEL_LEN (1U)
#define SF_CTRL_SF_IF_FN_SEL_MSK (((1U << SF_CTRL_SF_IF_FN_SEL_LEN) - 1) << SF_CTRL_SF_IF_FN_SEL_POS)
#define SF_CTRL_SF_IF_FN_SEL_UMSK (~(((1U << SF_CTRL_SF_IF_FN_SEL_LEN) - 1) << SF_CTRL_SF_IF_FN_SEL_POS))
#define SF_CTRL_SF_IF_EN SF_CTRL_SF_IF_EN
#define SF_CTRL_SF_IF_EN_POS (29U)
#define SF_CTRL_SF_IF_EN_LEN (1U)
#define SF_CTRL_SF_IF_EN_MSK (((1U << SF_CTRL_SF_IF_EN_LEN) - 1) << SF_CTRL_SF_IF_EN_POS)
#define SF_CTRL_SF_IF_EN_UMSK (~(((1U << SF_CTRL_SF_IF_EN_LEN) - 1) << SF_CTRL_SF_IF_EN_POS))
#define SF_CTRL_SF_AHB2SIF_EN SF_CTRL_SF_AHB2SIF_EN
#define SF_CTRL_SF_AHB2SIF_EN_POS (30U)
#define SF_CTRL_SF_AHB2SIF_EN_LEN (1U)
#define SF_CTRL_SF_AHB2SIF_EN_MSK (((1U << SF_CTRL_SF_AHB2SIF_EN_LEN) - 1) << SF_CTRL_SF_AHB2SIF_EN_POS)
#define SF_CTRL_SF_AHB2SIF_EN_UMSK (~(((1U << SF_CTRL_SF_AHB2SIF_EN_LEN) - 1) << SF_CTRL_SF_AHB2SIF_EN_POS))
#define SF_CTRL_SF_AHB2SRAM_EN SF_CTRL_SF_AHB2SRAM_EN
#define SF_CTRL_SF_AHB2SRAM_EN_POS (31U)
#define SF_CTRL_SF_AHB2SRAM_EN_LEN (1U)
#define SF_CTRL_SF_AHB2SRAM_EN_MSK (((1U << SF_CTRL_SF_AHB2SRAM_EN_LEN) - 1) << SF_CTRL_SF_AHB2SRAM_EN_POS)
#define SF_CTRL_SF_AHB2SRAM_EN_UMSK (~(((1U << SF_CTRL_SF_AHB2SRAM_EN_LEN) - 1) << SF_CTRL_SF_AHB2SRAM_EN_POS))

/* 0x8 : sf_if_sahb_0 */
#define SF_CTRL_SF_IF_SAHB_0_OFFSET (0x8)
#define SF_CTRL_SF_IF_BUSY SF_CTRL_SF_IF_BUSY
#define SF_CTRL_SF_IF_BUSY_POS (0U)
#define SF_CTRL_SF_IF_BUSY_LEN (1U)
#define SF_CTRL_SF_IF_BUSY_MSK (((1U << SF_CTRL_SF_IF_BUSY_LEN) - 1) << SF_CTRL_SF_IF_BUSY_POS)
#define SF_CTRL_SF_IF_BUSY_UMSK (~(((1U << SF_CTRL_SF_IF_BUSY_LEN) - 1) << SF_CTRL_SF_IF_BUSY_POS))
#define SF_CTRL_SF_IF_0_TRIG SF_CTRL_SF_IF_0_TRIG
#define SF_CTRL_SF_IF_0_TRIG_POS (1U)
#define SF_CTRL_SF_IF_0_TRIG_LEN (1U)
#define SF_CTRL_SF_IF_0_TRIG_MSK (((1U << SF_CTRL_SF_IF_0_TRIG_LEN) - 1) << SF_CTRL_SF_IF_0_TRIG_POS)
#define SF_CTRL_SF_IF_0_TRIG_UMSK (~(((1U << SF_CTRL_SF_IF_0_TRIG_LEN) - 1) << SF_CTRL_SF_IF_0_TRIG_POS))
#define SF_CTRL_SF_IF_0_DAT_BYTE SF_CTRL_SF_IF_0_DAT_BYTE
#define SF_CTRL_SF_IF_0_DAT_BYTE_POS (2U)
#define SF_CTRL_SF_IF_0_DAT_BYTE_LEN (10U)
#define SF_CTRL_SF_IF_0_DAT_BYTE_MSK (((1U << SF_CTRL_SF_IF_0_DAT_BYTE_LEN) - 1) << SF_CTRL_SF_IF_0_DAT_BYTE_POS)
#define SF_CTRL_SF_IF_0_DAT_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF_0_DAT_BYTE_LEN) - 1) << SF_CTRL_SF_IF_0_DAT_BYTE_POS))
#define SF_CTRL_SF_IF_0_DMY_BYTE SF_CTRL_SF_IF_0_DMY_BYTE
#define SF_CTRL_SF_IF_0_DMY_BYTE_POS (12U)
#define SF_CTRL_SF_IF_0_DMY_BYTE_LEN (5U)
#define SF_CTRL_SF_IF_0_DMY_BYTE_MSK (((1U << SF_CTRL_SF_IF_0_DMY_BYTE_LEN) - 1) << SF_CTRL_SF_IF_0_DMY_BYTE_POS)
#define SF_CTRL_SF_IF_0_DMY_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF_0_DMY_BYTE_LEN) - 1) << SF_CTRL_SF_IF_0_DMY_BYTE_POS))
#define SF_CTRL_SF_IF_0_ADR_BYTE SF_CTRL_SF_IF_0_ADR_BYTE
#define SF_CTRL_SF_IF_0_ADR_BYTE_POS (17U)
#define SF_CTRL_SF_IF_0_ADR_BYTE_LEN (3U)
#define SF_CTRL_SF_IF_0_ADR_BYTE_MSK (((1U << SF_CTRL_SF_IF_0_ADR_BYTE_LEN) - 1) << SF_CTRL_SF_IF_0_ADR_BYTE_POS)
#define SF_CTRL_SF_IF_0_ADR_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF_0_ADR_BYTE_LEN) - 1) << SF_CTRL_SF_IF_0_ADR_BYTE_POS))
#define SF_CTRL_SF_IF_0_CMD_BYTE SF_CTRL_SF_IF_0_CMD_BYTE
#define SF_CTRL_SF_IF_0_CMD_BYTE_POS (20U)
#define SF_CTRL_SF_IF_0_CMD_BYTE_LEN (3U)
#define SF_CTRL_SF_IF_0_CMD_BYTE_MSK (((1U << SF_CTRL_SF_IF_0_CMD_BYTE_LEN) - 1) << SF_CTRL_SF_IF_0_CMD_BYTE_POS)
#define SF_CTRL_SF_IF_0_CMD_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF_0_CMD_BYTE_LEN) - 1) << SF_CTRL_SF_IF_0_CMD_BYTE_POS))
#define SF_CTRL_SF_IF_0_DAT_RW SF_CTRL_SF_IF_0_DAT_RW
#define SF_CTRL_SF_IF_0_DAT_RW_POS (23U)
#define SF_CTRL_SF_IF_0_DAT_RW_LEN (1U)
#define SF_CTRL_SF_IF_0_DAT_RW_MSK (((1U << SF_CTRL_SF_IF_0_DAT_RW_LEN) - 1) << SF_CTRL_SF_IF_0_DAT_RW_POS)
#define SF_CTRL_SF_IF_0_DAT_RW_UMSK (~(((1U << SF_CTRL_SF_IF_0_DAT_RW_LEN) - 1) << SF_CTRL_SF_IF_0_DAT_RW_POS))
#define SF_CTRL_SF_IF_0_DAT_EN SF_CTRL_SF_IF_0_DAT_EN
#define SF_CTRL_SF_IF_0_DAT_EN_POS (24U)
#define SF_CTRL_SF_IF_0_DAT_EN_LEN (1U)
#define SF_CTRL_SF_IF_0_DAT_EN_MSK (((1U << SF_CTRL_SF_IF_0_DAT_EN_LEN) - 1) << SF_CTRL_SF_IF_0_DAT_EN_POS)
#define SF_CTRL_SF_IF_0_DAT_EN_UMSK (~(((1U << SF_CTRL_SF_IF_0_DAT_EN_LEN) - 1) << SF_CTRL_SF_IF_0_DAT_EN_POS))
#define SF_CTRL_SF_IF_0_DMY_EN SF_CTRL_SF_IF_0_DMY_EN
#define SF_CTRL_SF_IF_0_DMY_EN_POS (25U)
#define SF_CTRL_SF_IF_0_DMY_EN_LEN (1U)
#define SF_CTRL_SF_IF_0_DMY_EN_MSK (((1U << SF_CTRL_SF_IF_0_DMY_EN_LEN) - 1) << SF_CTRL_SF_IF_0_DMY_EN_POS)
#define SF_CTRL_SF_IF_0_DMY_EN_UMSK (~(((1U << SF_CTRL_SF_IF_0_DMY_EN_LEN) - 1) << SF_CTRL_SF_IF_0_DMY_EN_POS))
#define SF_CTRL_SF_IF_0_ADR_EN SF_CTRL_SF_IF_0_ADR_EN
#define SF_CTRL_SF_IF_0_ADR_EN_POS (26U)
#define SF_CTRL_SF_IF_0_ADR_EN_LEN (1U)
#define SF_CTRL_SF_IF_0_ADR_EN_MSK (((1U << SF_CTRL_SF_IF_0_ADR_EN_LEN) - 1) << SF_CTRL_SF_IF_0_ADR_EN_POS)
#define SF_CTRL_SF_IF_0_ADR_EN_UMSK (~(((1U << SF_CTRL_SF_IF_0_ADR_EN_LEN) - 1) << SF_CTRL_SF_IF_0_ADR_EN_POS))
#define SF_CTRL_SF_IF_0_CMD_EN SF_CTRL_SF_IF_0_CMD_EN
#define SF_CTRL_SF_IF_0_CMD_EN_POS (27U)
#define SF_CTRL_SF_IF_0_CMD_EN_LEN (1U)
#define SF_CTRL_SF_IF_0_CMD_EN_MSK (((1U << SF_CTRL_SF_IF_0_CMD_EN_LEN) - 1) << SF_CTRL_SF_IF_0_CMD_EN_POS)
#define SF_CTRL_SF_IF_0_CMD_EN_UMSK (~(((1U << SF_CTRL_SF_IF_0_CMD_EN_LEN) - 1) << SF_CTRL_SF_IF_0_CMD_EN_POS))
#define SF_CTRL_SF_IF_0_SPI_MODE SF_CTRL_SF_IF_0_SPI_MODE
#define SF_CTRL_SF_IF_0_SPI_MODE_POS (28U)
#define SF_CTRL_SF_IF_0_SPI_MODE_LEN (3U)
#define SF_CTRL_SF_IF_0_SPI_MODE_MSK (((1U << SF_CTRL_SF_IF_0_SPI_MODE_LEN) - 1) << SF_CTRL_SF_IF_0_SPI_MODE_POS)
#define SF_CTRL_SF_IF_0_SPI_MODE_UMSK (~(((1U << SF_CTRL_SF_IF_0_SPI_MODE_LEN) - 1) << SF_CTRL_SF_IF_0_SPI_MODE_POS))
#define SF_CTRL_SF_IF_0_QPI_MODE_EN SF_CTRL_SF_IF_0_QPI_MODE_EN
#define SF_CTRL_SF_IF_0_QPI_MODE_EN_POS (31U)
#define SF_CTRL_SF_IF_0_QPI_MODE_EN_LEN (1U)
#define SF_CTRL_SF_IF_0_QPI_MODE_EN_MSK (((1U << SF_CTRL_SF_IF_0_QPI_MODE_EN_LEN) - 1) << SF_CTRL_SF_IF_0_QPI_MODE_EN_POS)
#define SF_CTRL_SF_IF_0_QPI_MODE_EN_UMSK (~(((1U << SF_CTRL_SF_IF_0_QPI_MODE_EN_LEN) - 1) << SF_CTRL_SF_IF_0_QPI_MODE_EN_POS))

/* 0xC : sf_if_sahb_1 */
#define SF_CTRL_SF_IF_SAHB_1_OFFSET (0xC)
#define SF_CTRL_SF_IF_0_CMD_BUF_0 SF_CTRL_SF_IF_0_CMD_BUF_0
#define SF_CTRL_SF_IF_0_CMD_BUF_0_POS (0U)
#define SF_CTRL_SF_IF_0_CMD_BUF_0_LEN (32U)
#define SF_CTRL_SF_IF_0_CMD_BUF_0_MSK (((1U << SF_CTRL_SF_IF_0_CMD_BUF_0_LEN) - 1) << SF_CTRL_SF_IF_0_CMD_BUF_0_POS)
#define SF_CTRL_SF_IF_0_CMD_BUF_0_UMSK (~(((1U << SF_CTRL_SF_IF_0_CMD_BUF_0_LEN) - 1) << SF_CTRL_SF_IF_0_CMD_BUF_0_POS))

/* 0x10 : sf_if_sahb_2 */
#define SF_CTRL_SF_IF_SAHB_2_OFFSET (0x10)
#define SF_CTRL_SF_IF_0_CMD_BUF_1 SF_CTRL_SF_IF_0_CMD_BUF_1
#define SF_CTRL_SF_IF_0_CMD_BUF_1_POS (0U)
#define SF_CTRL_SF_IF_0_CMD_BUF_1_LEN (32U)
#define SF_CTRL_SF_IF_0_CMD_BUF_1_MSK (((1U << SF_CTRL_SF_IF_0_CMD_BUF_1_LEN) - 1) << SF_CTRL_SF_IF_0_CMD_BUF_1_POS)
#define SF_CTRL_SF_IF_0_CMD_BUF_1_UMSK (~(((1U << SF_CTRL_SF_IF_0_CMD_BUF_1_LEN) - 1) << SF_CTRL_SF_IF_0_CMD_BUF_1_POS))

/* 0x14 : sf_if_iahb_0 */
#define SF_CTRL_SF_IF_IAHB_0_OFFSET (0x14)
#define SF_CTRL_SF_IF_1_DMY_BYTE SF_CTRL_SF_IF_1_DMY_BYTE
#define SF_CTRL_SF_IF_1_DMY_BYTE_POS (12U)
#define SF_CTRL_SF_IF_1_DMY_BYTE_LEN (5U)
#define SF_CTRL_SF_IF_1_DMY_BYTE_MSK (((1U << SF_CTRL_SF_IF_1_DMY_BYTE_LEN) - 1) << SF_CTRL_SF_IF_1_DMY_BYTE_POS)
#define SF_CTRL_SF_IF_1_DMY_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF_1_DMY_BYTE_LEN) - 1) << SF_CTRL_SF_IF_1_DMY_BYTE_POS))
#define SF_CTRL_SF_IF_1_ADR_BYTE SF_CTRL_SF_IF_1_ADR_BYTE
#define SF_CTRL_SF_IF_1_ADR_BYTE_POS (17U)
#define SF_CTRL_SF_IF_1_ADR_BYTE_LEN (3U)
#define SF_CTRL_SF_IF_1_ADR_BYTE_MSK (((1U << SF_CTRL_SF_IF_1_ADR_BYTE_LEN) - 1) << SF_CTRL_SF_IF_1_ADR_BYTE_POS)
#define SF_CTRL_SF_IF_1_ADR_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF_1_ADR_BYTE_LEN) - 1) << SF_CTRL_SF_IF_1_ADR_BYTE_POS))
#define SF_CTRL_SF_IF_1_CMD_BYTE SF_CTRL_SF_IF_1_CMD_BYTE
#define SF_CTRL_SF_IF_1_CMD_BYTE_POS (20U)
#define SF_CTRL_SF_IF_1_CMD_BYTE_LEN (3U)
#define SF_CTRL_SF_IF_1_CMD_BYTE_MSK (((1U << SF_CTRL_SF_IF_1_CMD_BYTE_LEN) - 1) << SF_CTRL_SF_IF_1_CMD_BYTE_POS)
#define SF_CTRL_SF_IF_1_CMD_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF_1_CMD_BYTE_LEN) - 1) << SF_CTRL_SF_IF_1_CMD_BYTE_POS))
#define SF_CTRL_SF_IF_1_DAT_RW SF_CTRL_SF_IF_1_DAT_RW
#define SF_CTRL_SF_IF_1_DAT_RW_POS (23U)
#define SF_CTRL_SF_IF_1_DAT_RW_LEN (1U)
#define SF_CTRL_SF_IF_1_DAT_RW_MSK (((1U << SF_CTRL_SF_IF_1_DAT_RW_LEN) - 1) << SF_CTRL_SF_IF_1_DAT_RW_POS)
#define SF_CTRL_SF_IF_1_DAT_RW_UMSK (~(((1U << SF_CTRL_SF_IF_1_DAT_RW_LEN) - 1) << SF_CTRL_SF_IF_1_DAT_RW_POS))
#define SF_CTRL_SF_IF_1_DAT_EN SF_CTRL_SF_IF_1_DAT_EN
#define SF_CTRL_SF_IF_1_DAT_EN_POS (24U)
#define SF_CTRL_SF_IF_1_DAT_EN_LEN (1U)
#define SF_CTRL_SF_IF_1_DAT_EN_MSK (((1U << SF_CTRL_SF_IF_1_DAT_EN_LEN) - 1) << SF_CTRL_SF_IF_1_DAT_EN_POS)
#define SF_CTRL_SF_IF_1_DAT_EN_UMSK (~(((1U << SF_CTRL_SF_IF_1_DAT_EN_LEN) - 1) << SF_CTRL_SF_IF_1_DAT_EN_POS))
#define SF_CTRL_SF_IF_1_DMY_EN SF_CTRL_SF_IF_1_DMY_EN
#define SF_CTRL_SF_IF_1_DMY_EN_POS (25U)
#define SF_CTRL_SF_IF_1_DMY_EN_LEN (1U)
#define SF_CTRL_SF_IF_1_DMY_EN_MSK (((1U << SF_CTRL_SF_IF_1_DMY_EN_LEN) - 1) << SF_CTRL_SF_IF_1_DMY_EN_POS)
#define SF_CTRL_SF_IF_1_DMY_EN_UMSK (~(((1U << SF_CTRL_SF_IF_1_DMY_EN_LEN) - 1) << SF_CTRL_SF_IF_1_DMY_EN_POS))
#define SF_CTRL_SF_IF_1_ADR_EN SF_CTRL_SF_IF_1_ADR_EN
#define SF_CTRL_SF_IF_1_ADR_EN_POS (26U)
#define SF_CTRL_SF_IF_1_ADR_EN_LEN (1U)
#define SF_CTRL_SF_IF_1_ADR_EN_MSK (((1U << SF_CTRL_SF_IF_1_ADR_EN_LEN) - 1) << SF_CTRL_SF_IF_1_ADR_EN_POS)
#define SF_CTRL_SF_IF_1_ADR_EN_UMSK (~(((1U << SF_CTRL_SF_IF_1_ADR_EN_LEN) - 1) << SF_CTRL_SF_IF_1_ADR_EN_POS))
#define SF_CTRL_SF_IF_1_CMD_EN SF_CTRL_SF_IF_1_CMD_EN
#define SF_CTRL_SF_IF_1_CMD_EN_POS (27U)
#define SF_CTRL_SF_IF_1_CMD_EN_LEN (1U)
#define SF_CTRL_SF_IF_1_CMD_EN_MSK (((1U << SF_CTRL_SF_IF_1_CMD_EN_LEN) - 1) << SF_CTRL_SF_IF_1_CMD_EN_POS)
#define SF_CTRL_SF_IF_1_CMD_EN_UMSK (~(((1U << SF_CTRL_SF_IF_1_CMD_EN_LEN) - 1) << SF_CTRL_SF_IF_1_CMD_EN_POS))
#define SF_CTRL_SF_IF_1_SPI_MODE SF_CTRL_SF_IF_1_SPI_MODE
#define SF_CTRL_SF_IF_1_SPI_MODE_POS (28U)
#define SF_CTRL_SF_IF_1_SPI_MODE_LEN (3U)
#define SF_CTRL_SF_IF_1_SPI_MODE_MSK (((1U << SF_CTRL_SF_IF_1_SPI_MODE_LEN) - 1) << SF_CTRL_SF_IF_1_SPI_MODE_POS)
#define SF_CTRL_SF_IF_1_SPI_MODE_UMSK (~(((1U << SF_CTRL_SF_IF_1_SPI_MODE_LEN) - 1) << SF_CTRL_SF_IF_1_SPI_MODE_POS))
#define SF_CTRL_SF_IF_1_QPI_MODE_EN SF_CTRL_SF_IF_1_QPI_MODE_EN
#define SF_CTRL_SF_IF_1_QPI_MODE_EN_POS (31U)
#define SF_CTRL_SF_IF_1_QPI_MODE_EN_LEN (1U)
#define SF_CTRL_SF_IF_1_QPI_MODE_EN_MSK (((1U << SF_CTRL_SF_IF_1_QPI_MODE_EN_LEN) - 1) << SF_CTRL_SF_IF_1_QPI_MODE_EN_POS)
#define SF_CTRL_SF_IF_1_QPI_MODE_EN_UMSK (~(((1U << SF_CTRL_SF_IF_1_QPI_MODE_EN_LEN) - 1) << SF_CTRL_SF_IF_1_QPI_MODE_EN_POS))

/* 0x18 : sf_if_iahb_1 */
#define SF_CTRL_SF_IF_IAHB_1_OFFSET (0x18)
#define SF_CTRL_SF_IF_1_CMD_BUF_0 SF_CTRL_SF_IF_1_CMD_BUF_0
#define SF_CTRL_SF_IF_1_CMD_BUF_0_POS (0U)
#define SF_CTRL_SF_IF_1_CMD_BUF_0_LEN (32U)
#define SF_CTRL_SF_IF_1_CMD_BUF_0_MSK (((1U << SF_CTRL_SF_IF_1_CMD_BUF_0_LEN) - 1) << SF_CTRL_SF_IF_1_CMD_BUF_0_POS)
#define SF_CTRL_SF_IF_1_CMD_BUF_0_UMSK (~(((1U << SF_CTRL_SF_IF_1_CMD_BUF_0_LEN) - 1) << SF_CTRL_SF_IF_1_CMD_BUF_0_POS))

/* 0x1C : sf_if_iahb_2 */
#define SF_CTRL_SF_IF_IAHB_2_OFFSET (0x1C)
#define SF_CTRL_SF_IF_1_CMD_BUF_1 SF_CTRL_SF_IF_1_CMD_BUF_1
#define SF_CTRL_SF_IF_1_CMD_BUF_1_POS (0U)
#define SF_CTRL_SF_IF_1_CMD_BUF_1_LEN (32U)
#define SF_CTRL_SF_IF_1_CMD_BUF_1_MSK (((1U << SF_CTRL_SF_IF_1_CMD_BUF_1_LEN) - 1) << SF_CTRL_SF_IF_1_CMD_BUF_1_POS)
#define SF_CTRL_SF_IF_1_CMD_BUF_1_UMSK (~(((1U << SF_CTRL_SF_IF_1_CMD_BUF_1_LEN) - 1) << SF_CTRL_SF_IF_1_CMD_BUF_1_POS))

/* 0x20 : sf_if_status_0 */
#define SF_CTRL_SF_IF_STATUS_0_OFFSET (0x20)
#define SF_CTRL_SF_IF_STATUS_0 SF_CTRL_SF_IF_STATUS_0
#define SF_CTRL_SF_IF_STATUS_0_POS (0U)
#define SF_CTRL_SF_IF_STATUS_0_LEN (32U)
#define SF_CTRL_SF_IF_STATUS_0_MSK (((1U << SF_CTRL_SF_IF_STATUS_0_LEN) - 1) << SF_CTRL_SF_IF_STATUS_0_POS)
#define SF_CTRL_SF_IF_STATUS_0_UMSK (~(((1U << SF_CTRL_SF_IF_STATUS_0_LEN) - 1) << SF_CTRL_SF_IF_STATUS_0_POS))

/* 0x24 : sf_if_status_1 */
#define SF_CTRL_SF_IF_STATUS_1_OFFSET (0x24)
#define SF_CTRL_SF_IF_STATUS_1 SF_CTRL_SF_IF_STATUS_1
#define SF_CTRL_SF_IF_STATUS_1_POS (0U)
#define SF_CTRL_SF_IF_STATUS_1_LEN (32U)
#define SF_CTRL_SF_IF_STATUS_1_MSK (((1U << SF_CTRL_SF_IF_STATUS_1_LEN) - 1) << SF_CTRL_SF_IF_STATUS_1_POS)
#define SF_CTRL_SF_IF_STATUS_1_UMSK (~(((1U << SF_CTRL_SF_IF_STATUS_1_LEN) - 1) << SF_CTRL_SF_IF_STATUS_1_POS))

/* 0x28 : sf_aes */
#define SF_CTRL_SF_AES_OFFSET (0x28)
#define SF_CTRL_SF_AES_EN SF_CTRL_SF_AES_EN
#define SF_CTRL_SF_AES_EN_POS (0U)
#define SF_CTRL_SF_AES_EN_LEN (1U)
#define SF_CTRL_SF_AES_EN_MSK (((1U << SF_CTRL_SF_AES_EN_LEN) - 1) << SF_CTRL_SF_AES_EN_POS)
#define SF_CTRL_SF_AES_EN_UMSK (~(((1U << SF_CTRL_SF_AES_EN_LEN) - 1) << SF_CTRL_SF_AES_EN_POS))
#define SF_CTRL_SF_AES_MODE SF_CTRL_SF_AES_MODE
#define SF_CTRL_SF_AES_MODE_POS (1U)
#define SF_CTRL_SF_AES_MODE_LEN (2U)
#define SF_CTRL_SF_AES_MODE_MSK (((1U << SF_CTRL_SF_AES_MODE_LEN) - 1) << SF_CTRL_SF_AES_MODE_POS)
#define SF_CTRL_SF_AES_MODE_UMSK (~(((1U << SF_CTRL_SF_AES_MODE_LEN) - 1) << SF_CTRL_SF_AES_MODE_POS))
#define SF_CTRL_SF_AES_BLK_MODE SF_CTRL_SF_AES_BLK_MODE
#define SF_CTRL_SF_AES_BLK_MODE_POS (3U)
#define SF_CTRL_SF_AES_BLK_MODE_LEN (1U)
#define SF_CTRL_SF_AES_BLK_MODE_MSK (((1U << SF_CTRL_SF_AES_BLK_MODE_LEN) - 1) << SF_CTRL_SF_AES_BLK_MODE_POS)
#define SF_CTRL_SF_AES_BLK_MODE_UMSK (~(((1U << SF_CTRL_SF_AES_BLK_MODE_LEN) - 1) << SF_CTRL_SF_AES_BLK_MODE_POS))
#define SF_CTRL_SF_AES_XTS_KEY_OPT SF_CTRL_SF_AES_XTS_KEY_OPT
#define SF_CTRL_SF_AES_XTS_KEY_OPT_POS (4U)
#define SF_CTRL_SF_AES_XTS_KEY_OPT_LEN (1U)
#define SF_CTRL_SF_AES_XTS_KEY_OPT_MSK (((1U << SF_CTRL_SF_AES_XTS_KEY_OPT_LEN) - 1) << SF_CTRL_SF_AES_XTS_KEY_OPT_POS)
#define SF_CTRL_SF_AES_XTS_KEY_OPT_UMSK (~(((1U << SF_CTRL_SF_AES_XTS_KEY_OPT_LEN) - 1) << SF_CTRL_SF_AES_XTS_KEY_OPT_POS))
#define SF_CTRL_SF_AES_STATUS SF_CTRL_SF_AES_STATUS
#define SF_CTRL_SF_AES_STATUS_POS (5U)
#define SF_CTRL_SF_AES_STATUS_LEN (27U)
#define SF_CTRL_SF_AES_STATUS_MSK (((1U << SF_CTRL_SF_AES_STATUS_LEN) - 1) << SF_CTRL_SF_AES_STATUS_POS)
#define SF_CTRL_SF_AES_STATUS_UMSK (~(((1U << SF_CTRL_SF_AES_STATUS_LEN) - 1) << SF_CTRL_SF_AES_STATUS_POS))

/* 0x2C : sf_ahb2sif_status */
#define SF_CTRL_SF_AHB2SIF_STATUS_OFFSET (0x2C)
#define SF_CTRL_SF_AHB2SIF_STATUS SF_CTRL_SF_AHB2SIF_STATUS
#define SF_CTRL_SF_AHB2SIF_STATUS_POS (0U)
#define SF_CTRL_SF_AHB2SIF_STATUS_LEN (32U)
#define SF_CTRL_SF_AHB2SIF_STATUS_MSK (((1U << SF_CTRL_SF_AHB2SIF_STATUS_LEN) - 1) << SF_CTRL_SF_AHB2SIF_STATUS_POS)
#define SF_CTRL_SF_AHB2SIF_STATUS_UMSK (~(((1U << SF_CTRL_SF_AHB2SIF_STATUS_LEN) - 1) << SF_CTRL_SF_AHB2SIF_STATUS_POS))

/* 0x30 : sf_if_io_dly_0 */
#define SF_CTRL_SF_IF_IO_DLY_0_OFFSET (0x30)
#define SF_CTRL_SF_CS_DLY_SEL SF_CTRL_SF_CS_DLY_SEL
#define SF_CTRL_SF_CS_DLY_SEL_POS (0U)
#define SF_CTRL_SF_CS_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_CS_DLY_SEL_MSK (((1U << SF_CTRL_SF_CS_DLY_SEL_LEN) - 1) << SF_CTRL_SF_CS_DLY_SEL_POS)
#define SF_CTRL_SF_CS_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_CS_DLY_SEL_LEN) - 1) << SF_CTRL_SF_CS_DLY_SEL_POS))
#define SF_CTRL_SF_CS2_DLY_SEL SF_CTRL_SF_CS2_DLY_SEL
#define SF_CTRL_SF_CS2_DLY_SEL_POS (2U)
#define SF_CTRL_SF_CS2_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_CS2_DLY_SEL_MSK (((1U << SF_CTRL_SF_CS2_DLY_SEL_LEN) - 1) << SF_CTRL_SF_CS2_DLY_SEL_POS)
#define SF_CTRL_SF_CS2_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_CS2_DLY_SEL_LEN) - 1) << SF_CTRL_SF_CS2_DLY_SEL_POS))
#define SF_CTRL_SF_CLK_OUT_DLY_SEL SF_CTRL_SF_CLK_OUT_DLY_SEL
#define SF_CTRL_SF_CLK_OUT_DLY_SEL_POS (8U)
#define SF_CTRL_SF_CLK_OUT_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_CLK_OUT_DLY_SEL_MSK (((1U << SF_CTRL_SF_CLK_OUT_DLY_SEL_LEN) - 1) << SF_CTRL_SF_CLK_OUT_DLY_SEL_POS)
#define SF_CTRL_SF_CLK_OUT_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_CLK_OUT_DLY_SEL_LEN) - 1) << SF_CTRL_SF_CLK_OUT_DLY_SEL_POS))
#define SF_CTRL_SF_DQS_OE_DLY_SEL SF_CTRL_SF_DQS_OE_DLY_SEL
#define SF_CTRL_SF_DQS_OE_DLY_SEL_POS (26U)
#define SF_CTRL_SF_DQS_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_DQS_OE_DLY_SEL_MSK (((1U << SF_CTRL_SF_DQS_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF_DQS_OE_DLY_SEL_POS)
#define SF_CTRL_SF_DQS_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_DQS_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF_DQS_OE_DLY_SEL_POS))
#define SF_CTRL_SF_DQS_DI_DLY_SEL SF_CTRL_SF_DQS_DI_DLY_SEL
#define SF_CTRL_SF_DQS_DI_DLY_SEL_POS (28U)
#define SF_CTRL_SF_DQS_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_DQS_DI_DLY_SEL_MSK (((1U << SF_CTRL_SF_DQS_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF_DQS_DI_DLY_SEL_POS)
#define SF_CTRL_SF_DQS_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_DQS_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF_DQS_DI_DLY_SEL_POS))
#define SF_CTRL_SF_DQS_DO_DLY_SEL SF_CTRL_SF_DQS_DO_DLY_SEL
#define SF_CTRL_SF_DQS_DO_DLY_SEL_POS (30U)
#define SF_CTRL_SF_DQS_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_DQS_DO_DLY_SEL_MSK (((1U << SF_CTRL_SF_DQS_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF_DQS_DO_DLY_SEL_POS)
#define SF_CTRL_SF_DQS_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_DQS_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF_DQS_DO_DLY_SEL_POS))

/* 0x34 : sf_if_io_dly_1 */
#define SF_CTRL_SF_IF_IO_DLY_1_OFFSET (0x34)
#define SF_CTRL_SF_IO_0_OE_DLY_SEL SF_CTRL_SF_IO_0_OE_DLY_SEL
#define SF_CTRL_SF_IO_0_OE_DLY_SEL_POS (0U)
#define SF_CTRL_SF_IO_0_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_IO_0_OE_DLY_SEL_MSK (((1U << SF_CTRL_SF_IO_0_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_0_OE_DLY_SEL_POS)
#define SF_CTRL_SF_IO_0_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_IO_0_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_0_OE_DLY_SEL_POS))
#define SF_CTRL_SF_IO_0_DI_DLY_SEL SF_CTRL_SF_IO_0_DI_DLY_SEL
#define SF_CTRL_SF_IO_0_DI_DLY_SEL_POS (8U)
#define SF_CTRL_SF_IO_0_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_IO_0_DI_DLY_SEL_MSK (((1U << SF_CTRL_SF_IO_0_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_0_DI_DLY_SEL_POS)
#define SF_CTRL_SF_IO_0_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_IO_0_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_0_DI_DLY_SEL_POS))
#define SF_CTRL_SF_IO_0_DO_DLY_SEL SF_CTRL_SF_IO_0_DO_DLY_SEL
#define SF_CTRL_SF_IO_0_DO_DLY_SEL_POS (16U)
#define SF_CTRL_SF_IO_0_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_IO_0_DO_DLY_SEL_MSK (((1U << SF_CTRL_SF_IO_0_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_0_DO_DLY_SEL_POS)
#define SF_CTRL_SF_IO_0_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_IO_0_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_0_DO_DLY_SEL_POS))

/* 0x38 : sf_if_io_dly_2 */
#define SF_CTRL_SF_IF_IO_DLY_2_OFFSET (0x38)
#define SF_CTRL_SF_IO_1_OE_DLY_SEL SF_CTRL_SF_IO_1_OE_DLY_SEL
#define SF_CTRL_SF_IO_1_OE_DLY_SEL_POS (0U)
#define SF_CTRL_SF_IO_1_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_IO_1_OE_DLY_SEL_MSK (((1U << SF_CTRL_SF_IO_1_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_1_OE_DLY_SEL_POS)
#define SF_CTRL_SF_IO_1_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_IO_1_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_1_OE_DLY_SEL_POS))
#define SF_CTRL_SF_IO_1_DI_DLY_SEL SF_CTRL_SF_IO_1_DI_DLY_SEL
#define SF_CTRL_SF_IO_1_DI_DLY_SEL_POS (8U)
#define SF_CTRL_SF_IO_1_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_IO_1_DI_DLY_SEL_MSK (((1U << SF_CTRL_SF_IO_1_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_1_DI_DLY_SEL_POS)
#define SF_CTRL_SF_IO_1_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_IO_1_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_1_DI_DLY_SEL_POS))
#define SF_CTRL_SF_IO_1_DO_DLY_SEL SF_CTRL_SF_IO_1_DO_DLY_SEL
#define SF_CTRL_SF_IO_1_DO_DLY_SEL_POS (16U)
#define SF_CTRL_SF_IO_1_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_IO_1_DO_DLY_SEL_MSK (((1U << SF_CTRL_SF_IO_1_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_1_DO_DLY_SEL_POS)
#define SF_CTRL_SF_IO_1_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_IO_1_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_1_DO_DLY_SEL_POS))

/* 0x3C : sf_if_io_dly_3 */
#define SF_CTRL_SF_IF_IO_DLY_3_OFFSET (0x3C)
#define SF_CTRL_SF_IO_2_OE_DLY_SEL SF_CTRL_SF_IO_2_OE_DLY_SEL
#define SF_CTRL_SF_IO_2_OE_DLY_SEL_POS (0U)
#define SF_CTRL_SF_IO_2_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_IO_2_OE_DLY_SEL_MSK (((1U << SF_CTRL_SF_IO_2_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_2_OE_DLY_SEL_POS)
#define SF_CTRL_SF_IO_2_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_IO_2_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_2_OE_DLY_SEL_POS))
#define SF_CTRL_SF_IO_2_DI_DLY_SEL SF_CTRL_SF_IO_2_DI_DLY_SEL
#define SF_CTRL_SF_IO_2_DI_DLY_SEL_POS (8U)
#define SF_CTRL_SF_IO_2_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_IO_2_DI_DLY_SEL_MSK (((1U << SF_CTRL_SF_IO_2_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_2_DI_DLY_SEL_POS)
#define SF_CTRL_SF_IO_2_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_IO_2_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_2_DI_DLY_SEL_POS))
#define SF_CTRL_SF_IO_2_DO_DLY_SEL SF_CTRL_SF_IO_2_DO_DLY_SEL
#define SF_CTRL_SF_IO_2_DO_DLY_SEL_POS (16U)
#define SF_CTRL_SF_IO_2_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_IO_2_DO_DLY_SEL_MSK (((1U << SF_CTRL_SF_IO_2_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_2_DO_DLY_SEL_POS)
#define SF_CTRL_SF_IO_2_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_IO_2_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_2_DO_DLY_SEL_POS))

/* 0x40 : sf_if_io_dly_4 */
#define SF_CTRL_SF_IF_IO_DLY_4_OFFSET (0x40)
#define SF_CTRL_SF_IO_3_OE_DLY_SEL SF_CTRL_SF_IO_3_OE_DLY_SEL
#define SF_CTRL_SF_IO_3_OE_DLY_SEL_POS (0U)
#define SF_CTRL_SF_IO_3_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_IO_3_OE_DLY_SEL_MSK (((1U << SF_CTRL_SF_IO_3_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_3_OE_DLY_SEL_POS)
#define SF_CTRL_SF_IO_3_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_IO_3_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_3_OE_DLY_SEL_POS))
#define SF_CTRL_SF_IO_3_DI_DLY_SEL SF_CTRL_SF_IO_3_DI_DLY_SEL
#define SF_CTRL_SF_IO_3_DI_DLY_SEL_POS (8U)
#define SF_CTRL_SF_IO_3_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_IO_3_DI_DLY_SEL_MSK (((1U << SF_CTRL_SF_IO_3_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_3_DI_DLY_SEL_POS)
#define SF_CTRL_SF_IO_3_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_IO_3_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_3_DI_DLY_SEL_POS))
#define SF_CTRL_SF_IO_3_DO_DLY_SEL SF_CTRL_SF_IO_3_DO_DLY_SEL
#define SF_CTRL_SF_IO_3_DO_DLY_SEL_POS (16U)
#define SF_CTRL_SF_IO_3_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_SF_IO_3_DO_DLY_SEL_MSK (((1U << SF_CTRL_SF_IO_3_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_3_DO_DLY_SEL_POS)
#define SF_CTRL_SF_IO_3_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF_IO_3_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF_IO_3_DO_DLY_SEL_POS))

/* 0x44 : sf_reserved */
#define SF_CTRL_SF_RESERVED_OFFSET (0x44)
#define SF_CTRL_SF_RESERVED SF_CTRL_SF_RESERVED
#define SF_CTRL_SF_RESERVED_POS (0U)
#define SF_CTRL_SF_RESERVED_LEN (32U)
#define SF_CTRL_SF_RESERVED_MSK (((1U << SF_CTRL_SF_RESERVED_LEN) - 1) << SF_CTRL_SF_RESERVED_POS)
#define SF_CTRL_SF_RESERVED_UMSK (~(((1U << SF_CTRL_SF_RESERVED_LEN) - 1) << SF_CTRL_SF_RESERVED_POS))

/* 0x48 : sf2_if_io_dly_0 */
#define SF_CTRL_SF2_IF_IO_DLY_0_OFFSET (0x48)
#define SF_CTRL_SF2_CS_DLY_SEL SF_CTRL_SF2_CS_DLY_SEL
#define SF_CTRL_SF2_CS_DLY_SEL_POS (0U)
#define SF_CTRL_SF2_CS_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_CS_DLY_SEL_MSK (((1U << SF_CTRL_SF2_CS_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_CS_DLY_SEL_POS)
#define SF_CTRL_SF2_CS_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_CS_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_CS_DLY_SEL_POS))
#define SF_CTRL_SF2_CS2_DLY_SEL SF_CTRL_SF2_CS2_DLY_SEL
#define SF_CTRL_SF2_CS2_DLY_SEL_POS (2U)
#define SF_CTRL_SF2_CS2_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_CS2_DLY_SEL_MSK (((1U << SF_CTRL_SF2_CS2_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_CS2_DLY_SEL_POS)
#define SF_CTRL_SF2_CS2_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_CS2_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_CS2_DLY_SEL_POS))
#define SF_CTRL_SF2_CLK_OUT_DLY_SEL SF_CTRL_SF2_CLK_OUT_DLY_SEL
#define SF_CTRL_SF2_CLK_OUT_DLY_SEL_POS (8U)
#define SF_CTRL_SF2_CLK_OUT_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_CLK_OUT_DLY_SEL_MSK (((1U << SF_CTRL_SF2_CLK_OUT_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_CLK_OUT_DLY_SEL_POS)
#define SF_CTRL_SF2_CLK_OUT_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_CLK_OUT_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_CLK_OUT_DLY_SEL_POS))
#define SF_CTRL_SF2_DQS_OE_DLY_SEL SF_CTRL_SF2_DQS_OE_DLY_SEL
#define SF_CTRL_SF2_DQS_OE_DLY_SEL_POS (26U)
#define SF_CTRL_SF2_DQS_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_DQS_OE_DLY_SEL_MSK (((1U << SF_CTRL_SF2_DQS_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_DQS_OE_DLY_SEL_POS)
#define SF_CTRL_SF2_DQS_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_DQS_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_DQS_OE_DLY_SEL_POS))
#define SF_CTRL_SF2_DQS_DI_DLY_SEL SF_CTRL_SF2_DQS_DI_DLY_SEL
#define SF_CTRL_SF2_DQS_DI_DLY_SEL_POS (28U)
#define SF_CTRL_SF2_DQS_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_DQS_DI_DLY_SEL_MSK (((1U << SF_CTRL_SF2_DQS_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_DQS_DI_DLY_SEL_POS)
#define SF_CTRL_SF2_DQS_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_DQS_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_DQS_DI_DLY_SEL_POS))
#define SF_CTRL_SF2_DQS_DO_DLY_SEL SF_CTRL_SF2_DQS_DO_DLY_SEL
#define SF_CTRL_SF2_DQS_DO_DLY_SEL_POS (30U)
#define SF_CTRL_SF2_DQS_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_DQS_DO_DLY_SEL_MSK (((1U << SF_CTRL_SF2_DQS_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_DQS_DO_DLY_SEL_POS)
#define SF_CTRL_SF2_DQS_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_DQS_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_DQS_DO_DLY_SEL_POS))

/* 0x4C : sf2_if_io_dly_1 */
#define SF_CTRL_SF2_IF_IO_DLY_1_OFFSET (0x4C)
#define SF_CTRL_SF2_IO_0_OE_DLY_SEL SF_CTRL_SF2_IO_0_OE_DLY_SEL
#define SF_CTRL_SF2_IO_0_OE_DLY_SEL_POS (0U)
#define SF_CTRL_SF2_IO_0_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_IO_0_OE_DLY_SEL_MSK (((1U << SF_CTRL_SF2_IO_0_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_0_OE_DLY_SEL_POS)
#define SF_CTRL_SF2_IO_0_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_IO_0_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_0_OE_DLY_SEL_POS))
#define SF_CTRL_SF2_IO_0_DI_DLY_SEL SF_CTRL_SF2_IO_0_DI_DLY_SEL
#define SF_CTRL_SF2_IO_0_DI_DLY_SEL_POS (8U)
#define SF_CTRL_SF2_IO_0_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_IO_0_DI_DLY_SEL_MSK (((1U << SF_CTRL_SF2_IO_0_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_0_DI_DLY_SEL_POS)
#define SF_CTRL_SF2_IO_0_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_IO_0_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_0_DI_DLY_SEL_POS))
#define SF_CTRL_SF2_IO_0_DO_DLY_SEL SF_CTRL_SF2_IO_0_DO_DLY_SEL
#define SF_CTRL_SF2_IO_0_DO_DLY_SEL_POS (16U)
#define SF_CTRL_SF2_IO_0_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_IO_0_DO_DLY_SEL_MSK (((1U << SF_CTRL_SF2_IO_0_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_0_DO_DLY_SEL_POS)
#define SF_CTRL_SF2_IO_0_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_IO_0_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_0_DO_DLY_SEL_POS))

/* 0x50 : sf2_if_io_dly_2 */
#define SF_CTRL_SF2_IF_IO_DLY_2_OFFSET (0x50)
#define SF_CTRL_SF2_IO_1_OE_DLY_SEL SF_CTRL_SF2_IO_1_OE_DLY_SEL
#define SF_CTRL_SF2_IO_1_OE_DLY_SEL_POS (0U)
#define SF_CTRL_SF2_IO_1_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_IO_1_OE_DLY_SEL_MSK (((1U << SF_CTRL_SF2_IO_1_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_1_OE_DLY_SEL_POS)
#define SF_CTRL_SF2_IO_1_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_IO_1_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_1_OE_DLY_SEL_POS))
#define SF_CTRL_SF2_IO_1_DI_DLY_SEL SF_CTRL_SF2_IO_1_DI_DLY_SEL
#define SF_CTRL_SF2_IO_1_DI_DLY_SEL_POS (8U)
#define SF_CTRL_SF2_IO_1_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_IO_1_DI_DLY_SEL_MSK (((1U << SF_CTRL_SF2_IO_1_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_1_DI_DLY_SEL_POS)
#define SF_CTRL_SF2_IO_1_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_IO_1_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_1_DI_DLY_SEL_POS))
#define SF_CTRL_SF2_IO_1_DO_DLY_SEL SF_CTRL_SF2_IO_1_DO_DLY_SEL
#define SF_CTRL_SF2_IO_1_DO_DLY_SEL_POS (16U)
#define SF_CTRL_SF2_IO_1_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_IO_1_DO_DLY_SEL_MSK (((1U << SF_CTRL_SF2_IO_1_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_1_DO_DLY_SEL_POS)
#define SF_CTRL_SF2_IO_1_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_IO_1_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_1_DO_DLY_SEL_POS))

/* 0x54 : sf2_if_io_dly_3 */
#define SF_CTRL_SF2_IF_IO_DLY_3_OFFSET (0x54)
#define SF_CTRL_SF2_IO_2_OE_DLY_SEL SF_CTRL_SF2_IO_2_OE_DLY_SEL
#define SF_CTRL_SF2_IO_2_OE_DLY_SEL_POS (0U)
#define SF_CTRL_SF2_IO_2_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_IO_2_OE_DLY_SEL_MSK (((1U << SF_CTRL_SF2_IO_2_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_2_OE_DLY_SEL_POS)
#define SF_CTRL_SF2_IO_2_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_IO_2_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_2_OE_DLY_SEL_POS))
#define SF_CTRL_SF2_IO_2_DI_DLY_SEL SF_CTRL_SF2_IO_2_DI_DLY_SEL
#define SF_CTRL_SF2_IO_2_DI_DLY_SEL_POS (8U)
#define SF_CTRL_SF2_IO_2_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_IO_2_DI_DLY_SEL_MSK (((1U << SF_CTRL_SF2_IO_2_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_2_DI_DLY_SEL_POS)
#define SF_CTRL_SF2_IO_2_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_IO_2_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_2_DI_DLY_SEL_POS))
#define SF_CTRL_SF2_IO_2_DO_DLY_SEL SF_CTRL_SF2_IO_2_DO_DLY_SEL
#define SF_CTRL_SF2_IO_2_DO_DLY_SEL_POS (16U)
#define SF_CTRL_SF2_IO_2_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_IO_2_DO_DLY_SEL_MSK (((1U << SF_CTRL_SF2_IO_2_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_2_DO_DLY_SEL_POS)
#define SF_CTRL_SF2_IO_2_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_IO_2_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_2_DO_DLY_SEL_POS))

/* 0x58 : sf2_if_io_dly_4 */
#define SF_CTRL_SF2_IF_IO_DLY_4_OFFSET (0x58)
#define SF_CTRL_SF2_IO_3_OE_DLY_SEL SF_CTRL_SF2_IO_3_OE_DLY_SEL
#define SF_CTRL_SF2_IO_3_OE_DLY_SEL_POS (0U)
#define SF_CTRL_SF2_IO_3_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_IO_3_OE_DLY_SEL_MSK (((1U << SF_CTRL_SF2_IO_3_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_3_OE_DLY_SEL_POS)
#define SF_CTRL_SF2_IO_3_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_IO_3_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_3_OE_DLY_SEL_POS))
#define SF_CTRL_SF2_IO_3_DI_DLY_SEL SF_CTRL_SF2_IO_3_DI_DLY_SEL
#define SF_CTRL_SF2_IO_3_DI_DLY_SEL_POS (8U)
#define SF_CTRL_SF2_IO_3_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_IO_3_DI_DLY_SEL_MSK (((1U << SF_CTRL_SF2_IO_3_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_3_DI_DLY_SEL_POS)
#define SF_CTRL_SF2_IO_3_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_IO_3_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_3_DI_DLY_SEL_POS))
#define SF_CTRL_SF2_IO_3_DO_DLY_SEL SF_CTRL_SF2_IO_3_DO_DLY_SEL
#define SF_CTRL_SF2_IO_3_DO_DLY_SEL_POS (16U)
#define SF_CTRL_SF2_IO_3_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_SF2_IO_3_DO_DLY_SEL_MSK (((1U << SF_CTRL_SF2_IO_3_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_3_DO_DLY_SEL_POS)
#define SF_CTRL_SF2_IO_3_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF2_IO_3_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF2_IO_3_DO_DLY_SEL_POS))

/* 0x5C : sf3_if_io_dly_0 */
#define SF_CTRL_SF3_IF_IO_DLY_0_OFFSET (0x5C)
#define SF_CTRL_SF3_CS_DLY_SEL SF_CTRL_SF3_CS_DLY_SEL
#define SF_CTRL_SF3_CS_DLY_SEL_POS (0U)
#define SF_CTRL_SF3_CS_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_CS_DLY_SEL_MSK (((1U << SF_CTRL_SF3_CS_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_CS_DLY_SEL_POS)
#define SF_CTRL_SF3_CS_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_CS_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_CS_DLY_SEL_POS))
#define SF_CTRL_SF3_CS2_DLY_SEL SF_CTRL_SF3_CS2_DLY_SEL
#define SF_CTRL_SF3_CS2_DLY_SEL_POS (2U)
#define SF_CTRL_SF3_CS2_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_CS2_DLY_SEL_MSK (((1U << SF_CTRL_SF3_CS2_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_CS2_DLY_SEL_POS)
#define SF_CTRL_SF3_CS2_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_CS2_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_CS2_DLY_SEL_POS))
#define SF_CTRL_SF3_CLK_OUT_DLY_SEL SF_CTRL_SF3_CLK_OUT_DLY_SEL
#define SF_CTRL_SF3_CLK_OUT_DLY_SEL_POS (8U)
#define SF_CTRL_SF3_CLK_OUT_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_CLK_OUT_DLY_SEL_MSK (((1U << SF_CTRL_SF3_CLK_OUT_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_CLK_OUT_DLY_SEL_POS)
#define SF_CTRL_SF3_CLK_OUT_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_CLK_OUT_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_CLK_OUT_DLY_SEL_POS))
#define SF_CTRL_SF3_DQS_OE_DLY_SEL SF_CTRL_SF3_DQS_OE_DLY_SEL
#define SF_CTRL_SF3_DQS_OE_DLY_SEL_POS (26U)
#define SF_CTRL_SF3_DQS_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_DQS_OE_DLY_SEL_MSK (((1U << SF_CTRL_SF3_DQS_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_DQS_OE_DLY_SEL_POS)
#define SF_CTRL_SF3_DQS_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_DQS_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_DQS_OE_DLY_SEL_POS))
#define SF_CTRL_SF3_DQS_DI_DLY_SEL SF_CTRL_SF3_DQS_DI_DLY_SEL
#define SF_CTRL_SF3_DQS_DI_DLY_SEL_POS (28U)
#define SF_CTRL_SF3_DQS_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_DQS_DI_DLY_SEL_MSK (((1U << SF_CTRL_SF3_DQS_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_DQS_DI_DLY_SEL_POS)
#define SF_CTRL_SF3_DQS_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_DQS_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_DQS_DI_DLY_SEL_POS))
#define SF_CTRL_SF3_DQS_DO_DLY_SEL SF_CTRL_SF3_DQS_DO_DLY_SEL
#define SF_CTRL_SF3_DQS_DO_DLY_SEL_POS (30U)
#define SF_CTRL_SF3_DQS_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_DQS_DO_DLY_SEL_MSK (((1U << SF_CTRL_SF3_DQS_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_DQS_DO_DLY_SEL_POS)
#define SF_CTRL_SF3_DQS_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_DQS_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_DQS_DO_DLY_SEL_POS))

/* 0x60 : sf3_if_io_dly_1 */
#define SF_CTRL_SF3_IF_IO_DLY_1_OFFSET (0x60)
#define SF_CTRL_SF3_IO_0_OE_DLY_SEL SF_CTRL_SF3_IO_0_OE_DLY_SEL
#define SF_CTRL_SF3_IO_0_OE_DLY_SEL_POS (0U)
#define SF_CTRL_SF3_IO_0_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_IO_0_OE_DLY_SEL_MSK (((1U << SF_CTRL_SF3_IO_0_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_0_OE_DLY_SEL_POS)
#define SF_CTRL_SF3_IO_0_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_IO_0_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_0_OE_DLY_SEL_POS))
#define SF_CTRL_SF3_IO_0_DI_DLY_SEL SF_CTRL_SF3_IO_0_DI_DLY_SEL
#define SF_CTRL_SF3_IO_0_DI_DLY_SEL_POS (8U)
#define SF_CTRL_SF3_IO_0_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_IO_0_DI_DLY_SEL_MSK (((1U << SF_CTRL_SF3_IO_0_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_0_DI_DLY_SEL_POS)
#define SF_CTRL_SF3_IO_0_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_IO_0_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_0_DI_DLY_SEL_POS))
#define SF_CTRL_SF3_IO_0_DO_DLY_SEL SF_CTRL_SF3_IO_0_DO_DLY_SEL
#define SF_CTRL_SF3_IO_0_DO_DLY_SEL_POS (16U)
#define SF_CTRL_SF3_IO_0_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_IO_0_DO_DLY_SEL_MSK (((1U << SF_CTRL_SF3_IO_0_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_0_DO_DLY_SEL_POS)
#define SF_CTRL_SF3_IO_0_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_IO_0_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_0_DO_DLY_SEL_POS))

/* 0x64 : sf3_if_io_dly_2 */
#define SF_CTRL_SF3_IF_IO_DLY_2_OFFSET (0x64)
#define SF_CTRL_SF3_IO_1_OE_DLY_SEL SF_CTRL_SF3_IO_1_OE_DLY_SEL
#define SF_CTRL_SF3_IO_1_OE_DLY_SEL_POS (0U)
#define SF_CTRL_SF3_IO_1_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_IO_1_OE_DLY_SEL_MSK (((1U << SF_CTRL_SF3_IO_1_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_1_OE_DLY_SEL_POS)
#define SF_CTRL_SF3_IO_1_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_IO_1_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_1_OE_DLY_SEL_POS))
#define SF_CTRL_SF3_IO_1_DI_DLY_SEL SF_CTRL_SF3_IO_1_DI_DLY_SEL
#define SF_CTRL_SF3_IO_1_DI_DLY_SEL_POS (8U)
#define SF_CTRL_SF3_IO_1_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_IO_1_DI_DLY_SEL_MSK (((1U << SF_CTRL_SF3_IO_1_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_1_DI_DLY_SEL_POS)
#define SF_CTRL_SF3_IO_1_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_IO_1_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_1_DI_DLY_SEL_POS))
#define SF_CTRL_SF3_IO_1_DO_DLY_SEL SF_CTRL_SF3_IO_1_DO_DLY_SEL
#define SF_CTRL_SF3_IO_1_DO_DLY_SEL_POS (16U)
#define SF_CTRL_SF3_IO_1_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_IO_1_DO_DLY_SEL_MSK (((1U << SF_CTRL_SF3_IO_1_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_1_DO_DLY_SEL_POS)
#define SF_CTRL_SF3_IO_1_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_IO_1_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_1_DO_DLY_SEL_POS))

/* 0x68 : sf3_if_io_dly_3 */
#define SF_CTRL_SF3_IF_IO_DLY_3_OFFSET (0x68)
#define SF_CTRL_SF3_IO_2_OE_DLY_SEL SF_CTRL_SF3_IO_2_OE_DLY_SEL
#define SF_CTRL_SF3_IO_2_OE_DLY_SEL_POS (0U)
#define SF_CTRL_SF3_IO_2_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_IO_2_OE_DLY_SEL_MSK (((1U << SF_CTRL_SF3_IO_2_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_2_OE_DLY_SEL_POS)
#define SF_CTRL_SF3_IO_2_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_IO_2_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_2_OE_DLY_SEL_POS))
#define SF_CTRL_SF3_IO_2_DI_DLY_SEL SF_CTRL_SF3_IO_2_DI_DLY_SEL
#define SF_CTRL_SF3_IO_2_DI_DLY_SEL_POS (8U)
#define SF_CTRL_SF3_IO_2_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_IO_2_DI_DLY_SEL_MSK (((1U << SF_CTRL_SF3_IO_2_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_2_DI_DLY_SEL_POS)
#define SF_CTRL_SF3_IO_2_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_IO_2_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_2_DI_DLY_SEL_POS))
#define SF_CTRL_SF3_IO_2_DO_DLY_SEL SF_CTRL_SF3_IO_2_DO_DLY_SEL
#define SF_CTRL_SF3_IO_2_DO_DLY_SEL_POS (16U)
#define SF_CTRL_SF3_IO_2_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_IO_2_DO_DLY_SEL_MSK (((1U << SF_CTRL_SF3_IO_2_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_2_DO_DLY_SEL_POS)
#define SF_CTRL_SF3_IO_2_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_IO_2_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_2_DO_DLY_SEL_POS))

/* 0x6C : sf3_if_io_dly_4 */
#define SF_CTRL_SF3_IF_IO_DLY_4_OFFSET (0x6C)
#define SF_CTRL_SF3_IO_3_OE_DLY_SEL SF_CTRL_SF3_IO_3_OE_DLY_SEL
#define SF_CTRL_SF3_IO_3_OE_DLY_SEL_POS (0U)
#define SF_CTRL_SF3_IO_3_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_IO_3_OE_DLY_SEL_MSK (((1U << SF_CTRL_SF3_IO_3_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_3_OE_DLY_SEL_POS)
#define SF_CTRL_SF3_IO_3_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_IO_3_OE_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_3_OE_DLY_SEL_POS))
#define SF_CTRL_SF3_IO_3_DI_DLY_SEL SF_CTRL_SF3_IO_3_DI_DLY_SEL
#define SF_CTRL_SF3_IO_3_DI_DLY_SEL_POS (8U)
#define SF_CTRL_SF3_IO_3_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_IO_3_DI_DLY_SEL_MSK (((1U << SF_CTRL_SF3_IO_3_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_3_DI_DLY_SEL_POS)
#define SF_CTRL_SF3_IO_3_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_IO_3_DI_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_3_DI_DLY_SEL_POS))
#define SF_CTRL_SF3_IO_3_DO_DLY_SEL SF_CTRL_SF3_IO_3_DO_DLY_SEL
#define SF_CTRL_SF3_IO_3_DO_DLY_SEL_POS (16U)
#define SF_CTRL_SF3_IO_3_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_SF3_IO_3_DO_DLY_SEL_MSK (((1U << SF_CTRL_SF3_IO_3_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_3_DO_DLY_SEL_POS)
#define SF_CTRL_SF3_IO_3_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_SF3_IO_3_DO_DLY_SEL_LEN) - 1) << SF_CTRL_SF3_IO_3_DO_DLY_SEL_POS))

/* 0x70 : sf_ctrl_2 */
#define SF_CTRL_2_OFFSET (0x70)
#define SF_CTRL_SF_IF_PAD_SEL SF_CTRL_SF_IF_PAD_SEL
#define SF_CTRL_SF_IF_PAD_SEL_POS (0U)
#define SF_CTRL_SF_IF_PAD_SEL_LEN (2U)
#define SF_CTRL_SF_IF_PAD_SEL_MSK (((1U << SF_CTRL_SF_IF_PAD_SEL_LEN) - 1) << SF_CTRL_SF_IF_PAD_SEL_POS)
#define SF_CTRL_SF_IF_PAD_SEL_UMSK (~(((1U << SF_CTRL_SF_IF_PAD_SEL_LEN) - 1) << SF_CTRL_SF_IF_PAD_SEL_POS))
#define SF_CTRL_SF_IF_PAD_SEL_LOCK SF_CTRL_SF_IF_PAD_SEL_LOCK
#define SF_CTRL_SF_IF_PAD_SEL_LOCK_POS (3U)
#define SF_CTRL_SF_IF_PAD_SEL_LOCK_LEN (1U)
#define SF_CTRL_SF_IF_PAD_SEL_LOCK_MSK (((1U << SF_CTRL_SF_IF_PAD_SEL_LOCK_LEN) - 1) << SF_CTRL_SF_IF_PAD_SEL_LOCK_POS)
#define SF_CTRL_SF_IF_PAD_SEL_LOCK_UMSK (~(((1U << SF_CTRL_SF_IF_PAD_SEL_LOCK_LEN) - 1) << SF_CTRL_SF_IF_PAD_SEL_LOCK_POS))
#define SF_CTRL_SF_IF_DTR_EN SF_CTRL_SF_IF_DTR_EN
#define SF_CTRL_SF_IF_DTR_EN_POS (4U)
#define SF_CTRL_SF_IF_DTR_EN_LEN (1U)
#define SF_CTRL_SF_IF_DTR_EN_MSK (((1U << SF_CTRL_SF_IF_DTR_EN_LEN) - 1) << SF_CTRL_SF_IF_DTR_EN_POS)
#define SF_CTRL_SF_IF_DTR_EN_UMSK (~(((1U << SF_CTRL_SF_IF_DTR_EN_LEN) - 1) << SF_CTRL_SF_IF_DTR_EN_POS))
#define SF_CTRL_SF_IF_DQS_EN SF_CTRL_SF_IF_DQS_EN
#define SF_CTRL_SF_IF_DQS_EN_POS (5U)
#define SF_CTRL_SF_IF_DQS_EN_LEN (1U)
#define SF_CTRL_SF_IF_DQS_EN_MSK (((1U << SF_CTRL_SF_IF_DQS_EN_LEN) - 1) << SF_CTRL_SF_IF_DQS_EN_POS)
#define SF_CTRL_SF_IF_DQS_EN_UMSK (~(((1U << SF_CTRL_SF_IF_DQS_EN_LEN) - 1) << SF_CTRL_SF_IF_DQS_EN_POS))
#define SF_CTRL_SF_IF_TRIG_WR_PROT SF_CTRL_SF_IF_TRIG_WR_PROT
#define SF_CTRL_SF_IF_TRIG_WR_PROT_POS (6U)
#define SF_CTRL_SF_IF_TRIG_WR_PROT_LEN (1U)
#define SF_CTRL_SF_IF_TRIG_WR_PROT_MSK (((1U << SF_CTRL_SF_IF_TRIG_WR_PROT_LEN) - 1) << SF_CTRL_SF_IF_TRIG_WR_PROT_POS)
#define SF_CTRL_SF_IF_TRIG_WR_PROT_UMSK (~(((1U << SF_CTRL_SF_IF_TRIG_WR_PROT_LEN) - 1) << SF_CTRL_SF_IF_TRIG_WR_PROT_POS))
#define SF_CTRL_SF_ID_OFFSET_LOCK SF_CTRL_SF_ID_OFFSET_LOCK
#define SF_CTRL_SF_ID_OFFSET_LOCK_POS (7U)
#define SF_CTRL_SF_ID_OFFSET_LOCK_LEN (1U)
#define SF_CTRL_SF_ID_OFFSET_LOCK_MSK (((1U << SF_CTRL_SF_ID_OFFSET_LOCK_LEN) - 1) << SF_CTRL_SF_ID_OFFSET_LOCK_POS)
#define SF_CTRL_SF_ID_OFFSET_LOCK_UMSK (~(((1U << SF_CTRL_SF_ID_OFFSET_LOCK_LEN) - 1) << SF_CTRL_SF_ID_OFFSET_LOCK_POS))
#define SF_CTRL_SF_AHB2SIF_REMAP_LOCK SF_CTRL_SF_AHB2SIF_REMAP_LOCK
#define SF_CTRL_SF_AHB2SIF_REMAP_LOCK_POS (25U)
#define SF_CTRL_SF_AHB2SIF_REMAP_LOCK_LEN (1U)
#define SF_CTRL_SF_AHB2SIF_REMAP_LOCK_MSK (((1U << SF_CTRL_SF_AHB2SIF_REMAP_LOCK_LEN) - 1) << SF_CTRL_SF_AHB2SIF_REMAP_LOCK_POS)
#define SF_CTRL_SF_AHB2SIF_REMAP_LOCK_UMSK (~(((1U << SF_CTRL_SF_AHB2SIF_REMAP_LOCK_LEN) - 1) << SF_CTRL_SF_AHB2SIF_REMAP_LOCK_POS))
#define SF_CTRL_SF_AHB2SIF_REMAP SF_CTRL_SF_AHB2SIF_REMAP
#define SF_CTRL_SF_AHB2SIF_REMAP_POS (26U)
#define SF_CTRL_SF_AHB2SIF_REMAP_LEN (2U)
#define SF_CTRL_SF_AHB2SIF_REMAP_MSK (((1U << SF_CTRL_SF_AHB2SIF_REMAP_LEN) - 1) << SF_CTRL_SF_AHB2SIF_REMAP_POS)
#define SF_CTRL_SF_AHB2SIF_REMAP_UMSK (~(((1U << SF_CTRL_SF_AHB2SIF_REMAP_LEN) - 1) << SF_CTRL_SF_AHB2SIF_REMAP_POS))
#define SF_CTRL_SF_IF_BK_SWAP SF_CTRL_SF_IF_BK_SWAP
#define SF_CTRL_SF_IF_BK_SWAP_POS (28U)
#define SF_CTRL_SF_IF_BK_SWAP_LEN (1U)
#define SF_CTRL_SF_IF_BK_SWAP_MSK (((1U << SF_CTRL_SF_IF_BK_SWAP_LEN) - 1) << SF_CTRL_SF_IF_BK_SWAP_POS)
#define SF_CTRL_SF_IF_BK_SWAP_UMSK (~(((1U << SF_CTRL_SF_IF_BK_SWAP_LEN) - 1) << SF_CTRL_SF_IF_BK_SWAP_POS))
#define SF_CTRL_SF_IF_BK2_MODE SF_CTRL_SF_IF_BK2_MODE
#define SF_CTRL_SF_IF_BK2_MODE_POS (29U)
#define SF_CTRL_SF_IF_BK2_MODE_LEN (1U)
#define SF_CTRL_SF_IF_BK2_MODE_MSK (((1U << SF_CTRL_SF_IF_BK2_MODE_LEN) - 1) << SF_CTRL_SF_IF_BK2_MODE_POS)
#define SF_CTRL_SF_IF_BK2_MODE_UMSK (~(((1U << SF_CTRL_SF_IF_BK2_MODE_LEN) - 1) << SF_CTRL_SF_IF_BK2_MODE_POS))
#define SF_CTRL_SF_IF_BK2_EN SF_CTRL_SF_IF_BK2_EN
#define SF_CTRL_SF_IF_BK2_EN_POS (30U)
#define SF_CTRL_SF_IF_BK2_EN_LEN (1U)
#define SF_CTRL_SF_IF_BK2_EN_MSK (((1U << SF_CTRL_SF_IF_BK2_EN_LEN) - 1) << SF_CTRL_SF_IF_BK2_EN_POS)
#define SF_CTRL_SF_IF_BK2_EN_UMSK (~(((1U << SF_CTRL_SF_IF_BK2_EN_LEN) - 1) << SF_CTRL_SF_IF_BK2_EN_POS))
#define SF_CTRL_SF_IF_0_BK_SEL SF_CTRL_SF_IF_0_BK_SEL
#define SF_CTRL_SF_IF_0_BK_SEL_POS (31U)
#define SF_CTRL_SF_IF_0_BK_SEL_LEN (1U)
#define SF_CTRL_SF_IF_0_BK_SEL_MSK (((1U << SF_CTRL_SF_IF_0_BK_SEL_LEN) - 1) << SF_CTRL_SF_IF_0_BK_SEL_POS)
#define SF_CTRL_SF_IF_0_BK_SEL_UMSK (~(((1U << SF_CTRL_SF_IF_0_BK_SEL_LEN) - 1) << SF_CTRL_SF_IF_0_BK_SEL_POS))

/* 0x74 : sf_ctrl_3 */
#define SF_CTRL_3_OFFSET (0x74)
#define SF_CTRL_SF_CMDS_2_WRAP_LEN SF_CTRL_SF_CMDS_2_WRAP_LEN
#define SF_CTRL_SF_CMDS_2_WRAP_LEN_POS (0U)
#define SF_CTRL_SF_CMDS_2_WRAP_LEN_LEN (4U)
#define SF_CTRL_SF_CMDS_2_WRAP_LEN_MSK (((1U << SF_CTRL_SF_CMDS_2_WRAP_LEN_LEN) - 1) << SF_CTRL_SF_CMDS_2_WRAP_LEN_POS)
#define SF_CTRL_SF_CMDS_2_WRAP_LEN_UMSK (~(((1U << SF_CTRL_SF_CMDS_2_WRAP_LEN_LEN) - 1) << SF_CTRL_SF_CMDS_2_WRAP_LEN_POS))
#define SF_CTRL_SF_CMDS_2_EN SF_CTRL_SF_CMDS_2_EN
#define SF_CTRL_SF_CMDS_2_EN_POS (4U)
#define SF_CTRL_SF_CMDS_2_EN_LEN (1U)
#define SF_CTRL_SF_CMDS_2_EN_MSK (((1U << SF_CTRL_SF_CMDS_2_EN_LEN) - 1) << SF_CTRL_SF_CMDS_2_EN_POS)
#define SF_CTRL_SF_CMDS_2_EN_UMSK (~(((1U << SF_CTRL_SF_CMDS_2_EN_LEN) - 1) << SF_CTRL_SF_CMDS_2_EN_POS))
#define SF_CTRL_SF_CMDS_2_BT_DLY SF_CTRL_SF_CMDS_2_BT_DLY
#define SF_CTRL_SF_CMDS_2_BT_DLY_POS (5U)
#define SF_CTRL_SF_CMDS_2_BT_DLY_LEN (3U)
#define SF_CTRL_SF_CMDS_2_BT_DLY_MSK (((1U << SF_CTRL_SF_CMDS_2_BT_DLY_LEN) - 1) << SF_CTRL_SF_CMDS_2_BT_DLY_POS)
#define SF_CTRL_SF_CMDS_2_BT_DLY_UMSK (~(((1U << SF_CTRL_SF_CMDS_2_BT_DLY_LEN) - 1) << SF_CTRL_SF_CMDS_2_BT_DLY_POS))
#define SF_CTRL_SF_CMDS_2_BT_EN SF_CTRL_SF_CMDS_2_BT_EN
#define SF_CTRL_SF_CMDS_2_BT_EN_POS (8U)
#define SF_CTRL_SF_CMDS_2_BT_EN_LEN (1U)
#define SF_CTRL_SF_CMDS_2_BT_EN_MSK (((1U << SF_CTRL_SF_CMDS_2_BT_EN_LEN) - 1) << SF_CTRL_SF_CMDS_2_BT_EN_POS)
#define SF_CTRL_SF_CMDS_2_BT_EN_UMSK (~(((1U << SF_CTRL_SF_CMDS_2_BT_EN_LEN) - 1) << SF_CTRL_SF_CMDS_2_BT_EN_POS))
#define SF_CTRL_SF_CMDS_2_WRAP_Q_INI SF_CTRL_SF_CMDS_2_WRAP_Q_INI
#define SF_CTRL_SF_CMDS_2_WRAP_Q_INI_POS (9U)
#define SF_CTRL_SF_CMDS_2_WRAP_Q_INI_LEN (1U)
#define SF_CTRL_SF_CMDS_2_WRAP_Q_INI_MSK (((1U << SF_CTRL_SF_CMDS_2_WRAP_Q_INI_LEN) - 1) << SF_CTRL_SF_CMDS_2_WRAP_Q_INI_POS)
#define SF_CTRL_SF_CMDS_2_WRAP_Q_INI_UMSK (~(((1U << SF_CTRL_SF_CMDS_2_WRAP_Q_INI_LEN) - 1) << SF_CTRL_SF_CMDS_2_WRAP_Q_INI_POS))
#define SF_CTRL_SF_CMDS_2_WRAP_MODE SF_CTRL_SF_CMDS_2_WRAP_MODE
#define SF_CTRL_SF_CMDS_2_WRAP_MODE_POS (10U)
#define SF_CTRL_SF_CMDS_2_WRAP_MODE_LEN (2U)
#define SF_CTRL_SF_CMDS_2_WRAP_MODE_MSK (((1U << SF_CTRL_SF_CMDS_2_WRAP_MODE_LEN) - 1) << SF_CTRL_SF_CMDS_2_WRAP_MODE_POS)
#define SF_CTRL_SF_CMDS_2_WRAP_MODE_UMSK (~(((1U << SF_CTRL_SF_CMDS_2_WRAP_MODE_LEN) - 1) << SF_CTRL_SF_CMDS_2_WRAP_MODE_POS))
#define SF_CTRL_SF_CMDS_2_WRAP_Q SF_CTRL_SF_CMDS_2_WRAP_Q
#define SF_CTRL_SF_CMDS_2_WRAP_Q_POS (12U)
#define SF_CTRL_SF_CMDS_2_WRAP_Q_LEN (1U)
#define SF_CTRL_SF_CMDS_2_WRAP_Q_MSK (((1U << SF_CTRL_SF_CMDS_2_WRAP_Q_LEN) - 1) << SF_CTRL_SF_CMDS_2_WRAP_Q_POS)
#define SF_CTRL_SF_CMDS_2_WRAP_Q_UMSK (~(((1U << SF_CTRL_SF_CMDS_2_WRAP_Q_LEN) - 1) << SF_CTRL_SF_CMDS_2_WRAP_Q_POS))
#define SF_CTRL_SF_CMDS_1_WRAP_LEN SF_CTRL_SF_CMDS_1_WRAP_LEN
#define SF_CTRL_SF_CMDS_1_WRAP_LEN_POS (13U)
#define SF_CTRL_SF_CMDS_1_WRAP_LEN_LEN (4U)
#define SF_CTRL_SF_CMDS_1_WRAP_LEN_MSK (((1U << SF_CTRL_SF_CMDS_1_WRAP_LEN_LEN) - 1) << SF_CTRL_SF_CMDS_1_WRAP_LEN_POS)
#define SF_CTRL_SF_CMDS_1_WRAP_LEN_UMSK (~(((1U << SF_CTRL_SF_CMDS_1_WRAP_LEN_LEN) - 1) << SF_CTRL_SF_CMDS_1_WRAP_LEN_POS))
#define SF_CTRL_SF_CMDS_1_EN SF_CTRL_SF_CMDS_1_EN
#define SF_CTRL_SF_CMDS_1_EN_POS (17U)
#define SF_CTRL_SF_CMDS_1_EN_LEN (1U)
#define SF_CTRL_SF_CMDS_1_EN_MSK (((1U << SF_CTRL_SF_CMDS_1_EN_LEN) - 1) << SF_CTRL_SF_CMDS_1_EN_POS)
#define SF_CTRL_SF_CMDS_1_EN_UMSK (~(((1U << SF_CTRL_SF_CMDS_1_EN_LEN) - 1) << SF_CTRL_SF_CMDS_1_EN_POS))
#define SF_CTRL_SF_CMDS_1_WRAP_MODE SF_CTRL_SF_CMDS_1_WRAP_MODE
#define SF_CTRL_SF_CMDS_1_WRAP_MODE_POS (18U)
#define SF_CTRL_SF_CMDS_1_WRAP_MODE_LEN (2U)
#define SF_CTRL_SF_CMDS_1_WRAP_MODE_MSK (((1U << SF_CTRL_SF_CMDS_1_WRAP_MODE_LEN) - 1) << SF_CTRL_SF_CMDS_1_WRAP_MODE_POS)
#define SF_CTRL_SF_CMDS_1_WRAP_MODE_UMSK (~(((1U << SF_CTRL_SF_CMDS_1_WRAP_MODE_LEN) - 1) << SF_CTRL_SF_CMDS_1_WRAP_MODE_POS))
#define SF_CTRL_SF_CMDS_CORE_EN SF_CTRL_SF_CMDS_CORE_EN
#define SF_CTRL_SF_CMDS_CORE_EN_POS (20U)
#define SF_CTRL_SF_CMDS_CORE_EN_LEN (1U)
#define SF_CTRL_SF_CMDS_CORE_EN_MSK (((1U << SF_CTRL_SF_CMDS_CORE_EN_LEN) - 1) << SF_CTRL_SF_CMDS_CORE_EN_POS)
#define SF_CTRL_SF_CMDS_CORE_EN_UMSK (~(((1U << SF_CTRL_SF_CMDS_CORE_EN_LEN) - 1) << SF_CTRL_SF_CMDS_CORE_EN_POS))
#define SF_CTRL_SF_IF_1_ACK_LAT SF_CTRL_SF_IF_1_ACK_LAT
#define SF_CTRL_SF_IF_1_ACK_LAT_POS (29U)
#define SF_CTRL_SF_IF_1_ACK_LAT_LEN (3U)
#define SF_CTRL_SF_IF_1_ACK_LAT_MSK (((1U << SF_CTRL_SF_IF_1_ACK_LAT_LEN) - 1) << SF_CTRL_SF_IF_1_ACK_LAT_POS)
#define SF_CTRL_SF_IF_1_ACK_LAT_UMSK (~(((1U << SF_CTRL_SF_IF_1_ACK_LAT_LEN) - 1) << SF_CTRL_SF_IF_1_ACK_LAT_POS))

/* 0x78 : sf_if_iahb_3 */
#define SF_CTRL_SF_IF_IAHB_3_OFFSET (0x78)
#define SF_CTRL_SF_IF_2_DMY_BYTE SF_CTRL_SF_IF_2_DMY_BYTE
#define SF_CTRL_SF_IF_2_DMY_BYTE_POS (12U)
#define SF_CTRL_SF_IF_2_DMY_BYTE_LEN (5U)
#define SF_CTRL_SF_IF_2_DMY_BYTE_MSK (((1U << SF_CTRL_SF_IF_2_DMY_BYTE_LEN) - 1) << SF_CTRL_SF_IF_2_DMY_BYTE_POS)
#define SF_CTRL_SF_IF_2_DMY_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF_2_DMY_BYTE_LEN) - 1) << SF_CTRL_SF_IF_2_DMY_BYTE_POS))
#define SF_CTRL_SF_IF_2_ADR_BYTE SF_CTRL_SF_IF_2_ADR_BYTE
#define SF_CTRL_SF_IF_2_ADR_BYTE_POS (17U)
#define SF_CTRL_SF_IF_2_ADR_BYTE_LEN (3U)
#define SF_CTRL_SF_IF_2_ADR_BYTE_MSK (((1U << SF_CTRL_SF_IF_2_ADR_BYTE_LEN) - 1) << SF_CTRL_SF_IF_2_ADR_BYTE_POS)
#define SF_CTRL_SF_IF_2_ADR_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF_2_ADR_BYTE_LEN) - 1) << SF_CTRL_SF_IF_2_ADR_BYTE_POS))
#define SF_CTRL_SF_IF_2_CMD_BYTE SF_CTRL_SF_IF_2_CMD_BYTE
#define SF_CTRL_SF_IF_2_CMD_BYTE_POS (20U)
#define SF_CTRL_SF_IF_2_CMD_BYTE_LEN (3U)
#define SF_CTRL_SF_IF_2_CMD_BYTE_MSK (((1U << SF_CTRL_SF_IF_2_CMD_BYTE_LEN) - 1) << SF_CTRL_SF_IF_2_CMD_BYTE_POS)
#define SF_CTRL_SF_IF_2_CMD_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF_2_CMD_BYTE_LEN) - 1) << SF_CTRL_SF_IF_2_CMD_BYTE_POS))
#define SF_CTRL_SF_IF_2_DAT_RW SF_CTRL_SF_IF_2_DAT_RW
#define SF_CTRL_SF_IF_2_DAT_RW_POS (23U)
#define SF_CTRL_SF_IF_2_DAT_RW_LEN (1U)
#define SF_CTRL_SF_IF_2_DAT_RW_MSK (((1U << SF_CTRL_SF_IF_2_DAT_RW_LEN) - 1) << SF_CTRL_SF_IF_2_DAT_RW_POS)
#define SF_CTRL_SF_IF_2_DAT_RW_UMSK (~(((1U << SF_CTRL_SF_IF_2_DAT_RW_LEN) - 1) << SF_CTRL_SF_IF_2_DAT_RW_POS))
#define SF_CTRL_SF_IF_2_DAT_EN SF_CTRL_SF_IF_2_DAT_EN
#define SF_CTRL_SF_IF_2_DAT_EN_POS (24U)
#define SF_CTRL_SF_IF_2_DAT_EN_LEN (1U)
#define SF_CTRL_SF_IF_2_DAT_EN_MSK (((1U << SF_CTRL_SF_IF_2_DAT_EN_LEN) - 1) << SF_CTRL_SF_IF_2_DAT_EN_POS)
#define SF_CTRL_SF_IF_2_DAT_EN_UMSK (~(((1U << SF_CTRL_SF_IF_2_DAT_EN_LEN) - 1) << SF_CTRL_SF_IF_2_DAT_EN_POS))
#define SF_CTRL_SF_IF_2_DMY_EN SF_CTRL_SF_IF_2_DMY_EN
#define SF_CTRL_SF_IF_2_DMY_EN_POS (25U)
#define SF_CTRL_SF_IF_2_DMY_EN_LEN (1U)
#define SF_CTRL_SF_IF_2_DMY_EN_MSK (((1U << SF_CTRL_SF_IF_2_DMY_EN_LEN) - 1) << SF_CTRL_SF_IF_2_DMY_EN_POS)
#define SF_CTRL_SF_IF_2_DMY_EN_UMSK (~(((1U << SF_CTRL_SF_IF_2_DMY_EN_LEN) - 1) << SF_CTRL_SF_IF_2_DMY_EN_POS))
#define SF_CTRL_SF_IF_2_ADR_EN SF_CTRL_SF_IF_2_ADR_EN
#define SF_CTRL_SF_IF_2_ADR_EN_POS (26U)
#define SF_CTRL_SF_IF_2_ADR_EN_LEN (1U)
#define SF_CTRL_SF_IF_2_ADR_EN_MSK (((1U << SF_CTRL_SF_IF_2_ADR_EN_LEN) - 1) << SF_CTRL_SF_IF_2_ADR_EN_POS)
#define SF_CTRL_SF_IF_2_ADR_EN_UMSK (~(((1U << SF_CTRL_SF_IF_2_ADR_EN_LEN) - 1) << SF_CTRL_SF_IF_2_ADR_EN_POS))
#define SF_CTRL_SF_IF_2_CMD_EN SF_CTRL_SF_IF_2_CMD_EN
#define SF_CTRL_SF_IF_2_CMD_EN_POS (27U)
#define SF_CTRL_SF_IF_2_CMD_EN_LEN (1U)
#define SF_CTRL_SF_IF_2_CMD_EN_MSK (((1U << SF_CTRL_SF_IF_2_CMD_EN_LEN) - 1) << SF_CTRL_SF_IF_2_CMD_EN_POS)
#define SF_CTRL_SF_IF_2_CMD_EN_UMSK (~(((1U << SF_CTRL_SF_IF_2_CMD_EN_LEN) - 1) << SF_CTRL_SF_IF_2_CMD_EN_POS))
#define SF_CTRL_SF_IF_2_SPI_MODE SF_CTRL_SF_IF_2_SPI_MODE
#define SF_CTRL_SF_IF_2_SPI_MODE_POS (28U)
#define SF_CTRL_SF_IF_2_SPI_MODE_LEN (3U)
#define SF_CTRL_SF_IF_2_SPI_MODE_MSK (((1U << SF_CTRL_SF_IF_2_SPI_MODE_LEN) - 1) << SF_CTRL_SF_IF_2_SPI_MODE_POS)
#define SF_CTRL_SF_IF_2_SPI_MODE_UMSK (~(((1U << SF_CTRL_SF_IF_2_SPI_MODE_LEN) - 1) << SF_CTRL_SF_IF_2_SPI_MODE_POS))
#define SF_CTRL_SF_IF_2_QPI_MODE_EN SF_CTRL_SF_IF_2_QPI_MODE_EN
#define SF_CTRL_SF_IF_2_QPI_MODE_EN_POS (31U)
#define SF_CTRL_SF_IF_2_QPI_MODE_EN_LEN (1U)
#define SF_CTRL_SF_IF_2_QPI_MODE_EN_MSK (((1U << SF_CTRL_SF_IF_2_QPI_MODE_EN_LEN) - 1) << SF_CTRL_SF_IF_2_QPI_MODE_EN_POS)
#define SF_CTRL_SF_IF_2_QPI_MODE_EN_UMSK (~(((1U << SF_CTRL_SF_IF_2_QPI_MODE_EN_LEN) - 1) << SF_CTRL_SF_IF_2_QPI_MODE_EN_POS))

/* 0x7C : sf_if_iahb_4 */
#define SF_CTRL_SF_IF_IAHB_4_OFFSET (0x7C)
#define SF_CTRL_SF_IF_2_CMD_BUF_0 SF_CTRL_SF_IF_2_CMD_BUF_0
#define SF_CTRL_SF_IF_2_CMD_BUF_0_POS (0U)
#define SF_CTRL_SF_IF_2_CMD_BUF_0_LEN (32U)
#define SF_CTRL_SF_IF_2_CMD_BUF_0_MSK (((1U << SF_CTRL_SF_IF_2_CMD_BUF_0_LEN) - 1) << SF_CTRL_SF_IF_2_CMD_BUF_0_POS)
#define SF_CTRL_SF_IF_2_CMD_BUF_0_UMSK (~(((1U << SF_CTRL_SF_IF_2_CMD_BUF_0_LEN) - 1) << SF_CTRL_SF_IF_2_CMD_BUF_0_POS))

/* 0x80 : sf_if_iahb_5 */
#define SF_CTRL_SF_IF_IAHB_5_OFFSET (0x80)
#define SF_CTRL_SF_IF_2_CMD_BUF_1 SF_CTRL_SF_IF_2_CMD_BUF_1
#define SF_CTRL_SF_IF_2_CMD_BUF_1_POS (0U)
#define SF_CTRL_SF_IF_2_CMD_BUF_1_LEN (32U)
#define SF_CTRL_SF_IF_2_CMD_BUF_1_MSK (((1U << SF_CTRL_SF_IF_2_CMD_BUF_1_LEN) - 1) << SF_CTRL_SF_IF_2_CMD_BUF_1_POS)
#define SF_CTRL_SF_IF_2_CMD_BUF_1_UMSK (~(((1U << SF_CTRL_SF_IF_2_CMD_BUF_1_LEN) - 1) << SF_CTRL_SF_IF_2_CMD_BUF_1_POS))

/* 0x84 : sf_if_iahb_6 */
#define SF_CTRL_SF_IF_IAHB_6_OFFSET (0x84)
#define SF_CTRL_SF_IF_3_ADR_BYTE SF_CTRL_SF_IF_3_ADR_BYTE
#define SF_CTRL_SF_IF_3_ADR_BYTE_POS (17U)
#define SF_CTRL_SF_IF_3_ADR_BYTE_LEN (3U)
#define SF_CTRL_SF_IF_3_ADR_BYTE_MSK (((1U << SF_CTRL_SF_IF_3_ADR_BYTE_LEN) - 1) << SF_CTRL_SF_IF_3_ADR_BYTE_POS)
#define SF_CTRL_SF_IF_3_ADR_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF_3_ADR_BYTE_LEN) - 1) << SF_CTRL_SF_IF_3_ADR_BYTE_POS))
#define SF_CTRL_SF_IF_3_CMD_BYTE SF_CTRL_SF_IF_3_CMD_BYTE
#define SF_CTRL_SF_IF_3_CMD_BYTE_POS (20U)
#define SF_CTRL_SF_IF_3_CMD_BYTE_LEN (3U)
#define SF_CTRL_SF_IF_3_CMD_BYTE_MSK (((1U << SF_CTRL_SF_IF_3_CMD_BYTE_LEN) - 1) << SF_CTRL_SF_IF_3_CMD_BYTE_POS)
#define SF_CTRL_SF_IF_3_CMD_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF_3_CMD_BYTE_LEN) - 1) << SF_CTRL_SF_IF_3_CMD_BYTE_POS))
#define SF_CTRL_SF_IF_3_ADR_EN SF_CTRL_SF_IF_3_ADR_EN
#define SF_CTRL_SF_IF_3_ADR_EN_POS (26U)
#define SF_CTRL_SF_IF_3_ADR_EN_LEN (1U)
#define SF_CTRL_SF_IF_3_ADR_EN_MSK (((1U << SF_CTRL_SF_IF_3_ADR_EN_LEN) - 1) << SF_CTRL_SF_IF_3_ADR_EN_POS)
#define SF_CTRL_SF_IF_3_ADR_EN_UMSK (~(((1U << SF_CTRL_SF_IF_3_ADR_EN_LEN) - 1) << SF_CTRL_SF_IF_3_ADR_EN_POS))
#define SF_CTRL_SF_IF_3_CMD_EN SF_CTRL_SF_IF_3_CMD_EN
#define SF_CTRL_SF_IF_3_CMD_EN_POS (27U)
#define SF_CTRL_SF_IF_3_CMD_EN_LEN (1U)
#define SF_CTRL_SF_IF_3_CMD_EN_MSK (((1U << SF_CTRL_SF_IF_3_CMD_EN_LEN) - 1) << SF_CTRL_SF_IF_3_CMD_EN_POS)
#define SF_CTRL_SF_IF_3_CMD_EN_UMSK (~(((1U << SF_CTRL_SF_IF_3_CMD_EN_LEN) - 1) << SF_CTRL_SF_IF_3_CMD_EN_POS))
#define SF_CTRL_SF_IF_3_SPI_MODE SF_CTRL_SF_IF_3_SPI_MODE
#define SF_CTRL_SF_IF_3_SPI_MODE_POS (28U)
#define SF_CTRL_SF_IF_3_SPI_MODE_LEN (3U)
#define SF_CTRL_SF_IF_3_SPI_MODE_MSK (((1U << SF_CTRL_SF_IF_3_SPI_MODE_LEN) - 1) << SF_CTRL_SF_IF_3_SPI_MODE_POS)
#define SF_CTRL_SF_IF_3_SPI_MODE_UMSK (~(((1U << SF_CTRL_SF_IF_3_SPI_MODE_LEN) - 1) << SF_CTRL_SF_IF_3_SPI_MODE_POS))
#define SF_CTRL_SF_IF_3_QPI_MODE_EN SF_CTRL_SF_IF_3_QPI_MODE_EN
#define SF_CTRL_SF_IF_3_QPI_MODE_EN_POS (31U)
#define SF_CTRL_SF_IF_3_QPI_MODE_EN_LEN (1U)
#define SF_CTRL_SF_IF_3_QPI_MODE_EN_MSK (((1U << SF_CTRL_SF_IF_3_QPI_MODE_EN_LEN) - 1) << SF_CTRL_SF_IF_3_QPI_MODE_EN_POS)
#define SF_CTRL_SF_IF_3_QPI_MODE_EN_UMSK (~(((1U << SF_CTRL_SF_IF_3_QPI_MODE_EN_LEN) - 1) << SF_CTRL_SF_IF_3_QPI_MODE_EN_POS))

/* 0x88 : sf_if_iahb_7 */
#define SF_CTRL_SF_IF_IAHB_7_OFFSET (0x88)
#define SF_CTRL_SF_IF_3_CMD_BUF_0 SF_CTRL_SF_IF_3_CMD_BUF_0
#define SF_CTRL_SF_IF_3_CMD_BUF_0_POS (0U)
#define SF_CTRL_SF_IF_3_CMD_BUF_0_LEN (32U)
#define SF_CTRL_SF_IF_3_CMD_BUF_0_MSK (((1U << SF_CTRL_SF_IF_3_CMD_BUF_0_LEN) - 1) << SF_CTRL_SF_IF_3_CMD_BUF_0_POS)
#define SF_CTRL_SF_IF_3_CMD_BUF_0_UMSK (~(((1U << SF_CTRL_SF_IF_3_CMD_BUF_0_LEN) - 1) << SF_CTRL_SF_IF_3_CMD_BUF_0_POS))

/* 0x8C : sf_if_iahb_8 */
#define SF_CTRL_SF_IF_IAHB_8_OFFSET (0x8C)
#define SF_CTRL_SF_IF_3_CMD_BUF_1 SF_CTRL_SF_IF_3_CMD_BUF_1
#define SF_CTRL_SF_IF_3_CMD_BUF_1_POS (0U)
#define SF_CTRL_SF_IF_3_CMD_BUF_1_LEN (32U)
#define SF_CTRL_SF_IF_3_CMD_BUF_1_MSK (((1U << SF_CTRL_SF_IF_3_CMD_BUF_1_LEN) - 1) << SF_CTRL_SF_IF_3_CMD_BUF_1_POS)
#define SF_CTRL_SF_IF_3_CMD_BUF_1_UMSK (~(((1U << SF_CTRL_SF_IF_3_CMD_BUF_1_LEN) - 1) << SF_CTRL_SF_IF_3_CMD_BUF_1_POS))

/* 0x90 : sf_if_iahb_9 */
#define SF_CTRL_SF_IF_IAHB_9_OFFSET (0x90)
#define SF_CTRL_SF_IF_4_DMY_BYTE SF_CTRL_SF_IF_4_DMY_BYTE
#define SF_CTRL_SF_IF_4_DMY_BYTE_POS (12U)
#define SF_CTRL_SF_IF_4_DMY_BYTE_LEN (5U)
#define SF_CTRL_SF_IF_4_DMY_BYTE_MSK (((1U << SF_CTRL_SF_IF_4_DMY_BYTE_LEN) - 1) << SF_CTRL_SF_IF_4_DMY_BYTE_POS)
#define SF_CTRL_SF_IF_4_DMY_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF_4_DMY_BYTE_LEN) - 1) << SF_CTRL_SF_IF_4_DMY_BYTE_POS))
#define SF_CTRL_SF_IF_4_ADR_BYTE SF_CTRL_SF_IF_4_ADR_BYTE
#define SF_CTRL_SF_IF_4_ADR_BYTE_POS (17U)
#define SF_CTRL_SF_IF_4_ADR_BYTE_LEN (3U)
#define SF_CTRL_SF_IF_4_ADR_BYTE_MSK (((1U << SF_CTRL_SF_IF_4_ADR_BYTE_LEN) - 1) << SF_CTRL_SF_IF_4_ADR_BYTE_POS)
#define SF_CTRL_SF_IF_4_ADR_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF_4_ADR_BYTE_LEN) - 1) << SF_CTRL_SF_IF_4_ADR_BYTE_POS))
#define SF_CTRL_SF_IF_4_CMD_BYTE SF_CTRL_SF_IF_4_CMD_BYTE
#define SF_CTRL_SF_IF_4_CMD_BYTE_POS (20U)
#define SF_CTRL_SF_IF_4_CMD_BYTE_LEN (3U)
#define SF_CTRL_SF_IF_4_CMD_BYTE_MSK (((1U << SF_CTRL_SF_IF_4_CMD_BYTE_LEN) - 1) << SF_CTRL_SF_IF_4_CMD_BYTE_POS)
#define SF_CTRL_SF_IF_4_CMD_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF_4_CMD_BYTE_LEN) - 1) << SF_CTRL_SF_IF_4_CMD_BYTE_POS))
#define SF_CTRL_SF_IF_4_DAT_RW SF_CTRL_SF_IF_4_DAT_RW
#define SF_CTRL_SF_IF_4_DAT_RW_POS (23U)
#define SF_CTRL_SF_IF_4_DAT_RW_LEN (1U)
#define SF_CTRL_SF_IF_4_DAT_RW_MSK (((1U << SF_CTRL_SF_IF_4_DAT_RW_LEN) - 1) << SF_CTRL_SF_IF_4_DAT_RW_POS)
#define SF_CTRL_SF_IF_4_DAT_RW_UMSK (~(((1U << SF_CTRL_SF_IF_4_DAT_RW_LEN) - 1) << SF_CTRL_SF_IF_4_DAT_RW_POS))
#define SF_CTRL_SF_IF_4_DAT_EN SF_CTRL_SF_IF_4_DAT_EN
#define SF_CTRL_SF_IF_4_DAT_EN_POS (24U)
#define SF_CTRL_SF_IF_4_DAT_EN_LEN (1U)
#define SF_CTRL_SF_IF_4_DAT_EN_MSK (((1U << SF_CTRL_SF_IF_4_DAT_EN_LEN) - 1) << SF_CTRL_SF_IF_4_DAT_EN_POS)
#define SF_CTRL_SF_IF_4_DAT_EN_UMSK (~(((1U << SF_CTRL_SF_IF_4_DAT_EN_LEN) - 1) << SF_CTRL_SF_IF_4_DAT_EN_POS))
#define SF_CTRL_SF_IF_4_DMY_EN SF_CTRL_SF_IF_4_DMY_EN
#define SF_CTRL_SF_IF_4_DMY_EN_POS (25U)
#define SF_CTRL_SF_IF_4_DMY_EN_LEN (1U)
#define SF_CTRL_SF_IF_4_DMY_EN_MSK (((1U << SF_CTRL_SF_IF_4_DMY_EN_LEN) - 1) << SF_CTRL_SF_IF_4_DMY_EN_POS)
#define SF_CTRL_SF_IF_4_DMY_EN_UMSK (~(((1U << SF_CTRL_SF_IF_4_DMY_EN_LEN) - 1) << SF_CTRL_SF_IF_4_DMY_EN_POS))
#define SF_CTRL_SF_IF_4_ADR_EN SF_CTRL_SF_IF_4_ADR_EN
#define SF_CTRL_SF_IF_4_ADR_EN_POS (26U)
#define SF_CTRL_SF_IF_4_ADR_EN_LEN (1U)
#define SF_CTRL_SF_IF_4_ADR_EN_MSK (((1U << SF_CTRL_SF_IF_4_ADR_EN_LEN) - 1) << SF_CTRL_SF_IF_4_ADR_EN_POS)
#define SF_CTRL_SF_IF_4_ADR_EN_UMSK (~(((1U << SF_CTRL_SF_IF_4_ADR_EN_LEN) - 1) << SF_CTRL_SF_IF_4_ADR_EN_POS))
#define SF_CTRL_SF_IF_4_CMD_EN SF_CTRL_SF_IF_4_CMD_EN
#define SF_CTRL_SF_IF_4_CMD_EN_POS (27U)
#define SF_CTRL_SF_IF_4_CMD_EN_LEN (1U)
#define SF_CTRL_SF_IF_4_CMD_EN_MSK (((1U << SF_CTRL_SF_IF_4_CMD_EN_LEN) - 1) << SF_CTRL_SF_IF_4_CMD_EN_POS)
#define SF_CTRL_SF_IF_4_CMD_EN_UMSK (~(((1U << SF_CTRL_SF_IF_4_CMD_EN_LEN) - 1) << SF_CTRL_SF_IF_4_CMD_EN_POS))
#define SF_CTRL_SF_IF_4_SPI_MODE SF_CTRL_SF_IF_4_SPI_MODE
#define SF_CTRL_SF_IF_4_SPI_MODE_POS (28U)
#define SF_CTRL_SF_IF_4_SPI_MODE_LEN (3U)
#define SF_CTRL_SF_IF_4_SPI_MODE_MSK (((1U << SF_CTRL_SF_IF_4_SPI_MODE_LEN) - 1) << SF_CTRL_SF_IF_4_SPI_MODE_POS)
#define SF_CTRL_SF_IF_4_SPI_MODE_UMSK (~(((1U << SF_CTRL_SF_IF_4_SPI_MODE_LEN) - 1) << SF_CTRL_SF_IF_4_SPI_MODE_POS))
#define SF_CTRL_SF_IF_4_QPI_MODE_EN SF_CTRL_SF_IF_4_QPI_MODE_EN
#define SF_CTRL_SF_IF_4_QPI_MODE_EN_POS (31U)
#define SF_CTRL_SF_IF_4_QPI_MODE_EN_LEN (1U)
#define SF_CTRL_SF_IF_4_QPI_MODE_EN_MSK (((1U << SF_CTRL_SF_IF_4_QPI_MODE_EN_LEN) - 1) << SF_CTRL_SF_IF_4_QPI_MODE_EN_POS)
#define SF_CTRL_SF_IF_4_QPI_MODE_EN_UMSK (~(((1U << SF_CTRL_SF_IF_4_QPI_MODE_EN_LEN) - 1) << SF_CTRL_SF_IF_4_QPI_MODE_EN_POS))

/* 0x94 : sf_if_iahb_10 */
#define SF_CTRL_SF_IF_IAHB_10_OFFSET (0x94)
#define SF_CTRL_SF_IF_4_CMD_BUF_0 SF_CTRL_SF_IF_4_CMD_BUF_0
#define SF_CTRL_SF_IF_4_CMD_BUF_0_POS (0U)
#define SF_CTRL_SF_IF_4_CMD_BUF_0_LEN (32U)
#define SF_CTRL_SF_IF_4_CMD_BUF_0_MSK (((1U << SF_CTRL_SF_IF_4_CMD_BUF_0_LEN) - 1) << SF_CTRL_SF_IF_4_CMD_BUF_0_POS)
#define SF_CTRL_SF_IF_4_CMD_BUF_0_UMSK (~(((1U << SF_CTRL_SF_IF_4_CMD_BUF_0_LEN) - 1) << SF_CTRL_SF_IF_4_CMD_BUF_0_POS))

/* 0x98 : sf_if_iahb_11 */
#define SF_CTRL_SF_IF_IAHB_11_OFFSET (0x98)
#define SF_CTRL_SF_IF_4_CMD_BUF_1 SF_CTRL_SF_IF_4_CMD_BUF_1
#define SF_CTRL_SF_IF_4_CMD_BUF_1_POS (0U)
#define SF_CTRL_SF_IF_4_CMD_BUF_1_LEN (32U)
#define SF_CTRL_SF_IF_4_CMD_BUF_1_MSK (((1U << SF_CTRL_SF_IF_4_CMD_BUF_1_LEN) - 1) << SF_CTRL_SF_IF_4_CMD_BUF_1_POS)
#define SF_CTRL_SF_IF_4_CMD_BUF_1_UMSK (~(((1U << SF_CTRL_SF_IF_4_CMD_BUF_1_LEN) - 1) << SF_CTRL_SF_IF_4_CMD_BUF_1_POS))

/* 0x9C : sf_if_iahb_12 */
#define SF_CTRL_SF_IF_IAHB_12_OFFSET (0x9C)
#define SF_CTRL_SF2_CLK_SF_RX_INV_SEL SF_CTRL_SF2_CLK_SF_RX_INV_SEL
#define SF_CTRL_SF2_CLK_SF_RX_INV_SEL_POS (2U)
#define SF_CTRL_SF2_CLK_SF_RX_INV_SEL_LEN (1U)
#define SF_CTRL_SF2_CLK_SF_RX_INV_SEL_MSK (((1U << SF_CTRL_SF2_CLK_SF_RX_INV_SEL_LEN) - 1) << SF_CTRL_SF2_CLK_SF_RX_INV_SEL_POS)
#define SF_CTRL_SF2_CLK_SF_RX_INV_SEL_UMSK (~(((1U << SF_CTRL_SF2_CLK_SF_RX_INV_SEL_LEN) - 1) << SF_CTRL_SF2_CLK_SF_RX_INV_SEL_POS))
#define SF_CTRL_SF2_CLK_SF_RX_INV_SRC SF_CTRL_SF2_CLK_SF_RX_INV_SRC
#define SF_CTRL_SF2_CLK_SF_RX_INV_SRC_POS (3U)
#define SF_CTRL_SF2_CLK_SF_RX_INV_SRC_LEN (1U)
#define SF_CTRL_SF2_CLK_SF_RX_INV_SRC_MSK (((1U << SF_CTRL_SF2_CLK_SF_RX_INV_SRC_LEN) - 1) << SF_CTRL_SF2_CLK_SF_RX_INV_SRC_POS)
#define SF_CTRL_SF2_CLK_SF_RX_INV_SRC_UMSK (~(((1U << SF_CTRL_SF2_CLK_SF_RX_INV_SRC_LEN) - 1) << SF_CTRL_SF2_CLK_SF_RX_INV_SRC_POS))
#define SF_CTRL_SF2_CLK_OUT_INV_SEL SF_CTRL_SF2_CLK_OUT_INV_SEL
#define SF_CTRL_SF2_CLK_OUT_INV_SEL_POS (4U)
#define SF_CTRL_SF2_CLK_OUT_INV_SEL_LEN (1U)
#define SF_CTRL_SF2_CLK_OUT_INV_SEL_MSK (((1U << SF_CTRL_SF2_CLK_OUT_INV_SEL_LEN) - 1) << SF_CTRL_SF2_CLK_OUT_INV_SEL_POS)
#define SF_CTRL_SF2_CLK_OUT_INV_SEL_UMSK (~(((1U << SF_CTRL_SF2_CLK_OUT_INV_SEL_LEN) - 1) << SF_CTRL_SF2_CLK_OUT_INV_SEL_POS))
#define SF_CTRL_SF3_CLK_OUT_INV_SEL SF_CTRL_SF3_CLK_OUT_INV_SEL
#define SF_CTRL_SF3_CLK_OUT_INV_SEL_POS (5U)
#define SF_CTRL_SF3_CLK_OUT_INV_SEL_LEN (1U)
#define SF_CTRL_SF3_CLK_OUT_INV_SEL_MSK (((1U << SF_CTRL_SF3_CLK_OUT_INV_SEL_LEN) - 1) << SF_CTRL_SF3_CLK_OUT_INV_SEL_POS)
#define SF_CTRL_SF3_CLK_OUT_INV_SEL_UMSK (~(((1U << SF_CTRL_SF3_CLK_OUT_INV_SEL_LEN) - 1) << SF_CTRL_SF3_CLK_OUT_INV_SEL_POS))
#define SF_CTRL_SF2_IF_READ_DLY_N SF_CTRL_SF2_IF_READ_DLY_N
#define SF_CTRL_SF2_IF_READ_DLY_N_POS (8U)
#define SF_CTRL_SF2_IF_READ_DLY_N_LEN (3U)
#define SF_CTRL_SF2_IF_READ_DLY_N_MSK (((1U << SF_CTRL_SF2_IF_READ_DLY_N_LEN) - 1) << SF_CTRL_SF2_IF_READ_DLY_N_POS)
#define SF_CTRL_SF2_IF_READ_DLY_N_UMSK (~(((1U << SF_CTRL_SF2_IF_READ_DLY_N_LEN) - 1) << SF_CTRL_SF2_IF_READ_DLY_N_POS))
#define SF_CTRL_SF2_IF_READ_DLY_EN SF_CTRL_SF2_IF_READ_DLY_EN
#define SF_CTRL_SF2_IF_READ_DLY_EN_POS (11U)
#define SF_CTRL_SF2_IF_READ_DLY_EN_LEN (1U)
#define SF_CTRL_SF2_IF_READ_DLY_EN_MSK (((1U << SF_CTRL_SF2_IF_READ_DLY_EN_LEN) - 1) << SF_CTRL_SF2_IF_READ_DLY_EN_POS)
#define SF_CTRL_SF2_IF_READ_DLY_EN_UMSK (~(((1U << SF_CTRL_SF2_IF_READ_DLY_EN_LEN) - 1) << SF_CTRL_SF2_IF_READ_DLY_EN_POS))
#define SF_CTRL_SF2_IF_READ_DLY_SRC SF_CTRL_SF2_IF_READ_DLY_SRC
#define SF_CTRL_SF2_IF_READ_DLY_SRC_POS (12U)
#define SF_CTRL_SF2_IF_READ_DLY_SRC_LEN (1U)
#define SF_CTRL_SF2_IF_READ_DLY_SRC_MSK (((1U << SF_CTRL_SF2_IF_READ_DLY_SRC_LEN) - 1) << SF_CTRL_SF2_IF_READ_DLY_SRC_POS)
#define SF_CTRL_SF2_IF_READ_DLY_SRC_UMSK (~(((1U << SF_CTRL_SF2_IF_READ_DLY_SRC_LEN) - 1) << SF_CTRL_SF2_IF_READ_DLY_SRC_POS))

/* 0xA0 : sf_id0_offset */
#define SF_CTRL_SF_ID0_OFFSET_OFFSET (0xA0)
#define SF_CTRL_SF_ID0_OFFSET SF_CTRL_SF_ID0_OFFSET
#define SF_CTRL_SF_ID0_OFFSET_POS (0U)
#define SF_CTRL_SF_ID0_OFFSET_LEN (28U)
#define SF_CTRL_SF_ID0_OFFSET_MSK (((1U << SF_CTRL_SF_ID0_OFFSET_LEN) - 1) << SF_CTRL_SF_ID0_OFFSET_POS)
#define SF_CTRL_SF_ID0_OFFSET_UMSK (~(((1U << SF_CTRL_SF_ID0_OFFSET_LEN) - 1) << SF_CTRL_SF_ID0_OFFSET_POS))

/* 0xA4 : sf_id1_offset */
#define SF_CTRL_SF_ID1_OFFSET_OFFSET (0xA4)
#define SF_CTRL_SF_ID1_OFFSET SF_CTRL_SF_ID1_OFFSET
#define SF_CTRL_SF_ID1_OFFSET_POS (0U)
#define SF_CTRL_SF_ID1_OFFSET_LEN (28U)
#define SF_CTRL_SF_ID1_OFFSET_MSK (((1U << SF_CTRL_SF_ID1_OFFSET_LEN) - 1) << SF_CTRL_SF_ID1_OFFSET_POS)
#define SF_CTRL_SF_ID1_OFFSET_UMSK (~(((1U << SF_CTRL_SF_ID1_OFFSET_LEN) - 1) << SF_CTRL_SF_ID1_OFFSET_POS))

/* 0xA8 : sf_bk2_id0_offset */
#define SF_CTRL_SF_BK2_ID0_OFFSET_OFFSET (0xA8)
#define SF_CTRL_SF_BK2_ID0_OFFSET SF_CTRL_SF_BK2_ID0_OFFSET
#define SF_CTRL_SF_BK2_ID0_OFFSET_POS (0U)
#define SF_CTRL_SF_BK2_ID0_OFFSET_LEN (28U)
#define SF_CTRL_SF_BK2_ID0_OFFSET_MSK (((1U << SF_CTRL_SF_BK2_ID0_OFFSET_LEN) - 1) << SF_CTRL_SF_BK2_ID0_OFFSET_POS)
#define SF_CTRL_SF_BK2_ID0_OFFSET_UMSK (~(((1U << SF_CTRL_SF_BK2_ID0_OFFSET_LEN) - 1) << SF_CTRL_SF_BK2_ID0_OFFSET_POS))

/* 0xAC : sf_bk2_id1_offset */
#define SF_CTRL_SF_BK2_ID1_OFFSET_OFFSET (0xAC)
#define SF_CTRL_SF_BK2_ID1_OFFSET SF_CTRL_SF_BK2_ID1_OFFSET
#define SF_CTRL_SF_BK2_ID1_OFFSET_POS (0U)
#define SF_CTRL_SF_BK2_ID1_OFFSET_LEN (28U)
#define SF_CTRL_SF_BK2_ID1_OFFSET_MSK (((1U << SF_CTRL_SF_BK2_ID1_OFFSET_LEN) - 1) << SF_CTRL_SF_BK2_ID1_OFFSET_POS)
#define SF_CTRL_SF_BK2_ID1_OFFSET_UMSK (~(((1U << SF_CTRL_SF_BK2_ID1_OFFSET_LEN) - 1) << SF_CTRL_SF_BK2_ID1_OFFSET_POS))

/* 0xB0 : sf_dbg */
#define SF_CTRL_SF_DBG_OFFSET (0xB0)
#define SF_CTRL_SF_AUTOLOAD_ST SF_CTRL_SF_AUTOLOAD_ST
#define SF_CTRL_SF_AUTOLOAD_ST_POS (0U)
#define SF_CTRL_SF_AUTOLOAD_ST_LEN (5U)
#define SF_CTRL_SF_AUTOLOAD_ST_MSK (((1U << SF_CTRL_SF_AUTOLOAD_ST_LEN) - 1) << SF_CTRL_SF_AUTOLOAD_ST_POS)
#define SF_CTRL_SF_AUTOLOAD_ST_UMSK (~(((1U << SF_CTRL_SF_AUTOLOAD_ST_LEN) - 1) << SF_CTRL_SF_AUTOLOAD_ST_POS))
#define SF_CTRL_SF_AUTOLOAD_ST_DONE SF_CTRL_SF_AUTOLOAD_ST_DONE
#define SF_CTRL_SF_AUTOLOAD_ST_DONE_POS (5U)
#define SF_CTRL_SF_AUTOLOAD_ST_DONE_LEN (1U)
#define SF_CTRL_SF_AUTOLOAD_ST_DONE_MSK (((1U << SF_CTRL_SF_AUTOLOAD_ST_DONE_LEN) - 1) << SF_CTRL_SF_AUTOLOAD_ST_DONE_POS)
#define SF_CTRL_SF_AUTOLOAD_ST_DONE_UMSK (~(((1U << SF_CTRL_SF_AUTOLOAD_ST_DONE_LEN) - 1) << SF_CTRL_SF_AUTOLOAD_ST_DONE_POS))

/* 0xC0 : sf_if2_ctrl_0 */
#define SF_CTRL_SF_IF2_CTRL_0_OFFSET (0xC0)
#define SF_CTRL_SF_CLK_SF_IF2_RX_INV_SEL SF_CTRL_SF_CLK_SF_IF2_RX_INV_SEL
#define SF_CTRL_SF_CLK_SF_IF2_RX_INV_SEL_POS (2U)
#define SF_CTRL_SF_CLK_SF_IF2_RX_INV_SEL_LEN (1U)
#define SF_CTRL_SF_CLK_SF_IF2_RX_INV_SEL_MSK (((1U << SF_CTRL_SF_CLK_SF_IF2_RX_INV_SEL_LEN) - 1) << SF_CTRL_SF_CLK_SF_IF2_RX_INV_SEL_POS)
#define SF_CTRL_SF_CLK_SF_IF2_RX_INV_SEL_UMSK (~(((1U << SF_CTRL_SF_CLK_SF_IF2_RX_INV_SEL_LEN) - 1) << SF_CTRL_SF_CLK_SF_IF2_RX_INV_SEL_POS))
#define SF_CTRL_SF_IF2_READ_DLY_N SF_CTRL_SF_IF2_READ_DLY_N
#define SF_CTRL_SF_IF2_READ_DLY_N_POS (8U)
#define SF_CTRL_SF_IF2_READ_DLY_N_LEN (3U)
#define SF_CTRL_SF_IF2_READ_DLY_N_MSK (((1U << SF_CTRL_SF_IF2_READ_DLY_N_LEN) - 1) << SF_CTRL_SF_IF2_READ_DLY_N_POS)
#define SF_CTRL_SF_IF2_READ_DLY_N_UMSK (~(((1U << SF_CTRL_SF_IF2_READ_DLY_N_LEN) - 1) << SF_CTRL_SF_IF2_READ_DLY_N_POS))
#define SF_CTRL_SF_IF2_READ_DLY_EN SF_CTRL_SF_IF2_READ_DLY_EN
#define SF_CTRL_SF_IF2_READ_DLY_EN_POS (11U)
#define SF_CTRL_SF_IF2_READ_DLY_EN_LEN (1U)
#define SF_CTRL_SF_IF2_READ_DLY_EN_MSK (((1U << SF_CTRL_SF_IF2_READ_DLY_EN_LEN) - 1) << SF_CTRL_SF_IF2_READ_DLY_EN_POS)
#define SF_CTRL_SF_IF2_READ_DLY_EN_UMSK (~(((1U << SF_CTRL_SF_IF2_READ_DLY_EN_LEN) - 1) << SF_CTRL_SF_IF2_READ_DLY_EN_POS))
#define SF_CTRL_SF_IF2_INT SF_CTRL_SF_IF2_INT
#define SF_CTRL_SF_IF2_INT_POS (16U)
#define SF_CTRL_SF_IF2_INT_LEN (1U)
#define SF_CTRL_SF_IF2_INT_MSK (((1U << SF_CTRL_SF_IF2_INT_LEN) - 1) << SF_CTRL_SF_IF2_INT_POS)
#define SF_CTRL_SF_IF2_INT_UMSK (~(((1U << SF_CTRL_SF_IF2_INT_LEN) - 1) << SF_CTRL_SF_IF2_INT_POS))
#define SF_CTRL_SF_IF2_INT_CLR SF_CTRL_SF_IF2_INT_CLR
#define SF_CTRL_SF_IF2_INT_CLR_POS (17U)
#define SF_CTRL_SF_IF2_INT_CLR_LEN (1U)
#define SF_CTRL_SF_IF2_INT_CLR_MSK (((1U << SF_CTRL_SF_IF2_INT_CLR_LEN) - 1) << SF_CTRL_SF_IF2_INT_CLR_POS)
#define SF_CTRL_SF_IF2_INT_CLR_UMSK (~(((1U << SF_CTRL_SF_IF2_INT_CLR_LEN) - 1) << SF_CTRL_SF_IF2_INT_CLR_POS))
#define SF_CTRL_SF_IF2_INT_SET SF_CTRL_SF_IF2_INT_SET
#define SF_CTRL_SF_IF2_INT_SET_POS (18U)
#define SF_CTRL_SF_IF2_INT_SET_LEN (1U)
#define SF_CTRL_SF_IF2_INT_SET_MSK (((1U << SF_CTRL_SF_IF2_INT_SET_LEN) - 1) << SF_CTRL_SF_IF2_INT_SET_POS)
#define SF_CTRL_SF_IF2_INT_SET_UMSK (~(((1U << SF_CTRL_SF_IF2_INT_SET_LEN) - 1) << SF_CTRL_SF_IF2_INT_SET_POS))
#define SF_CTRL_SF_IF2_REPLACE_SF1 SF_CTRL_SF_IF2_REPLACE_SF1
#define SF_CTRL_SF_IF2_REPLACE_SF1_POS (23U)
#define SF_CTRL_SF_IF2_REPLACE_SF1_LEN (1U)
#define SF_CTRL_SF_IF2_REPLACE_SF1_MSK (((1U << SF_CTRL_SF_IF2_REPLACE_SF1_LEN) - 1) << SF_CTRL_SF_IF2_REPLACE_SF1_POS)
#define SF_CTRL_SF_IF2_REPLACE_SF1_UMSK (~(((1U << SF_CTRL_SF_IF2_REPLACE_SF1_LEN) - 1) << SF_CTRL_SF_IF2_REPLACE_SF1_POS))
#define SF_CTRL_SF_IF2_REPLACE_SF2 SF_CTRL_SF_IF2_REPLACE_SF2
#define SF_CTRL_SF_IF2_REPLACE_SF2_POS (24U)
#define SF_CTRL_SF_IF2_REPLACE_SF2_LEN (1U)
#define SF_CTRL_SF_IF2_REPLACE_SF2_MSK (((1U << SF_CTRL_SF_IF2_REPLACE_SF2_LEN) - 1) << SF_CTRL_SF_IF2_REPLACE_SF2_POS)
#define SF_CTRL_SF_IF2_REPLACE_SF2_UMSK (~(((1U << SF_CTRL_SF_IF2_REPLACE_SF2_LEN) - 1) << SF_CTRL_SF_IF2_REPLACE_SF2_POS))
#define SF_CTRL_SF_IF2_REPLACE_SF3 SF_CTRL_SF_IF2_REPLACE_SF3
#define SF_CTRL_SF_IF2_REPLACE_SF3_POS (25U)
#define SF_CTRL_SF_IF2_REPLACE_SF3_LEN (1U)
#define SF_CTRL_SF_IF2_REPLACE_SF3_MSK (((1U << SF_CTRL_SF_IF2_REPLACE_SF3_LEN) - 1) << SF_CTRL_SF_IF2_REPLACE_SF3_POS)
#define SF_CTRL_SF_IF2_REPLACE_SF3_UMSK (~(((1U << SF_CTRL_SF_IF2_REPLACE_SF3_LEN) - 1) << SF_CTRL_SF_IF2_REPLACE_SF3_POS))
#define SF_CTRL_SF_IF2_PAD_SEL SF_CTRL_SF_IF2_PAD_SEL
#define SF_CTRL_SF_IF2_PAD_SEL_POS (26U)
#define SF_CTRL_SF_IF2_PAD_SEL_LEN (2U)
#define SF_CTRL_SF_IF2_PAD_SEL_MSK (((1U << SF_CTRL_SF_IF2_PAD_SEL_LEN) - 1) << SF_CTRL_SF_IF2_PAD_SEL_POS)
#define SF_CTRL_SF_IF2_PAD_SEL_UMSK (~(((1U << SF_CTRL_SF_IF2_PAD_SEL_LEN) - 1) << SF_CTRL_SF_IF2_PAD_SEL_POS))
#define SF_CTRL_SF_IF2_BK_SWAP SF_CTRL_SF_IF2_BK_SWAP
#define SF_CTRL_SF_IF2_BK_SWAP_POS (28U)
#define SF_CTRL_SF_IF2_BK_SWAP_LEN (1U)
#define SF_CTRL_SF_IF2_BK_SWAP_MSK (((1U << SF_CTRL_SF_IF2_BK_SWAP_LEN) - 1) << SF_CTRL_SF_IF2_BK_SWAP_POS)
#define SF_CTRL_SF_IF2_BK_SWAP_UMSK (~(((1U << SF_CTRL_SF_IF2_BK_SWAP_LEN) - 1) << SF_CTRL_SF_IF2_BK_SWAP_POS))
#define SF_CTRL_SF_IF2_BK2_MODE SF_CTRL_SF_IF2_BK2_MODE
#define SF_CTRL_SF_IF2_BK2_MODE_POS (29U)
#define SF_CTRL_SF_IF2_BK2_MODE_LEN (1U)
#define SF_CTRL_SF_IF2_BK2_MODE_MSK (((1U << SF_CTRL_SF_IF2_BK2_MODE_LEN) - 1) << SF_CTRL_SF_IF2_BK2_MODE_POS)
#define SF_CTRL_SF_IF2_BK2_MODE_UMSK (~(((1U << SF_CTRL_SF_IF2_BK2_MODE_LEN) - 1) << SF_CTRL_SF_IF2_BK2_MODE_POS))
#define SF_CTRL_SF_IF2_BK2_EN SF_CTRL_SF_IF2_BK2_EN
#define SF_CTRL_SF_IF2_BK2_EN_POS (30U)
#define SF_CTRL_SF_IF2_BK2_EN_LEN (1U)
#define SF_CTRL_SF_IF2_BK2_EN_MSK (((1U << SF_CTRL_SF_IF2_BK2_EN_LEN) - 1) << SF_CTRL_SF_IF2_BK2_EN_POS)
#define SF_CTRL_SF_IF2_BK2_EN_UMSK (~(((1U << SF_CTRL_SF_IF2_BK2_EN_LEN) - 1) << SF_CTRL_SF_IF2_BK2_EN_POS))
#define SF_CTRL_SF_IF2_BK_SEL SF_CTRL_SF_IF2_BK_SEL
#define SF_CTRL_SF_IF2_BK_SEL_POS (31U)
#define SF_CTRL_SF_IF2_BK_SEL_LEN (1U)
#define SF_CTRL_SF_IF2_BK_SEL_MSK (((1U << SF_CTRL_SF_IF2_BK_SEL_LEN) - 1) << SF_CTRL_SF_IF2_BK_SEL_POS)
#define SF_CTRL_SF_IF2_BK_SEL_UMSK (~(((1U << SF_CTRL_SF_IF2_BK_SEL_LEN) - 1) << SF_CTRL_SF_IF2_BK_SEL_POS))

/* 0xC4 : sf_if2_ctrl_1 */
#define SF_CTRL_SF_IF2_CTRL_1_OFFSET (0xC4)
#define SF_CTRL_SF_IF2_SR_PAT_MASK SF_CTRL_SF_IF2_SR_PAT_MASK
#define SF_CTRL_SF_IF2_SR_PAT_MASK_POS (0U)
#define SF_CTRL_SF_IF2_SR_PAT_MASK_LEN (8U)
#define SF_CTRL_SF_IF2_SR_PAT_MASK_MSK (((1U << SF_CTRL_SF_IF2_SR_PAT_MASK_LEN) - 1) << SF_CTRL_SF_IF2_SR_PAT_MASK_POS)
#define SF_CTRL_SF_IF2_SR_PAT_MASK_UMSK (~(((1U << SF_CTRL_SF_IF2_SR_PAT_MASK_LEN) - 1) << SF_CTRL_SF_IF2_SR_PAT_MASK_POS))
#define SF_CTRL_SF_IF2_SR_PAT SF_CTRL_SF_IF2_SR_PAT
#define SF_CTRL_SF_IF2_SR_PAT_POS (8U)
#define SF_CTRL_SF_IF2_SR_PAT_LEN (8U)
#define SF_CTRL_SF_IF2_SR_PAT_MSK (((1U << SF_CTRL_SF_IF2_SR_PAT_LEN) - 1) << SF_CTRL_SF_IF2_SR_PAT_POS)
#define SF_CTRL_SF_IF2_SR_PAT_UMSK (~(((1U << SF_CTRL_SF_IF2_SR_PAT_LEN) - 1) << SF_CTRL_SF_IF2_SR_PAT_POS))
#define SF_CTRL_SF_IF2_SR_INT SF_CTRL_SF_IF2_SR_INT
#define SF_CTRL_SF_IF2_SR_INT_POS (16U)
#define SF_CTRL_SF_IF2_SR_INT_LEN (1U)
#define SF_CTRL_SF_IF2_SR_INT_MSK (((1U << SF_CTRL_SF_IF2_SR_INT_LEN) - 1) << SF_CTRL_SF_IF2_SR_INT_POS)
#define SF_CTRL_SF_IF2_SR_INT_UMSK (~(((1U << SF_CTRL_SF_IF2_SR_INT_LEN) - 1) << SF_CTRL_SF_IF2_SR_INT_POS))
#define SF_CTRL_SF_IF2_SR_INT_EN SF_CTRL_SF_IF2_SR_INT_EN
#define SF_CTRL_SF_IF2_SR_INT_EN_POS (17U)
#define SF_CTRL_SF_IF2_SR_INT_EN_LEN (1U)
#define SF_CTRL_SF_IF2_SR_INT_EN_MSK (((1U << SF_CTRL_SF_IF2_SR_INT_EN_LEN) - 1) << SF_CTRL_SF_IF2_SR_INT_EN_POS)
#define SF_CTRL_SF_IF2_SR_INT_EN_UMSK (~(((1U << SF_CTRL_SF_IF2_SR_INT_EN_LEN) - 1) << SF_CTRL_SF_IF2_SR_INT_EN_POS))
#define SF_CTRL_SF_IF2_SR_INT_SET SF_CTRL_SF_IF2_SR_INT_SET
#define SF_CTRL_SF_IF2_SR_INT_SET_POS (18U)
#define SF_CTRL_SF_IF2_SR_INT_SET_LEN (1U)
#define SF_CTRL_SF_IF2_SR_INT_SET_MSK (((1U << SF_CTRL_SF_IF2_SR_INT_SET_LEN) - 1) << SF_CTRL_SF_IF2_SR_INT_SET_POS)
#define SF_CTRL_SF_IF2_SR_INT_SET_UMSK (~(((1U << SF_CTRL_SF_IF2_SR_INT_SET_LEN) - 1) << SF_CTRL_SF_IF2_SR_INT_SET_POS))
#define SF_CTRL_SF_IF2_ACK_LAT SF_CTRL_SF_IF2_ACK_LAT
#define SF_CTRL_SF_IF2_ACK_LAT_POS (20U)
#define SF_CTRL_SF_IF2_ACK_LAT_LEN (3U)
#define SF_CTRL_SF_IF2_ACK_LAT_MSK (((1U << SF_CTRL_SF_IF2_ACK_LAT_LEN) - 1) << SF_CTRL_SF_IF2_ACK_LAT_POS)
#define SF_CTRL_SF_IF2_ACK_LAT_UMSK (~(((1U << SF_CTRL_SF_IF2_ACK_LAT_LEN) - 1) << SF_CTRL_SF_IF2_ACK_LAT_POS))
#define SF_CTRL_SF_IF2_REG_HOLD SF_CTRL_SF_IF2_REG_HOLD
#define SF_CTRL_SF_IF2_REG_HOLD_POS (24U)
#define SF_CTRL_SF_IF2_REG_HOLD_LEN (1U)
#define SF_CTRL_SF_IF2_REG_HOLD_MSK (((1U << SF_CTRL_SF_IF2_REG_HOLD_LEN) - 1) << SF_CTRL_SF_IF2_REG_HOLD_POS)
#define SF_CTRL_SF_IF2_REG_HOLD_UMSK (~(((1U << SF_CTRL_SF_IF2_REG_HOLD_LEN) - 1) << SF_CTRL_SF_IF2_REG_HOLD_POS))
#define SF_CTRL_SF_IF2_REG_WP SF_CTRL_SF_IF2_REG_WP
#define SF_CTRL_SF_IF2_REG_WP_POS (25U)
#define SF_CTRL_SF_IF2_REG_WP_LEN (1U)
#define SF_CTRL_SF_IF2_REG_WP_MSK (((1U << SF_CTRL_SF_IF2_REG_WP_LEN) - 1) << SF_CTRL_SF_IF2_REG_WP_POS)
#define SF_CTRL_SF_IF2_REG_WP_UMSK (~(((1U << SF_CTRL_SF_IF2_REG_WP_LEN) - 1) << SF_CTRL_SF_IF2_REG_WP_POS))
#define SF_CTRL_SF_IF2_FN_SEL SF_CTRL_SF_IF2_FN_SEL
#define SF_CTRL_SF_IF2_FN_SEL_POS (28U)
#define SF_CTRL_SF_IF2_FN_SEL_LEN (1U)
#define SF_CTRL_SF_IF2_FN_SEL_MSK (((1U << SF_CTRL_SF_IF2_FN_SEL_LEN) - 1) << SF_CTRL_SF_IF2_FN_SEL_POS)
#define SF_CTRL_SF_IF2_FN_SEL_UMSK (~(((1U << SF_CTRL_SF_IF2_FN_SEL_LEN) - 1) << SF_CTRL_SF_IF2_FN_SEL_POS))
#define SF_CTRL_SF_IF2_EN SF_CTRL_SF_IF2_EN
#define SF_CTRL_SF_IF2_EN_POS (29U)
#define SF_CTRL_SF_IF2_EN_LEN (1U)
#define SF_CTRL_SF_IF2_EN_MSK (((1U << SF_CTRL_SF_IF2_EN_LEN) - 1) << SF_CTRL_SF_IF2_EN_POS)
#define SF_CTRL_SF_IF2_EN_UMSK (~(((1U << SF_CTRL_SF_IF2_EN_LEN) - 1) << SF_CTRL_SF_IF2_EN_POS))

/* 0xC8 : sf_if2_sahb_0 */
#define SF_CTRL_SF_IF2_SAHB_0_OFFSET (0xC8)
#define SF_CTRL_SF_IF2_BUSY SF_CTRL_SF_IF2_BUSY
#define SF_CTRL_SF_IF2_BUSY_POS (0U)
#define SF_CTRL_SF_IF2_BUSY_LEN (1U)
#define SF_CTRL_SF_IF2_BUSY_MSK (((1U << SF_CTRL_SF_IF2_BUSY_LEN) - 1) << SF_CTRL_SF_IF2_BUSY_POS)
#define SF_CTRL_SF_IF2_BUSY_UMSK (~(((1U << SF_CTRL_SF_IF2_BUSY_LEN) - 1) << SF_CTRL_SF_IF2_BUSY_POS))
#define SF_CTRL_SF_IF2_0_TRIG SF_CTRL_SF_IF2_0_TRIG
#define SF_CTRL_SF_IF2_0_TRIG_POS (1U)
#define SF_CTRL_SF_IF2_0_TRIG_LEN (1U)
#define SF_CTRL_SF_IF2_0_TRIG_MSK (((1U << SF_CTRL_SF_IF2_0_TRIG_LEN) - 1) << SF_CTRL_SF_IF2_0_TRIG_POS)
#define SF_CTRL_SF_IF2_0_TRIG_UMSK (~(((1U << SF_CTRL_SF_IF2_0_TRIG_LEN) - 1) << SF_CTRL_SF_IF2_0_TRIG_POS))
#define SF_CTRL_SF_IF2_0_DAT_BYTE SF_CTRL_SF_IF2_0_DAT_BYTE
#define SF_CTRL_SF_IF2_0_DAT_BYTE_POS (2U)
#define SF_CTRL_SF_IF2_0_DAT_BYTE_LEN (10U)
#define SF_CTRL_SF_IF2_0_DAT_BYTE_MSK (((1U << SF_CTRL_SF_IF2_0_DAT_BYTE_LEN) - 1) << SF_CTRL_SF_IF2_0_DAT_BYTE_POS)
#define SF_CTRL_SF_IF2_0_DAT_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF2_0_DAT_BYTE_LEN) - 1) << SF_CTRL_SF_IF2_0_DAT_BYTE_POS))
#define SF_CTRL_SF_IF2_0_DMY_BYTE SF_CTRL_SF_IF2_0_DMY_BYTE
#define SF_CTRL_SF_IF2_0_DMY_BYTE_POS (12U)
#define SF_CTRL_SF_IF2_0_DMY_BYTE_LEN (5U)
#define SF_CTRL_SF_IF2_0_DMY_BYTE_MSK (((1U << SF_CTRL_SF_IF2_0_DMY_BYTE_LEN) - 1) << SF_CTRL_SF_IF2_0_DMY_BYTE_POS)
#define SF_CTRL_SF_IF2_0_DMY_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF2_0_DMY_BYTE_LEN) - 1) << SF_CTRL_SF_IF2_0_DMY_BYTE_POS))
#define SF_CTRL_SF_IF2_0_ADR_BYTE SF_CTRL_SF_IF2_0_ADR_BYTE
#define SF_CTRL_SF_IF2_0_ADR_BYTE_POS (17U)
#define SF_CTRL_SF_IF2_0_ADR_BYTE_LEN (3U)
#define SF_CTRL_SF_IF2_0_ADR_BYTE_MSK (((1U << SF_CTRL_SF_IF2_0_ADR_BYTE_LEN) - 1) << SF_CTRL_SF_IF2_0_ADR_BYTE_POS)
#define SF_CTRL_SF_IF2_0_ADR_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF2_0_ADR_BYTE_LEN) - 1) << SF_CTRL_SF_IF2_0_ADR_BYTE_POS))
#define SF_CTRL_SF_IF2_0_CMD_BYTE SF_CTRL_SF_IF2_0_CMD_BYTE
#define SF_CTRL_SF_IF2_0_CMD_BYTE_POS (20U)
#define SF_CTRL_SF_IF2_0_CMD_BYTE_LEN (3U)
#define SF_CTRL_SF_IF2_0_CMD_BYTE_MSK (((1U << SF_CTRL_SF_IF2_0_CMD_BYTE_LEN) - 1) << SF_CTRL_SF_IF2_0_CMD_BYTE_POS)
#define SF_CTRL_SF_IF2_0_CMD_BYTE_UMSK (~(((1U << SF_CTRL_SF_IF2_0_CMD_BYTE_LEN) - 1) << SF_CTRL_SF_IF2_0_CMD_BYTE_POS))
#define SF_CTRL_SF_IF2_0_DAT_RW SF_CTRL_SF_IF2_0_DAT_RW
#define SF_CTRL_SF_IF2_0_DAT_RW_POS (23U)
#define SF_CTRL_SF_IF2_0_DAT_RW_LEN (1U)
#define SF_CTRL_SF_IF2_0_DAT_RW_MSK (((1U << SF_CTRL_SF_IF2_0_DAT_RW_LEN) - 1) << SF_CTRL_SF_IF2_0_DAT_RW_POS)
#define SF_CTRL_SF_IF2_0_DAT_RW_UMSK (~(((1U << SF_CTRL_SF_IF2_0_DAT_RW_LEN) - 1) << SF_CTRL_SF_IF2_0_DAT_RW_POS))
#define SF_CTRL_SF_IF2_0_DAT_EN SF_CTRL_SF_IF2_0_DAT_EN
#define SF_CTRL_SF_IF2_0_DAT_EN_POS (24U)
#define SF_CTRL_SF_IF2_0_DAT_EN_LEN (1U)
#define SF_CTRL_SF_IF2_0_DAT_EN_MSK (((1U << SF_CTRL_SF_IF2_0_DAT_EN_LEN) - 1) << SF_CTRL_SF_IF2_0_DAT_EN_POS)
#define SF_CTRL_SF_IF2_0_DAT_EN_UMSK (~(((1U << SF_CTRL_SF_IF2_0_DAT_EN_LEN) - 1) << SF_CTRL_SF_IF2_0_DAT_EN_POS))
#define SF_CTRL_SF_IF2_0_DMY_EN SF_CTRL_SF_IF2_0_DMY_EN
#define SF_CTRL_SF_IF2_0_DMY_EN_POS (25U)
#define SF_CTRL_SF_IF2_0_DMY_EN_LEN (1U)
#define SF_CTRL_SF_IF2_0_DMY_EN_MSK (((1U << SF_CTRL_SF_IF2_0_DMY_EN_LEN) - 1) << SF_CTRL_SF_IF2_0_DMY_EN_POS)
#define SF_CTRL_SF_IF2_0_DMY_EN_UMSK (~(((1U << SF_CTRL_SF_IF2_0_DMY_EN_LEN) - 1) << SF_CTRL_SF_IF2_0_DMY_EN_POS))
#define SF_CTRL_SF_IF2_0_ADR_EN SF_CTRL_SF_IF2_0_ADR_EN
#define SF_CTRL_SF_IF2_0_ADR_EN_POS (26U)
#define SF_CTRL_SF_IF2_0_ADR_EN_LEN (1U)
#define SF_CTRL_SF_IF2_0_ADR_EN_MSK (((1U << SF_CTRL_SF_IF2_0_ADR_EN_LEN) - 1) << SF_CTRL_SF_IF2_0_ADR_EN_POS)
#define SF_CTRL_SF_IF2_0_ADR_EN_UMSK (~(((1U << SF_CTRL_SF_IF2_0_ADR_EN_LEN) - 1) << SF_CTRL_SF_IF2_0_ADR_EN_POS))
#define SF_CTRL_SF_IF2_0_CMD_EN SF_CTRL_SF_IF2_0_CMD_EN
#define SF_CTRL_SF_IF2_0_CMD_EN_POS (27U)
#define SF_CTRL_SF_IF2_0_CMD_EN_LEN (1U)
#define SF_CTRL_SF_IF2_0_CMD_EN_MSK (((1U << SF_CTRL_SF_IF2_0_CMD_EN_LEN) - 1) << SF_CTRL_SF_IF2_0_CMD_EN_POS)
#define SF_CTRL_SF_IF2_0_CMD_EN_UMSK (~(((1U << SF_CTRL_SF_IF2_0_CMD_EN_LEN) - 1) << SF_CTRL_SF_IF2_0_CMD_EN_POS))
#define SF_CTRL_SF_IF2_0_SPI_MODE SF_CTRL_SF_IF2_0_SPI_MODE
#define SF_CTRL_SF_IF2_0_SPI_MODE_POS (28U)
#define SF_CTRL_SF_IF2_0_SPI_MODE_LEN (3U)
#define SF_CTRL_SF_IF2_0_SPI_MODE_MSK (((1U << SF_CTRL_SF_IF2_0_SPI_MODE_LEN) - 1) << SF_CTRL_SF_IF2_0_SPI_MODE_POS)
#define SF_CTRL_SF_IF2_0_SPI_MODE_UMSK (~(((1U << SF_CTRL_SF_IF2_0_SPI_MODE_LEN) - 1) << SF_CTRL_SF_IF2_0_SPI_MODE_POS))
#define SF_CTRL_SF_IF2_0_QPI_MODE_EN SF_CTRL_SF_IF2_0_QPI_MODE_EN
#define SF_CTRL_SF_IF2_0_QPI_MODE_EN_POS (31U)
#define SF_CTRL_SF_IF2_0_QPI_MODE_EN_LEN (1U)
#define SF_CTRL_SF_IF2_0_QPI_MODE_EN_MSK (((1U << SF_CTRL_SF_IF2_0_QPI_MODE_EN_LEN) - 1) << SF_CTRL_SF_IF2_0_QPI_MODE_EN_POS)
#define SF_CTRL_SF_IF2_0_QPI_MODE_EN_UMSK (~(((1U << SF_CTRL_SF_IF2_0_QPI_MODE_EN_LEN) - 1) << SF_CTRL_SF_IF2_0_QPI_MODE_EN_POS))

/* 0xCC : sf_if2_sahb_1 */
#define SF_CTRL_SF_IF2_SAHB_1_OFFSET (0xCC)
#define SF_CTRL_SF_IF2_0_CMD_BUF_0 SF_CTRL_SF_IF2_0_CMD_BUF_0
#define SF_CTRL_SF_IF2_0_CMD_BUF_0_POS (0U)
#define SF_CTRL_SF_IF2_0_CMD_BUF_0_LEN (32U)
#define SF_CTRL_SF_IF2_0_CMD_BUF_0_MSK (((1U << SF_CTRL_SF_IF2_0_CMD_BUF_0_LEN) - 1) << SF_CTRL_SF_IF2_0_CMD_BUF_0_POS)
#define SF_CTRL_SF_IF2_0_CMD_BUF_0_UMSK (~(((1U << SF_CTRL_SF_IF2_0_CMD_BUF_0_LEN) - 1) << SF_CTRL_SF_IF2_0_CMD_BUF_0_POS))

/* 0xD0 : sf_if2_sahb_2 */
#define SF_CTRL_SF_IF2_SAHB_2_OFFSET (0xD0)
#define SF_CTRL_SF_IF2_0_CMD_BUF_1 SF_CTRL_SF_IF2_0_CMD_BUF_1
#define SF_CTRL_SF_IF2_0_CMD_BUF_1_POS (0U)
#define SF_CTRL_SF_IF2_0_CMD_BUF_1_LEN (32U)
#define SF_CTRL_SF_IF2_0_CMD_BUF_1_MSK (((1U << SF_CTRL_SF_IF2_0_CMD_BUF_1_LEN) - 1) << SF_CTRL_SF_IF2_0_CMD_BUF_1_POS)
#define SF_CTRL_SF_IF2_0_CMD_BUF_1_UMSK (~(((1U << SF_CTRL_SF_IF2_0_CMD_BUF_1_LEN) - 1) << SF_CTRL_SF_IF2_0_CMD_BUF_1_POS))

/* 0x100 : sf_ctrl_prot_en_rd */
#define SF_CTRL_PROT_EN_RD_OFFSET (0x100)
#define SF_CTRL_ID0_EN_RD SF_CTRL_ID0_EN_RD
#define SF_CTRL_ID0_EN_RD_POS (1U)
#define SF_CTRL_ID0_EN_RD_LEN (1U)
#define SF_CTRL_ID0_EN_RD_MSK (((1U << SF_CTRL_ID0_EN_RD_LEN) - 1) << SF_CTRL_ID0_EN_RD_POS)
#define SF_CTRL_ID0_EN_RD_UMSK (~(((1U << SF_CTRL_ID0_EN_RD_LEN) - 1) << SF_CTRL_ID0_EN_RD_POS))
#define SF_CTRL_ID1_EN_RD SF_CTRL_ID1_EN_RD
#define SF_CTRL_ID1_EN_RD_POS (2U)
#define SF_CTRL_ID1_EN_RD_LEN (1U)
#define SF_CTRL_ID1_EN_RD_MSK (((1U << SF_CTRL_ID1_EN_RD_LEN) - 1) << SF_CTRL_ID1_EN_RD_POS)
#define SF_CTRL_ID1_EN_RD_UMSK (~(((1U << SF_CTRL_ID1_EN_RD_LEN) - 1) << SF_CTRL_ID1_EN_RD_POS))
#define SF_CTRL_SF_SEC_TZSID_LOCK SF_CTRL_SF_SEC_TZSID_LOCK
#define SF_CTRL_SF_SEC_TZSID_LOCK_POS (28U)
#define SF_CTRL_SF_SEC_TZSID_LOCK_LEN (1U)
#define SF_CTRL_SF_SEC_TZSID_LOCK_MSK (((1U << SF_CTRL_SF_SEC_TZSID_LOCK_LEN) - 1) << SF_CTRL_SF_SEC_TZSID_LOCK_POS)
#define SF_CTRL_SF_SEC_TZSID_LOCK_UMSK (~(((1U << SF_CTRL_SF_SEC_TZSID_LOCK_LEN) - 1) << SF_CTRL_SF_SEC_TZSID_LOCK_POS))
#define SF_CTRL_SF_IF2_0_TRIG_WR_LOCK SF_CTRL_SF_IF2_0_TRIG_WR_LOCK
#define SF_CTRL_SF_IF2_0_TRIG_WR_LOCK_POS (29U)
#define SF_CTRL_SF_IF2_0_TRIG_WR_LOCK_LEN (1U)
#define SF_CTRL_SF_IF2_0_TRIG_WR_LOCK_MSK (((1U << SF_CTRL_SF_IF2_0_TRIG_WR_LOCK_LEN) - 1) << SF_CTRL_SF_IF2_0_TRIG_WR_LOCK_POS)
#define SF_CTRL_SF_IF2_0_TRIG_WR_LOCK_UMSK (~(((1U << SF_CTRL_SF_IF2_0_TRIG_WR_LOCK_LEN) - 1) << SF_CTRL_SF_IF2_0_TRIG_WR_LOCK_POS))
#define SF_CTRL_SF_IF_0_TRIG_WR_LOCK SF_CTRL_SF_IF_0_TRIG_WR_LOCK
#define SF_CTRL_SF_IF_0_TRIG_WR_LOCK_POS (30U)
#define SF_CTRL_SF_IF_0_TRIG_WR_LOCK_LEN (1U)
#define SF_CTRL_SF_IF_0_TRIG_WR_LOCK_MSK (((1U << SF_CTRL_SF_IF_0_TRIG_WR_LOCK_LEN) - 1) << SF_CTRL_SF_IF_0_TRIG_WR_LOCK_POS)
#define SF_CTRL_SF_IF_0_TRIG_WR_LOCK_UMSK (~(((1U << SF_CTRL_SF_IF_0_TRIG_WR_LOCK_LEN) - 1) << SF_CTRL_SF_IF_0_TRIG_WR_LOCK_POS))
#define SF_CTRL_SF_DBG_DIS SF_CTRL_SF_DBG_DIS
#define SF_CTRL_SF_DBG_DIS_POS (31U)
#define SF_CTRL_SF_DBG_DIS_LEN (1U)
#define SF_CTRL_SF_DBG_DIS_MSK (((1U << SF_CTRL_SF_DBG_DIS_LEN) - 1) << SF_CTRL_SF_DBG_DIS_POS)
#define SF_CTRL_SF_DBG_DIS_UMSK (~(((1U << SF_CTRL_SF_DBG_DIS_LEN) - 1) << SF_CTRL_SF_DBG_DIS_POS))

/* 0x104 : sf_ctrl_prot_en */
#define SF_CTRL_PROT_EN_OFFSET (0x104)
#define SF_CTRL_ID0_EN SF_CTRL_ID0_EN
#define SF_CTRL_ID0_EN_POS (1U)
#define SF_CTRL_ID0_EN_LEN (1U)
#define SF_CTRL_ID0_EN_MSK (((1U << SF_CTRL_ID0_EN_LEN) - 1) << SF_CTRL_ID0_EN_POS)
#define SF_CTRL_ID0_EN_UMSK (~(((1U << SF_CTRL_ID0_EN_LEN) - 1) << SF_CTRL_ID0_EN_POS))
#define SF_CTRL_ID1_EN SF_CTRL_ID1_EN
#define SF_CTRL_ID1_EN_POS (2U)
#define SF_CTRL_ID1_EN_LEN (1U)
#define SF_CTRL_ID1_EN_MSK (((1U << SF_CTRL_ID1_EN_LEN) - 1) << SF_CTRL_ID1_EN_POS)
#define SF_CTRL_ID1_EN_UMSK (~(((1U << SF_CTRL_ID1_EN_LEN) - 1) << SF_CTRL_ID1_EN_POS))

/* 0x200 : sf_aes_key_r0_0 */
#define SF_CTRL_SF_AES_KEY_R0_0_OFFSET (0x200)
#define SF_CTRL_SF_AES_KEY_R0_0 SF_CTRL_SF_AES_KEY_R0_0
#define SF_CTRL_SF_AES_KEY_R0_0_POS (0U)
#define SF_CTRL_SF_AES_KEY_R0_0_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R0_0_MSK (((1U << SF_CTRL_SF_AES_KEY_R0_0_LEN) - 1) << SF_CTRL_SF_AES_KEY_R0_0_POS)
#define SF_CTRL_SF_AES_KEY_R0_0_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R0_0_LEN) - 1) << SF_CTRL_SF_AES_KEY_R0_0_POS))

/* 0x204 : sf_aes_key_r0_1 */
#define SF_CTRL_SF_AES_KEY_R0_1_OFFSET (0x204)
#define SF_CTRL_SF_AES_KEY_R0_1 SF_CTRL_SF_AES_KEY_R0_1
#define SF_CTRL_SF_AES_KEY_R0_1_POS (0U)
#define SF_CTRL_SF_AES_KEY_R0_1_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R0_1_MSK (((1U << SF_CTRL_SF_AES_KEY_R0_1_LEN) - 1) << SF_CTRL_SF_AES_KEY_R0_1_POS)
#define SF_CTRL_SF_AES_KEY_R0_1_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R0_1_LEN) - 1) << SF_CTRL_SF_AES_KEY_R0_1_POS))

/* 0x208 : sf_aes_key_r0_2 */
#define SF_CTRL_SF_AES_KEY_R0_2_OFFSET (0x208)
#define SF_CTRL_SF_AES_KEY_R0_2 SF_CTRL_SF_AES_KEY_R0_2
#define SF_CTRL_SF_AES_KEY_R0_2_POS (0U)
#define SF_CTRL_SF_AES_KEY_R0_2_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R0_2_MSK (((1U << SF_CTRL_SF_AES_KEY_R0_2_LEN) - 1) << SF_CTRL_SF_AES_KEY_R0_2_POS)
#define SF_CTRL_SF_AES_KEY_R0_2_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R0_2_LEN) - 1) << SF_CTRL_SF_AES_KEY_R0_2_POS))

/* 0x20C : sf_aes_key_r0_3 */
#define SF_CTRL_SF_AES_KEY_R0_3_OFFSET (0x20C)
#define SF_CTRL_SF_AES_KEY_R0_3 SF_CTRL_SF_AES_KEY_R0_3
#define SF_CTRL_SF_AES_KEY_R0_3_POS (0U)
#define SF_CTRL_SF_AES_KEY_R0_3_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R0_3_MSK (((1U << SF_CTRL_SF_AES_KEY_R0_3_LEN) - 1) << SF_CTRL_SF_AES_KEY_R0_3_POS)
#define SF_CTRL_SF_AES_KEY_R0_3_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R0_3_LEN) - 1) << SF_CTRL_SF_AES_KEY_R0_3_POS))

/* 0x210 : sf_aes_key_r0_4 */
#define SF_CTRL_SF_AES_KEY_R0_4_OFFSET (0x210)
#define SF_CTRL_SF_AES_KEY_R0_4 SF_CTRL_SF_AES_KEY_R0_4
#define SF_CTRL_SF_AES_KEY_R0_4_POS (0U)
#define SF_CTRL_SF_AES_KEY_R0_4_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R0_4_MSK (((1U << SF_CTRL_SF_AES_KEY_R0_4_LEN) - 1) << SF_CTRL_SF_AES_KEY_R0_4_POS)
#define SF_CTRL_SF_AES_KEY_R0_4_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R0_4_LEN) - 1) << SF_CTRL_SF_AES_KEY_R0_4_POS))

/* 0x214 : sf_aes_key_r0_5 */
#define SF_CTRL_SF_AES_KEY_R0_5_OFFSET (0x214)
#define SF_CTRL_SF_AES_KEY_R0_5 SF_CTRL_SF_AES_KEY_R0_5
#define SF_CTRL_SF_AES_KEY_R0_5_POS (0U)
#define SF_CTRL_SF_AES_KEY_R0_5_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R0_5_MSK (((1U << SF_CTRL_SF_AES_KEY_R0_5_LEN) - 1) << SF_CTRL_SF_AES_KEY_R0_5_POS)
#define SF_CTRL_SF_AES_KEY_R0_5_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R0_5_LEN) - 1) << SF_CTRL_SF_AES_KEY_R0_5_POS))

/* 0x218 : sf_aes_key_r0_6 */
#define SF_CTRL_SF_AES_KEY_R0_6_OFFSET (0x218)
#define SF_CTRL_SF_AES_KEY_R0_6 SF_CTRL_SF_AES_KEY_R0_6
#define SF_CTRL_SF_AES_KEY_R0_6_POS (0U)
#define SF_CTRL_SF_AES_KEY_R0_6_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R0_6_MSK (((1U << SF_CTRL_SF_AES_KEY_R0_6_LEN) - 1) << SF_CTRL_SF_AES_KEY_R0_6_POS)
#define SF_CTRL_SF_AES_KEY_R0_6_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R0_6_LEN) - 1) << SF_CTRL_SF_AES_KEY_R0_6_POS))

/* 0x21C : sf_aes_key_r0_7 */
#define SF_CTRL_SF_AES_KEY_R0_7_OFFSET (0x21C)
#define SF_CTRL_SF_AES_KEY_R0_7 SF_CTRL_SF_AES_KEY_R0_7
#define SF_CTRL_SF_AES_KEY_R0_7_POS (0U)
#define SF_CTRL_SF_AES_KEY_R0_7_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R0_7_MSK (((1U << SF_CTRL_SF_AES_KEY_R0_7_LEN) - 1) << SF_CTRL_SF_AES_KEY_R0_7_POS)
#define SF_CTRL_SF_AES_KEY_R0_7_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R0_7_LEN) - 1) << SF_CTRL_SF_AES_KEY_R0_7_POS))

/* 0x220 : sf_aes_iv_r0_w0 */
#define SF_CTRL_SF_AES_IV_R0_W0_OFFSET (0x220)
#define SF_CTRL_SF_AES_IV_R0_W0 SF_CTRL_SF_AES_IV_R0_W0
#define SF_CTRL_SF_AES_IV_R0_W0_POS (0U)
#define SF_CTRL_SF_AES_IV_R0_W0_LEN (32U)
#define SF_CTRL_SF_AES_IV_R0_W0_MSK (((1U << SF_CTRL_SF_AES_IV_R0_W0_LEN) - 1) << SF_CTRL_SF_AES_IV_R0_W0_POS)
#define SF_CTRL_SF_AES_IV_R0_W0_UMSK (~(((1U << SF_CTRL_SF_AES_IV_R0_W0_LEN) - 1) << SF_CTRL_SF_AES_IV_R0_W0_POS))

/* 0x224 : sf_aes_iv_r0_w1 */
#define SF_CTRL_SF_AES_IV_R0_W1_OFFSET (0x224)
#define SF_CTRL_SF_AES_IV_R0_W1 SF_CTRL_SF_AES_IV_R0_W1
#define SF_CTRL_SF_AES_IV_R0_W1_POS (0U)
#define SF_CTRL_SF_AES_IV_R0_W1_LEN (32U)
#define SF_CTRL_SF_AES_IV_R0_W1_MSK (((1U << SF_CTRL_SF_AES_IV_R0_W1_LEN) - 1) << SF_CTRL_SF_AES_IV_R0_W1_POS)
#define SF_CTRL_SF_AES_IV_R0_W1_UMSK (~(((1U << SF_CTRL_SF_AES_IV_R0_W1_LEN) - 1) << SF_CTRL_SF_AES_IV_R0_W1_POS))

/* 0x228 : sf_aes_iv_r0_w2 */
#define SF_CTRL_SF_AES_IV_R0_W2_OFFSET (0x228)
#define SF_CTRL_SF_AES_IV_R0_W2 SF_CTRL_SF_AES_IV_R0_W2
#define SF_CTRL_SF_AES_IV_R0_W2_POS (0U)
#define SF_CTRL_SF_AES_IV_R0_W2_LEN (32U)
#define SF_CTRL_SF_AES_IV_R0_W2_MSK (((1U << SF_CTRL_SF_AES_IV_R0_W2_LEN) - 1) << SF_CTRL_SF_AES_IV_R0_W2_POS)
#define SF_CTRL_SF_AES_IV_R0_W2_UMSK (~(((1U << SF_CTRL_SF_AES_IV_R0_W2_LEN) - 1) << SF_CTRL_SF_AES_IV_R0_W2_POS))

/* 0x22C : sf_aes_iv_r0_w3 */
#define SF_CTRL_SF_AES_IV_R0_W3_OFFSET (0x22C)
#define SF_CTRL_SF_AES_IV_R0_W3 SF_CTRL_SF_AES_IV_R0_W3
#define SF_CTRL_SF_AES_IV_R0_W3_POS (0U)
#define SF_CTRL_SF_AES_IV_R0_W3_LEN (32U)
#define SF_CTRL_SF_AES_IV_R0_W3_MSK (((1U << SF_CTRL_SF_AES_IV_R0_W3_LEN) - 1) << SF_CTRL_SF_AES_IV_R0_W3_POS)
#define SF_CTRL_SF_AES_IV_R0_W3_UMSK (~(((1U << SF_CTRL_SF_AES_IV_R0_W3_LEN) - 1) << SF_CTRL_SF_AES_IV_R0_W3_POS))

/* 0x230 : sf_aes_r0_start */
#define SF_CTRL_SF_AES_R0_START_OFFSET (0x230)
#define SF_CTRL_SF_AES_REGION_R0_START SF_CTRL_SF_AES_REGION_R0_START
#define SF_CTRL_SF_AES_REGION_R0_START_POS (0U)
#define SF_CTRL_SF_AES_REGION_R0_START_LEN (19U)
#define SF_CTRL_SF_AES_REGION_R0_START_MSK (((1U << SF_CTRL_SF_AES_REGION_R0_START_LEN) - 1) << SF_CTRL_SF_AES_REGION_R0_START_POS)
#define SF_CTRL_SF_AES_REGION_R0_START_UMSK (~(((1U << SF_CTRL_SF_AES_REGION_R0_START_LEN) - 1) << SF_CTRL_SF_AES_REGION_R0_START_POS))
#define SF_CTRL_SF_AES_REGION_R0_HW_KEY_EN SF_CTRL_SF_AES_REGION_R0_HW_KEY_EN
#define SF_CTRL_SF_AES_REGION_R0_HW_KEY_EN_POS (29U)
#define SF_CTRL_SF_AES_REGION_R0_HW_KEY_EN_LEN (1U)
#define SF_CTRL_SF_AES_REGION_R0_HW_KEY_EN_MSK (((1U << SF_CTRL_SF_AES_REGION_R0_HW_KEY_EN_LEN) - 1) << SF_CTRL_SF_AES_REGION_R0_HW_KEY_EN_POS)
#define SF_CTRL_SF_AES_REGION_R0_HW_KEY_EN_UMSK (~(((1U << SF_CTRL_SF_AES_REGION_R0_HW_KEY_EN_LEN) - 1) << SF_CTRL_SF_AES_REGION_R0_HW_KEY_EN_POS))
#define SF_CTRL_SF_AES_REGION_R0_EN SF_CTRL_SF_AES_REGION_R0_EN
#define SF_CTRL_SF_AES_REGION_R0_EN_POS (30U)
#define SF_CTRL_SF_AES_REGION_R0_EN_LEN (1U)
#define SF_CTRL_SF_AES_REGION_R0_EN_MSK (((1U << SF_CTRL_SF_AES_REGION_R0_EN_LEN) - 1) << SF_CTRL_SF_AES_REGION_R0_EN_POS)
#define SF_CTRL_SF_AES_REGION_R0_EN_UMSK (~(((1U << SF_CTRL_SF_AES_REGION_R0_EN_LEN) - 1) << SF_CTRL_SF_AES_REGION_R0_EN_POS))
#define SF_CTRL_SF_AES_REGION_R0_LOCK SF_CTRL_SF_AES_REGION_R0_LOCK
#define SF_CTRL_SF_AES_REGION_R0_LOCK_POS (31U)
#define SF_CTRL_SF_AES_REGION_R0_LOCK_LEN (1U)
#define SF_CTRL_SF_AES_REGION_R0_LOCK_MSK (((1U << SF_CTRL_SF_AES_REGION_R0_LOCK_LEN) - 1) << SF_CTRL_SF_AES_REGION_R0_LOCK_POS)
#define SF_CTRL_SF_AES_REGION_R0_LOCK_UMSK (~(((1U << SF_CTRL_SF_AES_REGION_R0_LOCK_LEN) - 1) << SF_CTRL_SF_AES_REGION_R0_LOCK_POS))

/* 0x234 : sf_aes_r0_end */
#define SF_CTRL_SF_AES_R0_END_OFFSET (0x234)
#define SF_CTRL_SF_AES_REGION_R0_END SF_CTRL_SF_AES_REGION_R0_END
#define SF_CTRL_SF_AES_REGION_R0_END_POS (0U)
#define SF_CTRL_SF_AES_REGION_R0_END_LEN (19U)
#define SF_CTRL_SF_AES_REGION_R0_END_MSK (((1U << SF_CTRL_SF_AES_REGION_R0_END_LEN) - 1) << SF_CTRL_SF_AES_REGION_R0_END_POS)
#define SF_CTRL_SF_AES_REGION_R0_END_UMSK (~(((1U << SF_CTRL_SF_AES_REGION_R0_END_LEN) - 1) << SF_CTRL_SF_AES_REGION_R0_END_POS))

/* 0x280 : sf_aes_key_r1_0 */
#define SF_CTRL_SF_AES_KEY_R1_0_OFFSET (0x280)
#define SF_CTRL_SF_AES_KEY_R1_0 SF_CTRL_SF_AES_KEY_R1_0
#define SF_CTRL_SF_AES_KEY_R1_0_POS (0U)
#define SF_CTRL_SF_AES_KEY_R1_0_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R1_0_MSK (((1U << SF_CTRL_SF_AES_KEY_R1_0_LEN) - 1) << SF_CTRL_SF_AES_KEY_R1_0_POS)
#define SF_CTRL_SF_AES_KEY_R1_0_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R1_0_LEN) - 1) << SF_CTRL_SF_AES_KEY_R1_0_POS))

/* 0x284 : sf_aes_key_r1_1 */
#define SF_CTRL_SF_AES_KEY_R1_1_OFFSET (0x284)
#define SF_CTRL_SF_AES_KEY_R1_1 SF_CTRL_SF_AES_KEY_R1_1
#define SF_CTRL_SF_AES_KEY_R1_1_POS (0U)
#define SF_CTRL_SF_AES_KEY_R1_1_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R1_1_MSK (((1U << SF_CTRL_SF_AES_KEY_R1_1_LEN) - 1) << SF_CTRL_SF_AES_KEY_R1_1_POS)
#define SF_CTRL_SF_AES_KEY_R1_1_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R1_1_LEN) - 1) << SF_CTRL_SF_AES_KEY_R1_1_POS))

/* 0x288 : sf_aes_key_r1_2 */
#define SF_CTRL_SF_AES_KEY_R1_2_OFFSET (0x288)
#define SF_CTRL_SF_AES_KEY_R1_2 SF_CTRL_SF_AES_KEY_R1_2
#define SF_CTRL_SF_AES_KEY_R1_2_POS (0U)
#define SF_CTRL_SF_AES_KEY_R1_2_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R1_2_MSK (((1U << SF_CTRL_SF_AES_KEY_R1_2_LEN) - 1) << SF_CTRL_SF_AES_KEY_R1_2_POS)
#define SF_CTRL_SF_AES_KEY_R1_2_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R1_2_LEN) - 1) << SF_CTRL_SF_AES_KEY_R1_2_POS))

/* 0x28C : sf_aes_key_r1_3 */
#define SF_CTRL_SF_AES_KEY_R1_3_OFFSET (0x28C)
#define SF_CTRL_SF_AES_KEY_R1_3 SF_CTRL_SF_AES_KEY_R1_3
#define SF_CTRL_SF_AES_KEY_R1_3_POS (0U)
#define SF_CTRL_SF_AES_KEY_R1_3_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R1_3_MSK (((1U << SF_CTRL_SF_AES_KEY_R1_3_LEN) - 1) << SF_CTRL_SF_AES_KEY_R1_3_POS)
#define SF_CTRL_SF_AES_KEY_R1_3_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R1_3_LEN) - 1) << SF_CTRL_SF_AES_KEY_R1_3_POS))

/* 0x290 : sf_aes_key_r1_4 */
#define SF_CTRL_SF_AES_KEY_R1_4_OFFSET (0x290)
#define SF_CTRL_SF_AES_KEY_R1_4 SF_CTRL_SF_AES_KEY_R1_4
#define SF_CTRL_SF_AES_KEY_R1_4_POS (0U)
#define SF_CTRL_SF_AES_KEY_R1_4_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R1_4_MSK (((1U << SF_CTRL_SF_AES_KEY_R1_4_LEN) - 1) << SF_CTRL_SF_AES_KEY_R1_4_POS)
#define SF_CTRL_SF_AES_KEY_R1_4_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R1_4_LEN) - 1) << SF_CTRL_SF_AES_KEY_R1_4_POS))

/* 0x294 : sf_aes_key_r1_5 */
#define SF_CTRL_SF_AES_KEY_R1_5_OFFSET (0x294)
#define SF_CTRL_SF_AES_KEY_R1_5 SF_CTRL_SF_AES_KEY_R1_5
#define SF_CTRL_SF_AES_KEY_R1_5_POS (0U)
#define SF_CTRL_SF_AES_KEY_R1_5_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R1_5_MSK (((1U << SF_CTRL_SF_AES_KEY_R1_5_LEN) - 1) << SF_CTRL_SF_AES_KEY_R1_5_POS)
#define SF_CTRL_SF_AES_KEY_R1_5_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R1_5_LEN) - 1) << SF_CTRL_SF_AES_KEY_R1_5_POS))

/* 0x298 : sf_aes_key_r1_6 */
#define SF_CTRL_SF_AES_KEY_R1_6_OFFSET (0x298)
#define SF_CTRL_SF_AES_KEY_R1_6 SF_CTRL_SF_AES_KEY_R1_6
#define SF_CTRL_SF_AES_KEY_R1_6_POS (0U)
#define SF_CTRL_SF_AES_KEY_R1_6_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R1_6_MSK (((1U << SF_CTRL_SF_AES_KEY_R1_6_LEN) - 1) << SF_CTRL_SF_AES_KEY_R1_6_POS)
#define SF_CTRL_SF_AES_KEY_R1_6_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R1_6_LEN) - 1) << SF_CTRL_SF_AES_KEY_R1_6_POS))

/* 0x29C : sf_aes_key_r1_7 */
#define SF_CTRL_SF_AES_KEY_R1_7_OFFSET (0x29C)
#define SF_CTRL_SF_AES_KEY_R1_7 SF_CTRL_SF_AES_KEY_R1_7
#define SF_CTRL_SF_AES_KEY_R1_7_POS (0U)
#define SF_CTRL_SF_AES_KEY_R1_7_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R1_7_MSK (((1U << SF_CTRL_SF_AES_KEY_R1_7_LEN) - 1) << SF_CTRL_SF_AES_KEY_R1_7_POS)
#define SF_CTRL_SF_AES_KEY_R1_7_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R1_7_LEN) - 1) << SF_CTRL_SF_AES_KEY_R1_7_POS))

/* 0x2A0 : sf_aes_iv_r1_w0 */
#define SF_CTRL_SF_AES_IV_R1_W0_OFFSET (0x2A0)
#define SF_CTRL_SF_AES_IV_R1_W0 SF_CTRL_SF_AES_IV_R1_W0
#define SF_CTRL_SF_AES_IV_R1_W0_POS (0U)
#define SF_CTRL_SF_AES_IV_R1_W0_LEN (32U)
#define SF_CTRL_SF_AES_IV_R1_W0_MSK (((1U << SF_CTRL_SF_AES_IV_R1_W0_LEN) - 1) << SF_CTRL_SF_AES_IV_R1_W0_POS)
#define SF_CTRL_SF_AES_IV_R1_W0_UMSK (~(((1U << SF_CTRL_SF_AES_IV_R1_W0_LEN) - 1) << SF_CTRL_SF_AES_IV_R1_W0_POS))

/* 0x2A4 : sf_aes_iv_r1_w1 */
#define SF_CTRL_SF_AES_IV_R1_W1_OFFSET (0x2A4)
#define SF_CTRL_SF_AES_IV_R1_W1 SF_CTRL_SF_AES_IV_R1_W1
#define SF_CTRL_SF_AES_IV_R1_W1_POS (0U)
#define SF_CTRL_SF_AES_IV_R1_W1_LEN (32U)
#define SF_CTRL_SF_AES_IV_R1_W1_MSK (((1U << SF_CTRL_SF_AES_IV_R1_W1_LEN) - 1) << SF_CTRL_SF_AES_IV_R1_W1_POS)
#define SF_CTRL_SF_AES_IV_R1_W1_UMSK (~(((1U << SF_CTRL_SF_AES_IV_R1_W1_LEN) - 1) << SF_CTRL_SF_AES_IV_R1_W1_POS))

/* 0x2A8 : sf_aes_iv_r1_w2 */
#define SF_CTRL_SF_AES_IV_R1_W2_OFFSET (0x2A8)
#define SF_CTRL_SF_AES_IV_R1_W2 SF_CTRL_SF_AES_IV_R1_W2
#define SF_CTRL_SF_AES_IV_R1_W2_POS (0U)
#define SF_CTRL_SF_AES_IV_R1_W2_LEN (32U)
#define SF_CTRL_SF_AES_IV_R1_W2_MSK (((1U << SF_CTRL_SF_AES_IV_R1_W2_LEN) - 1) << SF_CTRL_SF_AES_IV_R1_W2_POS)
#define SF_CTRL_SF_AES_IV_R1_W2_UMSK (~(((1U << SF_CTRL_SF_AES_IV_R1_W2_LEN) - 1) << SF_CTRL_SF_AES_IV_R1_W2_POS))

/* 0x2AC : sf_aes_iv_r1_w3 */
#define SF_CTRL_SF_AES_IV_R1_W3_OFFSET (0x2AC)
#define SF_CTRL_SF_AES_IV_R1_W3 SF_CTRL_SF_AES_IV_R1_W3
#define SF_CTRL_SF_AES_IV_R1_W3_POS (0U)
#define SF_CTRL_SF_AES_IV_R1_W3_LEN (32U)
#define SF_CTRL_SF_AES_IV_R1_W3_MSK (((1U << SF_CTRL_SF_AES_IV_R1_W3_LEN) - 1) << SF_CTRL_SF_AES_IV_R1_W3_POS)
#define SF_CTRL_SF_AES_IV_R1_W3_UMSK (~(((1U << SF_CTRL_SF_AES_IV_R1_W3_LEN) - 1) << SF_CTRL_SF_AES_IV_R1_W3_POS))

/* 0x2B0 : sf_aes_r1_start */
#define SF_CTRL_SF_AES_R1_START_OFFSET (0x2B0)
#define SF_CTRL_SF_AES_R1_START SF_CTRL_SF_AES_R1_START
#define SF_CTRL_SF_AES_R1_START_POS (0U)
#define SF_CTRL_SF_AES_R1_START_LEN (19U)
#define SF_CTRL_SF_AES_R1_START_MSK (((1U << SF_CTRL_SF_AES_R1_START_LEN) - 1) << SF_CTRL_SF_AES_R1_START_POS)
#define SF_CTRL_SF_AES_R1_START_UMSK (~(((1U << SF_CTRL_SF_AES_R1_START_LEN) - 1) << SF_CTRL_SF_AES_R1_START_POS))
#define SF_CTRL_SF_AES_R1_HW_KEY_EN SF_CTRL_SF_AES_R1_HW_KEY_EN
#define SF_CTRL_SF_AES_R1_HW_KEY_EN_POS (29U)
#define SF_CTRL_SF_AES_R1_HW_KEY_EN_LEN (1U)
#define SF_CTRL_SF_AES_R1_HW_KEY_EN_MSK (((1U << SF_CTRL_SF_AES_R1_HW_KEY_EN_LEN) - 1) << SF_CTRL_SF_AES_R1_HW_KEY_EN_POS)
#define SF_CTRL_SF_AES_R1_HW_KEY_EN_UMSK (~(((1U << SF_CTRL_SF_AES_R1_HW_KEY_EN_LEN) - 1) << SF_CTRL_SF_AES_R1_HW_KEY_EN_POS))
#define SF_CTRL_SF_AES_R1_EN SF_CTRL_SF_AES_R1_EN
#define SF_CTRL_SF_AES_R1_EN_POS (30U)
#define SF_CTRL_SF_AES_R1_EN_LEN (1U)
#define SF_CTRL_SF_AES_R1_EN_MSK (((1U << SF_CTRL_SF_AES_R1_EN_LEN) - 1) << SF_CTRL_SF_AES_R1_EN_POS)
#define SF_CTRL_SF_AES_R1_EN_UMSK (~(((1U << SF_CTRL_SF_AES_R1_EN_LEN) - 1) << SF_CTRL_SF_AES_R1_EN_POS))
#define SF_CTRL_SF_AES_R1_LOCK SF_CTRL_SF_AES_R1_LOCK
#define SF_CTRL_SF_AES_R1_LOCK_POS (31U)
#define SF_CTRL_SF_AES_R1_LOCK_LEN (1U)
#define SF_CTRL_SF_AES_R1_LOCK_MSK (((1U << SF_CTRL_SF_AES_R1_LOCK_LEN) - 1) << SF_CTRL_SF_AES_R1_LOCK_POS)
#define SF_CTRL_SF_AES_R1_LOCK_UMSK (~(((1U << SF_CTRL_SF_AES_R1_LOCK_LEN) - 1) << SF_CTRL_SF_AES_R1_LOCK_POS))

/* 0x2B4 : sf_aes_r1_end */
#define SF_CTRL_SF_AES_R1_END_OFFSET (0x2B4)
#define SF_CTRL_SF_AES_R1_END SF_CTRL_SF_AES_R1_END
#define SF_CTRL_SF_AES_R1_END_POS (0U)
#define SF_CTRL_SF_AES_R1_END_LEN (19U)
#define SF_CTRL_SF_AES_R1_END_MSK (((1U << SF_CTRL_SF_AES_R1_END_LEN) - 1) << SF_CTRL_SF_AES_R1_END_POS)
#define SF_CTRL_SF_AES_R1_END_UMSK (~(((1U << SF_CTRL_SF_AES_R1_END_LEN) - 1) << SF_CTRL_SF_AES_R1_END_POS))

/* 0x300 : sf_aes_key_r2_0 */
#define SF_CTRL_SF_AES_KEY_R2_0_OFFSET (0x300)
#define SF_CTRL_SF_AES_KEY_R2_0 SF_CTRL_SF_AES_KEY_R2_0
#define SF_CTRL_SF_AES_KEY_R2_0_POS (0U)
#define SF_CTRL_SF_AES_KEY_R2_0_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R2_0_MSK (((1U << SF_CTRL_SF_AES_KEY_R2_0_LEN) - 1) << SF_CTRL_SF_AES_KEY_R2_0_POS)
#define SF_CTRL_SF_AES_KEY_R2_0_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R2_0_LEN) - 1) << SF_CTRL_SF_AES_KEY_R2_0_POS))

/* 0x304 : sf_aes_key_r2_1 */
#define SF_CTRL_SF_AES_KEY_R2_1_OFFSET (0x304)
#define SF_CTRL_SF_AES_KEY_R2_1 SF_CTRL_SF_AES_KEY_R2_1
#define SF_CTRL_SF_AES_KEY_R2_1_POS (0U)
#define SF_CTRL_SF_AES_KEY_R2_1_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R2_1_MSK (((1U << SF_CTRL_SF_AES_KEY_R2_1_LEN) - 1) << SF_CTRL_SF_AES_KEY_R2_1_POS)
#define SF_CTRL_SF_AES_KEY_R2_1_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R2_1_LEN) - 1) << SF_CTRL_SF_AES_KEY_R2_1_POS))

/* 0x308 : sf_aes_key_r2_2 */
#define SF_CTRL_SF_AES_KEY_R2_2_OFFSET (0x308)
#define SF_CTRL_SF_AES_KEY_R2_2 SF_CTRL_SF_AES_KEY_R2_2
#define SF_CTRL_SF_AES_KEY_R2_2_POS (0U)
#define SF_CTRL_SF_AES_KEY_R2_2_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R2_2_MSK (((1U << SF_CTRL_SF_AES_KEY_R2_2_LEN) - 1) << SF_CTRL_SF_AES_KEY_R2_2_POS)
#define SF_CTRL_SF_AES_KEY_R2_2_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R2_2_LEN) - 1) << SF_CTRL_SF_AES_KEY_R2_2_POS))

/* 0x30C : sf_aes_key_r2_3 */
#define SF_CTRL_SF_AES_KEY_R2_3_OFFSET (0x30C)
#define SF_CTRL_SF_AES_KEY_R2_3 SF_CTRL_SF_AES_KEY_R2_3
#define SF_CTRL_SF_AES_KEY_R2_3_POS (0U)
#define SF_CTRL_SF_AES_KEY_R2_3_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R2_3_MSK (((1U << SF_CTRL_SF_AES_KEY_R2_3_LEN) - 1) << SF_CTRL_SF_AES_KEY_R2_3_POS)
#define SF_CTRL_SF_AES_KEY_R2_3_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R2_3_LEN) - 1) << SF_CTRL_SF_AES_KEY_R2_3_POS))

/* 0x310 : sf_aes_key_r2_4 */
#define SF_CTRL_SF_AES_KEY_R2_4_OFFSET (0x310)
#define SF_CTRL_SF_AES_KEY_R2_4 SF_CTRL_SF_AES_KEY_R2_4
#define SF_CTRL_SF_AES_KEY_R2_4_POS (0U)
#define SF_CTRL_SF_AES_KEY_R2_4_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R2_4_MSK (((1U << SF_CTRL_SF_AES_KEY_R2_4_LEN) - 1) << SF_CTRL_SF_AES_KEY_R2_4_POS)
#define SF_CTRL_SF_AES_KEY_R2_4_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R2_4_LEN) - 1) << SF_CTRL_SF_AES_KEY_R2_4_POS))

/* 0x314 : sf_aes_key_r2_5 */
#define SF_CTRL_SF_AES_KEY_R2_5_OFFSET (0x314)
#define SF_CTRL_SF_AES_KEY_R2_5 SF_CTRL_SF_AES_KEY_R2_5
#define SF_CTRL_SF_AES_KEY_R2_5_POS (0U)
#define SF_CTRL_SF_AES_KEY_R2_5_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R2_5_MSK (((1U << SF_CTRL_SF_AES_KEY_R2_5_LEN) - 1) << SF_CTRL_SF_AES_KEY_R2_5_POS)
#define SF_CTRL_SF_AES_KEY_R2_5_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R2_5_LEN) - 1) << SF_CTRL_SF_AES_KEY_R2_5_POS))

/* 0x318 : sf_aes_key_r2_6 */
#define SF_CTRL_SF_AES_KEY_R2_6_OFFSET (0x318)
#define SF_CTRL_SF_AES_KEY_R2_6 SF_CTRL_SF_AES_KEY_R2_6
#define SF_CTRL_SF_AES_KEY_R2_6_POS (0U)
#define SF_CTRL_SF_AES_KEY_R2_6_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R2_6_MSK (((1U << SF_CTRL_SF_AES_KEY_R2_6_LEN) - 1) << SF_CTRL_SF_AES_KEY_R2_6_POS)
#define SF_CTRL_SF_AES_KEY_R2_6_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R2_6_LEN) - 1) << SF_CTRL_SF_AES_KEY_R2_6_POS))

/* 0x31C : sf_aes_key_r2_7 */
#define SF_CTRL_SF_AES_KEY_R2_7_OFFSET (0x31C)
#define SF_CTRL_SF_AES_KEY_R2_7 SF_CTRL_SF_AES_KEY_R2_7
#define SF_CTRL_SF_AES_KEY_R2_7_POS (0U)
#define SF_CTRL_SF_AES_KEY_R2_7_LEN (32U)
#define SF_CTRL_SF_AES_KEY_R2_7_MSK (((1U << SF_CTRL_SF_AES_KEY_R2_7_LEN) - 1) << SF_CTRL_SF_AES_KEY_R2_7_POS)
#define SF_CTRL_SF_AES_KEY_R2_7_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_R2_7_LEN) - 1) << SF_CTRL_SF_AES_KEY_R2_7_POS))

/* 0x320 : sf_aes_iv_r2_w0 */
#define SF_CTRL_SF_AES_IV_R2_W0_OFFSET (0x320)
#define SF_CTRL_SF_AES_IV_R2_W0 SF_CTRL_SF_AES_IV_R2_W0
#define SF_CTRL_SF_AES_IV_R2_W0_POS (0U)
#define SF_CTRL_SF_AES_IV_R2_W0_LEN (32U)
#define SF_CTRL_SF_AES_IV_R2_W0_MSK (((1U << SF_CTRL_SF_AES_IV_R2_W0_LEN) - 1) << SF_CTRL_SF_AES_IV_R2_W0_POS)
#define SF_CTRL_SF_AES_IV_R2_W0_UMSK (~(((1U << SF_CTRL_SF_AES_IV_R2_W0_LEN) - 1) << SF_CTRL_SF_AES_IV_R2_W0_POS))

/* 0x324 : sf_aes_iv_r2_w1 */
#define SF_CTRL_SF_AES_IV_R2_W1_OFFSET (0x324)
#define SF_CTRL_SF_AES_IV_R2_W1 SF_CTRL_SF_AES_IV_R2_W1
#define SF_CTRL_SF_AES_IV_R2_W1_POS (0U)
#define SF_CTRL_SF_AES_IV_R2_W1_LEN (32U)
#define SF_CTRL_SF_AES_IV_R2_W1_MSK (((1U << SF_CTRL_SF_AES_IV_R2_W1_LEN) - 1) << SF_CTRL_SF_AES_IV_R2_W1_POS)
#define SF_CTRL_SF_AES_IV_R2_W1_UMSK (~(((1U << SF_CTRL_SF_AES_IV_R2_W1_LEN) - 1) << SF_CTRL_SF_AES_IV_R2_W1_POS))

/* 0x328 : sf_aes_iv_r2_w2 */
#define SF_CTRL_SF_AES_IV_R2_W2_OFFSET (0x328)
#define SF_CTRL_SF_AES_IV_R2_W2 SF_CTRL_SF_AES_IV_R2_W2
#define SF_CTRL_SF_AES_IV_R2_W2_POS (0U)
#define SF_CTRL_SF_AES_IV_R2_W2_LEN (32U)
#define SF_CTRL_SF_AES_IV_R2_W2_MSK (((1U << SF_CTRL_SF_AES_IV_R2_W2_LEN) - 1) << SF_CTRL_SF_AES_IV_R2_W2_POS)
#define SF_CTRL_SF_AES_IV_R2_W2_UMSK (~(((1U << SF_CTRL_SF_AES_IV_R2_W2_LEN) - 1) << SF_CTRL_SF_AES_IV_R2_W2_POS))

/* 0x32C : sf_aes_iv_r2_w3 */
#define SF_CTRL_SF_AES_IV_R2_W3_OFFSET (0x32C)
#define SF_CTRL_SF_AES_IV_R2_W3 SF_CTRL_SF_AES_IV_R2_W3
#define SF_CTRL_SF_AES_IV_R2_W3_POS (0U)
#define SF_CTRL_SF_AES_IV_R2_W3_LEN (32U)
#define SF_CTRL_SF_AES_IV_R2_W3_MSK (((1U << SF_CTRL_SF_AES_IV_R2_W3_LEN) - 1) << SF_CTRL_SF_AES_IV_R2_W3_POS)
#define SF_CTRL_SF_AES_IV_R2_W3_UMSK (~(((1U << SF_CTRL_SF_AES_IV_R2_W3_LEN) - 1) << SF_CTRL_SF_AES_IV_R2_W3_POS))

/* 0x330 : sf_aes_r2_start */
#define SF_CTRL_SF_AES_R2_START_OFFSET (0x330)
#define SF_CTRL_SF_AES_R2_START SF_CTRL_SF_AES_R2_START
#define SF_CTRL_SF_AES_R2_START_POS (0U)
#define SF_CTRL_SF_AES_R2_START_LEN (19U)
#define SF_CTRL_SF_AES_R2_START_MSK (((1U << SF_CTRL_SF_AES_R2_START_LEN) - 1) << SF_CTRL_SF_AES_R2_START_POS)
#define SF_CTRL_SF_AES_R2_START_UMSK (~(((1U << SF_CTRL_SF_AES_R2_START_LEN) - 1) << SF_CTRL_SF_AES_R2_START_POS))
#define SF_CTRL_SF_AES_R2_HW_KEY_EN SF_CTRL_SF_AES_R2_HW_KEY_EN
#define SF_CTRL_SF_AES_R2_HW_KEY_EN_POS (29U)
#define SF_CTRL_SF_AES_R2_HW_KEY_EN_LEN (1U)
#define SF_CTRL_SF_AES_R2_HW_KEY_EN_MSK (((1U << SF_CTRL_SF_AES_R2_HW_KEY_EN_LEN) - 1) << SF_CTRL_SF_AES_R2_HW_KEY_EN_POS)
#define SF_CTRL_SF_AES_R2_HW_KEY_EN_UMSK (~(((1U << SF_CTRL_SF_AES_R2_HW_KEY_EN_LEN) - 1) << SF_CTRL_SF_AES_R2_HW_KEY_EN_POS))
#define SF_CTRL_SF_AES_R2_EN SF_CTRL_SF_AES_R2_EN
#define SF_CTRL_SF_AES_R2_EN_POS (30U)
#define SF_CTRL_SF_AES_R2_EN_LEN (1U)
#define SF_CTRL_SF_AES_R2_EN_MSK (((1U << SF_CTRL_SF_AES_R2_EN_LEN) - 1) << SF_CTRL_SF_AES_R2_EN_POS)
#define SF_CTRL_SF_AES_R2_EN_UMSK (~(((1U << SF_CTRL_SF_AES_R2_EN_LEN) - 1) << SF_CTRL_SF_AES_R2_EN_POS))
#define SF_CTRL_SF_AES_R2_LOCK SF_CTRL_SF_AES_R2_LOCK
#define SF_CTRL_SF_AES_R2_LOCK_POS (31U)
#define SF_CTRL_SF_AES_R2_LOCK_LEN (1U)
#define SF_CTRL_SF_AES_R2_LOCK_MSK (((1U << SF_CTRL_SF_AES_R2_LOCK_LEN) - 1) << SF_CTRL_SF_AES_R2_LOCK_POS)
#define SF_CTRL_SF_AES_R2_LOCK_UMSK (~(((1U << SF_CTRL_SF_AES_R2_LOCK_LEN) - 1) << SF_CTRL_SF_AES_R2_LOCK_POS))

/* 0x334 : sf_aes_r2_end */
#define SF_CTRL_SF_AES_R2_END_OFFSET (0x334)
#define SF_CTRL_SF_AES_R2_END SF_CTRL_SF_AES_R2_END
#define SF_CTRL_SF_AES_R2_END_POS (0U)
#define SF_CTRL_SF_AES_R2_END_LEN (19U)
#define SF_CTRL_SF_AES_R2_END_MSK (((1U << SF_CTRL_SF_AES_R2_END_LEN) - 1) << SF_CTRL_SF_AES_R2_END_POS)
#define SF_CTRL_SF_AES_R2_END_UMSK (~(((1U << SF_CTRL_SF_AES_R2_END_LEN) - 1) << SF_CTRL_SF_AES_R2_END_POS))

struct sf_ctrl_reg {
    /* 0x0 : sf_ctrl_0 */
    union {
        struct {
            uint32_t reserved_0_1 : 2; /* [ 1: 0],       rsvd,        0x0 */
            uint32_t sf_clk_sf_rx_inv_sel : 1; /* [    2],        r/w,        0x1 */
            uint32_t sf_clk_out_gate_en : 1; /* [    3],        r/w,        0x1 */
            uint32_t sf_clk_out_inv_sel : 1; /* [    4],        r/w,        0x1 */
            uint32_t reserved_5_7 : 3; /* [ 7: 5],       rsvd,        0x0 */
            uint32_t sf_if_read_dly_n : 3; /* [10: 8],        r/w,        0x0 */
            uint32_t sf_if_read_dly_en : 1; /* [   11],        r/w,        0x0 */
            uint32_t reserved_12_15 : 4; /* [15:12],       rsvd,        0x0 */
            uint32_t sf_if_int : 1; /* [   16],          r,        0x0 */
            uint32_t sf_if_int_clr : 1; /* [   17],        r/w,        0x1 */
            uint32_t sf_if_int_set : 1; /* [   18],        r/w,        0x0 */
            uint32_t sf_if_32b_adr_en : 1; /* [   19],        r/w,        0x0 */
            uint32_t sf_aes_dout_endian : 1; /* [   20],        r/w,        0x1 */
            uint32_t sf_aes_din_endian : 1; /* [   21],        r/w,        0x1 */
            uint32_t sf_aes_key_endian : 1; /* [   22],        r/w,        0x1 */
            uint32_t sf_aes_iv_endian : 1; /* [   23],        r/w,        0x1 */
            uint32_t sf_id : 8; /* [31:24],        r/w,       0x1a */
        } BF;
        uint32_t WORD;
    } sf_ctrl_0;

    /* 0x4 : sf_ctrl_1 */
    union {
        struct {
            uint32_t sf_if_sr_pat_mask : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t sf_if_sr_pat : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t sf_if_sr_int : 1; /* [   16],          r,        0x0 */
            uint32_t sf_if_sr_int_en : 1; /* [   17],        r/w,        0x0 */
            uint32_t sf_if_sr_int_set : 1; /* [   18],        r/w,        0x0 */
            uint32_t reserved_19 : 1; /* [   19],       rsvd,        0x0 */
            uint32_t sf_if_0_ack_lat : 3; /* [22:20],        r/w,        0x6 */
            uint32_t sf_ahb2sif_diswrap : 1; /* [   23],        r/w,        0x0 */
            uint32_t sf_if_reg_hold : 1; /* [   24],        r/w,        0x1 */
            uint32_t sf_if_reg_wp : 1; /* [   25],        r/w,        0x1 */
            uint32_t sf_ahb2sif_stopped : 1; /* [   26],          r,        0x0 */
            uint32_t sf_ahb2sif_stop : 1; /* [   27],        r/w,        0x0 */
            uint32_t sf_if_fn_sel : 1; /* [   28],        r/w,        0x1 */
            uint32_t sf_if_en : 1; /* [   29],        r/w,        0x1 */
            uint32_t sf_ahb2sif_en : 1; /* [   30],        r/w,        0x1 */
            uint32_t sf_ahb2sram_en : 1; /* [   31],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } sf_ctrl_1;

    /* 0x8 : sf_if_sahb_0 */
    union {
        struct {
            uint32_t sf_if_busy : 1; /* [    0],          r,        0x0 */
            uint32_t sf_if_0_trig : 1; /* [    1],        r/w,        0x0 */
            uint32_t sf_if_0_dat_byte : 10; /* [11: 2],        r/w,       0xff */
            uint32_t sf_if_0_dmy_byte : 5; /* [16:12],        r/w,        0x0 */
            uint32_t sf_if_0_adr_byte : 3; /* [19:17],        r/w,        0x2 */
            uint32_t sf_if_0_cmd_byte : 3; /* [22:20],        r/w,        0x0 */
            uint32_t sf_if_0_dat_rw : 1; /* [   23],        r/w,        0x0 */
            uint32_t sf_if_0_dat_en : 1; /* [   24],        r/w,        0x1 */
            uint32_t sf_if_0_dmy_en : 1; /* [   25],        r/w,        0x0 */
            uint32_t sf_if_0_adr_en : 1; /* [   26],        r/w,        0x1 */
            uint32_t sf_if_0_cmd_en : 1; /* [   27],        r/w,        0x1 */
            uint32_t sf_if_0_spi_mode : 3; /* [30:28],        r/w,        0x0 */
            uint32_t sf_if_0_qpi_mode_en : 1; /* [   31],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if_sahb_0;

    /* 0xC : sf_if_sahb_1 */
    union {
        struct {
            uint32_t sf_if_0_cmd_buf_0 : 32; /* [31: 0],        r/w,  0x3000000 */
        } BF;
        uint32_t WORD;
    } sf_if_sahb_1;

    /* 0x10 : sf_if_sahb_2 */
    union {
        struct {
            uint32_t sf_if_0_cmd_buf_1 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if_sahb_2;

    /* 0x14 : sf_if_iahb_0 */
    union {
        struct {
            uint32_t reserved_0_11 : 12; /* [11: 0],       rsvd,        0x0 */
            uint32_t sf_if_1_dmy_byte : 5; /* [16:12],        r/w,        0x0 */
            uint32_t sf_if_1_adr_byte : 3; /* [19:17],        r/w,        0x2 */
            uint32_t sf_if_1_cmd_byte : 3; /* [22:20],        r/w,        0x0 */
            uint32_t sf_if_1_dat_rw : 1; /* [   23],        r/w,        0x0 */
            uint32_t sf_if_1_dat_en : 1; /* [   24],        r/w,        0x1 */
            uint32_t sf_if_1_dmy_en : 1; /* [   25],        r/w,        0x0 */
            uint32_t sf_if_1_adr_en : 1; /* [   26],        r/w,        0x1 */
            uint32_t sf_if_1_cmd_en : 1; /* [   27],        r/w,        0x1 */
            uint32_t sf_if_1_spi_mode : 3; /* [30:28],        r/w,        0x0 */
            uint32_t sf_if_1_qpi_mode_en : 1; /* [   31],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if_iahb_0;

    /* 0x18 : sf_if_iahb_1 */
    union {
        struct {
            uint32_t sf_if_1_cmd_buf_0 : 32; /* [31: 0],        r/w,  0x3000000 */
        } BF;
        uint32_t WORD;
    } sf_if_iahb_1;

    /* 0x1C : sf_if_iahb_2 */
    union {
        struct {
            uint32_t sf_if_1_cmd_buf_1 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if_iahb_2;

    /* 0x20 : sf_if_status_0 */
    union {
        struct {
            uint32_t sf_if_status_0 : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if_status_0;

    /* 0x24 : sf_if_status_1 */
    union {
        struct {
            uint32_t sf_if_status_1 : 32; /* [31: 0],          r, 0x20000000 */
        } BF;
        uint32_t WORD;
    } sf_if_status_1;

    /* 0x28 : sf_aes */
    union {
        struct {
            uint32_t sf_aes_en : 1; /* [    0],        r/w,        0x0 */
            uint32_t sf_aes_mode : 2; /* [ 2: 1],        r/w,        0x0 */
            uint32_t sf_aes_blk_mode : 1; /* [    3],        r/w,        0x0 */
            uint32_t sf_aes_xts_key_opt : 1; /* [    4],        r/w,        0x0 */
            uint32_t sf_aes_status : 27; /* [31: 5],          r,        0x2 */
        } BF;
        uint32_t WORD;
    } sf_aes;

    /* 0x2C : sf_ahb2sif_status */
    union {
        struct {
            uint32_t sf_ahb2sif_status : 32; /* [31: 0],          r,  0x1010003 */
        } BF;
        uint32_t WORD;
    } sf_ahb2sif_status;

    /* 0x30 : sf_if_io_dly_0 */
    union {
        struct {
            uint32_t sf_cs_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t sf_cs2_dly_sel : 2; /* [ 3: 2],        r/w,        0x0 */
            uint32_t reserved_4_7 : 4; /* [ 7: 4],       rsvd,        0x0 */
            uint32_t sf_clk_out_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_25 : 16; /* [25:10],       rsvd,        0x0 */
            uint32_t sf_dqs_oe_dly_sel : 2; /* [27:26],        r/w,        0x0 */
            uint32_t sf_dqs_di_dly_sel : 2; /* [29:28],        r/w,        0x0 */
            uint32_t sf_dqs_do_dly_sel : 2; /* [31:30],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if_io_dly_0;

    /* 0x34 : sf_if_io_dly_1 */
    union {
        struct {
            uint32_t sf_io_0_oe_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_7 : 6; /* [ 7: 2],       rsvd,        0x0 */
            uint32_t sf_io_0_di_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t sf_io_0_do_dly_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if_io_dly_1;

    /* 0x38 : sf_if_io_dly_2 */
    union {
        struct {
            uint32_t sf_io_1_oe_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_7 : 6; /* [ 7: 2],       rsvd,        0x0 */
            uint32_t sf_io_1_di_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t sf_io_1_do_dly_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if_io_dly_2;

    /* 0x3C : sf_if_io_dly_3 */
    union {
        struct {
            uint32_t sf_io_2_oe_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_7 : 6; /* [ 7: 2],       rsvd,        0x0 */
            uint32_t sf_io_2_di_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t sf_io_2_do_dly_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if_io_dly_3;

    /* 0x40 : sf_if_io_dly_4 */
    union {
        struct {
            uint32_t sf_io_3_oe_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_7 : 6; /* [ 7: 2],       rsvd,        0x0 */
            uint32_t sf_io_3_di_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t sf_io_3_do_dly_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if_io_dly_4;

    /* 0x44 : sf_reserved */
    union {
        struct {
            uint32_t sf_reserved : 32; /* [31: 0],        r/w,     0xffff */
        } BF;
        uint32_t WORD;
    } sf_reserved;

    /* 0x48 : sf2_if_io_dly_0 */
    union {
        struct {
            uint32_t sf2_cs_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t sf2_cs2_dly_sel : 2; /* [ 3: 2],        r/w,        0x0 */
            uint32_t reserved_4_7 : 4; /* [ 7: 4],       rsvd,        0x0 */
            uint32_t sf2_clk_out_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_25 : 16; /* [25:10],       rsvd,        0x0 */
            uint32_t sf2_dqs_oe_dly_sel : 2; /* [27:26],        r/w,        0x0 */
            uint32_t sf2_dqs_di_dly_sel : 2; /* [29:28],        r/w,        0x0 */
            uint32_t sf2_dqs_do_dly_sel : 2; /* [31:30],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf2_if_io_dly_0;

    /* 0x4C : sf2_if_io_dly_1 */
    union {
        struct {
            uint32_t sf2_io_0_oe_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_7 : 6; /* [ 7: 2],       rsvd,        0x0 */
            uint32_t sf2_io_0_di_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t sf2_io_0_do_dly_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf2_if_io_dly_1;

    /* 0x50 : sf2_if_io_dly_2 */
    union {
        struct {
            uint32_t sf2_io_1_oe_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_7 : 6; /* [ 7: 2],       rsvd,        0x0 */
            uint32_t sf2_io_1_di_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t sf2_io_1_do_dly_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf2_if_io_dly_2;

    /* 0x54 : sf2_if_io_dly_3 */
    union {
        struct {
            uint32_t sf2_io_2_oe_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_7 : 6; /* [ 7: 2],       rsvd,        0x0 */
            uint32_t sf2_io_2_di_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t sf2_io_2_do_dly_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf2_if_io_dly_3;

    /* 0x58 : sf2_if_io_dly_4 */
    union {
        struct {
            uint32_t sf2_io_3_oe_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_7 : 6; /* [ 7: 2],       rsvd,        0x0 */
            uint32_t sf2_io_3_di_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t sf2_io_3_do_dly_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf2_if_io_dly_4;

    /* 0x5C : sf3_if_io_dly_0 */
    union {
        struct {
            uint32_t sf3_cs_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t sf3_cs2_dly_sel : 2; /* [ 3: 2],        r/w,        0x0 */
            uint32_t reserved_4_7 : 4; /* [ 7: 4],       rsvd,        0x0 */
            uint32_t sf3_clk_out_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_25 : 16; /* [25:10],       rsvd,        0x0 */
            uint32_t sf3_dqs_oe_dly_sel : 2; /* [27:26],        r/w,        0x0 */
            uint32_t sf3_dqs_di_dly_sel : 2; /* [29:28],        r/w,        0x0 */
            uint32_t sf3_dqs_do_dly_sel : 2; /* [31:30],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf3_if_io_dly_0;

    /* 0x60 : sf3_if_io_dly_1 */
    union {
        struct {
            uint32_t sf3_io_0_oe_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_7 : 6; /* [ 7: 2],       rsvd,        0x0 */
            uint32_t sf3_io_0_di_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t sf3_io_0_do_dly_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf3_if_io_dly_1;

    /* 0x64 : sf3_if_io_dly_2 */
    union {
        struct {
            uint32_t sf3_io_1_oe_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_7 : 6; /* [ 7: 2],       rsvd,        0x0 */
            uint32_t sf3_io_1_di_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t sf3_io_1_do_dly_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf3_if_io_dly_2;

    /* 0x68 : sf3_if_io_dly_3 */
    union {
        struct {
            uint32_t sf3_io_2_oe_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_7 : 6; /* [ 7: 2],       rsvd,        0x0 */
            uint32_t sf3_io_2_di_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t sf3_io_2_do_dly_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf3_if_io_dly_3;

    /* 0x6C : sf3_if_io_dly_4 */
    union {
        struct {
            uint32_t sf3_io_3_oe_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_7 : 6; /* [ 7: 2],       rsvd,        0x0 */
            uint32_t sf3_io_3_di_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t sf3_io_3_do_dly_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf3_if_io_dly_4;

    /* 0x70 : sf_ctrl_2 */
    union {
        struct {
            uint32_t sf_if_pad_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2 : 1; /* [    2],       rsvd,        0x0 */
            uint32_t sf_if_pad_sel_lock : 1; /* [    3],        r/w,        0x0 */
            uint32_t sf_if_dtr_en : 1; /* [    4],        r/w,        0x0 */
            uint32_t sf_if_dqs_en : 1; /* [    5],        r/w,        0x0 */
            uint32_t sf_if_trig_wr_prot : 1; /* [    6],        r/w,        0x0 */
            uint32_t sf_id_offset_lock : 1; /* [    7],        r/w,        0x0 */
            uint32_t reserved_8_24 : 17; /* [24: 8],       rsvd,        0x0 */
            uint32_t sf_ahb2sif_remap_lock : 1; /* [   25],        r/w,        0x0 */
            uint32_t sf_ahb2sif_remap : 2; /* [27:26],        r/w,        0x0 */
            uint32_t sf_if_bk_swap : 1; /* [   28],        r/w,        0x0 */
            uint32_t sf_if_bk2_mode : 1; /* [   29],        r/w,        0x0 */
            uint32_t sf_if_bk2_en : 1; /* [   30],        r/w,        0x0 */
            uint32_t sf_if_0_bk_sel : 1; /* [   31],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_ctrl_2;

    /* 0x74 : sf_ctrl_3 */
    union {
        struct {
            uint32_t sf_cmds_2_wrap_len : 4; /* [ 3: 0],        r/w,        0x6 */
            uint32_t sf_cmds_2_en : 1; /* [    4],        r/w,        0x1 */
            uint32_t sf_cmds_2_bt_dly : 3; /* [ 7: 5],        r/w,        0x2 */
            uint32_t sf_cmds_2_bt_en : 1; /* [    8],        r/w,        0x1 */
            uint32_t sf_cmds_2_wrap_q_ini : 1; /* [    9],        r/w,        0x0 */
            uint32_t sf_cmds_2_wrap_mode : 2; /* [11:10],        r/w,        0x0 */
            uint32_t sf_cmds_2_wrap_q : 1; /* [   12],          r,        0x0 */
            uint32_t sf_cmds_1_wrap_len : 4; /* [16:13],        r/w,        0x6 */
            uint32_t sf_cmds_1_en : 1; /* [   17],        r/w,        0x0 */
            uint32_t sf_cmds_1_wrap_mode : 2; /* [19:18],        r/w,        0x0 */
            uint32_t sf_cmds_core_en : 1; /* [   20],        r/w,        0x1 */
            uint32_t reserved_21_28 : 8; /* [28:21],       rsvd,        0x0 */
            uint32_t sf_if_1_ack_lat : 3; /* [31:29],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } sf_ctrl_3;

    /* 0x78 : sf_if_iahb_3 */
    union {
        struct {
            uint32_t reserved_0_11 : 12; /* [11: 0],       rsvd,        0x0 */
            uint32_t sf_if_2_dmy_byte : 5; /* [16:12],        r/w,        0x0 */
            uint32_t sf_if_2_adr_byte : 3; /* [19:17],        r/w,        0x2 */
            uint32_t sf_if_2_cmd_byte : 3; /* [22:20],        r/w,        0x0 */
            uint32_t sf_if_2_dat_rw : 1; /* [   23],        r/w,        0x1 */
            uint32_t sf_if_2_dat_en : 1; /* [   24],        r/w,        0x1 */
            uint32_t sf_if_2_dmy_en : 1; /* [   25],        r/w,        0x0 */
            uint32_t sf_if_2_adr_en : 1; /* [   26],        r/w,        0x1 */
            uint32_t sf_if_2_cmd_en : 1; /* [   27],        r/w,        0x1 */
            uint32_t sf_if_2_spi_mode : 3; /* [30:28],        r/w,        0x0 */
            uint32_t sf_if_2_qpi_mode_en : 1; /* [   31],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } sf_if_iahb_3;

    /* 0x7C : sf_if_iahb_4 */
    union {
        struct {
            uint32_t sf_if_2_cmd_buf_0 : 32; /* [31: 0],        r/w, 0x38000000 */
        } BF;
        uint32_t WORD;
    } sf_if_iahb_4;

    /* 0x80 : sf_if_iahb_5 */
    union {
        struct {
            uint32_t sf_if_2_cmd_buf_1 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if_iahb_5;

    /* 0x84 : sf_if_iahb_6 */
    union {
        struct {
            uint32_t reserved_0_16 : 17; /* [16: 0],       rsvd,        0x0 */
            uint32_t sf_if_3_adr_byte : 3; /* [19:17],        r/w,        0x0 */
            uint32_t sf_if_3_cmd_byte : 3; /* [22:20],        r/w,        0x0 */
            uint32_t reserved_23_25 : 3; /* [25:23],       rsvd,        0x0 */
            uint32_t sf_if_3_adr_en : 1; /* [   26],        r/w,        0x0 */
            uint32_t sf_if_3_cmd_en : 1; /* [   27],        r/w,        0x1 */
            uint32_t sf_if_3_spi_mode : 3; /* [30:28],        r/w,        0x0 */
            uint32_t sf_if_3_qpi_mode_en : 1; /* [   31],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } sf_if_iahb_6;

    /* 0x88 : sf_if_iahb_7 */
    union {
        struct {
            uint32_t sf_if_3_cmd_buf_0 : 32; /* [31: 0],        r/w, 0xc0000000L */
        } BF;
        uint32_t WORD;
    } sf_if_iahb_7;

    /* 0x8C : sf_if_iahb_8 */
    union {
        struct {
            uint32_t sf_if_3_cmd_buf_1 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if_iahb_8;

    /* 0x90 : sf_if_iahb_9 */
    union {
        struct {
            uint32_t reserved_0_11 : 12; /* [11: 0],       rsvd,        0x0 */
            uint32_t sf_if_4_dmy_byte : 5; /* [16:12],        r/w,        0x2 */
            uint32_t sf_if_4_adr_byte : 3; /* [19:17],        r/w,        0x2 */
            uint32_t sf_if_4_cmd_byte : 3; /* [22:20],        r/w,        0x0 */
            uint32_t sf_if_4_dat_rw : 1; /* [   23],        r/w,        0x0 */
            uint32_t sf_if_4_dat_en : 1; /* [   24],        r/w,        0x1 */
            uint32_t sf_if_4_dmy_en : 1; /* [   25],        r/w,        0x1 */
            uint32_t sf_if_4_adr_en : 1; /* [   26],        r/w,        0x1 */
            uint32_t sf_if_4_cmd_en : 1; /* [   27],        r/w,        0x1 */
            uint32_t sf_if_4_spi_mode : 3; /* [30:28],        r/w,        0x0 */
            uint32_t sf_if_4_qpi_mode_en : 1; /* [   31],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } sf_if_iahb_9;

    /* 0x94 : sf_if_iahb_10 */
    union {
        struct {
            uint32_t sf_if_4_cmd_buf_0 : 32; /* [31: 0],        r/w, 0xeb000000L */
        } BF;
        uint32_t WORD;
    } sf_if_iahb_10;

    /* 0x98 : sf_if_iahb_11 */
    union {
        struct {
            uint32_t sf_if_4_cmd_buf_1 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if_iahb_11;

    /* 0x9C : sf_if_iahb_12 */
    union {
        struct {
            uint32_t reserved_0_1 : 2; /* [ 1: 0],       rsvd,        0x0 */
            uint32_t sf2_clk_sf_rx_inv_sel : 1; /* [    2],        r/w,        0x0 */
            uint32_t sf2_clk_sf_rx_inv_src : 1; /* [    3],        r/w,        0x0 */
            uint32_t sf2_clk_out_inv_sel : 1; /* [    4],        r/w,        0x1 */
            uint32_t sf3_clk_out_inv_sel : 1; /* [    5],        r/w,        0x1 */
            uint32_t reserved_6_7 : 2; /* [ 7: 6],       rsvd,        0x0 */
            uint32_t sf2_if_read_dly_n : 3; /* [10: 8],        r/w,        0x0 */
            uint32_t sf2_if_read_dly_en : 1; /* [   11],        r/w,        0x0 */
            uint32_t sf2_if_read_dly_src : 1; /* [   12],        r/w,        0x0 */
            uint32_t reserved_13_31 : 19; /* [31:13],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if_iahb_12;

    /* 0xA0 : sf_id0_offset */
    union {
        struct {
            uint32_t sf_id0_offset : 28; /* [27: 0],        r/w,        0x0 */
            uint32_t reserved_28_31 : 4; /* [31:28],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_id0_offset;

    /* 0xA4 : sf_id1_offset */
    union {
        struct {
            uint32_t sf_id1_offset : 28; /* [27: 0],        r/w,        0x0 */
            uint32_t reserved_28_31 : 4; /* [31:28],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_id1_offset;

    /* 0xA8 : sf_bk2_id0_offset */
    union {
        struct {
            uint32_t sf_bk2_id0_offset : 28; /* [27: 0],        r/w,        0x0 */
            uint32_t reserved_28_31 : 4; /* [31:28],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_bk2_id0_offset;

    /* 0xAC : sf_bk2_id1_offset */
    union {
        struct {
            uint32_t sf_bk2_id1_offset : 28; /* [27: 0],        r/w,        0x0 */
            uint32_t reserved_28_31 : 4; /* [31:28],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_bk2_id1_offset;

    /* 0xB0 : sf_dbg */
    union {
        struct {
            uint32_t sf_autoload_st : 5; /* [ 4: 0],          r,        0x1 */
            uint32_t sf_autoload_st_done : 1; /* [    5],          r,        0x0 */
            uint32_t reserved_6_31 : 26; /* [31: 6],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_dbg;

    /* 0xb4  reserved */
    uint8_t RESERVED0xb4[12];

    /* 0xC0 : sf_if2_ctrl_0 */
    union {
        struct {
            uint32_t reserved_0_1 : 2; /* [ 1: 0],       rsvd,        0x0 */
            uint32_t sf_clk_sf_if2_rx_inv_sel : 1; /* [    2],        r/w,        0x1 */
            uint32_t reserved_3_7 : 5; /* [ 7: 3],       rsvd,        0x0 */
            uint32_t sf_if2_read_dly_n : 3; /* [10: 8],        r/w,        0x0 */
            uint32_t sf_if2_read_dly_en : 1; /* [   11],        r/w,        0x0 */
            uint32_t reserved_12_15 : 4; /* [15:12],       rsvd,        0x0 */
            uint32_t sf_if2_int : 1; /* [   16],          r,        0x0 */
            uint32_t sf_if2_int_clr : 1; /* [   17],        r/w,        0x1 */
            uint32_t sf_if2_int_set : 1; /* [   18],        r/w,        0x0 */
            uint32_t reserved_19_22 : 4; /* [22:19],       rsvd,        0x0 */
            uint32_t sf_if2_replace_sf1 : 1; /* [   23],        r/w,        0x0 */
            uint32_t sf_if2_replace_sf2 : 1; /* [   24],        r/w,        0x0 */
            uint32_t sf_if2_replace_sf3 : 1; /* [   25],        r/w,        0x0 */
            uint32_t sf_if2_pad_sel : 2; /* [27:26],        r/w,        0x0 */
            uint32_t sf_if2_bk_swap : 1; /* [   28],        r/w,        0x0 */
            uint32_t sf_if2_bk2_mode : 1; /* [   29],        r/w,        0x0 */
            uint32_t sf_if2_bk2_en : 1; /* [   30],        r/w,        0x0 */
            uint32_t sf_if2_bk_sel : 1; /* [   31],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if2_ctrl_0;

    /* 0xC4 : sf_if2_ctrl_1 */
    union {
        struct {
            uint32_t sf_if2_sr_pat_mask : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t sf_if2_sr_pat : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t sf_if2_sr_int : 1; /* [   16],          r,        0x0 */
            uint32_t sf_if2_sr_int_en : 1; /* [   17],        r/w,        0x0 */
            uint32_t sf_if2_sr_int_set : 1; /* [   18],        r/w,        0x0 */
            uint32_t reserved_19 : 1; /* [   19],       rsvd,        0x0 */
            uint32_t sf_if2_ack_lat : 3; /* [22:20],        r/w,        0x6 */
            uint32_t reserved_23 : 1; /* [   23],       rsvd,        0x0 */
            uint32_t sf_if2_reg_hold : 1; /* [   24],        r/w,        0x1 */
            uint32_t sf_if2_reg_wp : 1; /* [   25],        r/w,        0x1 */
            uint32_t reserved_26_27 : 2; /* [27:26],       rsvd,        0x0 */
            uint32_t sf_if2_fn_sel : 1; /* [   28],        r/w,        0x0 */
            uint32_t sf_if2_en : 1; /* [   29],        r/w,        0x1 */
            uint32_t reserved_30_31 : 2; /* [31:30],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if2_ctrl_1;

    /* 0xC8 : sf_if2_sahb_0 */
    union {
        struct {
            uint32_t sf_if2_busy : 1; /* [    0],          r,        0x0 */
            uint32_t sf_if2_0_trig : 1; /* [    1],        r/w,        0x0 */
            uint32_t sf_if2_0_dat_byte : 10; /* [11: 2],        r/w,       0xff */
            uint32_t sf_if2_0_dmy_byte : 5; /* [16:12],        r/w,        0x0 */
            uint32_t sf_if2_0_adr_byte : 3; /* [19:17],        r/w,        0x2 */
            uint32_t sf_if2_0_cmd_byte : 3; /* [22:20],        r/w,        0x0 */
            uint32_t sf_if2_0_dat_rw : 1; /* [   23],        r/w,        0x0 */
            uint32_t sf_if2_0_dat_en : 1; /* [   24],        r/w,        0x1 */
            uint32_t sf_if2_0_dmy_en : 1; /* [   25],        r/w,        0x0 */
            uint32_t sf_if2_0_adr_en : 1; /* [   26],        r/w,        0x1 */
            uint32_t sf_if2_0_cmd_en : 1; /* [   27],        r/w,        0x1 */
            uint32_t sf_if2_0_spi_mode : 3; /* [30:28],        r/w,        0x0 */
            uint32_t sf_if2_0_qpi_mode_en : 1; /* [   31],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if2_sahb_0;

    /* 0xCC : sf_if2_sahb_1 */
    union {
        struct {
            uint32_t sf_if2_0_cmd_buf_0 : 32; /* [31: 0],        r/w,  0x3000000 */
        } BF;
        uint32_t WORD;
    } sf_if2_sahb_1;

    /* 0xD0 : sf_if2_sahb_2 */
    union {
        struct {
            uint32_t sf_if2_0_cmd_buf_1 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_if2_sahb_2;

    /* 0xd4  reserved */
    uint8_t RESERVED0xd4[44];

    /* 0x100 : sf_ctrl_prot_en_rd */
    union {
        struct {
            uint32_t reserved_0 : 1; /* [    0],       rsvd,        0x0 */
            uint32_t sf_ctrl_id0_en_rd : 1; /* [    1],          r,        0x1 */
            uint32_t sf_ctrl_id1_en_rd : 1; /* [    2],          r,        0x1 */
            uint32_t reserved_3_27 : 25; /* [27: 3],       rsvd,        0x0 */
            uint32_t sf_sec_tzsid_lock : 1; /* [   28],          r,        0x0 */
            uint32_t sf_if2_0_trig_wr_lock : 1; /* [   29],          r,        0x0 */
            uint32_t sf_if_0_trig_wr_lock : 1; /* [   30],          r,        0x0 */
            uint32_t sf_dbg_dis : 1; /* [   31],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_ctrl_prot_en_rd;

    /* 0x104 : sf_ctrl_prot_en */
    union {
        struct {
            uint32_t reserved_0 : 1; /* [    0],       rsvd,        0x0 */
            uint32_t sf_ctrl_id0_en : 1; /* [    1],        r/w,        0x1 */
            uint32_t sf_ctrl_id1_en : 1; /* [    2],        r/w,        0x1 */
            uint32_t reserved_3_31 : 29; /* [31: 3],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_ctrl_prot_en;

    /* 0x108  reserved */
    uint8_t RESERVED0x108[248];

    /* 0x200 : sf_aes_key_r0_0 */
    union {
        struct {
            uint32_t sf_aes_key_r0_0 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r0_0;

    /* 0x204 : sf_aes_key_r0_1 */
    union {
        struct {
            uint32_t sf_aes_key_r0_1 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r0_1;

    /* 0x208 : sf_aes_key_r0_2 */
    union {
        struct {
            uint32_t sf_aes_key_r0_2 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r0_2;

    /* 0x20C : sf_aes_key_r0_3 */
    union {
        struct {
            uint32_t sf_aes_key_r0_3 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r0_3;

    /* 0x210 : sf_aes_key_r0_4 */
    union {
        struct {
            uint32_t sf_aes_key_r0_4 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r0_4;

    /* 0x214 : sf_aes_key_r0_5 */
    union {
        struct {
            uint32_t sf_aes_key_r0_5 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r0_5;

    /* 0x218 : sf_aes_key_r0_6 */
    union {
        struct {
            uint32_t sf_aes_key_r0_6 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r0_6;

    /* 0x21C : sf_aes_key_r0_7 */
    union {
        struct {
            uint32_t sf_aes_key_r0_7 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r0_7;

    /* 0x220 : sf_aes_iv_r0_w0 */
    union {
        struct {
            uint32_t sf_aes_iv_r0_w0 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_iv_r0_w0;

    /* 0x224 : sf_aes_iv_r0_w1 */
    union {
        struct {
            uint32_t sf_aes_iv_r0_w1 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_iv_r0_w1;

    /* 0x228 : sf_aes_iv_r0_w2 */
    union {
        struct {
            uint32_t sf_aes_iv_r0_w2 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_iv_r0_w2;

    /* 0x22C : sf_aes_iv_r0_w3 */
    union {
        struct {
            uint32_t sf_aes_iv_r0_w3 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_iv_r0_w3;

    /* 0x230 : sf_aes_r0_start */
    union {
        struct {
            uint32_t sf_aes_region_r0_start : 19; /* [18: 0],        r/w,        0x0 */
            uint32_t reserved_19_28 : 10; /* [28:19],       rsvd,        0x0 */
            uint32_t sf_aes_region_r0_hw_key_en : 1; /* [   29],        r/w,        0x0 */
            uint32_t sf_aes_region_r0_en : 1; /* [   30],        r/w,        0x0 */
            uint32_t sf_aes_region_r0_lock : 1; /* [   31],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_r0_start;

    /* 0x234 : sf_aes_r0_end */
    union {
        struct {
            uint32_t sf_aes_region_r0_end : 19; /* [18: 0],        r/w,     0x3fff */
            uint32_t reserved_19_31 : 13; /* [31:19],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_r0_end;

    /* 0x238  reserved */
    uint8_t RESERVED0x238[72];

    /* 0x280 : sf_aes_key_r1_0 */
    union {
        struct {
            uint32_t sf_aes_key_r1_0 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r1_0;

    /* 0x284 : sf_aes_key_r1_1 */
    union {
        struct {
            uint32_t sf_aes_key_r1_1 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r1_1;

    /* 0x288 : sf_aes_key_r1_2 */
    union {
        struct {
            uint32_t sf_aes_key_r1_2 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r1_2;

    /* 0x28C : sf_aes_key_r1_3 */
    union {
        struct {
            uint32_t sf_aes_key_r1_3 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r1_3;

    /* 0x290 : sf_aes_key_r1_4 */
    union {
        struct {
            uint32_t sf_aes_key_r1_4 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r1_4;

    /* 0x294 : sf_aes_key_r1_5 */
    union {
        struct {
            uint32_t sf_aes_key_r1_5 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r1_5;

    /* 0x298 : sf_aes_key_r1_6 */
    union {
        struct {
            uint32_t sf_aes_key_r1_6 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r1_6;

    /* 0x29C : sf_aes_key_r1_7 */
    union {
        struct {
            uint32_t sf_aes_key_r1_7 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r1_7;

    /* 0x2A0 : sf_aes_iv_r1_w0 */
    union {
        struct {
            uint32_t sf_aes_iv_r1_w0 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_iv_r1_w0;

    /* 0x2A4 : sf_aes_iv_r1_w1 */
    union {
        struct {
            uint32_t sf_aes_iv_r1_w1 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_iv_r1_w1;

    /* 0x2A8 : sf_aes_iv_r1_w2 */
    union {
        struct {
            uint32_t sf_aes_iv_r1_w2 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_iv_r1_w2;

    /* 0x2AC : sf_aes_iv_r1_w3 */
    union {
        struct {
            uint32_t sf_aes_iv_r1_w3 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_iv_r1_w3;

    /* 0x2B0 : sf_aes_r1_start */
    union {
        struct {
            uint32_t sf_aes_r1_start : 19; /* [18: 0],        r/w,        0x0 */
            uint32_t reserved_19_28 : 10; /* [28:19],       rsvd,        0x0 */
            uint32_t sf_aes_r1_hw_key_en : 1; /* [   29],        r/w,        0x0 */
            uint32_t sf_aes_r1_en : 1; /* [   30],        r/w,        0x0 */
            uint32_t sf_aes_r1_lock : 1; /* [   31],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_r1_start;

    /* 0x2B4 : sf_aes_r1_end */
    union {
        struct {
            uint32_t sf_aes_r1_end : 19; /* [18: 0],        r/w,     0x3fff */
            uint32_t reserved_19_31 : 13; /* [31:19],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_r1_end;

    /* 0x2b8  reserved */
    uint8_t RESERVED0x2b8[72];

    /* 0x300 : sf_aes_key_r2_0 */
    union {
        struct {
            uint32_t sf_aes_key_r2_0 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r2_0;

    /* 0x304 : sf_aes_key_r2_1 */
    union {
        struct {
            uint32_t sf_aes_key_r2_1 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r2_1;

    /* 0x308 : sf_aes_key_r2_2 */
    union {
        struct {
            uint32_t sf_aes_key_r2_2 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r2_2;

    /* 0x30C : sf_aes_key_r2_3 */
    union {
        struct {
            uint32_t sf_aes_key_r2_3 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r2_3;

    /* 0x310 : sf_aes_key_r2_4 */
    union {
        struct {
            uint32_t sf_aes_key_r2_4 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r2_4;

    /* 0x314 : sf_aes_key_r2_5 */
    union {
        struct {
            uint32_t sf_aes_key_r2_5 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r2_5;

    /* 0x318 : sf_aes_key_r2_6 */
    union {
        struct {
            uint32_t sf_aes_key_r2_6 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r2_6;

    /* 0x31C : sf_aes_key_r2_7 */
    union {
        struct {
            uint32_t sf_aes_key_r2_7 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_r2_7;

    /* 0x320 : sf_aes_iv_r2_w0 */
    union {
        struct {
            uint32_t sf_aes_iv_r2_w0 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_iv_r2_w0;

    /* 0x324 : sf_aes_iv_r2_w1 */
    union {
        struct {
            uint32_t sf_aes_iv_r2_w1 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_iv_r2_w1;

    /* 0x328 : sf_aes_iv_r2_w2 */
    union {
        struct {
            uint32_t sf_aes_iv_r2_w2 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_iv_r2_w2;

    /* 0x32C : sf_aes_iv_r2_w3 */
    union {
        struct {
            uint32_t sf_aes_iv_r2_w3 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_iv_r2_w3;

    /* 0x330 : sf_aes_r2_start */
    union {
        struct {
            uint32_t sf_aes_r2_start : 19; /* [18: 0],        r/w,        0x0 */
            uint32_t reserved_19_28 : 10; /* [28:19],       rsvd,        0x0 */
            uint32_t sf_aes_r2_hw_key_en : 1; /* [   29],        r/w,        0x0 */
            uint32_t sf_aes_r2_en : 1; /* [   30],        r/w,        0x0 */
            uint32_t sf_aes_r2_lock : 1; /* [   31],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_r2_start;

    /* 0x334 : sf_aes_r2_end */
    union {
        struct {
            uint32_t sf_aes_r2_end : 19; /* [18: 0],        r/w,     0x3fff */
            uint32_t reserved_19_31 : 13; /* [31:19],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_r2_end;
};

typedef volatile struct sf_ctrl_reg sf_ctrl_reg_t;

/*Following is reg patch*/

/* 0x0 : sf_if_sahb_0 */
#define SF_CTRL_IF_SAHB_0_OFFSET (0x0)
#define SF_CTRL_IF_BUSY SF_CTRL_IF_BUSY
#define SF_CTRL_IF_BUSY_POS (0U)
#define SF_CTRL_IF_BUSY_LEN (1U)
#define SF_CTRL_IF_BUSY_MSK (((1U << SF_CTRL_IF_BUSY_LEN) - 1) << SF_CTRL_IF_BUSY_POS)
#define SF_CTRL_IF_BUSY_UMSK (~(((1U << SF_CTRL_IF_BUSY_LEN) - 1) << SF_CTRL_IF_BUSY_POS))
#define SF_CTRL_IF_0_TRIG SF_CTRL_IF_0_TRIG
#define SF_CTRL_IF_0_TRIG_POS (1U)
#define SF_CTRL_IF_0_TRIG_LEN (1U)
#define SF_CTRL_IF_0_TRIG_MSK (((1U << SF_CTRL_IF_0_TRIG_LEN) - 1) << SF_CTRL_IF_0_TRIG_POS)
#define SF_CTRL_IF_0_TRIG_UMSK (~(((1U << SF_CTRL_IF_0_TRIG_LEN) - 1) << SF_CTRL_IF_0_TRIG_POS))
#define SF_CTRL_IF_0_DAT_BYTE SF_CTRL_IF_0_DAT_BYTE
#define SF_CTRL_IF_0_DAT_BYTE_POS (2U)
#define SF_CTRL_IF_0_DAT_BYTE_LEN (10U)
#define SF_CTRL_IF_0_DAT_BYTE_MSK (((1U << SF_CTRL_IF_0_DAT_BYTE_LEN) - 1) << SF_CTRL_IF_0_DAT_BYTE_POS)
#define SF_CTRL_IF_0_DAT_BYTE_UMSK (~(((1U << SF_CTRL_IF_0_DAT_BYTE_LEN) - 1) << SF_CTRL_IF_0_DAT_BYTE_POS))
#define SF_CTRL_IF_0_DMY_BYTE SF_CTRL_IF_0_DMY_BYTE
#define SF_CTRL_IF_0_DMY_BYTE_POS (12U)
#define SF_CTRL_IF_0_DMY_BYTE_LEN (5U)
#define SF_CTRL_IF_0_DMY_BYTE_MSK (((1U << SF_CTRL_IF_0_DMY_BYTE_LEN) - 1) << SF_CTRL_IF_0_DMY_BYTE_POS)
#define SF_CTRL_IF_0_DMY_BYTE_UMSK (~(((1U << SF_CTRL_IF_0_DMY_BYTE_LEN) - 1) << SF_CTRL_IF_0_DMY_BYTE_POS))
#define SF_CTRL_IF_0_ADR_BYTE SF_CTRL_IF_0_ADR_BYTE
#define SF_CTRL_IF_0_ADR_BYTE_POS (17U)
#define SF_CTRL_IF_0_ADR_BYTE_LEN (3U)
#define SF_CTRL_IF_0_ADR_BYTE_MSK (((1U << SF_CTRL_IF_0_ADR_BYTE_LEN) - 1) << SF_CTRL_IF_0_ADR_BYTE_POS)
#define SF_CTRL_IF_0_ADR_BYTE_UMSK (~(((1U << SF_CTRL_IF_0_ADR_BYTE_LEN) - 1) << SF_CTRL_IF_0_ADR_BYTE_POS))
#define SF_CTRL_IF_0_CMD_BYTE SF_CTRL_IF_0_CMD_BYTE
#define SF_CTRL_IF_0_CMD_BYTE_POS (20U)
#define SF_CTRL_IF_0_CMD_BYTE_LEN (3U)
#define SF_CTRL_IF_0_CMD_BYTE_MSK (((1U << SF_CTRL_IF_0_CMD_BYTE_LEN) - 1) << SF_CTRL_IF_0_CMD_BYTE_POS)
#define SF_CTRL_IF_0_CMD_BYTE_UMSK (~(((1U << SF_CTRL_IF_0_CMD_BYTE_LEN) - 1) << SF_CTRL_IF_0_CMD_BYTE_POS))
#define SF_CTRL_IF_0_DAT_RW SF_CTRL_IF_0_DAT_RW
#define SF_CTRL_IF_0_DAT_RW_POS (23U)
#define SF_CTRL_IF_0_DAT_RW_LEN (1U)
#define SF_CTRL_IF_0_DAT_RW_MSK (((1U << SF_CTRL_IF_0_DAT_RW_LEN) - 1) << SF_CTRL_IF_0_DAT_RW_POS)
#define SF_CTRL_IF_0_DAT_RW_UMSK (~(((1U << SF_CTRL_IF_0_DAT_RW_LEN) - 1) << SF_CTRL_IF_0_DAT_RW_POS))
#define SF_CTRL_IF_0_DAT_EN SF_CTRL_IF_0_DAT_EN
#define SF_CTRL_IF_0_DAT_EN_POS (24U)
#define SF_CTRL_IF_0_DAT_EN_LEN (1U)
#define SF_CTRL_IF_0_DAT_EN_MSK (((1U << SF_CTRL_IF_0_DAT_EN_LEN) - 1) << SF_CTRL_IF_0_DAT_EN_POS)
#define SF_CTRL_IF_0_DAT_EN_UMSK (~(((1U << SF_CTRL_IF_0_DAT_EN_LEN) - 1) << SF_CTRL_IF_0_DAT_EN_POS))
#define SF_CTRL_IF_0_DMY_EN SF_CTRL_IF_0_DMY_EN
#define SF_CTRL_IF_0_DMY_EN_POS (25U)
#define SF_CTRL_IF_0_DMY_EN_LEN (1U)
#define SF_CTRL_IF_0_DMY_EN_MSK (((1U << SF_CTRL_IF_0_DMY_EN_LEN) - 1) << SF_CTRL_IF_0_DMY_EN_POS)
#define SF_CTRL_IF_0_DMY_EN_UMSK (~(((1U << SF_CTRL_IF_0_DMY_EN_LEN) - 1) << SF_CTRL_IF_0_DMY_EN_POS))
#define SF_CTRL_IF_0_ADR_EN SF_CTRL_IF_0_ADR_EN
#define SF_CTRL_IF_0_ADR_EN_POS (26U)
#define SF_CTRL_IF_0_ADR_EN_LEN (1U)
#define SF_CTRL_IF_0_ADR_EN_MSK (((1U << SF_CTRL_IF_0_ADR_EN_LEN) - 1) << SF_CTRL_IF_0_ADR_EN_POS)
#define SF_CTRL_IF_0_ADR_EN_UMSK (~(((1U << SF_CTRL_IF_0_ADR_EN_LEN) - 1) << SF_CTRL_IF_0_ADR_EN_POS))
#define SF_CTRL_IF_0_CMD_EN SF_CTRL_IF_0_CMD_EN
#define SF_CTRL_IF_0_CMD_EN_POS (27U)
#define SF_CTRL_IF_0_CMD_EN_LEN (1U)
#define SF_CTRL_IF_0_CMD_EN_MSK (((1U << SF_CTRL_IF_0_CMD_EN_LEN) - 1) << SF_CTRL_IF_0_CMD_EN_POS)
#define SF_CTRL_IF_0_CMD_EN_UMSK (~(((1U << SF_CTRL_IF_0_CMD_EN_LEN) - 1) << SF_CTRL_IF_0_CMD_EN_POS))
#define SF_CTRL_IF_0_SPI_MODE SF_CTRL_IF_0_SPI_MODE
#define SF_CTRL_IF_0_SPI_MODE_POS (28U)
#define SF_CTRL_IF_0_SPI_MODE_LEN (3U)
#define SF_CTRL_IF_0_SPI_MODE_MSK (((1U << SF_CTRL_IF_0_SPI_MODE_LEN) - 1) << SF_CTRL_IF_0_SPI_MODE_POS)
#define SF_CTRL_IF_0_SPI_MODE_UMSK (~(((1U << SF_CTRL_IF_0_SPI_MODE_LEN) - 1) << SF_CTRL_IF_0_SPI_MODE_POS))
#define SF_CTRL_IF_0_QPI_MODE_EN SF_CTRL_IF_0_QPI_MODE_EN
#define SF_CTRL_IF_0_QPI_MODE_EN_POS (31U)
#define SF_CTRL_IF_0_QPI_MODE_EN_LEN (1U)
#define SF_CTRL_IF_0_QPI_MODE_EN_MSK (((1U << SF_CTRL_IF_0_QPI_MODE_EN_LEN) - 1) << SF_CTRL_IF_0_QPI_MODE_EN_POS)
#define SF_CTRL_IF_0_QPI_MODE_EN_UMSK (~(((1U << SF_CTRL_IF_0_QPI_MODE_EN_LEN) - 1) << SF_CTRL_IF_0_QPI_MODE_EN_POS))

/* 0x4 : sf_if_sahb_1 */
#define SF_CTRL_IF_SAHB_1_OFFSET (0x4)
#define SF_CTRL_IF_0_CMD_BUF_0 SF_CTRL_IF_0_CMD_BUF_0
#define SF_CTRL_IF_0_CMD_BUF_0_POS (0U)
#define SF_CTRL_IF_0_CMD_BUF_0_LEN (32U)
#define SF_CTRL_IF_0_CMD_BUF_0_MSK (((1U << SF_CTRL_IF_0_CMD_BUF_0_LEN) - 1) << SF_CTRL_IF_0_CMD_BUF_0_POS)
#define SF_CTRL_IF_0_CMD_BUF_0_UMSK (~(((1U << SF_CTRL_IF_0_CMD_BUF_0_LEN) - 1) << SF_CTRL_IF_0_CMD_BUF_0_POS))

/* 0x8 : sf_if_sahb_2 */
#define SF_CTRL_IF_SAHB_2_OFFSET (0x8)
#define SF_CTRL_IF_0_CMD_BUF_1 SF_CTRL_IF_0_CMD_BUF_1
#define SF_CTRL_IF_0_CMD_BUF_1_POS (0U)
#define SF_CTRL_IF_0_CMD_BUF_1_LEN (32U)
#define SF_CTRL_IF_0_CMD_BUF_1_MSK (((1U << SF_CTRL_IF_0_CMD_BUF_1_LEN) - 1) << SF_CTRL_IF_0_CMD_BUF_1_POS)
#define SF_CTRL_IF_0_CMD_BUF_1_UMSK (~(((1U << SF_CTRL_IF_0_CMD_BUF_1_LEN) - 1) << SF_CTRL_IF_0_CMD_BUF_1_POS))

struct sf_if_sahb_0_reg {
    /* 0x0 : sf_if_sahb_0 */
    union {
        struct {
            uint32_t if_busy : 1; /* [    0],          r,        0x0 */
            uint32_t if_0_trig : 1; /* [    1],        r/w,        0x0 */
            uint32_t if_0_dat_byte : 10; /* [11: 2],        r/w,       0xff */
            uint32_t if_0_dmy_byte : 5; /* [16:12],        r/w,        0x0 */
            uint32_t if_0_adr_byte : 3; /* [19:17],        r/w,        0x2 */
            uint32_t if_0_cmd_byte : 3; /* [22:20],        r/w,        0x0 */
            uint32_t if_0_dat_rw : 1; /* [   23],        r/w,        0x0 */
            uint32_t if_0_dat_en : 1; /* [   24],        r/w,        0x1 */
            uint32_t if_0_dmy_en : 1; /* [   25],        r/w,        0x0 */
            uint32_t if_0_adr_en : 1; /* [   26],        r/w,        0x1 */
            uint32_t if_0_cmd_en : 1; /* [   27],        r/w,        0x1 */
            uint32_t if_0_spi_mode : 3; /* [30:28],        r/w,        0x0 */
            uint32_t if_0_qpi_mode_en : 1; /* [   31],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } if_sahb_0;

    /* 0x4 : sf_if_sahb_1 */
    union {
        struct {
            uint32_t if_0_cmd_buf_0 : 32; /* [31: 0],        r/w,  0x3000000 */
        } BF;
        uint32_t WORD;
    } if_sahb_1;

    /* 0x8 : sf_if_sahb_2 */
    union {
        struct {
            uint32_t if_0_cmd_buf_1 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } if_sahb_2;
};

typedef volatile struct sf_if_sahb_0_reg sf_if_sahb_0_reg_t;

#define SF_CTRL_IF1_SAHB_OFFSET 0x8
#define SF_CTRL_IF2_SAHB_OFFSET 0xC8

/*Following is reg patch*/

/* 0x0 : if_io_dly_0 */
#define SF_CTRL_IO_DLY_0_OFFSET (0x0)
#define SF_CTRL_CS_DLY_SEL SF_CTRL_CS_DLY_SEL
#define SF_CTRL_CS_DLY_SEL_POS (0U)
#define SF_CTRL_CS_DLY_SEL_LEN (2U)
#define SF_CTRL_CS_DLY_SEL_MSK (((1U << SF_CTRL_CS_DLY_SEL_LEN) - 1) << SF_CTRL_CS_DLY_SEL_POS)
#define SF_CTRL_CS_DLY_SEL_UMSK (~(((1U << SF_CTRL_CS_DLY_SEL_LEN) - 1) << SF_CTRL_CS_DLY_SEL_POS))
#define SF_CTRL_CS2_DLY_SEL SF_CTRL_CS2_DLY_SEL
#define SF_CTRL_CS2_DLY_SEL_POS (2U)
#define SF_CTRL_CS2_DLY_SEL_LEN (2U)
#define SF_CTRL_CS2_DLY_SEL_MSK (((1U << SF_CTRL_CS2_DLY_SEL_LEN) - 1) << SF_CTRL_CS2_DLY_SEL_POS)
#define SF_CTRL_CS2_DLY_SEL_UMSK (~(((1U << SF_CTRL_CS2_DLY_SEL_LEN) - 1) << SF_CTRL_CS2_DLY_SEL_POS))
#define SF_CTRL_CLK_OUT_DLY_SEL SF_CTRL_CLK_OUT_DLY_SEL
#define SF_CTRL_CLK_OUT_DLY_SEL_POS (8U)
#define SF_CTRL_CLK_OUT_DLY_SEL_LEN (2U)
#define SF_CTRL_CLK_OUT_DLY_SEL_MSK (((1U << SF_CTRL_CLK_OUT_DLY_SEL_LEN) - 1) << SF_CTRL_CLK_OUT_DLY_SEL_POS)
#define SF_CTRL_CLK_OUT_DLY_SEL_UMSK (~(((1U << SF_CTRL_CLK_OUT_DLY_SEL_LEN) - 1) << SF_CTRL_CLK_OUT_DLY_SEL_POS))
#define SF_CTRL_DQS_OE_DLY_SEL SF_CTRL_DQS_OE_DLY_SEL
#define SF_CTRL_DQS_OE_DLY_SEL_POS (26U)
#define SF_CTRL_DQS_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_DQS_OE_DLY_SEL_MSK (((1U << SF_CTRL_DQS_OE_DLY_SEL_LEN) - 1) << SF_CTRL_DQS_OE_DLY_SEL_POS)
#define SF_CTRL_DQS_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_DQS_OE_DLY_SEL_LEN) - 1) << SF_CTRL_DQS_OE_DLY_SEL_POS))
#define SF_CTRL_DQS_DI_DLY_SEL SF_CTRL_DQS_DI_DLY_SEL
#define SF_CTRL_DQS_DI_DLY_SEL_POS (28U)
#define SF_CTRL_DQS_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_DQS_DI_DLY_SEL_MSK (((1U << SF_CTRL_DQS_DI_DLY_SEL_LEN) - 1) << SF_CTRL_DQS_DI_DLY_SEL_POS)
#define SF_CTRL_DQS_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_DQS_DI_DLY_SEL_LEN) - 1) << SF_CTRL_DQS_DI_DLY_SEL_POS))
#define SF_CTRL_DQS_DO_DLY_SEL SF_CTRL_DQS_DO_DLY_SEL
#define SF_CTRL_DQS_DO_DLY_SEL_POS (30U)
#define SF_CTRL_DQS_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_DQS_DO_DLY_SEL_MSK (((1U << SF_CTRL_DQS_DO_DLY_SEL_LEN) - 1) << SF_CTRL_DQS_DO_DLY_SEL_POS)
#define SF_CTRL_DQS_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_DQS_DO_DLY_SEL_LEN) - 1) << SF_CTRL_DQS_DO_DLY_SEL_POS))

/* 0x4 : if_io_dly_1 */
#define SF_CTRL_IO_DLY_1_OFFSET (0x4)
#define SF_CTRL_IO_0_OE_DLY_SEL SF_CTRL_IO_0_OE_DLY_SEL
#define SF_CTRL_IO_0_OE_DLY_SEL_POS (0U)
#define SF_CTRL_IO_0_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_IO_0_OE_DLY_SEL_MSK (((1U << SF_CTRL_IO_0_OE_DLY_SEL_LEN) - 1) << SF_CTRL_IO_0_OE_DLY_SEL_POS)
#define SF_CTRL_IO_0_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_IO_0_OE_DLY_SEL_LEN) - 1) << SF_CTRL_IO_0_OE_DLY_SEL_POS))
#define SF_CTRL_IO_0_DI_DLY_SEL SF_CTRL_IO_0_DI_DLY_SEL
#define SF_CTRL_IO_0_DI_DLY_SEL_POS (8U)
#define SF_CTRL_IO_0_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_IO_0_DI_DLY_SEL_MSK (((1U << SF_CTRL_IO_0_DI_DLY_SEL_LEN) - 1) << SF_CTRL_IO_0_DI_DLY_SEL_POS)
#define SF_CTRL_IO_0_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_IO_0_DI_DLY_SEL_LEN) - 1) << SF_CTRL_IO_0_DI_DLY_SEL_POS))
#define SF_CTRL_IO_0_DO_DLY_SEL SF_CTRL_IO_0_DO_DLY_SEL
#define SF_CTRL_IO_0_DO_DLY_SEL_POS (16U)
#define SF_CTRL_IO_0_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_IO_0_DO_DLY_SEL_MSK (((1U << SF_CTRL_IO_0_DO_DLY_SEL_LEN) - 1) << SF_CTRL_IO_0_DO_DLY_SEL_POS)
#define SF_CTRL_IO_0_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_IO_0_DO_DLY_SEL_LEN) - 1) << SF_CTRL_IO_0_DO_DLY_SEL_POS))

/* 0x8 : if_io_dly_2 */
#define SF_CTRL_IO_DLY_2_OFFSET (0x8)
#define SF_CTRL_IO_1_OE_DLY_SEL SF_CTRL_IO_1_OE_DLY_SEL
#define SF_CTRL_IO_1_OE_DLY_SEL_POS (0U)
#define SF_CTRL_IO_1_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_IO_1_OE_DLY_SEL_MSK (((1U << SF_CTRL_IO_1_OE_DLY_SEL_LEN) - 1) << SF_CTRL_IO_1_OE_DLY_SEL_POS)
#define SF_CTRL_IO_1_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_IO_1_OE_DLY_SEL_LEN) - 1) << SF_CTRL_IO_1_OE_DLY_SEL_POS))
#define SF_CTRL_IO_1_DI_DLY_SEL SF_CTRL_IO_1_DI_DLY_SEL
#define SF_CTRL_IO_1_DI_DLY_SEL_POS (8U)
#define SF_CTRL_IO_1_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_IO_1_DI_DLY_SEL_MSK (((1U << SF_CTRL_IO_1_DI_DLY_SEL_LEN) - 1) << SF_CTRL_IO_1_DI_DLY_SEL_POS)
#define SF_CTRL_IO_1_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_IO_1_DI_DLY_SEL_LEN) - 1) << SF_CTRL_IO_1_DI_DLY_SEL_POS))
#define SF_CTRL_IO_1_DO_DLY_SEL SF_CTRL_IO_1_DO_DLY_SEL
#define SF_CTRL_IO_1_DO_DLY_SEL_POS (16U)
#define SF_CTRL_IO_1_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_IO_1_DO_DLY_SEL_MSK (((1U << SF_CTRL_IO_1_DO_DLY_SEL_LEN) - 1) << SF_CTRL_IO_1_DO_DLY_SEL_POS)
#define SF_CTRL_IO_1_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_IO_1_DO_DLY_SEL_LEN) - 1) << SF_CTRL_IO_1_DO_DLY_SEL_POS))

/* 0xc : if_io_dly_3 */
#define SF_CTRL_IO_DLY_3_OFFSET (0xc)
#define SF_CTRL_IO_2_OE_DLY_SEL SF_CTRL_IO_2_OE_DLY_SEL
#define SF_CTRL_IO_2_OE_DLY_SEL_POS (0U)
#define SF_CTRL_IO_2_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_IO_2_OE_DLY_SEL_MSK (((1U << SF_CTRL_IO_2_OE_DLY_SEL_LEN) - 1) << SF_CTRL_IO_2_OE_DLY_SEL_POS)
#define SF_CTRL_IO_2_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_IO_2_OE_DLY_SEL_LEN) - 1) << SF_CTRL_IO_2_OE_DLY_SEL_POS))
#define SF_CTRL_IO_2_DI_DLY_SEL SF_CTRL_IO_2_DI_DLY_SEL
#define SF_CTRL_IO_2_DI_DLY_SEL_POS (8U)
#define SF_CTRL_IO_2_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_IO_2_DI_DLY_SEL_MSK (((1U << SF_CTRL_IO_2_DI_DLY_SEL_LEN) - 1) << SF_CTRL_IO_2_DI_DLY_SEL_POS)
#define SF_CTRL_IO_2_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_IO_2_DI_DLY_SEL_LEN) - 1) << SF_CTRL_IO_2_DI_DLY_SEL_POS))
#define SF_CTRL_IO_2_DO_DLY_SEL SF_CTRL_IO_2_DO_DLY_SEL
#define SF_CTRL_IO_2_DO_DLY_SEL_POS (16U)
#define SF_CTRL_IO_2_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_IO_2_DO_DLY_SEL_MSK (((1U << SF_CTRL_IO_2_DO_DLY_SEL_LEN) - 1) << SF_CTRL_IO_2_DO_DLY_SEL_POS)
#define SF_CTRL_IO_2_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_IO_2_DO_DLY_SEL_LEN) - 1) << SF_CTRL_IO_2_DO_DLY_SEL_POS))

/* 0x10 : if_io_dly_4 */
#define SF_CTRL_IO_DLY_4_OFFSET (0x10)
#define SF_CTRL_IO_3_OE_DLY_SEL SF_CTRL_IO_3_OE_DLY_SEL
#define SF_CTRL_IO_3_OE_DLY_SEL_POS (0U)
#define SF_CTRL_IO_3_OE_DLY_SEL_LEN (2U)
#define SF_CTRL_IO_3_OE_DLY_SEL_MSK (((1U << SF_CTRL_IO_3_OE_DLY_SEL_LEN) - 1) << SF_CTRL_IO_3_OE_DLY_SEL_POS)
#define SF_CTRL_IO_3_OE_DLY_SEL_UMSK (~(((1U << SF_CTRL_IO_3_OE_DLY_SEL_LEN) - 1) << SF_CTRL_IO_3_OE_DLY_SEL_POS))
#define SF_CTRL_IO_3_DI_DLY_SEL SF_CTRL_IO_3_DI_DLY_SEL
#define SF_CTRL_IO_3_DI_DLY_SEL_POS (8U)
#define SF_CTRL_IO_3_DI_DLY_SEL_LEN (2U)
#define SF_CTRL_IO_3_DI_DLY_SEL_MSK (((1U << SF_CTRL_IO_3_DI_DLY_SEL_LEN) - 1) << SF_CTRL_IO_3_DI_DLY_SEL_POS)
#define SF_CTRL_IO_3_DI_DLY_SEL_UMSK (~(((1U << SF_CTRL_IO_3_DI_DLY_SEL_LEN) - 1) << SF_CTRL_IO_3_DI_DLY_SEL_POS))
#define SF_CTRL_IO_3_DO_DLY_SEL SF_CTRL_IO_3_DO_DLY_SEL
#define SF_CTRL_IO_3_DO_DLY_SEL_POS (16U)
#define SF_CTRL_IO_3_DO_DLY_SEL_LEN (2U)
#define SF_CTRL_IO_3_DO_DLY_SEL_MSK (((1U << SF_CTRL_IO_3_DO_DLY_SEL_LEN) - 1) << SF_CTRL_IO_3_DO_DLY_SEL_POS)
#define SF_CTRL_IO_3_DO_DLY_SEL_UMSK (~(((1U << SF_CTRL_IO_3_DO_DLY_SEL_LEN) - 1) << SF_CTRL_IO_3_DO_DLY_SEL_POS))

struct sf_if_io_dly_0_reg {
    /* 0x0 : if_io_dly_0 */
    union {
        struct {
            uint32_t cs_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t cs2_dly_sel : 2; /* [ 3: 2],        r/w,        0x0 */
            uint32_t reserved_4_7 : 4; /* [ 7: 4],       rsvd,        0x0 */
            uint32_t clk_out_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_25 : 16; /* [25:10],       rsvd,        0x0 */
            uint32_t dqs_oe_dly_sel : 2; /* [27:26],        r/w,        0x0 */
            uint32_t dqs_di_dly_sel : 2; /* [29:28],        r/w,        0x0 */
            uint32_t dqs_do_dly_sel : 2; /* [31:30],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } io_dly_0;

    /* 0x4 : if_io_dly_1 */
    union {
        struct {
            uint32_t io_0_oe_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_7 : 6; /* [ 7: 2],       rsvd,        0x0 */
            uint32_t io_0_di_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t io_0_do_dly_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } io_dly_1;

    /* 0x8 : if_io_dly_2 */
    union {
        struct {
            uint32_t io_1_oe_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_7 : 6; /* [ 7: 2],       rsvd,        0x0 */
            uint32_t io_1_di_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t io_1_do_dly_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } io_dly_2;

    /* 0xc : if_io_dly_3 */
    union {
        struct {
            uint32_t io_2_oe_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_7 : 6; /* [ 7: 2],       rsvd,        0x0 */
            uint32_t io_2_di_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t io_2_do_dly_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } io_dly_3;

    /* 0x10 : if_io_dly_4 */
    union {
        struct {
            uint32_t io_3_oe_dly_sel : 2; /* [ 1: 0],        r/w,        0x0 */
            uint32_t reserved_2_7 : 6; /* [ 7: 2],       rsvd,        0x0 */
            uint32_t io_3_di_dly_sel : 2; /* [ 9: 8],        r/w,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t io_3_do_dly_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } io_dly_4;
};

typedef volatile struct sf_if_io_dly_0_reg sf_if_io_dly_0_reg_t;

#define SF_CTRL_IF_IO_DLY_1_OFFSET 0x30
#define SF_CTRL_IF_IO_DLY_2_OFFSET 0x48
#define SF_CTRL_IF_IO_DLY_3_OFFSET 0x5C

/*Following is reg patch*/

/* 0x0 : sf_aes_key_0 */
#define SF_CTRL_SF_AES_KEY_0_OFFSET (0x0)
#define SF_CTRL_SF_AES_KEY_0 SF_CTRL_SF_AES_KEY_0
#define SF_CTRL_SF_AES_KEY_0_POS (0U)
#define SF_CTRL_SF_AES_KEY_0_LEN (32U)
#define SF_CTRL_SF_AES_KEY_0_MSK (((1U << SF_CTRL_SF_AES_KEY_0_LEN) - 1) << SF_CTRL_SF_AES_KEY_0_POS)
#define SF_CTRL_SF_AES_KEY_0_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_0_LEN) - 1) << SF_CTRL_SF_AES_KEY_0_POS))

/* 0x4 : sf_aes_key_1 */
#define SF_CTRL_SF_AES_KEY_1_OFFSET (0x4)
#define SF_CTRL_SF_AES_KEY_1 SF_CTRL_SF_AES_KEY_1
#define SF_CTRL_SF_AES_KEY_1_POS (0U)
#define SF_CTRL_SF_AES_KEY_1_LEN (32U)
#define SF_CTRL_SF_AES_KEY_1_MSK (((1U << SF_CTRL_SF_AES_KEY_1_LEN) - 1) << SF_CTRL_SF_AES_KEY_1_POS)
#define SF_CTRL_SF_AES_KEY_1_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_1_LEN) - 1) << SF_CTRL_SF_AES_KEY_1_POS))

/* 0x8 : sf_aes_key_2 */
#define SF_CTRL_SF_AES_KEY_2_OFFSET (0x8)
#define SF_CTRL_SF_AES_KEY_2 SF_CTRL_SF_AES_KEY_2
#define SF_CTRL_SF_AES_KEY_2_POS (0U)
#define SF_CTRL_SF_AES_KEY_2_LEN (32U)
#define SF_CTRL_SF_AES_KEY_2_MSK (((1U << SF_CTRL_SF_AES_KEY_2_LEN) - 1) << SF_CTRL_SF_AES_KEY_2_POS)
#define SF_CTRL_SF_AES_KEY_2_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_2_LEN) - 1) << SF_CTRL_SF_AES_KEY_2_POS))

/* 0xc : sf_aes_key_3 */
#define SF_CTRL_SF_AES_KEY_3_OFFSET (0xc)
#define SF_CTRL_SF_AES_KEY_3 SF_CTRL_SF_AES_KEY_3
#define SF_CTRL_SF_AES_KEY_3_POS (0U)
#define SF_CTRL_SF_AES_KEY_3_LEN (32U)
#define SF_CTRL_SF_AES_KEY_3_MSK (((1U << SF_CTRL_SF_AES_KEY_3_LEN) - 1) << SF_CTRL_SF_AES_KEY_3_POS)
#define SF_CTRL_SF_AES_KEY_3_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_3_LEN) - 1) << SF_CTRL_SF_AES_KEY_3_POS))

/* 0x10 : sf_aes_key_4 */
#define SF_CTRL_SF_AES_KEY_4_OFFSET (0x10)
#define SF_CTRL_SF_AES_KEY_4 SF_CTRL_SF_AES_KEY_4
#define SF_CTRL_SF_AES_KEY_4_POS (0U)
#define SF_CTRL_SF_AES_KEY_4_LEN (32U)
#define SF_CTRL_SF_AES_KEY_4_MSK (((1U << SF_CTRL_SF_AES_KEY_4_LEN) - 1) << SF_CTRL_SF_AES_KEY_4_POS)
#define SF_CTRL_SF_AES_KEY_4_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_4_LEN) - 1) << SF_CTRL_SF_AES_KEY_4_POS))

/* 0x14 : sf_aes_key_5 */
#define SF_CTRL_SF_AES_KEY_5_OFFSET (0x14)
#define SF_CTRL_SF_AES_KEY_5 SF_CTRL_SF_AES_KEY_5
#define SF_CTRL_SF_AES_KEY_5_POS (0U)
#define SF_CTRL_SF_AES_KEY_5_LEN (32U)
#define SF_CTRL_SF_AES_KEY_5_MSK (((1U << SF_CTRL_SF_AES_KEY_5_LEN) - 1) << SF_CTRL_SF_AES_KEY_5_POS)
#define SF_CTRL_SF_AES_KEY_5_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_5_LEN) - 1) << SF_CTRL_SF_AES_KEY_5_POS))

/* 0x18 : sf_aes_key_6 */
#define SF_CTRL_SF_AES_KEY_6_OFFSET (0x18)
#define SF_CTRL_SF_AES_KEY_6 SF_CTRL_SF_AES_KEY_6
#define SF_CTRL_SF_AES_KEY_6_POS (0U)
#define SF_CTRL_SF_AES_KEY_6_LEN (32U)
#define SF_CTRL_SF_AES_KEY_6_MSK (((1U << SF_CTRL_SF_AES_KEY_6_LEN) - 1) << SF_CTRL_SF_AES_KEY_6_POS)
#define SF_CTRL_SF_AES_KEY_6_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_6_LEN) - 1) << SF_CTRL_SF_AES_KEY_6_POS))

/* 0x1c : sf_aes_key_7 */
#define SF_CTRL_SF_AES_KEY_7_OFFSET (0x1c)
#define SF_CTRL_SF_AES_KEY_7 SF_CTRL_SF_AES_KEY_7
#define SF_CTRL_SF_AES_KEY_7_POS (0U)
#define SF_CTRL_SF_AES_KEY_7_LEN (32U)
#define SF_CTRL_SF_AES_KEY_7_MSK (((1U << SF_CTRL_SF_AES_KEY_7_LEN) - 1) << SF_CTRL_SF_AES_KEY_7_POS)
#define SF_CTRL_SF_AES_KEY_7_UMSK (~(((1U << SF_CTRL_SF_AES_KEY_7_LEN) - 1) << SF_CTRL_SF_AES_KEY_7_POS))

/* 0x20 : sf_aes_iv_w0 */
#define SF_CTRL_SF_AES_IV_W0_OFFSET (0x20)
#define SF_CTRL_SF_AES_IV_W0 SF_CTRL_SF_AES_IV_W0
#define SF_CTRL_SF_AES_IV_W0_POS (0U)
#define SF_CTRL_SF_AES_IV_W0_LEN (32U)
#define SF_CTRL_SF_AES_IV_W0_MSK (((1U << SF_CTRL_SF_AES_IV_W0_LEN) - 1) << SF_CTRL_SF_AES_IV_W0_POS)
#define SF_CTRL_SF_AES_IV_W0_UMSK (~(((1U << SF_CTRL_SF_AES_IV_W0_LEN) - 1) << SF_CTRL_SF_AES_IV_W0_POS))

/* 0x24 : sf_aes_iv_w1 */
#define SF_CTRL_SF_AES_IV_W1_OFFSET (0x24)
#define SF_CTRL_SF_AES_IV_W1 SF_CTRL_SF_AES_IV_W1
#define SF_CTRL_SF_AES_IV_W1_POS (0U)
#define SF_CTRL_SF_AES_IV_W1_LEN (32U)
#define SF_CTRL_SF_AES_IV_W1_MSK (((1U << SF_CTRL_SF_AES_IV_W1_LEN) - 1) << SF_CTRL_SF_AES_IV_W1_POS)
#define SF_CTRL_SF_AES_IV_W1_UMSK (~(((1U << SF_CTRL_SF_AES_IV_W1_LEN) - 1) << SF_CTRL_SF_AES_IV_W1_POS))

/* 0x28 : sf_aes_iv_w2 */
#define SF_CTRL_SF_AES_IV_W2_OFFSET (0x28)
#define SF_CTRL_SF_AES_IV_W2 SF_CTRL_SF_AES_IV_W2
#define SF_CTRL_SF_AES_IV_W2_POS (0U)
#define SF_CTRL_SF_AES_IV_W2_LEN (32U)
#define SF_CTRL_SF_AES_IV_W2_MSK (((1U << SF_CTRL_SF_AES_IV_W2_LEN) - 1) << SF_CTRL_SF_AES_IV_W2_POS)
#define SF_CTRL_SF_AES_IV_W2_UMSK (~(((1U << SF_CTRL_SF_AES_IV_W2_LEN) - 1) << SF_CTRL_SF_AES_IV_W2_POS))

/* 0x2c : sf_aes_iv_w3 */
#define SF_CTRL_SF_AES_IV_W3_OFFSET (0x2c)
#define SF_CTRL_SF_AES_IV_W3 SF_CTRL_SF_AES_IV_W3
#define SF_CTRL_SF_AES_IV_W3_POS (0U)
#define SF_CTRL_SF_AES_IV_W3_LEN (32U)
#define SF_CTRL_SF_AES_IV_W3_MSK (((1U << SF_CTRL_SF_AES_IV_W3_LEN) - 1) << SF_CTRL_SF_AES_IV_W3_POS)
#define SF_CTRL_SF_AES_IV_W3_UMSK (~(((1U << SF_CTRL_SF_AES_IV_W3_LEN) - 1) << SF_CTRL_SF_AES_IV_W3_POS))

/* 0x30 : sf_aes_start */
#define SF_CTRL_SF_AES_START_OFFSET (0x30)
#define SF_CTRL_SF_AES_REGION_START SF_CTRL_SF_AES_REGION_START
#define SF_CTRL_SF_AES_REGION_START_POS (0U)
#define SF_CTRL_SF_AES_REGION_START_LEN (19U)
#define SF_CTRL_SF_AES_REGION_START_MSK (((1U << SF_CTRL_SF_AES_REGION_START_LEN) - 1) << SF_CTRL_SF_AES_REGION_START_POS)
#define SF_CTRL_SF_AES_REGION_START_UMSK (~(((1U << SF_CTRL_SF_AES_REGION_START_LEN) - 1) << SF_CTRL_SF_AES_REGION_START_POS))
#define SF_CTRL_SF_AES_REGION_HW_KEY_EN SF_CTRL_SF_AES_REGION_HW_KEY_EN
#define SF_CTRL_SF_AES_REGION_HW_KEY_EN_POS (29U)
#define SF_CTRL_SF_AES_REGION_HW_KEY_EN_LEN (1U)
#define SF_CTRL_SF_AES_REGION_HW_KEY_EN_MSK (((1U << SF_CTRL_SF_AES_REGION_HW_KEY_EN_LEN) - 1) << SF_CTRL_SF_AES_REGION_HW_KEY_EN_POS)
#define SF_CTRL_SF_AES_REGION_HW_KEY_EN_UMSK (~(((1U << SF_CTRL_SF_AES_REGION_HW_KEY_EN_LEN) - 1) << SF_CTRL_SF_AES_REGION_HW_KEY_EN_POS))
#define SF_CTRL_SF_AES_REGION_EN SF_CTRL_SF_AES_REGION_EN
#define SF_CTRL_SF_AES_REGION_EN_POS (30U)
#define SF_CTRL_SF_AES_REGION_EN_LEN (1U)
#define SF_CTRL_SF_AES_REGION_EN_MSK (((1U << SF_CTRL_SF_AES_REGION_EN_LEN) - 1) << SF_CTRL_SF_AES_REGION_EN_POS)
#define SF_CTRL_SF_AES_REGION_EN_UMSK (~(((1U << SF_CTRL_SF_AES_REGION_EN_LEN) - 1) << SF_CTRL_SF_AES_REGION_EN_POS))
#define SF_CTRL_SF_AES_REGION_LOCK SF_CTRL_SF_AES_REGION_LOCK
#define SF_CTRL_SF_AES_REGION_LOCK_POS (31U)
#define SF_CTRL_SF_AES_REGION_LOCK_LEN (1U)
#define SF_CTRL_SF_AES_REGION_LOCK_MSK (((1U << SF_CTRL_SF_AES_REGION_LOCK_LEN) - 1) << SF_CTRL_SF_AES_REGION_LOCK_POS)
#define SF_CTRL_SF_AES_REGION_LOCK_UMSK (~(((1U << SF_CTRL_SF_AES_REGION_LOCK_LEN) - 1) << SF_CTRL_SF_AES_REGION_LOCK_POS))

/* 0x34 : sf_aes_end */
#define SF_CTRL_SF_AES_END_OFFSET (0x34)
#define SF_CTRL_SF_AES_REGION_END SF_CTRL_SF_AES_REGION_END
#define SF_CTRL_SF_AES_REGION_END_POS (0U)
#define SF_CTRL_SF_AES_REGION_END_LEN (19U)
#define SF_CTRL_SF_AES_REGION_END_MSK (((1U << SF_CTRL_SF_AES_REGION_END_LEN) - 1) << SF_CTRL_SF_AES_REGION_END_POS)
#define SF_CTRL_SF_AES_REGION_END_UMSK (~(((1U << SF_CTRL_SF_AES_REGION_END_LEN) - 1) << SF_CTRL_SF_AES_REGION_END_POS))

struct sf_ctrl_aes_region_reg {
    /* 0x0 : sf_aes_key_0 */
    union {
        struct {
            uint32_t sf_aes_key_0 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_0;

    /* 0x4 : sf_aes_key_1 */
    union {
        struct {
            uint32_t sf_aes_key_1 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_1;

    /* 0x8 : sf_aes_key_2 */
    union {
        struct {
            uint32_t sf_aes_key_2 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_2;

    /* 0xc : sf_aes_key_3 */
    union {
        struct {
            uint32_t sf_aes_key_3 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_3;

    /* 0x10 : sf_aes_key_4 */
    union {
        struct {
            uint32_t sf_aes_key_4 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_4;

    /* 0x14 : sf_aes_key_5 */
    union {
        struct {
            uint32_t sf_aes_key_5 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_5;

    /* 0x18 : sf_aes_key_6 */
    union {
        struct {
            uint32_t sf_aes_key_6 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_6;

    /* 0x1c : sf_aes_key_7 */
    union {
        struct {
            uint32_t sf_aes_key_7 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_key_7;

    /* 0x20 : sf_aes_iv_w0 */
    union {
        struct {
            uint32_t sf_aes_iv_w0 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_iv_w0;

    /* 0x24 : sf_aes_iv_w1 */
    union {
        struct {
            uint32_t sf_aes_iv_w1 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_iv_w1;

    /* 0x28 : sf_aes_iv_w2 */
    union {
        struct {
            uint32_t sf_aes_iv_w2 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_iv_w2;

    /* 0x2c : sf_aes_iv_w3 */
    union {
        struct {
            uint32_t sf_aes_iv_w3 : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_iv_w3;

    /* 0x30 : sf_aes_start */
    union {
        struct {
            uint32_t sf_aes_region_start : 19; /* [18: 0],        r/w,        0x0 */
            uint32_t reserved_19_28 : 10; /* [28:19],       rsvd,        0x0 */
            uint32_t sf_aes_region_hw_key_en : 1; /* [   29],        r/w,        0x0 */
            uint32_t sf_aes_region_en : 1; /* [   30],        r/w,        0x0 */
            uint32_t sf_aes_region_lock : 1; /* [   31],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_start;

    /* 0x34 : sf_aes_end */
    union {
        struct {
            uint32_t sf_aes_region_end : 19; /* [18: 0],        r/w,     0x3fff */
            uint32_t reserved_19_31 : 13; /* [31:19],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } sf_aes_end;
};

typedef volatile struct sf_ctrl_aes_region_reg sf_ctrl_aes_region_reg_t;

#define SF_CTRL_AES_REGION_OFFSET 0x200
