# SPDX-License-Identifier: Apache-2.0
# Copyright 2020 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

dsn_class: aib_ams.design.rxanlg.RXAnalogDesigner
impl_lib: AAA_DSN_RXANALOG
root_dir: gen_outputs/dsn_rxanlg

dsn_params:
  gen_cell_specs:
    impl_lib: AAA_DSN_RXANALOG
    impl_cell: aib_rxanlg
    root_dir: gen_outputs/dsn_rxanlg
  gen_cell_args:
    gen_lay: True
    gen_sch: True
    gen_model: True
    run_lvs: True
    gen_lef: True
  data_lv_specs:
    lv_params:
      seg_prst: 2
      rst_b_wire_idx: 3

    fanout_inv: 1.5
    fanout_core: 6.0
    err_targ: 0.12
    k_ratio_core: 2.0
    rst_ratio: 0.5
    w_p_inv: 4
    w_n_inv: 4


  se_en_specs:
    se_to_diff_specs:
      inv_char_params:
        seg: 4
        w_p: 4
        w_n: 4
        r_src_delay: 2800
        c_in: 0.25e-15
        c_load: 5.0e-15
        scale_min: 0.1
        scale_max: 10
        num_samples: 41

      pg_char_params:
        seg: 4
        w_p: 4
        w_n: 4
        r_src_delay: 1400
        c_in: 0.5e-15
        c_load: 5.0e-15
        scale_min: 0.1
        scale_max: 10
        num_samples: 11

      t_rf: 20.0e-12
      t_step_min: 0.1e-12
      fanout_max: 4.0
      area_min_inv1: 4
      area_min_inv2: 20
      area_min_pg: 20
      err_targ_inv2_inv4: 0.04
      err_targ_total: 0.1

    nand_init_params:
      w_p: 3
      w_n: 4
      fanout: 3
      seg_min: 4

    err_targ: 0.071

  ctrl_lv_specs:
    stack_max: 20
    dmax: 200e-12
    trf_in: 20e-12
    k_ratio: 2
    inv_input_cap: 0.6e-15
    inv_input_cap_per_fin: 0.1e-15
    fanout: 6
    vin: 'vdd'
    vout: 'vddio'
    w_p: 4
    w_n: 4
    rst_b_wire_idx: 3

  por_lv_specs:
    fanout_inv: 10.0
    fanout_core: 4.0
    err_targ: 0.12
    k_ratio_core: 2.0
    rst_ratio: 0.5
    w_p_inv: 4
    w_n_inv: 4
    rst_b_wire_idx: 3

  c_load: 4.0e-15
  c_odat_async: 8.0e-15
  c_por_vccl_tx: 18.0e-15
  fanout_odat_async: 4.0
  w_p_inv: 4
  w_n_inv: 4
  yaml_file: 'rx_params.yaml'

  w_min: 2
  w_res: 1
  ridx_n: 0
  ridx_p: -1
  c_unit_p: 1e-16
  c_unit_n: 1e-16
  max_iter: 5
  search_step: 2

  buf_config:
    lch: 36
    w_p: 2
    w_n: 2
    th_p: lvt
    th_n: lvt
    cinv_unit: 3.4e-16
    cin_guess: 3.6e-15
    fanout_in: 4
    fanout_buf: 4
  search_params:
    low: 1.0e-17
    high: !!null
    step: 3.0e-15
    tol: 1.0e-17
    max_err: 1.0e-9
    overhead_factor: 10

  sign_off_envs: [tt_25]

  dig_tran_specs:
    sim_envs: ['tt_25']
    sim_params:
      t_rst: 100.0e-12
      t_rst_rf: 20.0e-12
      t_bit: 1.0e-9
      t_rf: 20.0e-12

    thres_lo: 0.1
    thres_hi: 0.9
    rtol: 1.0e-8
    atol: 1.0e-22
    tran_options:
      maxstep: 1.0e-12
      errpreset: conservative

  sup_values:
    VDDCore: {tt_25: 1.0}
    VDDIO: {tt_25: 0.9}
    VSS: 0.0

  tile_name: logic
  tile_specs:
    arr_info:
      lch: 36
      top_layer: 5
      tr_widths:
        sup: {1: 1, 2: 2}
        sig: {1: 1, 2: 1}
      tr_spaces: {}
    place_info:
      logic:
        row_specs:
          - mos_type: nch
            width: 4
            threshold: lvt
            bot_wires:
              data:
                - wires: ['sup', 'sig<0:3>']
                - wires: ['sig<0>', 'padout']
              shared: [sup]
            top_wires: ['sig<0:3>']
            flip: True
          - mos_type: pch
            width: 4
            threshold: lvt
            top_wires:
              data:
                - wires: ['sig<0:3>', 'sup']
                - wires: ['padout', 'sig<3>']
              shared: [sup]
            bot_wires: ['sig<0:3>']

    abut_list: []
