module random_generator(
    input clk,
    output [15:0] random_number
);
  
    reg [15:0] lfsr;
	 reg flag = 0;

    always @(posedge clk) begin
		if (~flag) begin
            lfsr <= 16'hA019; 
				flag <= 1;
      end
		
		else if (flag) begin
            lfsr <= {lfsr[14:0], lfsr[15] ^ lfsr[13] ^ lfsr[12] ^ lfsr[10]};
      end
   end
	assign random_number = lfsr;
endmodule
