// Seed: 2471298027
module module_0 (
    output wand id_0,
    output wand id_1,
    input tri0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri1 id_7
);
  tri0 id_9 = -1;
  assign module_1.id_0 = 0;
  assign id_9 = -1 && id_9 && -1;
  static logic id_10;
  wire id_11;
endmodule
module module_1 #(
    parameter id_0 = 32'd81
) (
    output wor _id_0,
    output wire id_1,
    output supply1 id_2,
    input wor id_3,
    output tri0 id_4,
    output uwire id_5
);
  logic [7:0] id_7;
  real [-1 : 1] id_8;
  ;
  logic [-1 : -1] id_9;
  wire id_10;
  wire id_11;
  logic [id_0 : 1] id_12;
  ;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_1,
      id_3,
      id_5,
      id_3,
      id_3
  );
  assign id_7[-1] = "";
endmodule
