// Seed: 91380724
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply1 id_5
);
  id_7(
      .id_0(1),
      .id_1(),
      .id_2(1),
      .id_3(!id_4),
      .id_4(1),
      .id_5(id_3),
      .id_6(1 * "" * ""),
      .id_7({1'b0}),
      .id_8(id_2)
  );
endmodule
module module_1 (
    input  tri   id_0,
    input  wor   id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  uwire id_4,
    input  wand  id_5,
    output tri0  id_6
);
  wire id_8;
  logic [7:0] id_9;
  wire id_10;
  assign id_9[1] = 1;
  assign id_6 = 1;
  module_0(
      id_1, id_5, id_4, id_1, id_4, id_5
  );
endmodule
