

================================================================
== Vitis HLS Report for 'compute_row_operations_Pipeline_VITIS_LOOP_37_6'
================================================================
* Date:           Sun Aug 10 20:37:54 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        krnl_row_operations
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.115 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        2|       33|  20.000 ns|  0.330 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_37_6  |        0|       31|        28|          2|          1|  0 ~ 3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 2, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../compute_row_operations.cpp:37]   --->   Operation 31 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%size_checks_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_checks"   --->   Operation 32 'read' 'size_checks_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%syndrome_cache_2_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %syndrome_cache_2_reload"   --->   Operation 33 'read' 'syndrome_cache_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%syndrome_cache_1_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %syndrome_cache_1_reload"   --->   Operation 34 'read' 'syndrome_cache_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%syndrome_cache_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %syndrome_cache_reload"   --->   Operation 35 'read' 'syndrome_cache_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%size_vnode_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_vnode"   --->   Operation 36 'read' 'size_vnode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.01ns)   --->   "%cmp61_9 = icmp_eq  i32 %size_vnode_read, i32 9"   --->   Operation 37 'icmp' 'cmp61_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.01ns)   --->   "%cmp61_8 = icmp_eq  i32 %size_vnode_read, i32 8"   --->   Operation 38 'icmp' 'cmp61_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.01ns)   --->   "%cmp61_7 = icmp_eq  i32 %size_vnode_read, i32 7"   --->   Operation 39 'icmp' 'cmp61_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.01ns)   --->   "%cmp61_6 = icmp_eq  i32 %size_vnode_read, i32 6"   --->   Operation 40 'icmp' 'cmp61_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.01ns)   --->   "%cmp61_5 = icmp_eq  i32 %size_vnode_read, i32 5"   --->   Operation 41 'icmp' 'cmp61_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.01ns)   --->   "%cmp61_4 = icmp_eq  i32 %size_vnode_read, i32 4"   --->   Operation 42 'icmp' 'cmp61_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.01ns)   --->   "%cmp61_3 = icmp_eq  i32 %size_vnode_read, i32 3"   --->   Operation 43 'icmp' 'cmp61_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.01ns)   --->   "%cmp61_2 = icmp_eq  i32 %size_vnode_read, i32 2"   --->   Operation 44 'icmp' 'cmp61_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.01ns)   --->   "%cmp61_1 = icmp_eq  i32 %size_vnode_read, i32 1"   --->   Operation 45 'icmp' 'cmp61_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.01ns)   --->   "%cmp61 = icmp_eq  i32 %size_vnode_read, i32 0"   --->   Operation 46 'icmp' 'cmp61' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln37 = store i2 0, i2 %i" [../compute_row_operations.cpp:37]   --->   Operation 47 'store' 'store_ln37' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body54"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [../compute_row_operations.cpp:37]   --->   Operation 49 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.54ns)   --->   "%icmp_ln37 = icmp_eq  i2 %i_1, i2 3" [../compute_row_operations.cpp:37]   --->   Operation 50 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.54ns)   --->   "%add_ln37 = add i2 %i_1, i2 1" [../compute_row_operations.cpp:37]   --->   Operation 51 'add' 'add_ln37' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.body54.split, void %VITIS_LOOP_87_9.exitStub" [../compute_row_operations.cpp:37]   --->   Operation 52 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i2 %i_1" [../compute_row_operations.cpp:37]   --->   Operation 53 'zext' 'zext_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i2 %i_1" [../compute_row_operations.cpp:37]   --->   Operation 54 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [../compute_row_operations.cpp:37]   --->   Operation 55 'specpipeline' 'specpipeline_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln37 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 1" [../compute_row_operations.cpp:37]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../compute_row_operations.cpp:37]   --->   Operation 57 'specloopname' 'specloopname_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.01ns)   --->   "%icmp_ln38 = icmp_eq  i32 %zext_ln37_1, i32 %size_checks_read" [../compute_row_operations.cpp:38]   --->   Operation 58 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.body60, void %VITIS_LOOP_87_9.exitStub" [../compute_row_operations.cpp:38]   --->   Operation 59 'br' 'br_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%L_cache_addr = getelementptr i32 %L_cache, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:85]   --->   Operation 60 'getelementptr' 'L_cache_addr' <Predicate = (!icmp_ln37 & !icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%br_ln49 = br i1 %cmp61, void %if.end63_ifconv, void %for.inc134" [../compute_row_operations.cpp:49]   --->   Operation 61 'br' 'br_ln49' <Predicate = (!icmp_ln37 & !icmp_ln38)> <Delay = 0.42>
ST_1 : Operation 62 [2/2] (0.67ns)   --->   "%val = load i2 %L_cache_addr" [../compute_row_operations.cpp:51]   --->   Operation 62 'load' 'val' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%non_zero_cache_addr = getelementptr i1 %non_zero_cache, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:54]   --->   Operation 63 'getelementptr' 'non_zero_cache_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.67ns)   --->   "%non_zero_cache_load = load i2 %non_zero_cache_addr" [../compute_row_operations.cpp:54]   --->   Operation 64 'load' 'non_zero_cache_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%L_cache_1_addr = getelementptr i32 %L_cache_1, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:51]   --->   Operation 65 'getelementptr' 'L_cache_1_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (0.67ns)   --->   "%val_1 = load i2 %L_cache_1_addr" [../compute_row_operations.cpp:51]   --->   Operation 66 'load' 'val_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%L_cache_2_addr = getelementptr i32 %L_cache_2, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:51]   --->   Operation 67 'getelementptr' 'L_cache_2_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.67ns)   --->   "%val_2 = load i2 %L_cache_2_addr" [../compute_row_operations.cpp:51]   --->   Operation 68 'load' 'val_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%L_cache_3_addr = getelementptr i32 %L_cache_3, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:51]   --->   Operation 69 'getelementptr' 'L_cache_3_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (0.67ns)   --->   "%val_3 = load i2 %L_cache_3_addr" [../compute_row_operations.cpp:51]   --->   Operation 70 'load' 'val_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%L_cache_4_addr = getelementptr i32 %L_cache_4, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:51]   --->   Operation 71 'getelementptr' 'L_cache_4_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (0.67ns)   --->   "%val_4 = load i2 %L_cache_4_addr" [../compute_row_operations.cpp:51]   --->   Operation 72 'load' 'val_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%L_cache_5_addr = getelementptr i32 %L_cache_5, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:51]   --->   Operation 73 'getelementptr' 'L_cache_5_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (0.67ns)   --->   "%val_5 = load i2 %L_cache_5_addr" [../compute_row_operations.cpp:51]   --->   Operation 74 'load' 'val_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%L_cache_6_addr = getelementptr i32 %L_cache_6, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:51]   --->   Operation 75 'getelementptr' 'L_cache_6_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (0.67ns)   --->   "%val_6 = load i2 %L_cache_6_addr" [../compute_row_operations.cpp:51]   --->   Operation 76 'load' 'val_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%L_cache_7_addr = getelementptr i32 %L_cache_7, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:51]   --->   Operation 77 'getelementptr' 'L_cache_7_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (0.67ns)   --->   "%val_7 = load i2 %L_cache_7_addr" [../compute_row_operations.cpp:51]   --->   Operation 78 'load' 'val_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%L_cache_8_addr = getelementptr i32 %L_cache_8, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:51]   --->   Operation 79 'getelementptr' 'L_cache_8_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (0.67ns)   --->   "%val_8 = load i2 %L_cache_8_addr" [../compute_row_operations.cpp:51]   --->   Operation 80 'load' 'val_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%L_cache_9_addr = getelementptr i32 %L_cache_9, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:51]   --->   Operation 81 'getelementptr' 'L_cache_9_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (0.67ns)   --->   "%val_9 = load i2 %L_cache_9_addr" [../compute_row_operations.cpp:51]   --->   Operation 82 'load' 'val_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln37 = store i2 %add_ln37, i2 %i" [../compute_row_operations.cpp:37]   --->   Operation 83 'store' 'store_ln37' <Predicate = (!icmp_ln37 & !icmp_ln38)> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.body54" [../compute_row_operations.cpp:37]   --->   Operation 84 'br' 'br_ln37' <Predicate = (!icmp_ln37 & !icmp_ln38)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 85 [1/2] ( I:0.67ns O:0.67ns )   --->   "%val = load i2 %L_cache_addr" [../compute_row_operations.cpp:51]   --->   Operation 85 'load' 'val' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%data = bitcast i32 %val" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 86 'bitcast' 'data' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%t = trunc i32 %data" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 87 'trunc' 't' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln313 = zext i31 %t" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 88 'zext' 'zext_ln313' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%abs_val = bitcast i32 %zext_ln313" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 89 'bitcast' 'abs_val' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_2 : Operation 90 [1/2] ( I:0.67ns O:0.67ns )   --->   "%non_zero_cache_load = load i2 %non_zero_cache_addr" [../compute_row_operations.cpp:54]   --->   Operation 90 'load' 'non_zero_cache_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 91 'partselect' 'tmp_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %data" [../compute_row_operations.cpp:55]   --->   Operation 92 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.76ns)   --->   "%icmp_ln55 = icmp_ne  i8 %tmp_8, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 93 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.92ns)   --->   "%icmp_ln55_1 = icmp_eq  i23 %trunc_ln55, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 94 'icmp' 'icmp_ln55_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [2/2] (2.78ns)   --->   "%tmp_12 = fcmp_olt  i32 %abs_val, i32 3.40282e+38" [../compute_row_operations.cpp:55]   --->   Operation 95 'fcmp' 'tmp_12' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [2/2] (2.30ns)   --->   "%conv_i1 = fpext i32 %val" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:65]   --->   Operation 96 'fpext' 'conv_i1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 97 [1/2] ( I:0.67ns O:0.67ns )   --->   "%val_1 = load i2 %L_cache_1_addr" [../compute_row_operations.cpp:51]   --->   Operation 97 'load' 'val_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%data_1 = bitcast i32 %val_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 98 'bitcast' 'data_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%t_1 = trunc i32 %data_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 99 'trunc' 't_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln313_1 = zext i31 %t_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 100 'zext' 'zext_ln313_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%abs_val_10 = bitcast i32 %zext_ln313_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 101 'bitcast' 'abs_val_10' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_1, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 102 'partselect' 'tmp_13' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i32 %data_1" [../compute_row_operations.cpp:55]   --->   Operation 103 'trunc' 'trunc_ln55_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.76ns)   --->   "%icmp_ln55_2 = icmp_ne  i8 %tmp_13, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 104 'icmp' 'icmp_ln55_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.92ns)   --->   "%icmp_ln55_3 = icmp_eq  i23 %trunc_ln55_1, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 105 'icmp' 'icmp_ln55_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.28ns)   --->   "%or_ln55_1 = or i1 %icmp_ln55_3, i1 %icmp_ln55_2" [../compute_row_operations.cpp:55]   --->   Operation 106 'or' 'or_ln55_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [2/2] (2.30ns)   --->   "%conv_i52_1 = fpext i32 %val_1" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 107 'fpext' 'conv_i52_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 108 [2/2] (2.78ns)   --->   "%tmp_16 = fcmp_olt  i32 %abs_val_10, i32 3.40282e+38" [../compute_row_operations.cpp:60]   --->   Operation 108 'fcmp' 'tmp_16' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/2] ( I:0.67ns O:0.67ns )   --->   "%val_2 = load i2 %L_cache_2_addr" [../compute_row_operations.cpp:51]   --->   Operation 109 'load' 'val_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 110 [2/2] (2.30ns)   --->   "%conv_i52_2 = fpext i32 %val_2" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 110 'fpext' 'conv_i52_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 111 [1/2] ( I:0.67ns O:0.67ns )   --->   "%val_3 = load i2 %L_cache_3_addr" [../compute_row_operations.cpp:51]   --->   Operation 111 'load' 'val_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 112 [2/2] (2.30ns)   --->   "%conv_i52_3 = fpext i32 %val_3" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 112 'fpext' 'conv_i52_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 113 [1/2] ( I:0.67ns O:0.67ns )   --->   "%val_4 = load i2 %L_cache_4_addr" [../compute_row_operations.cpp:51]   --->   Operation 113 'load' 'val_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 114 [2/2] (2.30ns)   --->   "%conv_i52_4 = fpext i32 %val_4" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 114 'fpext' 'conv_i52_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 115 [1/2] ( I:0.67ns O:0.67ns )   --->   "%val_5 = load i2 %L_cache_5_addr" [../compute_row_operations.cpp:51]   --->   Operation 115 'load' 'val_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 116 [1/2] ( I:0.67ns O:0.67ns )   --->   "%val_6 = load i2 %L_cache_6_addr" [../compute_row_operations.cpp:51]   --->   Operation 116 'load' 'val_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 117 [1/2] ( I:0.67ns O:0.67ns )   --->   "%val_7 = load i2 %L_cache_7_addr" [../compute_row_operations.cpp:51]   --->   Operation 117 'load' 'val_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 118 [1/2] ( I:0.67ns O:0.67ns )   --->   "%val_8 = load i2 %L_cache_8_addr" [../compute_row_operations.cpp:51]   --->   Operation 118 'load' 'val_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 119 [1/2] ( I:0.67ns O:0.67ns )   --->   "%val_9 = load i2 %L_cache_9_addr" [../compute_row_operations.cpp:51]   --->   Operation 119 'load' 'val_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %non_zero_cache_load, void %for.inc118, void %if.then106" [../compute_row_operations.cpp:74]   --->   Operation 120 'br' 'br_ln74' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.30>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln54)   --->   "%or_ln55 = or i1 %icmp_ln55_1, i1 %icmp_ln55" [../compute_row_operations.cpp:55]   --->   Operation 121 'or' 'or_ln55' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/2] (2.78ns)   --->   "%tmp_12 = fcmp_olt  i32 %abs_val, i32 3.40282e+38" [../compute_row_operations.cpp:55]   --->   Operation 122 'fcmp' 'tmp_12' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln54)   --->   "%and_ln55 = and i1 %or_ln55, i1 %non_zero_cache_load" [../compute_row_operations.cpp:55]   --->   Operation 123 'and' 'and_ln55' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln54 = and i1 %and_ln55, i1 %tmp_12" [../compute_row_operations.cpp:54]   --->   Operation 124 'and' 'and_ln54' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/2] (2.30ns)   --->   "%conv_i1 = fpext i32 %val" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:65]   --->   Operation 125 'fpext' 'conv_i1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln662 = bitcast i64 %conv_i1" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:65]   --->   Operation 126 'bitcast' 'bitcast_ln662' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%row_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln662, i32 63" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:65]   --->   Operation 127 'bitselect' 'row_sign' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.44ns)   --->   "%min1_20 = select i1 %and_ln54, i32 %abs_val, i32 3.40282e+38" [../compute_row_operations.cpp:54]   --->   Operation 128 'select' 'min1_20' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%non_zero_cache_1_addr = getelementptr i1 %non_zero_cache_1, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:54]   --->   Operation 129 'getelementptr' 'non_zero_cache_1_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_3 : Operation 130 [2/2] (0.67ns)   --->   "%non_zero_cache_1_load = load i2 %non_zero_cache_1_addr" [../compute_row_operations.cpp:54]   --->   Operation 130 'load' 'non_zero_cache_1_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_3 : Operation 131 [2/2] (2.78ns)   --->   "%tmp_15 = fcmp_olt  i32 %abs_val_10, i32 %min1_20" [../compute_row_operations.cpp:55]   --->   Operation 131 'fcmp' 'tmp_15' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/2] (2.30ns)   --->   "%conv_i52_1 = fpext i32 %val_1" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 132 'fpext' 'conv_i52_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln662_1 = bitcast i64 %conv_i52_1" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 133 'bitcast' 'bitcast_ln662_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%sign_minpos_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln662_1, i32 63" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 134 'bitselect' 'sign_minpos_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_3 : Operation 135 [1/2] (2.78ns)   --->   "%tmp_16 = fcmp_olt  i32 %abs_val_10, i32 3.40282e+38" [../compute_row_operations.cpp:60]   --->   Operation 135 'fcmp' 'tmp_16' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%non_zero_cache_2_addr = getelementptr i1 %non_zero_cache_2, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:54]   --->   Operation 136 'getelementptr' 'non_zero_cache_2_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_3 : Operation 137 [2/2] (0.67ns)   --->   "%non_zero_cache_2_load = load i2 %non_zero_cache_2_addr" [../compute_row_operations.cpp:54]   --->   Operation 137 'load' 'non_zero_cache_2_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_3 : Operation 138 [1/2] (2.30ns)   --->   "%conv_i52_2 = fpext i32 %val_2" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 138 'fpext' 'conv_i52_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln662_2 = bitcast i64 %conv_i52_2" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 139 'bitcast' 'bitcast_ln662_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sign_minpos_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln662_2, i32 63" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 140 'bitselect' 'sign_minpos_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%non_zero_cache_3_addr = getelementptr i1 %non_zero_cache_3, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:54]   --->   Operation 141 'getelementptr' 'non_zero_cache_3_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_3 : Operation 142 [2/2] (0.67ns)   --->   "%non_zero_cache_3_load = load i2 %non_zero_cache_3_addr" [../compute_row_operations.cpp:54]   --->   Operation 142 'load' 'non_zero_cache_3_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_3 : Operation 143 [1/2] (2.30ns)   --->   "%conv_i52_3 = fpext i32 %val_3" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 143 'fpext' 'conv_i52_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln662_3 = bitcast i64 %conv_i52_3" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 144 'bitcast' 'bitcast_ln662_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%sign_minpos_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln662_3, i32 63" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 145 'bitselect' 'sign_minpos_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%non_zero_cache_4_addr = getelementptr i1 %non_zero_cache_4, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:54]   --->   Operation 146 'getelementptr' 'non_zero_cache_4_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_3 : Operation 147 [2/2] (0.67ns)   --->   "%non_zero_cache_4_load = load i2 %non_zero_cache_4_addr" [../compute_row_operations.cpp:54]   --->   Operation 147 'load' 'non_zero_cache_4_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_3 : Operation 148 [1/2] (2.30ns)   --->   "%conv_i52_4 = fpext i32 %val_4" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 148 'fpext' 'conv_i52_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln662_4 = bitcast i64 %conv_i52_4" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 149 'bitcast' 'bitcast_ln662_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%sign_minpos_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln662_4, i32 63" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 150 'bitselect' 'sign_minpos_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%non_zero_cache_5_addr = getelementptr i1 %non_zero_cache_5, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:54]   --->   Operation 151 'getelementptr' 'non_zero_cache_5_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_3 : Operation 152 [2/2] (0.67ns)   --->   "%non_zero_cache_5_load = load i2 %non_zero_cache_5_addr" [../compute_row_operations.cpp:54]   --->   Operation 152 'load' 'non_zero_cache_5_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_3 : Operation 153 [2/2] (2.30ns)   --->   "%conv_i52_5 = fpext i32 %val_5" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 153 'fpext' 'conv_i52_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 154 [2/2] (2.30ns)   --->   "%conv_i52_6 = fpext i32 %val_6" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 154 'fpext' 'conv_i52_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 155 [2/2] (2.30ns)   --->   "%conv_i52_7 = fpext i32 %val_7" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 155 'fpext' 'conv_i52_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 156 [2/2] (2.30ns)   --->   "%conv_i52_8 = fpext i32 %val_8" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 156 'fpext' 'conv_i52_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 157 [2/2] (2.30ns)   --->   "%conv_i52_9 = fpext i32 %val_9" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 157 'fpext' 'conv_i52_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.30>
ST_4 : Operation 158 [1/2] ( I:0.67ns O:0.67ns )   --->   "%non_zero_cache_1_load = load i2 %non_zero_cache_1_addr" [../compute_row_operations.cpp:54]   --->   Operation 158 'load' 'non_zero_cache_1_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %min1_20" [../compute_row_operations.cpp:55]   --->   Operation 159 'bitcast' 'bitcast_ln55' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln55, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 160 'partselect' 'tmp_14' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = trunc i32 %bitcast_ln55" [../compute_row_operations.cpp:55]   --->   Operation 161 'trunc' 'trunc_ln55_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.76ns)   --->   "%icmp_ln55_4 = icmp_ne  i8 %tmp_14, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 162 'icmp' 'icmp_ln55_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.92ns)   --->   "%icmp_ln55_5 = icmp_eq  i23 %trunc_ln55_2, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 163 'icmp' 'icmp_ln55_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_3)   --->   "%or_ln55_2 = or i1 %icmp_ln55_5, i1 %icmp_ln55_4" [../compute_row_operations.cpp:55]   --->   Operation 164 'or' 'or_ln55_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/2] (2.78ns)   --->   "%tmp_15 = fcmp_olt  i32 %abs_val_10, i32 %min1_20" [../compute_row_operations.cpp:55]   --->   Operation 165 'fcmp' 'tmp_15' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_3)   --->   "%and_ln55_1 = and i1 %or_ln55_2, i1 %or_ln55_1" [../compute_row_operations.cpp:55]   --->   Operation 166 'and' 'and_ln55_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node min2_3)   --->   "%and_ln60 = and i1 %or_ln55_1, i1 %tmp_16" [../compute_row_operations.cpp:60]   --->   Operation 167 'and' 'and_ln60' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node min2_3)   --->   "%min2_2 = select i1 %and_ln60, i32 %abs_val_10, i32 3.40282e+38" [../compute_row_operations.cpp:60]   --->   Operation 168 'select' 'min2_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_3)   --->   "%and_ln55_2 = and i1 %tmp_15, i1 %non_zero_cache_1_load" [../compute_row_operations.cpp:55]   --->   Operation 169 'and' 'and_ln55_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln55_3 = and i1 %and_ln55_2, i1 %and_ln55_1" [../compute_row_operations.cpp:55]   --->   Operation 170 'and' 'and_ln55_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node min2_3)   --->   "%xor_ln54 = xor i1 %non_zero_cache_1_load, i1 1" [../compute_row_operations.cpp:54]   --->   Operation 171 'xor' 'xor_ln54' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node min2_3)   --->   "%sel_tmp4 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln55_3, i1 %xor_ln54" [../compute_row_operations.cpp:55]   --->   Operation 172 'bitconcatenate' 'sel_tmp4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.44ns) (out node of the LUT)   --->   "%min2_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 2, i32 %min1_20, i2 1, i32 3.40282e+38, i2 0, i32 %min2_2, i32 <undef>, i2 %sel_tmp4" [../compute_row_operations.cpp:54]   --->   Operation 173 'sparsemux' 'min2_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.44> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.44ns)   --->   "%min2 = select i1 %and_ln55_3, i32 %abs_val_10, i32 %min1_20" [../compute_row_operations.cpp:55]   --->   Operation 174 'select' 'min2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.28ns)   --->   "%row_sign_1 = xor i1 %row_sign, i1 %sign_minpos_1" [../compute_row_operations.cpp:65]   --->   Operation 175 'xor' 'row_sign_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%data_2 = bitcast i32 %val_2" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 176 'bitcast' 'data_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%t_2 = trunc i32 %data_2" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 177 'trunc' 't_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln313_2 = zext i31 %t_2" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 178 'zext' 'zext_ln313_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%abs_val_11 = bitcast i32 %zext_ln313_2" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 179 'bitcast' 'abs_val_11' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 180 [1/2] ( I:0.67ns O:0.67ns )   --->   "%non_zero_cache_2_load = load i2 %non_zero_cache_2_addr" [../compute_row_operations.cpp:54]   --->   Operation 180 'load' 'non_zero_cache_2_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_2, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 181 'partselect' 'tmp_17' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln55_3 = trunc i32 %data_2" [../compute_row_operations.cpp:55]   --->   Operation 182 'trunc' 'trunc_ln55_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.76ns)   --->   "%icmp_ln55_6 = icmp_ne  i8 %tmp_17, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 183 'icmp' 'icmp_ln55_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.92ns)   --->   "%icmp_ln55_7 = icmp_eq  i23 %trunc_ln55_3, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 184 'icmp' 'icmp_ln55_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.28ns)   --->   "%or_ln55_3 = or i1 %icmp_ln55_7, i1 %icmp_ln55_6" [../compute_row_operations.cpp:55]   --->   Operation 185 'or' 'or_ln55_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [2/2] (2.78ns)   --->   "%tmp_19 = fcmp_olt  i32 %abs_val_11, i32 %min2" [../compute_row_operations.cpp:55]   --->   Operation 186 'fcmp' 'tmp_19' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [2/2] (2.78ns)   --->   "%tmp_21 = fcmp_olt  i32 %abs_val_11, i32 %min2_3" [../compute_row_operations.cpp:60]   --->   Operation 187 'fcmp' 'tmp_21' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.28ns)   --->   "%row_sign_2 = xor i1 %row_sign_1, i1 %sign_minpos_3" [../compute_row_operations.cpp:65]   --->   Operation 188 'xor' 'row_sign_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/2] ( I:0.67ns O:0.67ns )   --->   "%non_zero_cache_3_load = load i2 %non_zero_cache_3_addr" [../compute_row_operations.cpp:54]   --->   Operation 189 'load' 'non_zero_cache_3_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_4 : Operation 190 [1/1] (0.28ns)   --->   "%row_sign_3 = xor i1 %row_sign_2, i1 %sign_minpos_5" [../compute_row_operations.cpp:65]   --->   Operation 190 'xor' 'row_sign_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/2] ( I:0.67ns O:0.67ns )   --->   "%non_zero_cache_4_load = load i2 %non_zero_cache_4_addr" [../compute_row_operations.cpp:54]   --->   Operation 191 'load' 'non_zero_cache_4_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_4 : Operation 192 [1/1] (0.28ns)   --->   "%row_sign_4 = xor i1 %row_sign_3, i1 %sign_minpos_7" [../compute_row_operations.cpp:65]   --->   Operation 192 'xor' 'row_sign_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/2] ( I:0.67ns O:0.67ns )   --->   "%non_zero_cache_5_load = load i2 %non_zero_cache_5_addr" [../compute_row_operations.cpp:54]   --->   Operation 193 'load' 'non_zero_cache_5_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_4 : Operation 194 [1/2] (2.30ns)   --->   "%conv_i52_5 = fpext i32 %val_5" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 194 'fpext' 'conv_i52_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln662_5 = bitcast i64 %conv_i52_5" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 195 'bitcast' 'bitcast_ln662_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%sign_minpos_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln662_5, i32 63" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 196 'bitselect' 'sign_minpos_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.28ns)   --->   "%row_sign_5 = xor i1 %row_sign_4, i1 %sign_minpos_9" [../compute_row_operations.cpp:65]   --->   Operation 197 'xor' 'row_sign_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/2] (2.30ns)   --->   "%conv_i52_6 = fpext i32 %val_6" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 198 'fpext' 'conv_i52_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln662_6 = bitcast i64 %conv_i52_6" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 199 'bitcast' 'bitcast_ln662_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%sign_minpos_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln662_6, i32 63" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 200 'bitselect' 'sign_minpos_11' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.28ns)   --->   "%row_sign_6 = xor i1 %row_sign_5, i1 %sign_minpos_11" [../compute_row_operations.cpp:65]   --->   Operation 201 'xor' 'row_sign_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/2] (2.30ns)   --->   "%conv_i52_7 = fpext i32 %val_7" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 202 'fpext' 'conv_i52_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln662_7 = bitcast i64 %conv_i52_7" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 203 'bitcast' 'bitcast_ln662_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%sign_minpos_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln662_7, i32 63" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 204 'bitselect' 'sign_minpos_13' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 205 [1/2] (2.30ns)   --->   "%conv_i52_8 = fpext i32 %val_8" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 205 'fpext' 'conv_i52_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln662_8 = bitcast i64 %conv_i52_8" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 206 'bitcast' 'bitcast_ln662_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%sign_minpos_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln662_8, i32 63" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 207 'bitselect' 'sign_minpos_15' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 208 [1/2] (2.30ns)   --->   "%conv_i52_9 = fpext i32 %val_9" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 208 'fpext' 'conv_i52_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln662_9 = bitcast i64 %conv_i52_9" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 209 'bitcast' 'bitcast_ln662_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%sign_minpos_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln662_9, i32 63" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:59]   --->   Operation 210 'bitselect' 'sign_minpos_17' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.28ns)   --->   "%sel_tmp94_demorgan = or i1 %cmp61_1, i1 %cmp61_2"   --->   Operation 211 'or' 'sel_tmp94_demorgan' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.28ns)   --->   "%sel_tmp100_demorgan = or i1 %sel_tmp94_demorgan, i1 %cmp61_3"   --->   Operation 212 'or' 'sel_tmp100_demorgan' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.28ns)   --->   "%sel_tmp108_demorgan = or i1 %sel_tmp100_demorgan, i1 %cmp61_4"   --->   Operation 213 'or' 'sel_tmp108_demorgan' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.28ns)   --->   "%sel_tmp118_demorgan = or i1 %sel_tmp108_demorgan, i1 %cmp61_5"   --->   Operation 214 'or' 'sel_tmp118_demorgan' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %non_zero_cache_1_load, void %for.inc118.1, void %if.then106.1" [../compute_row_operations.cpp:74]   --->   Operation 215 'br' 'br_ln74' <Predicate = (!cmp61 & !cmp61_1)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %non_zero_cache_2_load, void %for.inc118.2, void %if.then106.2" [../compute_row_operations.cpp:74]   --->   Operation 216 'br' 'br_ln74' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %non_zero_cache_3_load, void %for.inc118.3, void %if.then106.3" [../compute_row_operations.cpp:74]   --->   Operation 217 'br' 'br_ln74' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %non_zero_cache_4_load, void %for.inc118.4, void %if.then106.4" [../compute_row_operations.cpp:74]   --->   Operation 218 'br' 'br_ln74' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %non_zero_cache_5_load, void %for.inc118.5, void %if.then106.5" [../compute_row_operations.cpp:74]   --->   Operation 219 'br' 'br_ln74' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.11>
ST_5 : Operation 220 [1/1] (0.28ns)   --->   "%sign_minpos = and i1 %and_ln54, i1 %row_sign" [../compute_row_operations.cpp:54]   --->   Operation 220 'and' 'sign_minpos' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln55_1 = bitcast i32 %min2" [../compute_row_operations.cpp:55]   --->   Operation 221 'bitcast' 'bitcast_ln55_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln55_1, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 222 'partselect' 'tmp_18' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln55_4 = trunc i32 %bitcast_ln55_1" [../compute_row_operations.cpp:55]   --->   Operation 223 'trunc' 'trunc_ln55_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.76ns)   --->   "%icmp_ln55_8 = icmp_ne  i8 %tmp_18, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 224 'icmp' 'icmp_ln55_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.92ns)   --->   "%icmp_ln55_9 = icmp_eq  i23 %trunc_ln55_4, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 225 'icmp' 'icmp_ln55_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_6)   --->   "%or_ln55_4 = or i1 %icmp_ln55_9, i1 %icmp_ln55_8" [../compute_row_operations.cpp:55]   --->   Operation 226 'or' 'or_ln55_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/2] (2.78ns)   --->   "%tmp_19 = fcmp_olt  i32 %abs_val_11, i32 %min2" [../compute_row_operations.cpp:55]   --->   Operation 227 'fcmp' 'tmp_19' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %min2_3" [../compute_row_operations.cpp:60]   --->   Operation 228 'bitcast' 'bitcast_ln60' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln60, i32 23, i32 30" [../compute_row_operations.cpp:60]   --->   Operation 229 'partselect' 'tmp_20' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i32 %bitcast_ln60" [../compute_row_operations.cpp:60]   --->   Operation 230 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.76ns)   --->   "%icmp_ln60 = icmp_ne  i8 %tmp_20, i8 255" [../compute_row_operations.cpp:60]   --->   Operation 231 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.92ns)   --->   "%icmp_ln60_1 = icmp_eq  i23 %trunc_ln60, i23 0" [../compute_row_operations.cpp:60]   --->   Operation 232 'icmp' 'icmp_ln60_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node min2_6)   --->   "%or_ln60 = or i1 %icmp_ln60_1, i1 %icmp_ln60" [../compute_row_operations.cpp:60]   --->   Operation 233 'or' 'or_ln60' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node min2_6)   --->   "%and_ln60_1 = and i1 %or_ln55_3, i1 %or_ln60" [../compute_row_operations.cpp:60]   --->   Operation 234 'and' 'and_ln60_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/2] (2.78ns)   --->   "%tmp_21 = fcmp_olt  i32 %abs_val_11, i32 %min2_3" [../compute_row_operations.cpp:60]   --->   Operation 235 'fcmp' 'tmp_21' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node min2_6)   --->   "%and_ln60_2 = and i1 %and_ln60_1, i1 %tmp_21" [../compute_row_operations.cpp:60]   --->   Operation 236 'and' 'and_ln60_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.44ns) (out node of the LUT)   --->   "%min2_6 = select i1 %and_ln60_2, i32 %abs_val_11, i32 %min2_3" [../compute_row_operations.cpp:60]   --->   Operation 237 'select' 'min2_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_6)   --->   "%and_ln55_5 = and i1 %non_zero_cache_2_load, i1 %tmp_19" [../compute_row_operations.cpp:55]   --->   Operation 238 'and' 'and_ln55_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_6)   --->   "%and_ln55_4 = and i1 %or_ln55_4, i1 %or_ln55_3" [../compute_row_operations.cpp:55]   --->   Operation 239 'and' 'and_ln55_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln55_6 = and i1 %and_ln55_4, i1 %and_ln55_5" [../compute_row_operations.cpp:55]   --->   Operation 240 'and' 'and_ln55_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.28ns)   --->   "%xor_ln54_1 = xor i1 %non_zero_cache_2_load, i1 1" [../compute_row_operations.cpp:54]   --->   Operation 241 'xor' 'xor_ln54_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln55_6, i1 %xor_ln54_1" [../compute_row_operations.cpp:55]   --->   Operation 242 'bitconcatenate' 'sel_tmp' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.42ns)   --->   "%min2_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 2, i32 %min2, i2 1, i32 %min2_3, i2 0, i32 %min2_6, i32 <undef>, i2 %sel_tmp" [../compute_row_operations.cpp:55]   --->   Operation 243 'sparsemux' 'min2_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.44ns)   --->   "%min1_21 = select i1 %and_ln55_6, i32 %abs_val_11, i32 %min2" [../compute_row_operations.cpp:55]   --->   Operation 244 'select' 'min1_21' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%data_3 = bitcast i32 %val_3" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 245 'bitcast' 'data_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%t_3 = trunc i32 %data_3" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 246 'trunc' 't_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln313_3 = zext i31 %t_3" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 247 'zext' 'zext_ln313_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%abs_val_12 = bitcast i32 %zext_ln313_3" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 248 'bitcast' 'abs_val_12' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_3, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 249 'partselect' 'tmp_22' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln55_5 = trunc i32 %data_3" [../compute_row_operations.cpp:55]   --->   Operation 250 'trunc' 'trunc_ln55_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.76ns)   --->   "%icmp_ln55_10 = icmp_ne  i8 %tmp_22, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 251 'icmp' 'icmp_ln55_10' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.92ns)   --->   "%icmp_ln55_11 = icmp_eq  i23 %trunc_ln55_5, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 252 'icmp' 'icmp_ln55_11' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.28ns)   --->   "%or_ln55_5 = or i1 %icmp_ln55_11, i1 %icmp_ln55_10" [../compute_row_operations.cpp:55]   --->   Operation 253 'or' 'or_ln55_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [2/2] (2.78ns)   --->   "%tmp_24 = fcmp_olt  i32 %abs_val_12, i32 %min1_21" [../compute_row_operations.cpp:55]   --->   Operation 254 'fcmp' 'tmp_24' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [2/2] (2.78ns)   --->   "%tmp_26 = fcmp_olt  i32 %abs_val_12, i32 %min2_7" [../compute_row_operations.cpp:60]   --->   Operation 255 'fcmp' 'tmp_26' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%non_zero_cache_6_addr = getelementptr i1 %non_zero_cache_6, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:54]   --->   Operation 256 'getelementptr' 'non_zero_cache_6_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 257 [2/2] (0.67ns)   --->   "%non_zero_cache_6_load = load i2 %non_zero_cache_6_addr" [../compute_row_operations.cpp:54]   --->   Operation 257 'load' 'non_zero_cache_6_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%non_zero_cache_7_addr = getelementptr i1 %non_zero_cache_7, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:54]   --->   Operation 258 'getelementptr' 'non_zero_cache_7_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 259 [2/2] (0.67ns)   --->   "%non_zero_cache_7_load = load i2 %non_zero_cache_7_addr" [../compute_row_operations.cpp:54]   --->   Operation 259 'load' 'non_zero_cache_7_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_5 : Operation 260 [1/1] (0.28ns)   --->   "%row_sign_7 = xor i1 %row_sign_6, i1 %sign_minpos_13" [../compute_row_operations.cpp:65]   --->   Operation 260 'xor' 'row_sign_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%non_zero_cache_8_addr = getelementptr i1 %non_zero_cache_8, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:54]   --->   Operation 261 'getelementptr' 'non_zero_cache_8_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 262 [2/2] (0.67ns)   --->   "%non_zero_cache_8_load = load i2 %non_zero_cache_8_addr" [../compute_row_operations.cpp:54]   --->   Operation 262 'load' 'non_zero_cache_8_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_5 : Operation 263 [1/1] (0.28ns)   --->   "%row_sign_8 = xor i1 %row_sign_7, i1 %sign_minpos_15" [../compute_row_operations.cpp:65]   --->   Operation 263 'xor' 'row_sign_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%non_zero_cache_9_addr = getelementptr i1 %non_zero_cache_9, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:54]   --->   Operation 264 'getelementptr' 'non_zero_cache_9_addr' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 265 [2/2] (0.67ns)   --->   "%non_zero_cache_9_load = load i2 %non_zero_cache_9_addr" [../compute_row_operations.cpp:54]   --->   Operation 265 'load' 'non_zero_cache_9_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_5 : Operation 266 [1/1] (0.28ns)   --->   "%row_sign_9 = xor i1 %row_sign_8, i1 %sign_minpos_17" [../compute_row_operations.cpp:65]   --->   Operation 266 'xor' 'row_sign_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp91)   --->   "%sel_tmp90 = xor i1 %cmp61_1, i1 1"   --->   Operation 267 'xor' 'sel_tmp90' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.28ns) (out node of the LUT)   --->   "%sel_tmp91 = and i1 %cmp61_2, i1 %sel_tmp90"   --->   Operation 268 'and' 'sel_tmp91' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp95)   --->   "%sel_tmp94 = xor i1 %sel_tmp94_demorgan, i1 1"   --->   Operation 269 'xor' 'sel_tmp94' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 270 [1/1] (0.28ns) (out node of the LUT)   --->   "%sel_tmp95 = and i1 %cmp61_3, i1 %sel_tmp94"   --->   Operation 270 'and' 'sel_tmp95' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp101)   --->   "%sel_tmp100 = xor i1 %sel_tmp100_demorgan, i1 1"   --->   Operation 271 'xor' 'sel_tmp100' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (0.28ns) (out node of the LUT)   --->   "%sel_tmp101 = and i1 %cmp61_4, i1 %sel_tmp100"   --->   Operation 272 'and' 'sel_tmp101' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp109)   --->   "%sel_tmp108 = xor i1 %sel_tmp108_demorgan, i1 1"   --->   Operation 273 'xor' 'sel_tmp108' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (0.28ns) (out node of the LUT)   --->   "%sel_tmp109 = and i1 %cmp61_5, i1 %sel_tmp108"   --->   Operation 274 'and' 'sel_tmp109' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp119)   --->   "%sel_tmp118 = xor i1 %sel_tmp118_demorgan, i1 1"   --->   Operation 275 'xor' 'sel_tmp118' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 276 [1/1] (0.28ns) (out node of the LUT)   --->   "%sel_tmp119 = and i1 %cmp61_6, i1 %sel_tmp118"   --->   Operation 276 'and' 'sel_tmp119' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [1/1] (0.28ns)   --->   "%sel_tmp130_demorgan = or i1 %sel_tmp118_demorgan, i1 %cmp61_6"   --->   Operation 277 'or' 'sel_tmp130_demorgan' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp131)   --->   "%sel_tmp130 = xor i1 %sel_tmp130_demorgan, i1 1"   --->   Operation 278 'xor' 'sel_tmp130' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (0.28ns) (out node of the LUT)   --->   "%sel_tmp131 = and i1 %cmp61_7, i1 %sel_tmp130"   --->   Operation 279 'and' 'sel_tmp131' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.28ns)   --->   "%sel_tmp144_demorgan = or i1 %sel_tmp130_demorgan, i1 %cmp61_7"   --->   Operation 280 'or' 'sel_tmp144_demorgan' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp145)   --->   "%sel_tmp144 = xor i1 %sel_tmp144_demorgan, i1 1"   --->   Operation 281 'xor' 'sel_tmp144' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.28ns) (out node of the LUT)   --->   "%sel_tmp145 = and i1 %cmp61_8, i1 %sel_tmp144"   --->   Operation 282 'and' 'sel_tmp145' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp161)   --->   "%sel_tmp160_demorgan = or i1 %sel_tmp144_demorgan, i1 %cmp61_8"   --->   Operation 283 'or' 'sel_tmp160_demorgan' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp161)   --->   "%sel_tmp160 = xor i1 %sel_tmp160_demorgan, i1 1"   --->   Operation 284 'xor' 'sel_tmp160' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.28ns) (out node of the LUT)   --->   "%sel_tmp161 = and i1 %cmp61_9, i1 %sel_tmp160"   --->   Operation 285 'and' 'sel_tmp161' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%sel_tmp9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %cmp61_1, i1 %sel_tmp91, i1 %sel_tmp95, i1 %sel_tmp101, i1 %sel_tmp109, i1 %sel_tmp119, i1 %sel_tmp131, i1 %sel_tmp145, i1 %sel_tmp161"   --->   Operation 286 'bitconcatenate' 'sel_tmp9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.77ns)   --->   "%row_sign_10 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.10i1.i1.i9, i9 256, i1 %row_sign, i9 128, i1 %row_sign_1, i9 64, i1 %row_sign_2, i9 32, i1 %row_sign_3, i9 16, i1 %row_sign_4, i9 8, i1 %row_sign_5, i9 4, i1 %row_sign_6, i9 2, i1 %row_sign_7, i9 1, i1 %row_sign_8, i9 0, i1 %row_sign_9, i1 0, i9 %sel_tmp9" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:65]   --->   Operation 287 'sparsemux' 'row_sign_10' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.77> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.42ns)   --->   "%tmp_s = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 0, i1 %syndrome_cache_reload_read, i2 1, i1 %syndrome_cache_1_reload_read, i2 2, i1 %syndrome_cache_2_reload_read, i1 0, i2 %i_1" [../compute_row_operations.cpp:77]   --->   Operation 288 'sparsemux' 'tmp_s' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%xor_ln77 = xor i1 %row_sign, i1 %tmp_s" [../compute_row_operations.cpp:77]   --->   Operation 289 'xor' 'xor_ln77' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln77_1 = xor i1 %xor_ln77, i1 %row_sign_10" [../compute_row_operations.cpp:77]   --->   Operation 290 'xor' 'xor_ln77_1' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i1 %xor_ln77_1" [../compute_row_operations.cpp:77]   --->   Operation 291 'zext' 'zext_ln77' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 0.00>
ST_5 : Operation 292 [4/4] (5.19ns)   --->   "%conv_i2 = uitofp i32 %zext_ln77" [../compute_row_operations.cpp:77]   --->   Operation 292 'uitofp' 'conv_i2' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.42ns)   --->   "%tmp_1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 0, i1 %syndrome_cache_reload_read, i2 1, i1 %syndrome_cache_1_reload_read, i2 2, i1 %syndrome_cache_2_reload_read, i1 0, i2 %i_1" [../compute_row_operations.cpp:77]   --->   Operation 293 'sparsemux' 'tmp_1' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_3)   --->   "%xor_ln77_2 = xor i1 %sign_minpos_1, i1 %tmp_1" [../compute_row_operations.cpp:77]   --->   Operation 294 'xor' 'xor_ln77_2' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln77_3 = xor i1 %xor_ln77_2, i1 %row_sign_10" [../compute_row_operations.cpp:77]   --->   Operation 295 'xor' 'xor_ln77_3' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i1 %xor_ln77_3" [../compute_row_operations.cpp:77]   --->   Operation 296 'zext' 'zext_ln77_1' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 0.00>
ST_5 : Operation 297 [4/4] (5.19ns)   --->   "%conv_i25_1 = uitofp i32 %zext_ln77_1" [../compute_row_operations.cpp:77]   --->   Operation 297 'uitofp' 'conv_i25_1' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.42ns)   --->   "%tmp_2 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 0, i1 %syndrome_cache_reload_read, i2 1, i1 %syndrome_cache_1_reload_read, i2 2, i1 %syndrome_cache_2_reload_read, i1 0, i2 %i_1" [../compute_row_operations.cpp:77]   --->   Operation 298 'sparsemux' 'tmp_2' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_5)   --->   "%xor_ln77_4 = xor i1 %sign_minpos_3, i1 %tmp_2" [../compute_row_operations.cpp:77]   --->   Operation 299 'xor' 'xor_ln77_4' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln77_5 = xor i1 %xor_ln77_4, i1 %row_sign_10" [../compute_row_operations.cpp:77]   --->   Operation 300 'xor' 'xor_ln77_5' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i1 %xor_ln77_5" [../compute_row_operations.cpp:77]   --->   Operation 301 'zext' 'zext_ln77_2' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 0.00>
ST_5 : Operation 302 [4/4] (5.19ns)   --->   "%conv_i25_2 = uitofp i32 %zext_ln77_2" [../compute_row_operations.cpp:77]   --->   Operation 302 'uitofp' 'conv_i25_2' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.42ns)   --->   "%tmp_3 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 0, i1 %syndrome_cache_reload_read, i2 1, i1 %syndrome_cache_1_reload_read, i2 2, i1 %syndrome_cache_2_reload_read, i1 0, i2 %i_1" [../compute_row_operations.cpp:77]   --->   Operation 303 'sparsemux' 'tmp_3' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_7)   --->   "%xor_ln77_6 = xor i1 %sign_minpos_5, i1 %tmp_3" [../compute_row_operations.cpp:77]   --->   Operation 304 'xor' 'xor_ln77_6' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln77_7 = xor i1 %xor_ln77_6, i1 %row_sign_10" [../compute_row_operations.cpp:77]   --->   Operation 305 'xor' 'xor_ln77_7' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i1 %xor_ln77_7" [../compute_row_operations.cpp:77]   --->   Operation 306 'zext' 'zext_ln77_3' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 0.00>
ST_5 : Operation 307 [4/4] (5.19ns)   --->   "%conv_i25_3 = uitofp i32 %zext_ln77_3" [../compute_row_operations.cpp:77]   --->   Operation 307 'uitofp' 'conv_i25_3' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.42ns)   --->   "%tmp_4 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 0, i1 %syndrome_cache_reload_read, i2 1, i1 %syndrome_cache_1_reload_read, i2 2, i1 %syndrome_cache_2_reload_read, i1 0, i2 %i_1" [../compute_row_operations.cpp:77]   --->   Operation 308 'sparsemux' 'tmp_4' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_9)   --->   "%xor_ln77_8 = xor i1 %sign_minpos_7, i1 %tmp_4" [../compute_row_operations.cpp:77]   --->   Operation 309 'xor' 'xor_ln77_8' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln77_9 = xor i1 %xor_ln77_8, i1 %row_sign_10" [../compute_row_operations.cpp:77]   --->   Operation 310 'xor' 'xor_ln77_9' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln77_4 = zext i1 %xor_ln77_9" [../compute_row_operations.cpp:77]   --->   Operation 311 'zext' 'zext_ln77_4' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 0.00>
ST_5 : Operation 312 [4/4] (5.19ns)   --->   "%conv_i25_4 = uitofp i32 %zext_ln77_4" [../compute_row_operations.cpp:77]   --->   Operation 312 'uitofp' 'conv_i25_4' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (0.42ns)   --->   "%tmp_5 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 0, i1 %syndrome_cache_reload_read, i2 1, i1 %syndrome_cache_1_reload_read, i2 2, i1 %syndrome_cache_2_reload_read, i1 0, i2 %i_1" [../compute_row_operations.cpp:77]   --->   Operation 313 'sparsemux' 'tmp_5' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_11)   --->   "%xor_ln77_10 = xor i1 %sign_minpos_9, i1 %tmp_5" [../compute_row_operations.cpp:77]   --->   Operation 314 'xor' 'xor_ln77_10' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln77_11 = xor i1 %xor_ln77_10, i1 %row_sign_10" [../compute_row_operations.cpp:77]   --->   Operation 315 'xor' 'xor_ln77_11' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln77_5 = zext i1 %xor_ln77_11" [../compute_row_operations.cpp:77]   --->   Operation 316 'zext' 'zext_ln77_5' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 0.00>
ST_5 : Operation 317 [4/4] (5.19ns)   --->   "%conv_i25_5 = uitofp i32 %zext_ln77_5" [../compute_row_operations.cpp:77]   --->   Operation 317 'uitofp' 'conv_i25_5' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.44>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln55_2 = bitcast i32 %min1_21" [../compute_row_operations.cpp:55]   --->   Operation 318 'bitcast' 'bitcast_ln55_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln55_2, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 319 'partselect' 'tmp_23' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln55_6 = trunc i32 %bitcast_ln55_2" [../compute_row_operations.cpp:55]   --->   Operation 320 'trunc' 'trunc_ln55_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.76ns)   --->   "%icmp_ln55_12 = icmp_ne  i8 %tmp_23, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 321 'icmp' 'icmp_ln55_12' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [1/1] (0.92ns)   --->   "%icmp_ln55_13 = icmp_eq  i23 %trunc_ln55_6, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 322 'icmp' 'icmp_ln55_13' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_9)   --->   "%or_ln55_6 = or i1 %icmp_ln55_13, i1 %icmp_ln55_12" [../compute_row_operations.cpp:55]   --->   Operation 323 'or' 'or_ln55_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 324 [1/2] (2.78ns)   --->   "%tmp_24 = fcmp_olt  i32 %abs_val_12, i32 %min1_21" [../compute_row_operations.cpp:55]   --->   Operation 324 'fcmp' 'tmp_24' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln60_1 = bitcast i32 %min2_7" [../compute_row_operations.cpp:60]   --->   Operation 325 'bitcast' 'bitcast_ln60_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln60_1, i32 23, i32 30" [../compute_row_operations.cpp:60]   --->   Operation 326 'partselect' 'tmp_25' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i32 %bitcast_ln60_1" [../compute_row_operations.cpp:60]   --->   Operation 327 'trunc' 'trunc_ln60_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.76ns)   --->   "%icmp_ln60_2 = icmp_ne  i8 %tmp_25, i8 255" [../compute_row_operations.cpp:60]   --->   Operation 328 'icmp' 'icmp_ln60_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 329 [1/1] (0.92ns)   --->   "%icmp_ln60_3 = icmp_eq  i23 %trunc_ln60_1, i23 0" [../compute_row_operations.cpp:60]   --->   Operation 329 'icmp' 'icmp_ln60_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node min2_10)   --->   "%or_ln60_1 = or i1 %icmp_ln60_3, i1 %icmp_ln60_2" [../compute_row_operations.cpp:60]   --->   Operation 330 'or' 'or_ln60_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node min2_10)   --->   "%and_ln60_3 = and i1 %or_ln55_5, i1 %or_ln60_1" [../compute_row_operations.cpp:60]   --->   Operation 331 'and' 'and_ln60_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 332 [1/2] (2.78ns)   --->   "%tmp_26 = fcmp_olt  i32 %abs_val_12, i32 %min2_7" [../compute_row_operations.cpp:60]   --->   Operation 332 'fcmp' 'tmp_26' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node min2_10)   --->   "%and_ln60_4 = and i1 %and_ln60_3, i1 %tmp_26" [../compute_row_operations.cpp:60]   --->   Operation 333 'and' 'and_ln60_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 334 [1/1] (0.44ns) (out node of the LUT)   --->   "%min2_10 = select i1 %and_ln60_4, i32 %abs_val_12, i32 %min2_7" [../compute_row_operations.cpp:60]   --->   Operation 334 'select' 'min2_10' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_9)   --->   "%and_ln55_8 = and i1 %non_zero_cache_3_load, i1 %tmp_24" [../compute_row_operations.cpp:55]   --->   Operation 335 'and' 'and_ln55_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_9)   --->   "%and_ln55_7 = and i1 %or_ln55_6, i1 %or_ln55_5" [../compute_row_operations.cpp:55]   --->   Operation 336 'and' 'and_ln55_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln55_9 = and i1 %and_ln55_7, i1 %and_ln55_8" [../compute_row_operations.cpp:55]   --->   Operation 337 'and' 'and_ln55_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 338 [1/1] (0.28ns)   --->   "%xor_ln54_2 = xor i1 %non_zero_cache_3_load, i1 1" [../compute_row_operations.cpp:54]   --->   Operation 338 'xor' 'xor_ln54_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%sel_tmp1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln55_9, i1 %xor_ln54_2" [../compute_row_operations.cpp:55]   --->   Operation 339 'bitconcatenate' 'sel_tmp1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.42ns)   --->   "%min2_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 2, i32 %min1_21, i2 1, i32 %min2_7, i2 0, i32 %min2_10, i32 <undef>, i2 %sel_tmp1" [../compute_row_operations.cpp:55]   --->   Operation 340 'sparsemux' 'min2_11' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [1/1] (0.44ns)   --->   "%min1_22 = select i1 %and_ln55_9, i32 %abs_val_12, i32 %min1_21" [../compute_row_operations.cpp:55]   --->   Operation 341 'select' 'min1_22' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%data_4 = bitcast i32 %val_4" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 342 'bitcast' 'data_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%t_4 = trunc i32 %data_4" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 343 'trunc' 't_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln313_4 = zext i31 %t_4" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 344 'zext' 'zext_ln313_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%abs_val_13 = bitcast i32 %zext_ln313_4" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 345 'bitcast' 'abs_val_13' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_4, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 346 'partselect' 'tmp_27' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln55_7 = trunc i32 %data_4" [../compute_row_operations.cpp:55]   --->   Operation 347 'trunc' 'trunc_ln55_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.76ns)   --->   "%icmp_ln55_14 = icmp_ne  i8 %tmp_27, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 348 'icmp' 'icmp_ln55_14' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 349 [1/1] (0.92ns)   --->   "%icmp_ln55_15 = icmp_eq  i23 %trunc_ln55_7, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 349 'icmp' 'icmp_ln55_15' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.28ns)   --->   "%or_ln55_7 = or i1 %icmp_ln55_15, i1 %icmp_ln55_14" [../compute_row_operations.cpp:55]   --->   Operation 350 'or' 'or_ln55_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 351 [2/2] (2.78ns)   --->   "%tmp_29 = fcmp_olt  i32 %abs_val_13, i32 %min1_22" [../compute_row_operations.cpp:55]   --->   Operation 351 'fcmp' 'tmp_29' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 352 [2/2] (2.78ns)   --->   "%tmp_31 = fcmp_olt  i32 %abs_val_13, i32 %min2_11" [../compute_row_operations.cpp:60]   --->   Operation 352 'fcmp' 'tmp_31' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 353 [1/2] ( I:0.67ns O:0.67ns )   --->   "%non_zero_cache_6_load = load i2 %non_zero_cache_6_addr" [../compute_row_operations.cpp:54]   --->   Operation 353 'load' 'non_zero_cache_6_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_6 : Operation 354 [1/2] ( I:0.67ns O:0.67ns )   --->   "%non_zero_cache_7_load = load i2 %non_zero_cache_7_addr" [../compute_row_operations.cpp:54]   --->   Operation 354 'load' 'non_zero_cache_7_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_6 : Operation 355 [1/2] ( I:0.67ns O:0.67ns )   --->   "%non_zero_cache_8_load = load i2 %non_zero_cache_8_addr" [../compute_row_operations.cpp:54]   --->   Operation 355 'load' 'non_zero_cache_8_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_6 : Operation 356 [1/2] ( I:0.67ns O:0.67ns )   --->   "%non_zero_cache_9_load = load i2 %non_zero_cache_9_addr" [../compute_row_operations.cpp:54]   --->   Operation 356 'load' 'non_zero_cache_9_load' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_6 : Operation 357 [3/4] (5.19ns)   --->   "%conv_i2 = uitofp i32 %zext_ln77" [../compute_row_operations.cpp:77]   --->   Operation 357 'uitofp' 'conv_i2' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 358 [3/4] (5.19ns)   --->   "%conv_i25_1 = uitofp i32 %zext_ln77_1" [../compute_row_operations.cpp:77]   --->   Operation 358 'uitofp' 'conv_i25_1' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 359 [3/4] (5.19ns)   --->   "%conv_i25_2 = uitofp i32 %zext_ln77_2" [../compute_row_operations.cpp:77]   --->   Operation 359 'uitofp' 'conv_i25_2' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 360 [3/4] (5.19ns)   --->   "%conv_i25_3 = uitofp i32 %zext_ln77_3" [../compute_row_operations.cpp:77]   --->   Operation 360 'uitofp' 'conv_i25_3' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 361 [3/4] (5.19ns)   --->   "%conv_i25_4 = uitofp i32 %zext_ln77_4" [../compute_row_operations.cpp:77]   --->   Operation 361 'uitofp' 'conv_i25_4' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 362 [3/4] (5.19ns)   --->   "%conv_i25_5 = uitofp i32 %zext_ln77_5" [../compute_row_operations.cpp:77]   --->   Operation 362 'uitofp' 'conv_i25_5' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %non_zero_cache_6_load, void %for.inc118.6, void %if.then106.6" [../compute_row_operations.cpp:74]   --->   Operation 363 'br' 'br_ln74' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.42ns)   --->   "%tmp_6 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 0, i1 %syndrome_cache_reload_read, i2 1, i1 %syndrome_cache_1_reload_read, i2 2, i1 %syndrome_cache_2_reload_read, i1 0, i2 %i_1" [../compute_row_operations.cpp:77]   --->   Operation 364 'sparsemux' 'tmp_6' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_13)   --->   "%xor_ln77_12 = xor i1 %sign_minpos_11, i1 %tmp_6" [../compute_row_operations.cpp:77]   --->   Operation 365 'xor' 'xor_ln77_12' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 366 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln77_13 = xor i1 %xor_ln77_12, i1 %row_sign_10" [../compute_row_operations.cpp:77]   --->   Operation 366 'xor' 'xor_ln77_13' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln77_6 = zext i1 %xor_ln77_13" [../compute_row_operations.cpp:77]   --->   Operation 367 'zext' 'zext_ln77_6' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 0.00>
ST_6 : Operation 368 [4/4] (5.19ns)   --->   "%conv_i25_6 = uitofp i32 %zext_ln77_6" [../compute_row_operations.cpp:77]   --->   Operation 368 'uitofp' 'conv_i25_6' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %non_zero_cache_7_load, void %for.inc118.7, void %if.then106.7" [../compute_row_operations.cpp:74]   --->   Operation 369 'br' 'br_ln74' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.42ns)   --->   "%tmp_7 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 0, i1 %syndrome_cache_reload_read, i2 1, i1 %syndrome_cache_1_reload_read, i2 2, i1 %syndrome_cache_2_reload_read, i1 0, i2 %i_1" [../compute_row_operations.cpp:77]   --->   Operation 370 'sparsemux' 'tmp_7' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_15)   --->   "%xor_ln77_14 = xor i1 %sign_minpos_13, i1 %tmp_7" [../compute_row_operations.cpp:77]   --->   Operation 371 'xor' 'xor_ln77_14' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 372 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln77_15 = xor i1 %xor_ln77_14, i1 %row_sign_10" [../compute_row_operations.cpp:77]   --->   Operation 372 'xor' 'xor_ln77_15' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln77_7 = zext i1 %xor_ln77_15" [../compute_row_operations.cpp:77]   --->   Operation 373 'zext' 'zext_ln77_7' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 0.00>
ST_6 : Operation 374 [4/4] (5.19ns)   --->   "%conv_i25_7 = uitofp i32 %zext_ln77_7" [../compute_row_operations.cpp:77]   --->   Operation 374 'uitofp' 'conv_i25_7' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %non_zero_cache_8_load, void %for.inc118.8, void %if.then106.8" [../compute_row_operations.cpp:74]   --->   Operation 375 'br' 'br_ln74' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8)> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.42ns)   --->   "%tmp_9 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 0, i1 %syndrome_cache_reload_read, i2 1, i1 %syndrome_cache_1_reload_read, i2 2, i1 %syndrome_cache_2_reload_read, i1 0, i2 %i_1" [../compute_row_operations.cpp:77]   --->   Operation 376 'sparsemux' 'tmp_9' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_17)   --->   "%xor_ln77_16 = xor i1 %sign_minpos_15, i1 %tmp_9" [../compute_row_operations.cpp:77]   --->   Operation 377 'xor' 'xor_ln77_16' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 378 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln77_17 = xor i1 %xor_ln77_16, i1 %row_sign_10" [../compute_row_operations.cpp:77]   --->   Operation 378 'xor' 'xor_ln77_17' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln77_8 = zext i1 %xor_ln77_17" [../compute_row_operations.cpp:77]   --->   Operation 379 'zext' 'zext_ln77_8' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 0.00>
ST_6 : Operation 380 [4/4] (5.19ns)   --->   "%conv_i25_8 = uitofp i32 %zext_ln77_8" [../compute_row_operations.cpp:77]   --->   Operation 380 'uitofp' 'conv_i25_8' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %non_zero_cache_9_load, void %for.inc118.9, void %if.then106.9" [../compute_row_operations.cpp:74]   --->   Operation 381 'br' 'br_ln74' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9)> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (0.42ns)   --->   "%tmp_10 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 0, i1 %syndrome_cache_reload_read, i2 1, i1 %syndrome_cache_1_reload_read, i2 2, i1 %syndrome_cache_2_reload_read, i1 0, i2 %i_1" [../compute_row_operations.cpp:77]   --->   Operation 382 'sparsemux' 'tmp_10' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_19)   --->   "%xor_ln77_18 = xor i1 %sign_minpos_17, i1 %tmp_10" [../compute_row_operations.cpp:77]   --->   Operation 383 'xor' 'xor_ln77_18' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 384 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln77_19 = xor i1 %xor_ln77_18, i1 %row_sign_10" [../compute_row_operations.cpp:77]   --->   Operation 384 'xor' 'xor_ln77_19' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln77_9 = zext i1 %xor_ln77_19" [../compute_row_operations.cpp:77]   --->   Operation 385 'zext' 'zext_ln77_9' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 0.00>
ST_6 : Operation 386 [4/4] (5.19ns)   --->   "%conv_i25_9 = uitofp i32 %zext_ln77_9" [../compute_row_operations.cpp:77]   --->   Operation 386 'uitofp' 'conv_i25_9' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.44>
ST_7 : Operation 387 [1/1] (0.00ns)   --->   "%bitcast_ln55_3 = bitcast i32 %min1_22" [../compute_row_operations.cpp:55]   --->   Operation 387 'bitcast' 'bitcast_ln55_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_7 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln55_3, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 388 'partselect' 'tmp_28' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_7 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln55_8 = trunc i32 %bitcast_ln55_3" [../compute_row_operations.cpp:55]   --->   Operation 389 'trunc' 'trunc_ln55_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_7 : Operation 390 [1/1] (0.76ns)   --->   "%icmp_ln55_16 = icmp_ne  i8 %tmp_28, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 390 'icmp' 'icmp_ln55_16' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 391 [1/1] (0.92ns)   --->   "%icmp_ln55_17 = icmp_eq  i23 %trunc_ln55_8, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 391 'icmp' 'icmp_ln55_17' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_12)   --->   "%or_ln55_8 = or i1 %icmp_ln55_17, i1 %icmp_ln55_16" [../compute_row_operations.cpp:55]   --->   Operation 392 'or' 'or_ln55_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 393 [1/2] (2.78ns)   --->   "%tmp_29 = fcmp_olt  i32 %abs_val_13, i32 %min1_22" [../compute_row_operations.cpp:55]   --->   Operation 393 'fcmp' 'tmp_29' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%bitcast_ln60_2 = bitcast i32 %min2_11" [../compute_row_operations.cpp:60]   --->   Operation 394 'bitcast' 'bitcast_ln60_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln60_2, i32 23, i32 30" [../compute_row_operations.cpp:60]   --->   Operation 395 'partselect' 'tmp_30' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_7 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = trunc i32 %bitcast_ln60_2" [../compute_row_operations.cpp:60]   --->   Operation 396 'trunc' 'trunc_ln60_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_7 : Operation 397 [1/1] (0.76ns)   --->   "%icmp_ln60_4 = icmp_ne  i8 %tmp_30, i8 255" [../compute_row_operations.cpp:60]   --->   Operation 397 'icmp' 'icmp_ln60_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 398 [1/1] (0.92ns)   --->   "%icmp_ln60_5 = icmp_eq  i23 %trunc_ln60_2, i23 0" [../compute_row_operations.cpp:60]   --->   Operation 398 'icmp' 'icmp_ln60_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node min2_14)   --->   "%or_ln60_2 = or i1 %icmp_ln60_5, i1 %icmp_ln60_4" [../compute_row_operations.cpp:60]   --->   Operation 399 'or' 'or_ln60_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node min2_14)   --->   "%and_ln60_5 = and i1 %or_ln55_7, i1 %or_ln60_2" [../compute_row_operations.cpp:60]   --->   Operation 400 'and' 'and_ln60_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 401 [1/2] (2.78ns)   --->   "%tmp_31 = fcmp_olt  i32 %abs_val_13, i32 %min2_11" [../compute_row_operations.cpp:60]   --->   Operation 401 'fcmp' 'tmp_31' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node min2_14)   --->   "%and_ln60_6 = and i1 %and_ln60_5, i1 %tmp_31" [../compute_row_operations.cpp:60]   --->   Operation 402 'and' 'and_ln60_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 403 [1/1] (0.44ns) (out node of the LUT)   --->   "%min2_14 = select i1 %and_ln60_6, i32 %abs_val_13, i32 %min2_11" [../compute_row_operations.cpp:60]   --->   Operation 403 'select' 'min2_14' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_12)   --->   "%and_ln55_11 = and i1 %non_zero_cache_4_load, i1 %tmp_29" [../compute_row_operations.cpp:55]   --->   Operation 404 'and' 'and_ln55_11' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_12)   --->   "%and_ln55_10 = and i1 %or_ln55_8, i1 %or_ln55_7" [../compute_row_operations.cpp:55]   --->   Operation 405 'and' 'and_ln55_10' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 406 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln55_12 = and i1 %and_ln55_10, i1 %and_ln55_11" [../compute_row_operations.cpp:55]   --->   Operation 406 'and' 'and_ln55_12' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 407 [1/1] (0.28ns)   --->   "%xor_ln54_3 = xor i1 %non_zero_cache_4_load, i1 1" [../compute_row_operations.cpp:54]   --->   Operation 407 'xor' 'xor_ln54_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 408 [1/1] (0.00ns)   --->   "%sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln55_12, i1 %xor_ln54_3" [../compute_row_operations.cpp:55]   --->   Operation 408 'bitconcatenate' 'sel_tmp2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_7 : Operation 409 [1/1] (0.42ns)   --->   "%min2_15 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 2, i32 %min1_22, i2 1, i32 %min2_11, i2 0, i32 %min2_14, i32 <undef>, i2 %sel_tmp2" [../compute_row_operations.cpp:55]   --->   Operation 409 'sparsemux' 'min2_15' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 410 [1/1] (0.44ns)   --->   "%min1_23 = select i1 %and_ln55_12, i32 %abs_val_13, i32 %min1_22" [../compute_row_operations.cpp:55]   --->   Operation 410 'select' 'min1_23' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 411 [1/1] (0.00ns)   --->   "%data_5 = bitcast i32 %val_5" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 411 'bitcast' 'data_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_7 : Operation 412 [1/1] (0.00ns)   --->   "%t_5 = trunc i32 %data_5" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 412 'trunc' 't_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_7 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln313_5 = zext i31 %t_5" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 413 'zext' 'zext_ln313_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_7 : Operation 414 [1/1] (0.00ns)   --->   "%abs_val_14 = bitcast i32 %zext_ln313_5" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 414 'bitcast' 'abs_val_14' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_7 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_5, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 415 'partselect' 'tmp_32' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_7 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln55_9 = trunc i32 %data_5" [../compute_row_operations.cpp:55]   --->   Operation 416 'trunc' 'trunc_ln55_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_7 : Operation 417 [1/1] (0.76ns)   --->   "%icmp_ln55_18 = icmp_ne  i8 %tmp_32, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 417 'icmp' 'icmp_ln55_18' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/1] (0.92ns)   --->   "%icmp_ln55_19 = icmp_eq  i23 %trunc_ln55_9, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 418 'icmp' 'icmp_ln55_19' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 419 [1/1] (0.28ns)   --->   "%or_ln55_9 = or i1 %icmp_ln55_19, i1 %icmp_ln55_18" [../compute_row_operations.cpp:55]   --->   Operation 419 'or' 'or_ln55_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 420 [2/2] (2.78ns)   --->   "%tmp_34 = fcmp_olt  i32 %abs_val_14, i32 %min1_23" [../compute_row_operations.cpp:55]   --->   Operation 420 'fcmp' 'tmp_34' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 421 [2/2] (2.78ns)   --->   "%tmp_36 = fcmp_olt  i32 %abs_val_14, i32 %min2_15" [../compute_row_operations.cpp:60]   --->   Operation 421 'fcmp' 'tmp_36' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 422 [2/4] (5.19ns)   --->   "%conv_i2 = uitofp i32 %zext_ln77" [../compute_row_operations.cpp:77]   --->   Operation 422 'uitofp' 'conv_i2' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 423 [2/4] (5.19ns)   --->   "%conv_i25_1 = uitofp i32 %zext_ln77_1" [../compute_row_operations.cpp:77]   --->   Operation 423 'uitofp' 'conv_i25_1' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 424 [2/4] (5.19ns)   --->   "%conv_i25_2 = uitofp i32 %zext_ln77_2" [../compute_row_operations.cpp:77]   --->   Operation 424 'uitofp' 'conv_i25_2' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 425 [2/4] (5.19ns)   --->   "%conv_i25_3 = uitofp i32 %zext_ln77_3" [../compute_row_operations.cpp:77]   --->   Operation 425 'uitofp' 'conv_i25_3' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 426 [2/4] (5.19ns)   --->   "%conv_i25_4 = uitofp i32 %zext_ln77_4" [../compute_row_operations.cpp:77]   --->   Operation 426 'uitofp' 'conv_i25_4' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 427 [2/4] (5.19ns)   --->   "%conv_i25_5 = uitofp i32 %zext_ln77_5" [../compute_row_operations.cpp:77]   --->   Operation 427 'uitofp' 'conv_i25_5' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 428 [3/4] (5.19ns)   --->   "%conv_i25_6 = uitofp i32 %zext_ln77_6" [../compute_row_operations.cpp:77]   --->   Operation 428 'uitofp' 'conv_i25_6' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 429 [3/4] (5.19ns)   --->   "%conv_i25_7 = uitofp i32 %zext_ln77_7" [../compute_row_operations.cpp:77]   --->   Operation 429 'uitofp' 'conv_i25_7' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 430 [3/4] (5.19ns)   --->   "%conv_i25_8 = uitofp i32 %zext_ln77_8" [../compute_row_operations.cpp:77]   --->   Operation 430 'uitofp' 'conv_i25_8' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 431 [3/4] (5.19ns)   --->   "%conv_i25_9 = uitofp i32 %zext_ln77_9" [../compute_row_operations.cpp:77]   --->   Operation 431 'uitofp' 'conv_i25_9' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.44>
ST_8 : Operation 432 [1/1] (0.00ns)   --->   "%bitcast_ln55_4 = bitcast i32 %min1_23" [../compute_row_operations.cpp:55]   --->   Operation 432 'bitcast' 'bitcast_ln55_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_8 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln55_4, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 433 'partselect' 'tmp_33' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_8 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln55_10 = trunc i32 %bitcast_ln55_4" [../compute_row_operations.cpp:55]   --->   Operation 434 'trunc' 'trunc_ln55_10' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_8 : Operation 435 [1/1] (0.76ns)   --->   "%icmp_ln55_20 = icmp_ne  i8 %tmp_33, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 435 'icmp' 'icmp_ln55_20' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 436 [1/1] (0.92ns)   --->   "%icmp_ln55_21 = icmp_eq  i23 %trunc_ln55_10, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 436 'icmp' 'icmp_ln55_21' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_15)   --->   "%or_ln55_10 = or i1 %icmp_ln55_21, i1 %icmp_ln55_20" [../compute_row_operations.cpp:55]   --->   Operation 437 'or' 'or_ln55_10' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 438 [1/2] (2.78ns)   --->   "%tmp_34 = fcmp_olt  i32 %abs_val_14, i32 %min1_23" [../compute_row_operations.cpp:55]   --->   Operation 438 'fcmp' 'tmp_34' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 439 [1/1] (0.00ns)   --->   "%bitcast_ln60_3 = bitcast i32 %min2_15" [../compute_row_operations.cpp:60]   --->   Operation 439 'bitcast' 'bitcast_ln60_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_8 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln60_3, i32 23, i32 30" [../compute_row_operations.cpp:60]   --->   Operation 440 'partselect' 'tmp_35' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_8 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln60_3 = trunc i32 %bitcast_ln60_3" [../compute_row_operations.cpp:60]   --->   Operation 441 'trunc' 'trunc_ln60_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_8 : Operation 442 [1/1] (0.76ns)   --->   "%icmp_ln60_6 = icmp_ne  i8 %tmp_35, i8 255" [../compute_row_operations.cpp:60]   --->   Operation 442 'icmp' 'icmp_ln60_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 443 [1/1] (0.92ns)   --->   "%icmp_ln60_7 = icmp_eq  i23 %trunc_ln60_3, i23 0" [../compute_row_operations.cpp:60]   --->   Operation 443 'icmp' 'icmp_ln60_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node min2_18)   --->   "%or_ln60_3 = or i1 %icmp_ln60_7, i1 %icmp_ln60_6" [../compute_row_operations.cpp:60]   --->   Operation 444 'or' 'or_ln60_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node min2_18)   --->   "%and_ln60_7 = and i1 %or_ln55_9, i1 %or_ln60_3" [../compute_row_operations.cpp:60]   --->   Operation 445 'and' 'and_ln60_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 446 [1/2] (2.78ns)   --->   "%tmp_36 = fcmp_olt  i32 %abs_val_14, i32 %min2_15" [../compute_row_operations.cpp:60]   --->   Operation 446 'fcmp' 'tmp_36' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node min2_18)   --->   "%and_ln60_8 = and i1 %and_ln60_7, i1 %tmp_36" [../compute_row_operations.cpp:60]   --->   Operation 447 'and' 'and_ln60_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 448 [1/1] (0.44ns) (out node of the LUT)   --->   "%min2_18 = select i1 %and_ln60_8, i32 %abs_val_14, i32 %min2_15" [../compute_row_operations.cpp:60]   --->   Operation 448 'select' 'min2_18' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_15)   --->   "%and_ln55_14 = and i1 %non_zero_cache_5_load, i1 %tmp_34" [../compute_row_operations.cpp:55]   --->   Operation 449 'and' 'and_ln55_14' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_15)   --->   "%and_ln55_13 = and i1 %or_ln55_10, i1 %or_ln55_9" [../compute_row_operations.cpp:55]   --->   Operation 450 'and' 'and_ln55_13' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 451 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln55_15 = and i1 %and_ln55_13, i1 %and_ln55_14" [../compute_row_operations.cpp:55]   --->   Operation 451 'and' 'and_ln55_15' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 452 [1/1] (0.28ns)   --->   "%xor_ln54_4 = xor i1 %non_zero_cache_5_load, i1 1" [../compute_row_operations.cpp:54]   --->   Operation 452 'xor' 'xor_ln54_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 453 [1/1] (0.00ns)   --->   "%sel_tmp3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln55_15, i1 %xor_ln54_4" [../compute_row_operations.cpp:55]   --->   Operation 453 'bitconcatenate' 'sel_tmp3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_8 : Operation 454 [1/1] (0.42ns)   --->   "%min2_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 2, i32 %min1_23, i2 1, i32 %min2_15, i2 0, i32 %min2_18, i32 <undef>, i2 %sel_tmp3" [../compute_row_operations.cpp:55]   --->   Operation 454 'sparsemux' 'min2_19' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 455 [1/1] (0.44ns)   --->   "%min1_24 = select i1 %and_ln55_15, i32 %abs_val_14, i32 %min1_23" [../compute_row_operations.cpp:55]   --->   Operation 455 'select' 'min1_24' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 456 [1/1] (0.00ns)   --->   "%data_6 = bitcast i32 %val_6" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 456 'bitcast' 'data_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_8 : Operation 457 [1/1] (0.00ns)   --->   "%t_6 = trunc i32 %data_6" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 457 'trunc' 't_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_8 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln313_6 = zext i31 %t_6" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 458 'zext' 'zext_ln313_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_8 : Operation 459 [1/1] (0.00ns)   --->   "%abs_val_15 = bitcast i32 %zext_ln313_6" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 459 'bitcast' 'abs_val_15' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_8 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_6, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 460 'partselect' 'tmp_37' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_8 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln55_11 = trunc i32 %data_6" [../compute_row_operations.cpp:55]   --->   Operation 461 'trunc' 'trunc_ln55_11' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_8 : Operation 462 [1/1] (0.76ns)   --->   "%icmp_ln55_22 = icmp_ne  i8 %tmp_37, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 462 'icmp' 'icmp_ln55_22' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 463 [1/1] (0.92ns)   --->   "%icmp_ln55_23 = icmp_eq  i23 %trunc_ln55_11, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 463 'icmp' 'icmp_ln55_23' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 464 [1/1] (0.28ns)   --->   "%or_ln55_11 = or i1 %icmp_ln55_23, i1 %icmp_ln55_22" [../compute_row_operations.cpp:55]   --->   Operation 464 'or' 'or_ln55_11' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 465 [2/2] (2.78ns)   --->   "%tmp_39 = fcmp_olt  i32 %abs_val_15, i32 %min1_24" [../compute_row_operations.cpp:55]   --->   Operation 465 'fcmp' 'tmp_39' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 466 [2/2] (2.78ns)   --->   "%tmp_41 = fcmp_olt  i32 %abs_val_15, i32 %min2_19" [../compute_row_operations.cpp:60]   --->   Operation 466 'fcmp' 'tmp_41' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 467 [1/4] (5.19ns)   --->   "%conv_i2 = uitofp i32 %zext_ln77" [../compute_row_operations.cpp:77]   --->   Operation 467 'uitofp' 'conv_i2' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 468 [1/4] (5.19ns)   --->   "%conv_i25_1 = uitofp i32 %zext_ln77_1" [../compute_row_operations.cpp:77]   --->   Operation 468 'uitofp' 'conv_i25_1' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 469 [1/4] (5.19ns)   --->   "%conv_i25_2 = uitofp i32 %zext_ln77_2" [../compute_row_operations.cpp:77]   --->   Operation 469 'uitofp' 'conv_i25_2' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 470 [1/4] (5.19ns)   --->   "%conv_i25_3 = uitofp i32 %zext_ln77_3" [../compute_row_operations.cpp:77]   --->   Operation 470 'uitofp' 'conv_i25_3' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 471 [1/4] (5.19ns)   --->   "%conv_i25_4 = uitofp i32 %zext_ln77_4" [../compute_row_operations.cpp:77]   --->   Operation 471 'uitofp' 'conv_i25_4' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 472 [1/4] (5.19ns)   --->   "%conv_i25_5 = uitofp i32 %zext_ln77_5" [../compute_row_operations.cpp:77]   --->   Operation 472 'uitofp' 'conv_i25_5' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 473 [2/4] (5.19ns)   --->   "%conv_i25_6 = uitofp i32 %zext_ln77_6" [../compute_row_operations.cpp:77]   --->   Operation 473 'uitofp' 'conv_i25_6' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 474 [2/4] (5.19ns)   --->   "%conv_i25_7 = uitofp i32 %zext_ln77_7" [../compute_row_operations.cpp:77]   --->   Operation 474 'uitofp' 'conv_i25_7' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 475 [2/4] (5.19ns)   --->   "%conv_i25_8 = uitofp i32 %zext_ln77_8" [../compute_row_operations.cpp:77]   --->   Operation 475 'uitofp' 'conv_i25_8' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 476 [2/4] (5.19ns)   --->   "%conv_i25_9 = uitofp i32 %zext_ln77_9" [../compute_row_operations.cpp:77]   --->   Operation 476 'uitofp' 'conv_i25_9' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 477 [1/1] (0.00ns)   --->   "%bitcast_ln55_5 = bitcast i32 %min1_24" [../compute_row_operations.cpp:55]   --->   Operation 477 'bitcast' 'bitcast_ln55_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_9 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln55_5, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 478 'partselect' 'tmp_38' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_9 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln55_12 = trunc i32 %bitcast_ln55_5" [../compute_row_operations.cpp:55]   --->   Operation 479 'trunc' 'trunc_ln55_12' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_9 : Operation 480 [1/1] (0.76ns)   --->   "%icmp_ln55_24 = icmp_ne  i8 %tmp_38, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 480 'icmp' 'icmp_ln55_24' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 481 [1/1] (0.92ns)   --->   "%icmp_ln55_25 = icmp_eq  i23 %trunc_ln55_12, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 481 'icmp' 'icmp_ln55_25' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_18)   --->   "%or_ln55_12 = or i1 %icmp_ln55_25, i1 %icmp_ln55_24" [../compute_row_operations.cpp:55]   --->   Operation 482 'or' 'or_ln55_12' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 483 [1/2] (2.78ns)   --->   "%tmp_39 = fcmp_olt  i32 %abs_val_15, i32 %min1_24" [../compute_row_operations.cpp:55]   --->   Operation 483 'fcmp' 'tmp_39' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 484 [1/1] (0.00ns)   --->   "%bitcast_ln60_4 = bitcast i32 %min2_19" [../compute_row_operations.cpp:60]   --->   Operation 484 'bitcast' 'bitcast_ln60_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_9 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln60_4, i32 23, i32 30" [../compute_row_operations.cpp:60]   --->   Operation 485 'partselect' 'tmp_40' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_9 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln60_4 = trunc i32 %bitcast_ln60_4" [../compute_row_operations.cpp:60]   --->   Operation 486 'trunc' 'trunc_ln60_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_9 : Operation 487 [1/1] (0.76ns)   --->   "%icmp_ln60_8 = icmp_ne  i8 %tmp_40, i8 255" [../compute_row_operations.cpp:60]   --->   Operation 487 'icmp' 'icmp_ln60_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 488 [1/1] (0.92ns)   --->   "%icmp_ln60_9 = icmp_eq  i23 %trunc_ln60_4, i23 0" [../compute_row_operations.cpp:60]   --->   Operation 488 'icmp' 'icmp_ln60_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node min2_22)   --->   "%or_ln60_4 = or i1 %icmp_ln60_9, i1 %icmp_ln60_8" [../compute_row_operations.cpp:60]   --->   Operation 489 'or' 'or_ln60_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node min2_22)   --->   "%and_ln60_9 = and i1 %or_ln55_11, i1 %or_ln60_4" [../compute_row_operations.cpp:60]   --->   Operation 490 'and' 'and_ln60_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 491 [1/2] (2.78ns)   --->   "%tmp_41 = fcmp_olt  i32 %abs_val_15, i32 %min2_19" [../compute_row_operations.cpp:60]   --->   Operation 491 'fcmp' 'tmp_41' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node min2_22)   --->   "%and_ln60_10 = and i1 %and_ln60_9, i1 %tmp_41" [../compute_row_operations.cpp:60]   --->   Operation 492 'and' 'and_ln60_10' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 493 [1/1] (0.44ns) (out node of the LUT)   --->   "%min2_22 = select i1 %and_ln60_10, i32 %abs_val_15, i32 %min2_19" [../compute_row_operations.cpp:60]   --->   Operation 493 'select' 'min2_22' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_18)   --->   "%and_ln55_17 = and i1 %non_zero_cache_6_load, i1 %tmp_39" [../compute_row_operations.cpp:55]   --->   Operation 494 'and' 'and_ln55_17' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_18)   --->   "%and_ln55_16 = and i1 %or_ln55_12, i1 %or_ln55_11" [../compute_row_operations.cpp:55]   --->   Operation 495 'and' 'and_ln55_16' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 496 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln55_18 = and i1 %and_ln55_16, i1 %and_ln55_17" [../compute_row_operations.cpp:55]   --->   Operation 496 'and' 'and_ln55_18' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 497 [1/1] (0.28ns)   --->   "%xor_ln54_5 = xor i1 %non_zero_cache_6_load, i1 1" [../compute_row_operations.cpp:54]   --->   Operation 497 'xor' 'xor_ln54_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 498 [1/1] (0.00ns)   --->   "%sel_tmp5 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln55_18, i1 %xor_ln54_5" [../compute_row_operations.cpp:55]   --->   Operation 498 'bitconcatenate' 'sel_tmp5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_9 : Operation 499 [1/1] (0.42ns)   --->   "%min2_23 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 2, i32 %min1_24, i2 1, i32 %min2_19, i2 0, i32 %min2_22, i32 <undef>, i2 %sel_tmp5" [../compute_row_operations.cpp:55]   --->   Operation 499 'sparsemux' 'min2_23' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 500 [1/1] (0.44ns)   --->   "%min1_25 = select i1 %and_ln55_18, i32 %abs_val_15, i32 %min1_24" [../compute_row_operations.cpp:55]   --->   Operation 500 'select' 'min1_25' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 501 [1/1] (0.00ns)   --->   "%data_7 = bitcast i32 %val_7" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 501 'bitcast' 'data_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_9 : Operation 502 [1/1] (0.00ns)   --->   "%t_7 = trunc i32 %data_7" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 502 'trunc' 't_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_9 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln313_7 = zext i31 %t_7" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 503 'zext' 'zext_ln313_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_9 : Operation 504 [1/1] (0.00ns)   --->   "%abs_val_16 = bitcast i32 %zext_ln313_7" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 504 'bitcast' 'abs_val_16' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_9 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_7, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 505 'partselect' 'tmp_42' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_9 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln55_13 = trunc i32 %data_7" [../compute_row_operations.cpp:55]   --->   Operation 506 'trunc' 'trunc_ln55_13' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_9 : Operation 507 [1/1] (0.76ns)   --->   "%icmp_ln55_26 = icmp_ne  i8 %tmp_42, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 507 'icmp' 'icmp_ln55_26' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 508 [1/1] (0.92ns)   --->   "%icmp_ln55_27 = icmp_eq  i23 %trunc_ln55_13, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 508 'icmp' 'icmp_ln55_27' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 509 [1/1] (0.28ns)   --->   "%or_ln55_13 = or i1 %icmp_ln55_27, i1 %icmp_ln55_26" [../compute_row_operations.cpp:55]   --->   Operation 509 'or' 'or_ln55_13' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 510 [2/2] (2.78ns)   --->   "%tmp_44 = fcmp_olt  i32 %abs_val_16, i32 %min1_25" [../compute_row_operations.cpp:55]   --->   Operation 510 'fcmp' 'tmp_44' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 511 [2/2] (2.78ns)   --->   "%tmp_46 = fcmp_olt  i32 %abs_val_16, i32 %min2_23" [../compute_row_operations.cpp:60]   --->   Operation 511 'fcmp' 'tmp_46' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 512 [3/3] (7.01ns)   --->   "%mul_i = fmul i32 %conv_i2, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 512 'fmul' 'mul_i' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 513 [3/3] (7.01ns)   --->   "%mul_i_1 = fmul i32 %conv_i25_1, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 513 'fmul' 'mul_i_1' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 514 [3/3] (7.01ns)   --->   "%mul_i_2 = fmul i32 %conv_i25_2, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 514 'fmul' 'mul_i_2' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 515 [3/3] (7.01ns)   --->   "%mul_i_3 = fmul i32 %conv_i25_3, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 515 'fmul' 'mul_i_3' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 516 [3/3] (7.01ns)   --->   "%mul_i_4 = fmul i32 %conv_i25_4, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 516 'fmul' 'mul_i_4' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 517 [3/3] (7.01ns)   --->   "%mul_i_5 = fmul i32 %conv_i25_5, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 517 'fmul' 'mul_i_5' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 518 [1/4] (5.19ns)   --->   "%conv_i25_6 = uitofp i32 %zext_ln77_6" [../compute_row_operations.cpp:77]   --->   Operation 518 'uitofp' 'conv_i25_6' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 519 [1/4] (5.19ns)   --->   "%conv_i25_7 = uitofp i32 %zext_ln77_7" [../compute_row_operations.cpp:77]   --->   Operation 519 'uitofp' 'conv_i25_7' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 520 [1/4] (5.19ns)   --->   "%conv_i25_8 = uitofp i32 %zext_ln77_8" [../compute_row_operations.cpp:77]   --->   Operation 520 'uitofp' 'conv_i25_8' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 521 [1/4] (5.19ns)   --->   "%conv_i25_9 = uitofp i32 %zext_ln77_9" [../compute_row_operations.cpp:77]   --->   Operation 521 'uitofp' 'conv_i25_9' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 522 [1/1] (0.00ns)   --->   "%bitcast_ln55_6 = bitcast i32 %min1_25" [../compute_row_operations.cpp:55]   --->   Operation 522 'bitcast' 'bitcast_ln55_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_10 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln55_6, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 523 'partselect' 'tmp_43' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_10 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln55_14 = trunc i32 %bitcast_ln55_6" [../compute_row_operations.cpp:55]   --->   Operation 524 'trunc' 'trunc_ln55_14' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_10 : Operation 525 [1/1] (0.76ns)   --->   "%icmp_ln55_28 = icmp_ne  i8 %tmp_43, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 525 'icmp' 'icmp_ln55_28' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 526 [1/1] (0.92ns)   --->   "%icmp_ln55_29 = icmp_eq  i23 %trunc_ln55_14, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 526 'icmp' 'icmp_ln55_29' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_21)   --->   "%or_ln55_14 = or i1 %icmp_ln55_29, i1 %icmp_ln55_28" [../compute_row_operations.cpp:55]   --->   Operation 527 'or' 'or_ln55_14' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 528 [1/2] (2.78ns)   --->   "%tmp_44 = fcmp_olt  i32 %abs_val_16, i32 %min1_25" [../compute_row_operations.cpp:55]   --->   Operation 528 'fcmp' 'tmp_44' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 529 [1/1] (0.00ns)   --->   "%bitcast_ln60_5 = bitcast i32 %min2_23" [../compute_row_operations.cpp:60]   --->   Operation 529 'bitcast' 'bitcast_ln60_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_10 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln60_5, i32 23, i32 30" [../compute_row_operations.cpp:60]   --->   Operation 530 'partselect' 'tmp_45' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_10 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln60_5 = trunc i32 %bitcast_ln60_5" [../compute_row_operations.cpp:60]   --->   Operation 531 'trunc' 'trunc_ln60_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_10 : Operation 532 [1/1] (0.76ns)   --->   "%icmp_ln60_10 = icmp_ne  i8 %tmp_45, i8 255" [../compute_row_operations.cpp:60]   --->   Operation 532 'icmp' 'icmp_ln60_10' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 533 [1/1] (0.92ns)   --->   "%icmp_ln60_11 = icmp_eq  i23 %trunc_ln60_5, i23 0" [../compute_row_operations.cpp:60]   --->   Operation 533 'icmp' 'icmp_ln60_11' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node min2_26)   --->   "%or_ln60_5 = or i1 %icmp_ln60_11, i1 %icmp_ln60_10" [../compute_row_operations.cpp:60]   --->   Operation 534 'or' 'or_ln60_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node min2_26)   --->   "%and_ln60_11 = and i1 %or_ln55_13, i1 %or_ln60_5" [../compute_row_operations.cpp:60]   --->   Operation 535 'and' 'and_ln60_11' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 536 [1/2] (2.78ns)   --->   "%tmp_46 = fcmp_olt  i32 %abs_val_16, i32 %min2_23" [../compute_row_operations.cpp:60]   --->   Operation 536 'fcmp' 'tmp_46' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node min2_26)   --->   "%and_ln60_12 = and i1 %and_ln60_11, i1 %tmp_46" [../compute_row_operations.cpp:60]   --->   Operation 537 'and' 'and_ln60_12' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 538 [1/1] (0.44ns) (out node of the LUT)   --->   "%min2_26 = select i1 %and_ln60_12, i32 %abs_val_16, i32 %min2_23" [../compute_row_operations.cpp:60]   --->   Operation 538 'select' 'min2_26' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_21)   --->   "%and_ln55_20 = and i1 %non_zero_cache_7_load, i1 %tmp_44" [../compute_row_operations.cpp:55]   --->   Operation 539 'and' 'and_ln55_20' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_21)   --->   "%and_ln55_19 = and i1 %or_ln55_14, i1 %or_ln55_13" [../compute_row_operations.cpp:55]   --->   Operation 540 'and' 'and_ln55_19' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 541 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln55_21 = and i1 %and_ln55_19, i1 %and_ln55_20" [../compute_row_operations.cpp:55]   --->   Operation 541 'and' 'and_ln55_21' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 542 [1/1] (0.28ns)   --->   "%xor_ln54_6 = xor i1 %non_zero_cache_7_load, i1 1" [../compute_row_operations.cpp:54]   --->   Operation 542 'xor' 'xor_ln54_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 543 [1/1] (0.00ns)   --->   "%sel_tmp6 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln55_21, i1 %xor_ln54_6" [../compute_row_operations.cpp:55]   --->   Operation 543 'bitconcatenate' 'sel_tmp6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_10 : Operation 544 [1/1] (0.42ns)   --->   "%min2_27 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 2, i32 %min1_25, i2 1, i32 %min2_23, i2 0, i32 %min2_26, i32 <undef>, i2 %sel_tmp6" [../compute_row_operations.cpp:55]   --->   Operation 544 'sparsemux' 'min2_27' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 545 [1/1] (0.44ns)   --->   "%min1_26 = select i1 %and_ln55_21, i32 %abs_val_16, i32 %min1_25" [../compute_row_operations.cpp:55]   --->   Operation 545 'select' 'min1_26' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 546 [1/1] (0.00ns)   --->   "%data_8 = bitcast i32 %val_8" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 546 'bitcast' 'data_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_10 : Operation 547 [1/1] (0.00ns)   --->   "%t_8 = trunc i32 %data_8" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 547 'trunc' 't_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_10 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln313_8 = zext i31 %t_8" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 548 'zext' 'zext_ln313_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_10 : Operation 549 [1/1] (0.00ns)   --->   "%abs_val_17 = bitcast i32 %zext_ln313_8" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 549 'bitcast' 'abs_val_17' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_10 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_8, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 550 'partselect' 'tmp_47' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_10 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln55_15 = trunc i32 %data_8" [../compute_row_operations.cpp:55]   --->   Operation 551 'trunc' 'trunc_ln55_15' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_10 : Operation 552 [1/1] (0.76ns)   --->   "%icmp_ln55_30 = icmp_ne  i8 %tmp_47, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 552 'icmp' 'icmp_ln55_30' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 553 [1/1] (0.92ns)   --->   "%icmp_ln55_31 = icmp_eq  i23 %trunc_ln55_15, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 553 'icmp' 'icmp_ln55_31' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 554 [1/1] (0.28ns)   --->   "%or_ln55_15 = or i1 %icmp_ln55_31, i1 %icmp_ln55_30" [../compute_row_operations.cpp:55]   --->   Operation 554 'or' 'or_ln55_15' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 555 [2/2] (2.78ns)   --->   "%tmp_49 = fcmp_olt  i32 %abs_val_17, i32 %min1_26" [../compute_row_operations.cpp:55]   --->   Operation 555 'fcmp' 'tmp_49' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 556 [2/2] (2.78ns)   --->   "%tmp_51 = fcmp_olt  i32 %abs_val_17, i32 %min2_27" [../compute_row_operations.cpp:60]   --->   Operation 556 'fcmp' 'tmp_51' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 557 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %conv_i2, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 557 'fmul' 'mul_i' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 558 [1/1] (0.42ns)   --->   "%br_ln70 = br i1 %cmp61_1, void %if.end94.1, void %for.inc134" [../compute_row_operations.cpp:70]   --->   Operation 558 'br' 'br_ln70' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.42>
ST_10 : Operation 559 [2/3] (7.01ns)   --->   "%mul_i_1 = fmul i32 %conv_i25_1, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 559 'fmul' 'mul_i_1' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 560 [1/1] (0.42ns)   --->   "%br_ln70 = br i1 %cmp61_2, void %if.end94.2, void %for.inc134" [../compute_row_operations.cpp:70]   --->   Operation 560 'br' 'br_ln70' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & !cmp61_1)> <Delay = 0.42>
ST_10 : Operation 561 [2/3] (7.01ns)   --->   "%mul_i_2 = fmul i32 %conv_i25_2, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 561 'fmul' 'mul_i_2' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 562 [1/1] (0.42ns)   --->   "%br_ln70 = br i1 %cmp61_3, void %if.end94.3, void %for.inc134" [../compute_row_operations.cpp:70]   --->   Operation 562 'br' 'br_ln70' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & !cmp61_1 & !cmp61_2)> <Delay = 0.42>
ST_10 : Operation 563 [2/3] (7.01ns)   --->   "%mul_i_3 = fmul i32 %conv_i25_3, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 563 'fmul' 'mul_i_3' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 564 [1/1] (0.42ns)   --->   "%br_ln70 = br i1 %cmp61_4, void %if.end94.4, void %for.inc134" [../compute_row_operations.cpp:70]   --->   Operation 564 'br' 'br_ln70' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3)> <Delay = 0.42>
ST_10 : Operation 565 [2/3] (7.01ns)   --->   "%mul_i_4 = fmul i32 %conv_i25_4, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 565 'fmul' 'mul_i_4' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 566 [1/1] (0.42ns)   --->   "%br_ln70 = br i1 %cmp61_5, void %if.end94.5, void %for.inc134" [../compute_row_operations.cpp:70]   --->   Operation 566 'br' 'br_ln70' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4)> <Delay = 0.42>
ST_10 : Operation 567 [2/3] (7.01ns)   --->   "%mul_i_5 = fmul i32 %conv_i25_5, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 567 'fmul' 'mul_i_5' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 568 [1/1] (0.42ns)   --->   "%br_ln70 = br i1 %cmp61_6, void %if.end94.6, void %for.inc134" [../compute_row_operations.cpp:70]   --->   Operation 568 'br' 'br_ln70' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5)> <Delay = 0.42>
ST_10 : Operation 569 [3/3] (7.01ns)   --->   "%mul_i_6 = fmul i32 %conv_i25_6, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 569 'fmul' 'mul_i_6' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 570 [1/1] (0.42ns)   --->   "%br_ln70 = br i1 %cmp61_7, void %if.end94.7, void %for.inc134" [../compute_row_operations.cpp:70]   --->   Operation 570 'br' 'br_ln70' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6)> <Delay = 0.42>
ST_10 : Operation 571 [3/3] (7.01ns)   --->   "%mul_i_7 = fmul i32 %conv_i25_7, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 571 'fmul' 'mul_i_7' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 572 [1/1] (0.42ns)   --->   "%br_ln70 = br i1 %cmp61_8, void %if.end94.8, void %for.inc134" [../compute_row_operations.cpp:70]   --->   Operation 572 'br' 'br_ln70' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7)> <Delay = 0.42>
ST_10 : Operation 573 [3/3] (7.01ns)   --->   "%mul_i_8 = fmul i32 %conv_i25_8, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 573 'fmul' 'mul_i_8' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 574 [1/1] (0.42ns)   --->   "%br_ln70 = br i1 %cmp61_9, void %if.end94.9, void %for.inc134" [../compute_row_operations.cpp:70]   --->   Operation 574 'br' 'br_ln70' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8)> <Delay = 0.42>
ST_10 : Operation 575 [3/3] (7.01ns)   --->   "%mul_i_9 = fmul i32 %conv_i25_9, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 575 'fmul' 'mul_i_9' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 576 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc134"   --->   Operation 576 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9)> <Delay = 0.42>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 577 [1/1] (0.00ns)   --->   "%bitcast_ln55_7 = bitcast i32 %min1_26" [../compute_row_operations.cpp:55]   --->   Operation 577 'bitcast' 'bitcast_ln55_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_11 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln55_7, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 578 'partselect' 'tmp_48' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_11 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln55_16 = trunc i32 %bitcast_ln55_7" [../compute_row_operations.cpp:55]   --->   Operation 579 'trunc' 'trunc_ln55_16' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_11 : Operation 580 [1/1] (0.76ns)   --->   "%icmp_ln55_32 = icmp_ne  i8 %tmp_48, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 580 'icmp' 'icmp_ln55_32' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 581 [1/1] (0.92ns)   --->   "%icmp_ln55_33 = icmp_eq  i23 %trunc_ln55_16, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 581 'icmp' 'icmp_ln55_33' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_24)   --->   "%or_ln55_16 = or i1 %icmp_ln55_33, i1 %icmp_ln55_32" [../compute_row_operations.cpp:55]   --->   Operation 582 'or' 'or_ln55_16' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 583 [1/2] (2.78ns)   --->   "%tmp_49 = fcmp_olt  i32 %abs_val_17, i32 %min1_26" [../compute_row_operations.cpp:55]   --->   Operation 583 'fcmp' 'tmp_49' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 584 [1/1] (0.00ns)   --->   "%bitcast_ln60_6 = bitcast i32 %min2_27" [../compute_row_operations.cpp:60]   --->   Operation 584 'bitcast' 'bitcast_ln60_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_11 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln60_6, i32 23, i32 30" [../compute_row_operations.cpp:60]   --->   Operation 585 'partselect' 'tmp_50' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_11 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln60_6 = trunc i32 %bitcast_ln60_6" [../compute_row_operations.cpp:60]   --->   Operation 586 'trunc' 'trunc_ln60_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_11 : Operation 587 [1/1] (0.76ns)   --->   "%icmp_ln60_12 = icmp_ne  i8 %tmp_50, i8 255" [../compute_row_operations.cpp:60]   --->   Operation 587 'icmp' 'icmp_ln60_12' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 588 [1/1] (0.92ns)   --->   "%icmp_ln60_13 = icmp_eq  i23 %trunc_ln60_6, i23 0" [../compute_row_operations.cpp:60]   --->   Operation 588 'icmp' 'icmp_ln60_13' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node min2_30)   --->   "%or_ln60_6 = or i1 %icmp_ln60_13, i1 %icmp_ln60_12" [../compute_row_operations.cpp:60]   --->   Operation 589 'or' 'or_ln60_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node min2_30)   --->   "%and_ln60_13 = and i1 %or_ln55_15, i1 %or_ln60_6" [../compute_row_operations.cpp:60]   --->   Operation 590 'and' 'and_ln60_13' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 591 [1/2] (2.78ns)   --->   "%tmp_51 = fcmp_olt  i32 %abs_val_17, i32 %min2_27" [../compute_row_operations.cpp:60]   --->   Operation 591 'fcmp' 'tmp_51' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node min2_30)   --->   "%and_ln60_14 = and i1 %and_ln60_13, i1 %tmp_51" [../compute_row_operations.cpp:60]   --->   Operation 592 'and' 'and_ln60_14' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 593 [1/1] (0.44ns) (out node of the LUT)   --->   "%min2_30 = select i1 %and_ln60_14, i32 %abs_val_17, i32 %min2_27" [../compute_row_operations.cpp:60]   --->   Operation 593 'select' 'min2_30' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_24)   --->   "%and_ln55_23 = and i1 %non_zero_cache_8_load, i1 %tmp_49" [../compute_row_operations.cpp:55]   --->   Operation 594 'and' 'and_ln55_23' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_24)   --->   "%and_ln55_22 = and i1 %or_ln55_16, i1 %or_ln55_15" [../compute_row_operations.cpp:55]   --->   Operation 595 'and' 'and_ln55_22' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 596 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln55_24 = and i1 %and_ln55_22, i1 %and_ln55_23" [../compute_row_operations.cpp:55]   --->   Operation 596 'and' 'and_ln55_24' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 597 [1/1] (0.28ns)   --->   "%xor_ln54_7 = xor i1 %non_zero_cache_8_load, i1 1" [../compute_row_operations.cpp:54]   --->   Operation 597 'xor' 'xor_ln54_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 598 [1/1] (0.00ns)   --->   "%sel_tmp7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln55_24, i1 %xor_ln54_7" [../compute_row_operations.cpp:55]   --->   Operation 598 'bitconcatenate' 'sel_tmp7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_11 : Operation 599 [1/1] (0.42ns)   --->   "%min2_31 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 2, i32 %min1_26, i2 1, i32 %min2_27, i2 0, i32 %min2_30, i32 <undef>, i2 %sel_tmp7" [../compute_row_operations.cpp:55]   --->   Operation 599 'sparsemux' 'min2_31' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 600 [1/1] (0.44ns)   --->   "%min1_27 = select i1 %and_ln55_24, i32 %abs_val_17, i32 %min1_26" [../compute_row_operations.cpp:55]   --->   Operation 600 'select' 'min1_27' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 601 [1/1] (0.00ns)   --->   "%data_9 = bitcast i32 %val_9" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 601 'bitcast' 'data_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_11 : Operation 602 [1/1] (0.00ns)   --->   "%t_9 = trunc i32 %data_9" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 602 'trunc' 't_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_11 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln313_9 = zext i31 %t_9" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 603 'zext' 'zext_ln313_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_11 : Operation 604 [1/1] (0.00ns)   --->   "%abs_val_18 = bitcast i32 %zext_ln313_9" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../compute_row_operations.cpp:52]   --->   Operation 604 'bitcast' 'abs_val_18' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_11 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_9, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 605 'partselect' 'tmp_52' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_11 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln55_17 = trunc i32 %data_9" [../compute_row_operations.cpp:55]   --->   Operation 606 'trunc' 'trunc_ln55_17' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_11 : Operation 607 [1/1] (0.76ns)   --->   "%icmp_ln55_34 = icmp_ne  i8 %tmp_52, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 607 'icmp' 'icmp_ln55_34' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 608 [1/1] (0.92ns)   --->   "%icmp_ln55_35 = icmp_eq  i23 %trunc_ln55_17, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 608 'icmp' 'icmp_ln55_35' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 609 [1/1] (0.28ns)   --->   "%or_ln55_17 = or i1 %icmp_ln55_35, i1 %icmp_ln55_34" [../compute_row_operations.cpp:55]   --->   Operation 609 'or' 'or_ln55_17' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 610 [2/2] (2.78ns)   --->   "%tmp_54 = fcmp_olt  i32 %abs_val_18, i32 %min1_27" [../compute_row_operations.cpp:55]   --->   Operation 610 'fcmp' 'tmp_54' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 611 [2/2] (2.78ns)   --->   "%tmp_56 = fcmp_olt  i32 %abs_val_18, i32 %min2_31" [../compute_row_operations.cpp:60]   --->   Operation 611 'fcmp' 'tmp_56' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 0)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 612 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %conv_i2, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 612 'fmul' 'mul_i' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 613 [1/3] (7.01ns)   --->   "%mul_i_1 = fmul i32 %conv_i25_1, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 613 'fmul' 'mul_i_1' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 614 [1/3] (7.01ns)   --->   "%mul_i_2 = fmul i32 %conv_i25_2, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 614 'fmul' 'mul_i_2' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 615 [1/3] (7.01ns)   --->   "%mul_i_3 = fmul i32 %conv_i25_3, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 615 'fmul' 'mul_i_3' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 616 [1/3] (7.01ns)   --->   "%mul_i_4 = fmul i32 %conv_i25_4, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 616 'fmul' 'mul_i_4' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 617 [1/3] (7.01ns)   --->   "%mul_i_5 = fmul i32 %conv_i25_5, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 617 'fmul' 'mul_i_5' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 618 [2/3] (7.01ns)   --->   "%mul_i_6 = fmul i32 %conv_i25_6, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 618 'fmul' 'mul_i_6' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 619 [2/3] (7.01ns)   --->   "%mul_i_7 = fmul i32 %conv_i25_7, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 619 'fmul' 'mul_i_7' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 620 [2/3] (7.01ns)   --->   "%mul_i_8 = fmul i32 %conv_i25_8, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 620 'fmul' 'mul_i_8' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 621 [2/3] (7.01ns)   --->   "%mul_i_9 = fmul i32 %conv_i25_9, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 621 'fmul' 'mul_i_9' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 622 [1/1] (0.42ns)   --->   "%tmp_11 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 0, i1 %syndrome_cache_reload_read, i2 1, i1 %syndrome_cache_1_reload_read, i2 2, i1 %syndrome_cache_2_reload_read, i1 0, i2 %i_1" [../compute_row_operations.cpp:85]   --->   Operation 622 'sparsemux' 'tmp_11' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 623 [1/1] (0.00ns)   --->   "%L_cache_1_addr_1 = getelementptr i32 %L_cache_1, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:85]   --->   Operation 623 'getelementptr' 'L_cache_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 624 [1/1] (0.00ns)   --->   "%L_cache_2_addr_1 = getelementptr i32 %L_cache_2, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:85]   --->   Operation 624 'getelementptr' 'L_cache_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 625 [1/1] (0.00ns)   --->   "%L_cache_3_addr_1 = getelementptr i32 %L_cache_3, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:85]   --->   Operation 625 'getelementptr' 'L_cache_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 626 [1/1] (0.00ns)   --->   "%L_cache_4_addr_1 = getelementptr i32 %L_cache_4, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:85]   --->   Operation 626 'getelementptr' 'L_cache_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 627 [1/1] (0.00ns)   --->   "%L_cache_5_addr_1 = getelementptr i32 %L_cache_5, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:85]   --->   Operation 627 'getelementptr' 'L_cache_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 628 [1/1] (0.00ns)   --->   "%L_cache_6_addr_1 = getelementptr i32 %L_cache_6, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:85]   --->   Operation 628 'getelementptr' 'L_cache_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 629 [1/1] (0.00ns)   --->   "%L_cache_7_addr_1 = getelementptr i32 %L_cache_7, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:85]   --->   Operation 629 'getelementptr' 'L_cache_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 630 [1/1] (0.00ns)   --->   "%L_cache_8_addr_1 = getelementptr i32 %L_cache_8, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:85]   --->   Operation 630 'getelementptr' 'L_cache_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 631 [1/1] (0.00ns)   --->   "%L_cache_9_addr_1 = getelementptr i32 %L_cache_9, i64 0, i64 %zext_ln37" [../compute_row_operations.cpp:85]   --->   Operation 631 'getelementptr' 'L_cache_9_addr_1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 632 [1/1] (0.28ns)   --->   "%minpos = xor i1 %and_ln54, i1 1" [../compute_row_operations.cpp:54]   --->   Operation 632 'xor' 'minpos' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 633 [1/1] (0.17ns)   --->   "%select_ln661 = select i1 %minpos, i5 31, i5 0" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:661->../compute_row_operations.cpp:65]   --->   Operation 633 'select' 'select_ln661' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 256)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 634 [1/1] (0.17ns)   --->   "%sign_minpos_2 = select i1 %and_ln55_3, i1 %sign_minpos_1, i1 %sign_minpos" [../compute_row_operations.cpp:55]   --->   Operation 634 'select' 'sign_minpos_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node minpos_1)   --->   "%sext_ln661_1 = select i1 %and_ln55_3, i2 1, i2 3" [../compute_row_operations.cpp:55]   --->   Operation 635 'select' 'sext_ln661_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node minpos_1)   --->   "%empty = or i1 %and_ln55_3, i1 %minpos" [../compute_row_operations.cpp:55]   --->   Operation 636 'or' 'empty' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 637 [1/1] (0.28ns) (out node of the LUT)   --->   "%minpos_1 = select i1 %empty, i2 %sext_ln661_1, i2 0" [../compute_row_operations.cpp:55]   --->   Operation 637 'select' 'minpos_1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln661 = sext i2 %minpos_1" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:661->../compute_row_operations.cpp:65]   --->   Operation 638 'sext' 'sext_ln661' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 128)> <Delay = 0.00>
ST_12 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln661_2 = sext i2 %minpos_1" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:661->../compute_row_operations.cpp:65]   --->   Operation 639 'sext' 'sext_ln661_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & !and_ln55_6)> <Delay = 0.00>
ST_12 : Operation 640 [1/1] (0.17ns)   --->   "%sign_minpos_4 = select i1 %and_ln55_6, i1 %sign_minpos_3, i1 %sign_minpos_2" [../compute_row_operations.cpp:55]   --->   Operation 640 'select' 'sign_minpos_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 641 [1/1] (0.20ns)   --->   "%minpos_2 = select i1 %and_ln55_6, i3 2, i3 %sext_ln661_2" [../compute_row_operations.cpp:55]   --->   Operation 641 'select' 'minpos_2' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln661_3 = sext i3 %minpos_2" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:661->../compute_row_operations.cpp:65]   --->   Operation 642 'sext' 'sext_ln661_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 64)> <Delay = 0.00>
ST_12 : Operation 643 [1/1] (0.17ns)   --->   "%sign_minpos_6 = select i1 %and_ln55_9, i1 %sign_minpos_5, i1 %sign_minpos_4" [../compute_row_operations.cpp:55]   --->   Operation 643 'select' 'sign_minpos_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 644 [1/1] (0.20ns)   --->   "%minpos_3 = select i1 %and_ln55_9, i3 3, i3 %minpos_2" [../compute_row_operations.cpp:55]   --->   Operation 644 'select' 'minpos_3' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln661_4 = sext i3 %minpos_3" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:661->../compute_row_operations.cpp:65]   --->   Operation 645 'sext' 'sext_ln661_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 32)> <Delay = 0.00>
ST_12 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln661_5 = sext i3 %minpos_3" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:661->../compute_row_operations.cpp:65]   --->   Operation 646 'sext' 'sext_ln661_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & !and_ln55_12)> <Delay = 0.00>
ST_12 : Operation 647 [1/1] (0.17ns)   --->   "%sign_minpos_8 = select i1 %and_ln55_12, i1 %sign_minpos_7, i1 %sign_minpos_6" [../compute_row_operations.cpp:55]   --->   Operation 647 'select' 'sign_minpos_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 648 [1/1] (0.39ns)   --->   "%minpos_4 = select i1 %and_ln55_12, i4 4, i4 %sext_ln661_5" [../compute_row_operations.cpp:55]   --->   Operation 648 'select' 'minpos_4' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln661_6 = sext i4 %minpos_4" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:661->../compute_row_operations.cpp:65]   --->   Operation 649 'sext' 'sext_ln661_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 16)> <Delay = 0.00>
ST_12 : Operation 650 [1/1] (0.17ns)   --->   "%sign_minpos_10 = select i1 %and_ln55_15, i1 %sign_minpos_9, i1 %sign_minpos_8" [../compute_row_operations.cpp:55]   --->   Operation 650 'select' 'sign_minpos_10' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 651 [1/1] (0.39ns)   --->   "%minpos_5 = select i1 %and_ln55_15, i4 5, i4 %minpos_4" [../compute_row_operations.cpp:55]   --->   Operation 651 'select' 'minpos_5' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln661_7 = sext i4 %minpos_5" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:661->../compute_row_operations.cpp:65]   --->   Operation 652 'sext' 'sext_ln661_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 8)> <Delay = 0.00>
ST_12 : Operation 653 [1/1] (0.17ns)   --->   "%sign_minpos_12 = select i1 %and_ln55_18, i1 %sign_minpos_11, i1 %sign_minpos_10" [../compute_row_operations.cpp:55]   --->   Operation 653 'select' 'sign_minpos_12' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 654 [1/1] (0.39ns)   --->   "%minpos_6 = select i1 %and_ln55_18, i4 6, i4 %minpos_5" [../compute_row_operations.cpp:55]   --->   Operation 654 'select' 'minpos_6' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln661_8 = sext i4 %minpos_6" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:661->../compute_row_operations.cpp:65]   --->   Operation 655 'sext' 'sext_ln661_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 4)> <Delay = 0.00>
ST_12 : Operation 656 [1/1] (0.17ns)   --->   "%sign_minpos_14 = select i1 %and_ln55_21, i1 %sign_minpos_13, i1 %sign_minpos_12" [../compute_row_operations.cpp:55]   --->   Operation 656 'select' 'sign_minpos_14' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 657 [1/1] (0.39ns)   --->   "%minpos_7 = select i1 %and_ln55_21, i4 7, i4 %minpos_6" [../compute_row_operations.cpp:55]   --->   Operation 657 'select' 'minpos_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln661_9 = sext i4 %minpos_7" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:661->../compute_row_operations.cpp:65]   --->   Operation 658 'sext' 'sext_ln661_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_12 : Operation 659 [1/1] (0.17ns)   --->   "%sign_minpos_16 = select i1 %and_ln55_24, i1 %sign_minpos_15, i1 %sign_minpos_14" [../compute_row_operations.cpp:55]   --->   Operation 659 'select' 'sign_minpos_16' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 660 [1/1] (0.41ns)   --->   "%minpos_8 = select i1 %and_ln55_24, i5 8, i5 %sext_ln661_9" [../compute_row_operations.cpp:55]   --->   Operation 660 'select' 'minpos_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 661 [1/1] (0.00ns)   --->   "%bitcast_ln55_8 = bitcast i32 %min1_27" [../compute_row_operations.cpp:55]   --->   Operation 661 'bitcast' 'bitcast_ln55_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_12 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln55_8, i32 23, i32 30" [../compute_row_operations.cpp:55]   --->   Operation 662 'partselect' 'tmp_53' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_12 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln55_18 = trunc i32 %bitcast_ln55_8" [../compute_row_operations.cpp:55]   --->   Operation 663 'trunc' 'trunc_ln55_18' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00>
ST_12 : Operation 664 [1/1] (0.76ns)   --->   "%icmp_ln55_36 = icmp_ne  i8 %tmp_53, i8 255" [../compute_row_operations.cpp:55]   --->   Operation 664 'icmp' 'icmp_ln55_36' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 665 [1/1] (0.92ns)   --->   "%icmp_ln55_37 = icmp_eq  i23 %trunc_ln55_18, i23 0" [../compute_row_operations.cpp:55]   --->   Operation 665 'icmp' 'icmp_ln55_37' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_27)   --->   "%or_ln55_18 = or i1 %icmp_ln55_37, i1 %icmp_ln55_36" [../compute_row_operations.cpp:55]   --->   Operation 666 'or' 'or_ln55_18' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 667 [1/2] (2.78ns)   --->   "%tmp_54 = fcmp_olt  i32 %abs_val_18, i32 %min1_27" [../compute_row_operations.cpp:55]   --->   Operation 667 'fcmp' 'tmp_54' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 668 [1/1] (0.00ns)   --->   "%bitcast_ln60_7 = bitcast i32 %min2_31" [../compute_row_operations.cpp:60]   --->   Operation 668 'bitcast' 'bitcast_ln60_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 0)> <Delay = 0.00>
ST_12 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln60_7, i32 23, i32 30" [../compute_row_operations.cpp:60]   --->   Operation 669 'partselect' 'tmp_55' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 0)> <Delay = 0.00>
ST_12 : Operation 670 [1/1] (0.00ns)   --->   "%trunc_ln60_7 = trunc i32 %bitcast_ln60_7" [../compute_row_operations.cpp:60]   --->   Operation 670 'trunc' 'trunc_ln60_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 0)> <Delay = 0.00>
ST_12 : Operation 671 [1/1] (0.76ns)   --->   "%icmp_ln60_14 = icmp_ne  i8 %tmp_55, i8 255" [../compute_row_operations.cpp:60]   --->   Operation 671 'icmp' 'icmp_ln60_14' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 0)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 672 [1/1] (0.92ns)   --->   "%icmp_ln60_15 = icmp_eq  i23 %trunc_ln60_7, i23 0" [../compute_row_operations.cpp:60]   --->   Operation 672 'icmp' 'icmp_ln60_15' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 0)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node min2_34)   --->   "%or_ln60_7 = or i1 %icmp_ln60_15, i1 %icmp_ln60_14" [../compute_row_operations.cpp:60]   --->   Operation 673 'or' 'or_ln60_7' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node min2_34)   --->   "%and_ln60_15 = and i1 %or_ln55_17, i1 %or_ln60_7" [../compute_row_operations.cpp:60]   --->   Operation 674 'and' 'and_ln60_15' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 675 [1/2] (2.78ns)   --->   "%tmp_56 = fcmp_olt  i32 %abs_val_18, i32 %min2_31" [../compute_row_operations.cpp:60]   --->   Operation 675 'fcmp' 'tmp_56' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 0)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node min2_34)   --->   "%and_ln60_16 = and i1 %and_ln60_15, i1 %tmp_56" [../compute_row_operations.cpp:60]   --->   Operation 676 'and' 'and_ln60_16' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 677 [1/1] (0.44ns) (out node of the LUT)   --->   "%min2_34 = select i1 %and_ln60_16, i32 %abs_val_18, i32 %min2_31" [../compute_row_operations.cpp:60]   --->   Operation 677 'select' 'min2_34' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 0)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_27)   --->   "%and_ln55_26 = and i1 %non_zero_cache_9_load, i1 %tmp_54" [../compute_row_operations.cpp:55]   --->   Operation 678 'and' 'and_ln55_26' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_27)   --->   "%and_ln55_25 = and i1 %or_ln55_18, i1 %or_ln55_17" [../compute_row_operations.cpp:55]   --->   Operation 679 'and' 'and_ln55_25' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 680 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln55_27 = and i1 %and_ln55_25, i1 %and_ln55_26" [../compute_row_operations.cpp:55]   --->   Operation 680 'and' 'and_ln55_27' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 681 [1/1] (0.17ns)   --->   "%sign_minpos_18 = select i1 %and_ln55_27, i1 %sign_minpos_17, i1 %sign_minpos_16" [../compute_row_operations.cpp:55]   --->   Operation 681 'select' 'sign_minpos_18' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 0)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 682 [1/1] (0.28ns)   --->   "%xor_ln54_8 = xor i1 %non_zero_cache_9_load, i1 1" [../compute_row_operations.cpp:54]   --->   Operation 682 'xor' 'xor_ln54_8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 683 [1/1] (0.00ns)   --->   "%sel_tmp8 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln55_27, i1 %xor_ln54_8" [../compute_row_operations.cpp:55]   --->   Operation 683 'bitconcatenate' 'sel_tmp8' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 0)> <Delay = 0.00>
ST_12 : Operation 684 [1/1] (0.42ns)   --->   "%min2_35 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 2, i32 %min1_27, i2 1, i32 %min2_31, i2 0, i32 %min2_34, i32 <undef>, i2 %sel_tmp8" [../compute_row_operations.cpp:55]   --->   Operation 684 'sparsemux' 'min2_35' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 0)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 685 [1/1] (0.44ns)   --->   "%min1 = select i1 %and_ln55_27, i32 %abs_val_18, i32 %min1_27" [../compute_row_operations.cpp:55]   --->   Operation 685 'select' 'min1' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 0)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 686 [1/1] (0.41ns)   --->   "%minpos_9 = select i1 %and_ln55_27, i5 9, i5 %minpos_8" [../compute_row_operations.cpp:55]   --->   Operation 686 'select' 'minpos_9' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61 & sel_tmp9 == 0)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 687 [1/1] (0.77ns)   --->   "%sign_minpos_19 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.10i1.i1.i9, i9 256, i1 %sign_minpos, i9 128, i1 %sign_minpos_2, i9 64, i1 %sign_minpos_4, i9 32, i1 %sign_minpos_6, i9 16, i1 %sign_minpos_8, i9 8, i1 %sign_minpos_10, i9 4, i1 %sign_minpos_12, i9 2, i1 %sign_minpos_14, i9 1, i1 %sign_minpos_16, i9 0, i1 %sign_minpos_18, i1 0, i9 %sel_tmp9" [../compute_row_operations.cpp:54]   --->   Operation 687 'sparsemux' 'sign_minpos_19' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.77> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 688 [1/1] (0.77ns)   --->   "%min2_08_ph = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.10float.float.i9, i9 256, i32 3.40282e+38, i9 128, i32 %min2_3, i9 64, i32 %min2_7, i9 32, i32 %min2_11, i9 16, i32 %min2_15, i9 8, i32 %min2_19, i9 4, i32 %min2_23, i9 2, i32 %min2_27, i9 1, i32 %min2_31, i9 0, i32 %min2_35, i32 <undef>, i9 %sel_tmp9" [../compute_row_operations.cpp:54]   --->   Operation 688 'sparsemux' 'min2_08_ph' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.77> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 689 [1/1] (0.77ns)   --->   "%min1_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.10float.float.i9, i9 256, i32 %min1_20, i9 128, i32 %min2, i9 64, i32 %min1_21, i9 32, i32 %min1_22, i9 16, i32 %min1_23, i9 8, i32 %min1_24, i9 4, i32 %min1_25, i9 2, i32 %min1_26, i9 1, i32 %min1_27, i9 0, i32 %min1, i32 <undef>, i9 %sel_tmp9" [../compute_row_operations.cpp:54]   --->   Operation 689 'sparsemux' 'min1_19' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.77> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 690 [1/1] (0.77ns)   --->   "%minpos_10 = sparsemux i5 @_ssdm_op_SparseMux.ap_auto.10i5.i5.i9, i9 256, i5 %select_ln661, i9 128, i5 %sext_ln661, i9 64, i5 %sext_ln661_3, i9 32, i5 %sext_ln661_4, i9 16, i5 %sext_ln661_6, i9 8, i5 %sext_ln661_7, i9 4, i5 %sext_ln661_8, i9 2, i5 %sext_ln661_9, i9 1, i5 %minpos_8, i9 0, i5 %minpos_9, i5 0, i9 %sel_tmp9" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:661->../compute_row_operations.cpp:65]   --->   Operation 690 'sparsemux' 'minpos_10' <Predicate = (!icmp_ln37 & !icmp_ln38 & !cmp61)> <Delay = 0.77> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 691 [4/4] (6.43ns)   --->   "%sign = fsub i32 1, i32 %mul_i" [../compute_row_operations.cpp:77]   --->   Operation 691 'fsub' 'sign' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 692 [4/4] (6.43ns)   --->   "%sign_1 = fsub i32 1, i32 %mul_i_1" [../compute_row_operations.cpp:77]   --->   Operation 692 'fsub' 'sign_1' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 693 [4/4] (6.43ns)   --->   "%sign_2 = fsub i32 1, i32 %mul_i_2" [../compute_row_operations.cpp:77]   --->   Operation 693 'fsub' 'sign_2' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 694 [4/4] (6.43ns)   --->   "%sign_3 = fsub i32 1, i32 %mul_i_3" [../compute_row_operations.cpp:77]   --->   Operation 694 'fsub' 'sign_3' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 695 [4/4] (6.43ns)   --->   "%sign_4 = fsub i32 1, i32 %mul_i_4" [../compute_row_operations.cpp:77]   --->   Operation 695 'fsub' 'sign_4' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 696 [4/4] (6.43ns)   --->   "%sign_5 = fsub i32 1, i32 %mul_i_5" [../compute_row_operations.cpp:77]   --->   Operation 696 'fsub' 'sign_5' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 697 [1/3] (7.01ns)   --->   "%mul_i_6 = fmul i32 %conv_i25_6, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 697 'fmul' 'mul_i_6' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 698 [1/3] (7.01ns)   --->   "%mul_i_7 = fmul i32 %conv_i25_7, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 698 'fmul' 'mul_i_7' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 699 [1/3] (7.01ns)   --->   "%mul_i_8 = fmul i32 %conv_i25_8, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 699 'fmul' 'mul_i_8' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 700 [1/3] (7.01ns)   --->   "%mul_i_9 = fmul i32 %conv_i25_9, i32 2" [../compute_row_operations.cpp:77]   --->   Operation 700 'fmul' 'mul_i_9' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 701 [1/1] (0.00ns)   --->   "%minpos_0453 = phi i5 %minpos_10, void %for.inc118.9, i5 31, void %for.body60, i5 %minpos_10, void %for.inc118, i5 %minpos_10, void %for.inc118.1, i5 %minpos_10, void %for.inc118.2, i5 %minpos_10, void %for.inc118.3, i5 %minpos_10, void %for.inc118.4, i5 %minpos_10, void %for.inc118.5, i5 %minpos_10, void %for.inc118.6, i5 %minpos_10, void %for.inc118.7, i5 %minpos_10, void %for.inc118.8"   --->   Operation 701 'phi' 'minpos_0453' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 702 [1/1] (0.00ns)   --->   "%row_sign_01048 = phi i1 %row_sign_10, void %for.inc118.9, i1 0, void %for.body60, i1 %row_sign_10, void %for.inc118, i1 %row_sign_10, void %for.inc118.1, i1 %row_sign_10, void %for.inc118.2, i1 %row_sign_10, void %for.inc118.3, i1 %row_sign_10, void %for.inc118.4, i1 %row_sign_10, void %for.inc118.5, i1 %row_sign_10, void %for.inc118.6, i1 %row_sign_10, void %for.inc118.7, i1 %row_sign_10, void %for.inc118.8"   --->   Operation 702 'phi' 'row_sign_01048' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 703 [1/1] (0.00ns)   --->   "%sign_minpos_01246 = phi i1 %sign_minpos_19, void %for.inc118.9, i1 0, void %for.body60, i1 %sign_minpos_19, void %for.inc118, i1 %sign_minpos_19, void %for.inc118.1, i1 %sign_minpos_19, void %for.inc118.2, i1 %sign_minpos_19, void %for.inc118.3, i1 %sign_minpos_19, void %for.inc118.4, i1 %sign_minpos_19, void %for.inc118.5, i1 %sign_minpos_19, void %for.inc118.6, i1 %sign_minpos_19, void %for.inc118.7, i1 %sign_minpos_19, void %for.inc118.8"   --->   Operation 703 'phi' 'sign_minpos_01246' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node xor_ln85_1)   --->   "%xor_ln85 = xor i1 %sign_minpos_01246, i1 %tmp_11" [../compute_row_operations.cpp:85]   --->   Operation 704 'xor' 'xor_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 705 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln85_1 = xor i1 %xor_ln85, i1 %row_sign_01048" [../compute_row_operations.cpp:85]   --->   Operation 705 'xor' 'xor_ln85_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 706 [1/1] (0.78ns)   --->   "%switch_ln85 = switch i5 %minpos_0453, void %arrayidx1333.exit, i5 0, void %arrayidx1333.case.0, i5 1, void %arrayidx1333.case.1, i5 2, void %arrayidx1333.case.2, i5 3, void %arrayidx1333.case.3, i5 4, void %arrayidx1333.case.4, i5 5, void %arrayidx1333.case.5, i5 6, void %arrayidx1333.case.6, i5 7, void %arrayidx1333.case.7, i5 8, void %arrayidx1333.case.8, i5 9, void %arrayidx1333.case.9" [../compute_row_operations.cpp:85]   --->   Operation 706 'switch' 'switch_ln85' <Predicate = true> <Delay = 0.78>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 707 [3/4] (6.43ns)   --->   "%sign = fsub i32 1, i32 %mul_i" [../compute_row_operations.cpp:77]   --->   Operation 707 'fsub' 'sign' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 708 [3/4] (6.43ns)   --->   "%sign_1 = fsub i32 1, i32 %mul_i_1" [../compute_row_operations.cpp:77]   --->   Operation 708 'fsub' 'sign_1' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 709 [3/4] (6.43ns)   --->   "%sign_2 = fsub i32 1, i32 %mul_i_2" [../compute_row_operations.cpp:77]   --->   Operation 709 'fsub' 'sign_2' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 710 [3/4] (6.43ns)   --->   "%sign_3 = fsub i32 1, i32 %mul_i_3" [../compute_row_operations.cpp:77]   --->   Operation 710 'fsub' 'sign_3' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 711 [3/4] (6.43ns)   --->   "%sign_4 = fsub i32 1, i32 %mul_i_4" [../compute_row_operations.cpp:77]   --->   Operation 711 'fsub' 'sign_4' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 712 [3/4] (6.43ns)   --->   "%sign_5 = fsub i32 1, i32 %mul_i_5" [../compute_row_operations.cpp:77]   --->   Operation 712 'fsub' 'sign_5' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 713 [4/4] (6.43ns)   --->   "%sign_6 = fsub i32 1, i32 %mul_i_6" [../compute_row_operations.cpp:77]   --->   Operation 713 'fsub' 'sign_6' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 714 [4/4] (6.43ns)   --->   "%sign_7 = fsub i32 1, i32 %mul_i_7" [../compute_row_operations.cpp:77]   --->   Operation 714 'fsub' 'sign_7' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 715 [4/4] (6.43ns)   --->   "%sign_8 = fsub i32 1, i32 %mul_i_8" [../compute_row_operations.cpp:77]   --->   Operation 715 'fsub' 'sign_8' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 716 [4/4] (6.43ns)   --->   "%sign_9 = fsub i32 1, i32 %mul_i_9" [../compute_row_operations.cpp:77]   --->   Operation 716 'fsub' 'sign_9' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 717 [2/4] (6.43ns)   --->   "%sign = fsub i32 1, i32 %mul_i" [../compute_row_operations.cpp:77]   --->   Operation 717 'fsub' 'sign' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 718 [2/4] (6.43ns)   --->   "%sign_1 = fsub i32 1, i32 %mul_i_1" [../compute_row_operations.cpp:77]   --->   Operation 718 'fsub' 'sign_1' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 719 [2/4] (6.43ns)   --->   "%sign_2 = fsub i32 1, i32 %mul_i_2" [../compute_row_operations.cpp:77]   --->   Operation 719 'fsub' 'sign_2' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 720 [2/4] (6.43ns)   --->   "%sign_3 = fsub i32 1, i32 %mul_i_3" [../compute_row_operations.cpp:77]   --->   Operation 720 'fsub' 'sign_3' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 721 [2/4] (6.43ns)   --->   "%sign_4 = fsub i32 1, i32 %mul_i_4" [../compute_row_operations.cpp:77]   --->   Operation 721 'fsub' 'sign_4' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 722 [2/4] (6.43ns)   --->   "%sign_5 = fsub i32 1, i32 %mul_i_5" [../compute_row_operations.cpp:77]   --->   Operation 722 'fsub' 'sign_5' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 723 [3/4] (6.43ns)   --->   "%sign_6 = fsub i32 1, i32 %mul_i_6" [../compute_row_operations.cpp:77]   --->   Operation 723 'fsub' 'sign_6' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 724 [3/4] (6.43ns)   --->   "%sign_7 = fsub i32 1, i32 %mul_i_7" [../compute_row_operations.cpp:77]   --->   Operation 724 'fsub' 'sign_7' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 725 [3/4] (6.43ns)   --->   "%sign_8 = fsub i32 1, i32 %mul_i_8" [../compute_row_operations.cpp:77]   --->   Operation 725 'fsub' 'sign_8' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 726 [3/4] (6.43ns)   --->   "%sign_9 = fsub i32 1, i32 %mul_i_9" [../compute_row_operations.cpp:77]   --->   Operation 726 'fsub' 'sign_9' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i1 %xor_ln85_1" [../compute_row_operations.cpp:85]   --->   Operation 727 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 728 [4/4] (5.19ns)   --->   "%conv_i = uitofp i32 %zext_ln85" [../compute_row_operations.cpp:85]   --->   Operation 728 'uitofp' 'conv_i' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 729 [1/4] (6.43ns)   --->   "%sign = fsub i32 1, i32 %mul_i" [../compute_row_operations.cpp:77]   --->   Operation 729 'fsub' 'sign' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 730 [1/4] (6.43ns)   --->   "%sign_1 = fsub i32 1, i32 %mul_i_1" [../compute_row_operations.cpp:77]   --->   Operation 730 'fsub' 'sign_1' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 731 [1/4] (6.43ns)   --->   "%sign_2 = fsub i32 1, i32 %mul_i_2" [../compute_row_operations.cpp:77]   --->   Operation 731 'fsub' 'sign_2' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 732 [1/4] (6.43ns)   --->   "%sign_3 = fsub i32 1, i32 %mul_i_3" [../compute_row_operations.cpp:77]   --->   Operation 732 'fsub' 'sign_3' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 733 [1/4] (6.43ns)   --->   "%sign_4 = fsub i32 1, i32 %mul_i_4" [../compute_row_operations.cpp:77]   --->   Operation 733 'fsub' 'sign_4' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 734 [1/4] (6.43ns)   --->   "%sign_5 = fsub i32 1, i32 %mul_i_5" [../compute_row_operations.cpp:77]   --->   Operation 734 'fsub' 'sign_5' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 735 [2/4] (6.43ns)   --->   "%sign_6 = fsub i32 1, i32 %mul_i_6" [../compute_row_operations.cpp:77]   --->   Operation 735 'fsub' 'sign_6' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 736 [2/4] (6.43ns)   --->   "%sign_7 = fsub i32 1, i32 %mul_i_7" [../compute_row_operations.cpp:77]   --->   Operation 736 'fsub' 'sign_7' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 737 [2/4] (6.43ns)   --->   "%sign_8 = fsub i32 1, i32 %mul_i_8" [../compute_row_operations.cpp:77]   --->   Operation 737 'fsub' 'sign_8' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 738 [2/4] (6.43ns)   --->   "%sign_9 = fsub i32 1, i32 %mul_i_9" [../compute_row_operations.cpp:77]   --->   Operation 738 'fsub' 'sign_9' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 739 [3/4] (5.19ns)   --->   "%conv_i = uitofp i32 %zext_ln85" [../compute_row_operations.cpp:85]   --->   Operation 739 'uitofp' 'conv_i' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 740 [3/3] (7.01ns)   --->   "%mul = fmul i32 %sign, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 740 'fmul' 'mul' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 741 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %sign_1, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 741 'fmul' 'mul_1' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 742 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %sign_2, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 742 'fmul' 'mul_2' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 743 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %sign_3, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 743 'fmul' 'mul_3' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 744 [3/3] (7.01ns)   --->   "%mul_4 = fmul i32 %sign_4, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 744 'fmul' 'mul_4' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 745 [3/3] (7.01ns)   --->   "%mul_5 = fmul i32 %sign_5, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 745 'fmul' 'mul_5' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 746 [1/4] (6.43ns)   --->   "%sign_6 = fsub i32 1, i32 %mul_i_6" [../compute_row_operations.cpp:77]   --->   Operation 746 'fsub' 'sign_6' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 747 [1/4] (6.43ns)   --->   "%sign_7 = fsub i32 1, i32 %mul_i_7" [../compute_row_operations.cpp:77]   --->   Operation 747 'fsub' 'sign_7' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 748 [1/4] (6.43ns)   --->   "%sign_8 = fsub i32 1, i32 %mul_i_8" [../compute_row_operations.cpp:77]   --->   Operation 748 'fsub' 'sign_8' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 749 [1/4] (6.43ns)   --->   "%sign_9 = fsub i32 1, i32 %mul_i_9" [../compute_row_operations.cpp:77]   --->   Operation 749 'fsub' 'sign_9' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 750 [2/4] (5.19ns)   --->   "%conv_i = uitofp i32 %zext_ln85" [../compute_row_operations.cpp:85]   --->   Operation 750 'uitofp' 'conv_i' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 751 [2/3] (7.01ns)   --->   "%mul = fmul i32 %sign, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 751 'fmul' 'mul' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 752 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %sign_1, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 752 'fmul' 'mul_1' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 753 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %sign_2, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 753 'fmul' 'mul_2' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 754 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %sign_3, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 754 'fmul' 'mul_3' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 755 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %sign_4, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 755 'fmul' 'mul_4' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 756 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %sign_5, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 756 'fmul' 'mul_5' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 757 [3/3] (7.01ns)   --->   "%mul_6 = fmul i32 %sign_6, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 757 'fmul' 'mul_6' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 758 [3/3] (7.01ns)   --->   "%mul_7 = fmul i32 %sign_7, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 758 'fmul' 'mul_7' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 759 [3/3] (7.01ns)   --->   "%mul_8 = fmul i32 %sign_8, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 759 'fmul' 'mul_8' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 760 [3/3] (7.01ns)   --->   "%mul_9 = fmul i32 %sign_9, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 760 'fmul' 'mul_9' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 761 [1/4] (5.19ns)   --->   "%conv_i = uitofp i32 %zext_ln85" [../compute_row_operations.cpp:85]   --->   Operation 761 'uitofp' 'conv_i' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 762 [1/3] (7.01ns)   --->   "%mul = fmul i32 %sign, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 762 'fmul' 'mul' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 763 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %sign_1, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 763 'fmul' 'mul_1' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 764 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %sign_2, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 764 'fmul' 'mul_2' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 765 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %sign_3, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 765 'fmul' 'mul_3' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 766 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %sign_4, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 766 'fmul' 'mul_4' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 767 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %sign_5, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 767 'fmul' 'mul_5' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 768 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %sign_6, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 768 'fmul' 'mul_6' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 769 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %sign_7, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 769 'fmul' 'mul_7' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 770 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %sign_8, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 770 'fmul' 'mul_8' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 771 [2/3] (7.01ns)   --->   "%mul_9 = fmul i32 %sign_9, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 771 'fmul' 'mul_9' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 772 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %conv_i, i32 2" [../compute_row_operations.cpp:85]   --->   Operation 772 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 773 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln80 = store i32 %mul, i2 %L_cache_addr" [../compute_row_operations.cpp:80]   --->   Operation 773 'store' 'store_ln80' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_19 : Operation 774 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc118" [../compute_row_operations.cpp:81]   --->   Operation 774 'br' 'br_ln81' <Predicate = (!cmp61 & non_zero_cache_load)> <Delay = 0.00>
ST_19 : Operation 775 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln80 = store i32 %mul_1, i2 %L_cache_1_addr" [../compute_row_operations.cpp:80]   --->   Operation 775 'store' 'store_ln80' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_19 : Operation 776 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc118.1" [../compute_row_operations.cpp:81]   --->   Operation 776 'br' 'br_ln81' <Predicate = (!cmp61 & !cmp61_1 & non_zero_cache_1_load)> <Delay = 0.00>
ST_19 : Operation 777 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln80 = store i32 %mul_2, i2 %L_cache_2_addr" [../compute_row_operations.cpp:80]   --->   Operation 777 'store' 'store_ln80' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_19 : Operation 778 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc118.2" [../compute_row_operations.cpp:81]   --->   Operation 778 'br' 'br_ln81' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & non_zero_cache_2_load)> <Delay = 0.00>
ST_19 : Operation 779 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln80 = store i32 %mul_3, i2 %L_cache_3_addr" [../compute_row_operations.cpp:80]   --->   Operation 779 'store' 'store_ln80' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_19 : Operation 780 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc118.3" [../compute_row_operations.cpp:81]   --->   Operation 780 'br' 'br_ln81' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & non_zero_cache_3_load)> <Delay = 0.00>
ST_19 : Operation 781 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln80 = store i32 %mul_4, i2 %L_cache_4_addr" [../compute_row_operations.cpp:80]   --->   Operation 781 'store' 'store_ln80' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_19 : Operation 782 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc118.4" [../compute_row_operations.cpp:81]   --->   Operation 782 'br' 'br_ln81' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & non_zero_cache_4_load)> <Delay = 0.00>
ST_19 : Operation 783 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln80 = store i32 %mul_5, i2 %L_cache_5_addr" [../compute_row_operations.cpp:80]   --->   Operation 783 'store' 'store_ln80' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_19 : Operation 784 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc118.5" [../compute_row_operations.cpp:81]   --->   Operation 784 'br' 'br_ln81' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & non_zero_cache_5_load)> <Delay = 0.00>
ST_19 : Operation 785 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %sign_6, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 785 'fmul' 'mul_6' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 786 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %sign_7, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 786 'fmul' 'mul_7' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 787 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %sign_8, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 787 'fmul' 'mul_8' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 788 [1/3] (7.01ns)   --->   "%mul_9 = fmul i32 %sign_9, i32 %min1_19" [../compute_row_operations.cpp:80]   --->   Operation 788 'fmul' 'mul_9' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 789 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %conv_i, i32 2" [../compute_row_operations.cpp:85]   --->   Operation 789 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 790 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln80 = store i32 %mul_6, i2 %L_cache_6_addr" [../compute_row_operations.cpp:80]   --->   Operation 790 'store' 'store_ln80' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_20 : Operation 791 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc118.6" [../compute_row_operations.cpp:81]   --->   Operation 791 'br' 'br_ln81' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & non_zero_cache_6_load)> <Delay = 0.00>
ST_20 : Operation 792 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln80 = store i32 %mul_7, i2 %L_cache_7_addr" [../compute_row_operations.cpp:80]   --->   Operation 792 'store' 'store_ln80' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_20 : Operation 793 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc118.7" [../compute_row_operations.cpp:81]   --->   Operation 793 'br' 'br_ln81' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & non_zero_cache_7_load)> <Delay = 0.00>
ST_20 : Operation 794 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln80 = store i32 %mul_8, i2 %L_cache_8_addr" [../compute_row_operations.cpp:80]   --->   Operation 794 'store' 'store_ln80' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_20 : Operation 795 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc118.8" [../compute_row_operations.cpp:81]   --->   Operation 795 'br' 'br_ln81' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & non_zero_cache_8_load)> <Delay = 0.00>
ST_20 : Operation 796 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln80 = store i32 %mul_9, i2 %L_cache_9_addr" [../compute_row_operations.cpp:80]   --->   Operation 796 'store' 'store_ln80' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_20 : Operation 797 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc118.9" [../compute_row_operations.cpp:81]   --->   Operation 797 'br' 'br_ln81' <Predicate = (!cmp61 & !cmp61_1 & !cmp61_2 & !cmp61_3 & !cmp61_4 & !cmp61_5 & !cmp61_6 & !cmp61_7 & !cmp61_8 & !cmp61_9 & non_zero_cache_9_load)> <Delay = 0.00>
ST_20 : Operation 798 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %conv_i, i32 2" [../compute_row_operations.cpp:85]   --->   Operation 798 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 799 [4/4] (6.43ns)   --->   "%sub = fsub i32 1, i32 %mul1" [../compute_row_operations.cpp:85]   --->   Operation 799 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 800 [3/4] (6.43ns)   --->   "%sub = fsub i32 1, i32 %mul1" [../compute_row_operations.cpp:85]   --->   Operation 800 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 801 [2/4] (6.43ns)   --->   "%sub = fsub i32 1, i32 %mul1" [../compute_row_operations.cpp:85]   --->   Operation 801 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 802 [1/4] (6.43ns)   --->   "%sub = fsub i32 1, i32 %mul1" [../compute_row_operations.cpp:85]   --->   Operation 802 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 803 [1/1] (0.00ns)   --->   "%min2_0850 = phi i32 %min2_08_ph, void %for.inc118.9, i32 3.40282e+38, void %for.body60, i32 %min2_08_ph, void %for.inc118, i32 %min2_08_ph, void %for.inc118.1, i32 %min2_08_ph, void %for.inc118.2, i32 %min2_08_ph, void %for.inc118.3, i32 %min2_08_ph, void %for.inc118.4, i32 %min2_08_ph, void %for.inc118.5, i32 %min2_08_ph, void %for.inc118.6, i32 %min2_08_ph, void %for.inc118.7, i32 %min2_08_ph, void %for.inc118.8" [../compute_row_operations.cpp:54]   --->   Operation 803 'phi' 'min2_0850' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 804 [3/3] (7.01ns)   --->   "%mul2 = fmul i32 %sub, i32 %min2_0850" [../compute_row_operations.cpp:85]   --->   Operation 804 'fmul' 'mul2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.01>
ST_26 : Operation 805 [2/3] (7.01ns)   --->   "%mul2 = fmul i32 %sub, i32 %min2_0850" [../compute_row_operations.cpp:85]   --->   Operation 805 'fmul' 'mul2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 827 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 827 'ret' 'ret_ln0' <Predicate = (icmp_ln38) | (icmp_ln37)> <Delay = 0.42>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 806 [1/3] (7.01ns)   --->   "%mul2 = fmul i32 %sub, i32 %min2_0850" [../compute_row_operations.cpp:85]   --->   Operation 806 'fmul' 'mul2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 0.67>
ST_28 : Operation 807 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln85 = store i32 %mul2, i2 %L_cache_9_addr_1" [../compute_row_operations.cpp:85]   --->   Operation 807 'store' 'store_ln85' <Predicate = (minpos_0453 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_28 : Operation 808 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx1333.exit" [../compute_row_operations.cpp:85]   --->   Operation 808 'br' 'br_ln85' <Predicate = (minpos_0453 == 9)> <Delay = 0.00>
ST_28 : Operation 809 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln85 = store i32 %mul2, i2 %L_cache_8_addr_1" [../compute_row_operations.cpp:85]   --->   Operation 809 'store' 'store_ln85' <Predicate = (minpos_0453 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_28 : Operation 810 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx1333.exit" [../compute_row_operations.cpp:85]   --->   Operation 810 'br' 'br_ln85' <Predicate = (minpos_0453 == 8)> <Delay = 0.00>
ST_28 : Operation 811 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln85 = store i32 %mul2, i2 %L_cache_7_addr_1" [../compute_row_operations.cpp:85]   --->   Operation 811 'store' 'store_ln85' <Predicate = (minpos_0453 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_28 : Operation 812 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx1333.exit" [../compute_row_operations.cpp:85]   --->   Operation 812 'br' 'br_ln85' <Predicate = (minpos_0453 == 7)> <Delay = 0.00>
ST_28 : Operation 813 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln85 = store i32 %mul2, i2 %L_cache_6_addr_1" [../compute_row_operations.cpp:85]   --->   Operation 813 'store' 'store_ln85' <Predicate = (minpos_0453 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_28 : Operation 814 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx1333.exit" [../compute_row_operations.cpp:85]   --->   Operation 814 'br' 'br_ln85' <Predicate = (minpos_0453 == 6)> <Delay = 0.00>
ST_28 : Operation 815 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln85 = store i32 %mul2, i2 %L_cache_5_addr_1" [../compute_row_operations.cpp:85]   --->   Operation 815 'store' 'store_ln85' <Predicate = (minpos_0453 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_28 : Operation 816 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx1333.exit" [../compute_row_operations.cpp:85]   --->   Operation 816 'br' 'br_ln85' <Predicate = (minpos_0453 == 5)> <Delay = 0.00>
ST_28 : Operation 817 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln85 = store i32 %mul2, i2 %L_cache_4_addr_1" [../compute_row_operations.cpp:85]   --->   Operation 817 'store' 'store_ln85' <Predicate = (minpos_0453 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_28 : Operation 818 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx1333.exit" [../compute_row_operations.cpp:85]   --->   Operation 818 'br' 'br_ln85' <Predicate = (minpos_0453 == 4)> <Delay = 0.00>
ST_28 : Operation 819 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln85 = store i32 %mul2, i2 %L_cache_3_addr_1" [../compute_row_operations.cpp:85]   --->   Operation 819 'store' 'store_ln85' <Predicate = (minpos_0453 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_28 : Operation 820 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx1333.exit" [../compute_row_operations.cpp:85]   --->   Operation 820 'br' 'br_ln85' <Predicate = (minpos_0453 == 3)> <Delay = 0.00>
ST_28 : Operation 821 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln85 = store i32 %mul2, i2 %L_cache_2_addr_1" [../compute_row_operations.cpp:85]   --->   Operation 821 'store' 'store_ln85' <Predicate = (minpos_0453 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_28 : Operation 822 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx1333.exit" [../compute_row_operations.cpp:85]   --->   Operation 822 'br' 'br_ln85' <Predicate = (minpos_0453 == 2)> <Delay = 0.00>
ST_28 : Operation 823 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln85 = store i32 %mul2, i2 %L_cache_1_addr_1" [../compute_row_operations.cpp:85]   --->   Operation 823 'store' 'store_ln85' <Predicate = (minpos_0453 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_28 : Operation 824 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx1333.exit" [../compute_row_operations.cpp:85]   --->   Operation 824 'br' 'br_ln85' <Predicate = (minpos_0453 == 1)> <Delay = 0.00>
ST_28 : Operation 825 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln85 = store i32 %mul2, i2 %L_cache_addr" [../compute_row_operations.cpp:85]   --->   Operation 825 'store' 'store_ln85' <Predicate = (minpos_0453 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_28 : Operation 826 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx1333.exit" [../compute_row_operations.cpp:85]   --->   Operation 826 'br' 'br_ln85' <Predicate = (minpos_0453 == 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.870ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln37', ../compute_row_operations.cpp:37) of constant 0 on local variable 'i', ../compute_row_operations.cpp:37 [42]  (0.427 ns)
	'load' operation 2 bit ('i', ../compute_row_operations.cpp:37) on local variable 'i', ../compute_row_operations.cpp:37 [45]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln38', ../compute_row_operations.cpp:38) [55]  (1.016 ns)
	'store' operation 0 bit ('store_ln37', ../compute_row_operations.cpp:37) of variable 'add_ln37', ../compute_row_operations.cpp:37 on local variable 'i', ../compute_row_operations.cpp:37 [706]  (0.427 ns)

 <State 2>: 3.459ns
The critical path consists of the following:
	'load' operation 32 bit ('val', ../compute_row_operations.cpp:51) on array 'L_cache' [61]  (0.677 ns)
	'fcmp' operation 1 bit ('tmp_12', ../compute_row_operations.cpp:55) [73]  (2.782 ns)

 <State 3>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_12', ../compute_row_operations.cpp:55) [73]  (2.782 ns)
	'and' operation 1 bit ('and_ln54', ../compute_row_operations.cpp:54) [75]  (0.287 ns)
	'select' operation 32 bit ('min1', ../compute_row_operations.cpp:54) [80]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_15', ../compute_row_operations.cpp:55) [102]  (2.782 ns)

 <State 4>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_15', ../compute_row_operations.cpp:55) [102]  (2.782 ns)
	'and' operation 1 bit ('and_ln55_2', ../compute_row_operations.cpp:55) [110]  (0.000 ns)
	'and' operation 1 bit ('and_ln55_3', ../compute_row_operations.cpp:55) [111]  (0.287 ns)
	'select' operation 32 bit ('min2', ../compute_row_operations.cpp:55) [116]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_19', ../compute_row_operations.cpp:55) [142]  (2.782 ns)

 <State 5>: 7.115ns
The critical path consists of the following:
	'xor' operation 1 bit ('row_sign', ../compute_row_operations.cpp:65) [387]  (0.287 ns)
	'xor' operation 1 bit ('row_sign', ../compute_row_operations.cpp:65) [430]  (0.287 ns)
	'xor' operation 1 bit ('row_sign', ../compute_row_operations.cpp:65) [473]  (0.287 ns)
	'sparsemux' operation 1 bit ('row_sign', /tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../compute_row_operations.cpp:65) [499]  (0.770 ns)
	'xor' operation 1 bit ('xor_ln77_1', ../compute_row_operations.cpp:77) [507]  (0.287 ns)
	'uitofp' operation 32 bit ('conv_i2', ../compute_row_operations.cpp:77) [509]  (5.197 ns)

 <State 6>: 6.440ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_26', ../compute_row_operations.cpp:60) [197]  (2.782 ns)
	'and' operation 1 bit ('and_ln60_4', ../compute_row_operations.cpp:60) [198]  (0.000 ns)
	'select' operation 32 bit ('min2', ../compute_row_operations.cpp:60) [199]  (0.449 ns)
	'sparsemux' operation 32 bit ('min2', ../compute_row_operations.cpp:55) [206]  (0.427 ns)
	'fcmp' operation 1 bit ('tmp_31', ../compute_row_operations.cpp:60) [242]  (2.782 ns)

 <State 7>: 6.440ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_31', ../compute_row_operations.cpp:60) [242]  (2.782 ns)
	'and' operation 1 bit ('and_ln60_6', ../compute_row_operations.cpp:60) [243]  (0.000 ns)
	'select' operation 32 bit ('min2', ../compute_row_operations.cpp:60) [244]  (0.449 ns)
	'sparsemux' operation 32 bit ('min2', ../compute_row_operations.cpp:55) [251]  (0.427 ns)
	'fcmp' operation 1 bit ('tmp_36', ../compute_row_operations.cpp:60) [286]  (2.782 ns)

 <State 8>: 6.440ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_36', ../compute_row_operations.cpp:60) [286]  (2.782 ns)
	'and' operation 1 bit ('and_ln60_8', ../compute_row_operations.cpp:60) [287]  (0.000 ns)
	'select' operation 32 bit ('min2', ../compute_row_operations.cpp:60) [288]  (0.449 ns)
	'sparsemux' operation 32 bit ('min2', ../compute_row_operations.cpp:55) [295]  (0.427 ns)
	'fcmp' operation 1 bit ('tmp_41', ../compute_row_operations.cpp:60) [330]  (2.782 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i_5', ../compute_row_operations.cpp:77) [585]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i', ../compute_row_operations.cpp:77) [510]  (7.016 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i_7', ../compute_row_operations.cpp:77) [615]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i_6', ../compute_row_operations.cpp:77) [600]  (7.016 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sign', ../compute_row_operations.cpp:77) [511]  (6.437 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sign', ../compute_row_operations.cpp:77) [511]  (6.437 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sign', ../compute_row_operations.cpp:77) [511]  (6.437 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', ../compute_row_operations.cpp:80) [512]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_9', ../compute_row_operations.cpp:80) [647]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_8', ../compute_row_operations.cpp:80) [632]  (7.016 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_6', ../compute_row_operations.cpp:80) [602]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', ../compute_row_operations.cpp:85) [662]  (7.016 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub', ../compute_row_operations.cpp:85) [663]  (6.437 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub', ../compute_row_operations.cpp:85) [663]  (6.437 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub', ../compute_row_operations.cpp:85) [663]  (6.437 ns)

 <State 24>: 6.437ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub', ../compute_row_operations.cpp:85) [663]  (6.437 ns)

 <State 25>: 7.016ns
The critical path consists of the following:
	'phi' operation 32 bit ('min2_0850', ../compute_row_operations.cpp:54) with incoming values : ('min2_08_ph', ../compute_row_operations.cpp:54) [654]  (0.000 ns)
	'fmul' operation 32 bit ('mul2', ../compute_row_operations.cpp:85) [664]  (7.016 ns)

 <State 26>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', ../compute_row_operations.cpp:85) [664]  (7.016 ns)

 <State 27>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', ../compute_row_operations.cpp:85) [664]  (7.016 ns)

 <State 28>: 0.677ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln85', ../compute_row_operations.cpp:85) of variable 'mul2', ../compute_row_operations.cpp:85 on array 'L_cache_9' [676]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
