// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_8_VITIS_LOOP_79_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_address0,
        C_ce0,
        C_we0,
        C_d0,
        C_address1,
        C_ce1,
        C_we1,
        C_d1,
        scale_reload,
        scale_4_reload,
        scale_8_reload,
        scale_12_reload,
        scale_16_reload,
        scale_20_reload,
        scale_24_reload,
        scale_28_reload,
        scale_32_reload,
        scale_36_reload,
        scale_40_reload,
        scale_44_reload,
        scale_48_reload,
        scale_52_reload,
        scale_56_reload,
        scale_60_reload,
        scale_1_reload,
        scale_5_reload,
        scale_9_reload,
        scale_13_reload,
        scale_17_reload,
        scale_21_reload,
        scale_25_reload,
        scale_29_reload,
        scale_33_reload,
        scale_37_reload,
        scale_41_reload,
        scale_45_reload,
        scale_49_reload,
        scale_53_reload,
        scale_57_reload,
        scale_61_reload,
        scale_2_reload,
        scale_6_reload,
        scale_10_reload,
        scale_14_reload,
        scale_18_reload,
        scale_22_reload,
        scale_26_reload,
        scale_30_reload,
        scale_34_reload,
        scale_38_reload,
        scale_42_reload,
        scale_46_reload,
        scale_50_reload,
        scale_54_reload,
        scale_58_reload,
        scale_62_reload,
        scale_3_reload,
        scale_7_reload,
        scale_11_reload,
        scale_15_reload,
        scale_19_reload,
        scale_23_reload,
        scale_27_reload,
        scale_31_reload,
        scale_35_reload,
        scale_39_reload,
        scale_43_reload,
        scale_47_reload,
        scale_51_reload,
        scale_55_reload,
        scale_59_reload,
        scale_63_reload,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] C_address0;
output   C_ce0;
output   C_we0;
output  [23:0] C_d0;
output  [13:0] C_address1;
output   C_ce1;
output   C_we1;
output  [23:0] C_d1;
input  [23:0] scale_reload;
input  [23:0] scale_4_reload;
input  [23:0] scale_8_reload;
input  [23:0] scale_12_reload;
input  [23:0] scale_16_reload;
input  [23:0] scale_20_reload;
input  [23:0] scale_24_reload;
input  [23:0] scale_28_reload;
input  [23:0] scale_32_reload;
input  [23:0] scale_36_reload;
input  [23:0] scale_40_reload;
input  [23:0] scale_44_reload;
input  [23:0] scale_48_reload;
input  [23:0] scale_52_reload;
input  [23:0] scale_56_reload;
input  [23:0] scale_60_reload;
input  [23:0] scale_1_reload;
input  [23:0] scale_5_reload;
input  [23:0] scale_9_reload;
input  [23:0] scale_13_reload;
input  [23:0] scale_17_reload;
input  [23:0] scale_21_reload;
input  [23:0] scale_25_reload;
input  [23:0] scale_29_reload;
input  [23:0] scale_33_reload;
input  [23:0] scale_37_reload;
input  [23:0] scale_41_reload;
input  [23:0] scale_45_reload;
input  [23:0] scale_49_reload;
input  [23:0] scale_53_reload;
input  [23:0] scale_57_reload;
input  [23:0] scale_61_reload;
input  [23:0] scale_2_reload;
input  [23:0] scale_6_reload;
input  [23:0] scale_10_reload;
input  [23:0] scale_14_reload;
input  [23:0] scale_18_reload;
input  [23:0] scale_22_reload;
input  [23:0] scale_26_reload;
input  [23:0] scale_30_reload;
input  [23:0] scale_34_reload;
input  [23:0] scale_38_reload;
input  [23:0] scale_42_reload;
input  [23:0] scale_46_reload;
input  [23:0] scale_50_reload;
input  [23:0] scale_54_reload;
input  [23:0] scale_58_reload;
input  [23:0] scale_62_reload;
input  [23:0] scale_3_reload;
input  [23:0] scale_7_reload;
input  [23:0] scale_11_reload;
input  [23:0] scale_15_reload;
input  [23:0] scale_19_reload;
input  [23:0] scale_23_reload;
input  [23:0] scale_27_reload;
input  [23:0] scale_31_reload;
input  [23:0] scale_35_reload;
input  [23:0] scale_39_reload;
input  [23:0] scale_43_reload;
input  [23:0] scale_47_reload;
input  [23:0] scale_51_reload;
input  [23:0] scale_55_reload;
input  [23:0] scale_59_reload;
input  [23:0] scale_63_reload;
output  [11:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
output  [11:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;
output  [11:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
output  [11:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln78_reg_2032;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [0:0] icmp_ln78_fu_917_p2;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] select_ln79_fu_953_p3;
reg   [5:0] select_ln79_reg_2036;
wire   [7:0] trunc_ln84_fu_973_p1;
reg   [7:0] trunc_ln84_reg_2041;
reg   [7:0] trunc_ln84_reg_2041_pp0_iter1_reg;
wire   [3:0] lshr_ln1_fu_977_p4;
reg   [3:0] lshr_ln1_reg_2049;
reg   [3:0] lshr_ln1_reg_2049_pp0_iter1_reg;
wire   [23:0] tmp_1_fu_1003_p35;
reg   [23:0] tmp_1_reg_2075;
reg   [4:0] tmp_9_reg_2080;
wire   [23:0] tmp_11_fu_1085_p35;
reg   [23:0] tmp_11_reg_2085;
wire   [0:0] trunc_ln83_fu_1157_p1;
reg   [0:0] trunc_ln83_reg_2090;
reg   [0:0] trunc_ln83_reg_2090_pp0_iter1_reg;
wire   [23:0] tmp_20_fu_1161_p35;
reg   [23:0] tmp_20_reg_2095;
wire   [23:0] tmp_29_fu_1233_p35;
reg   [23:0] tmp_29_reg_2100;
wire   [23:0] select_ln84_3_fu_1477_p3;
reg   [23:0] select_ln84_3_reg_2105;
wire    ap_block_pp0_stage1_11001;
wire   [23:0] select_ln84_7_fu_1636_p3;
reg   [23:0] select_ln84_7_reg_2110;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_2115;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_2120;
wire   [23:0] select_ln84_11_fu_1818_p3;
reg   [23:0] select_ln84_11_reg_2125;
wire   [23:0] select_ln84_15_fu_1976_p3;
reg   [23:0] select_ln84_15_reg_2130;
wire   [63:0] zext_ln84_5_fu_995_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln84_4_fu_1650_p1;
wire   [63:0] zext_ln84_6_fu_1663_p1;
wire   [63:0] zext_ln84_7_fu_1993_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln84_8_fu_2006_p1;
reg   [6:0] j_fu_282;
wire   [6:0] add_ln79_fu_1305_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_286;
wire   [8:0] select_ln78_fu_965_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [12:0] indvar_flatten_fu_290;
wire   [12:0] add_ln78_1_fu_923_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten_load;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;
reg    C_we1_local;
reg   [23:0] C_d1_local;
reg    C_ce1_local;
reg   [13:0] C_address1_local;
reg    C_we0_local;
reg   [23:0] C_d0_local;
reg    C_ce0_local;
reg   [13:0] C_address0_local;
reg  signed [23:0] grp_fu_771_p0;
wire  signed [47:0] sext_ln84_1_fu_1331_p1;
wire  signed [47:0] sext_ln84_5_fu_1672_p1;
reg  signed [23:0] grp_fu_771_p1;
wire  signed [47:0] sext_ln84_fu_1326_p1;
wire  signed [47:0] sext_ln84_4_fu_1668_p1;
reg  signed [23:0] grp_fu_775_p0;
wire  signed [47:0] sext_ln84_3_fu_1490_p1;
wire  signed [47:0] sext_ln84_7_fu_1830_p1;
reg  signed [23:0] grp_fu_775_p1;
wire  signed [47:0] sext_ln84_2_fu_1485_p1;
wire  signed [47:0] sext_ln84_6_fu_1826_p1;
wire   [47:0] grp_fu_771_p2;
wire   [6:0] grp_fu_805_p3;
wire   [7:0] grp_fu_819_p3;
wire   [47:0] grp_fu_775_p2;
wire   [6:0] grp_fu_865_p3;
wire   [7:0] grp_fu_879_p3;
wire   [0:0] tmp_fu_945_p3;
wire   [5:0] trunc_ln78_fu_935_p1;
wire   [8:0] add_ln78_fu_939_p2;
wire   [11:0] tmp_s_fu_987_p3;
wire   [23:0] tmp_1_fu_1003_p33;
wire   [23:0] tmp_11_fu_1085_p33;
wire   [23:0] tmp_20_fu_1161_p33;
wire   [23:0] tmp_29_fu_1233_p33;
wire   [6:0] zext_ln78_fu_961_p1;
wire   [0:0] grp_fu_797_p3;
wire   [23:0] grp_fu_787_p4;
wire   [23:0] zext_ln84_fu_1343_p1;
wire   [23:0] add_ln84_fu_1347_p2;
wire   [0:0] tmp_5_fu_1353_p3;
wire   [0:0] tmp_4_fu_1335_p3;
wire   [0:0] xor_ln84_fu_1361_p2;
wire   [0:0] and_ln84_fu_1367_p2;
wire   [0:0] grp_fu_827_p2;
wire   [0:0] grp_fu_833_p2;
wire   [0:0] tmp_6_fu_1373_p3;
wire   [0:0] grp_fu_813_p2;
wire   [0:0] xor_ln84_1_fu_1389_p2;
wire   [0:0] and_ln84_1_fu_1395_p2;
wire   [0:0] select_ln84_fu_1381_p3;
wire   [0:0] xor_ln84_2_fu_1415_p2;
wire   [0:0] grp_fu_779_p3;
wire   [0:0] or_ln84_fu_1421_p2;
wire   [0:0] xor_ln84_3_fu_1427_p2;
wire   [0:0] select_ln84_1_fu_1401_p3;
wire   [0:0] and_ln84_2_fu_1409_p2;
wire   [0:0] and_ln84_4_fu_1439_p2;
wire   [0:0] or_ln84_8_fu_1445_p2;
wire   [0:0] xor_ln84_4_fu_1451_p2;
wire   [0:0] and_ln84_3_fu_1433_p2;
wire   [0:0] and_ln84_5_fu_1457_p2;
wire   [0:0] or_ln84_1_fu_1471_p2;
wire   [23:0] select_ln84_2_fu_1463_p3;
wire   [0:0] grp_fu_857_p3;
wire   [23:0] grp_fu_847_p4;
wire   [23:0] zext_ln84_1_fu_1502_p1;
wire   [23:0] add_ln84_1_fu_1506_p2;
wire   [0:0] tmp_15_fu_1512_p3;
wire   [0:0] tmp_14_fu_1494_p3;
wire   [0:0] xor_ln84_5_fu_1520_p2;
wire   [0:0] and_ln84_6_fu_1526_p2;
wire   [0:0] grp_fu_887_p2;
wire   [0:0] grp_fu_893_p2;
wire   [0:0] tmp_16_fu_1532_p3;
wire   [0:0] grp_fu_873_p2;
wire   [0:0] xor_ln84_6_fu_1548_p2;
wire   [0:0] and_ln84_7_fu_1554_p2;
wire   [0:0] select_ln84_4_fu_1540_p3;
wire   [0:0] xor_ln84_7_fu_1574_p2;
wire   [0:0] grp_fu_839_p3;
wire   [0:0] or_ln84_2_fu_1580_p2;
wire   [0:0] xor_ln84_8_fu_1586_p2;
wire   [0:0] select_ln84_5_fu_1560_p3;
wire   [0:0] and_ln84_8_fu_1568_p2;
wire   [0:0] and_ln84_10_fu_1598_p2;
wire   [0:0] or_ln84_9_fu_1604_p2;
wire   [0:0] xor_ln84_9_fu_1610_p2;
wire   [0:0] and_ln84_9_fu_1592_p2;
wire   [0:0] and_ln84_11_fu_1616_p2;
wire   [0:0] or_ln84_3_fu_1630_p2;
wire   [23:0] select_ln84_6_fu_1622_p3;
wire   [13:0] add_ln84_4_fu_1644_p3;
wire   [13:0] tmp_10_fu_1655_p4;
wire   [23:0] zext_ln84_2_fu_1684_p1;
wire   [23:0] add_ln84_2_fu_1688_p2;
wire   [0:0] tmp_24_fu_1694_p3;
wire   [0:0] tmp_23_fu_1676_p3;
wire   [0:0] xor_ln84_10_fu_1702_p2;
wire   [0:0] and_ln84_12_fu_1708_p2;
wire   [0:0] tmp_25_fu_1714_p3;
wire   [0:0] xor_ln84_11_fu_1730_p2;
wire   [0:0] and_ln84_13_fu_1736_p2;
wire   [0:0] select_ln84_8_fu_1722_p3;
wire   [0:0] xor_ln84_12_fu_1756_p2;
wire   [0:0] or_ln84_4_fu_1762_p2;
wire   [0:0] xor_ln84_13_fu_1768_p2;
wire   [0:0] select_ln84_9_fu_1742_p3;
wire   [0:0] and_ln84_14_fu_1750_p2;
wire   [0:0] and_ln84_16_fu_1780_p2;
wire   [0:0] or_ln84_10_fu_1786_p2;
wire   [0:0] xor_ln84_14_fu_1792_p2;
wire   [0:0] and_ln84_15_fu_1774_p2;
wire   [0:0] and_ln84_17_fu_1798_p2;
wire   [0:0] or_ln84_5_fu_1812_p2;
wire   [23:0] select_ln84_10_fu_1804_p3;
wire   [23:0] zext_ln84_3_fu_1842_p1;
wire   [23:0] add_ln84_3_fu_1846_p2;
wire   [0:0] tmp_33_fu_1852_p3;
wire   [0:0] tmp_32_fu_1834_p3;
wire   [0:0] xor_ln84_15_fu_1860_p2;
wire   [0:0] and_ln84_18_fu_1866_p2;
wire   [0:0] tmp_34_fu_1872_p3;
wire   [0:0] xor_ln84_16_fu_1888_p2;
wire   [0:0] and_ln84_19_fu_1894_p2;
wire   [0:0] select_ln84_12_fu_1880_p3;
wire   [0:0] xor_ln84_17_fu_1914_p2;
wire   [0:0] or_ln84_6_fu_1920_p2;
wire   [0:0] xor_ln84_18_fu_1926_p2;
wire   [0:0] select_ln84_13_fu_1900_p3;
wire   [0:0] and_ln84_20_fu_1908_p2;
wire   [0:0] and_ln84_22_fu_1938_p2;
wire   [0:0] or_ln84_11_fu_1944_p2;
wire   [0:0] xor_ln84_19_fu_1950_p2;
wire   [0:0] and_ln84_21_fu_1932_p2;
wire   [0:0] and_ln84_23_fu_1956_p2;
wire   [0:0] or_ln84_7_fu_1970_p2;
wire   [23:0] select_ln84_14_fu_1962_p3;
wire   [13:0] tmp_19_fu_1984_p5;
wire   [13:0] tmp_28_fu_1998_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_1_fu_1003_p1;
wire   [5:0] tmp_1_fu_1003_p3;
wire   [5:0] tmp_1_fu_1003_p5;
wire   [5:0] tmp_1_fu_1003_p7;
wire   [5:0] tmp_1_fu_1003_p9;
wire   [5:0] tmp_1_fu_1003_p11;
wire   [5:0] tmp_1_fu_1003_p13;
wire   [5:0] tmp_1_fu_1003_p15;
wire  signed [5:0] tmp_1_fu_1003_p17;
wire  signed [5:0] tmp_1_fu_1003_p19;
wire  signed [5:0] tmp_1_fu_1003_p21;
wire  signed [5:0] tmp_1_fu_1003_p23;
wire  signed [5:0] tmp_1_fu_1003_p25;
wire  signed [5:0] tmp_1_fu_1003_p27;
wire  signed [5:0] tmp_1_fu_1003_p29;
wire  signed [5:0] tmp_1_fu_1003_p31;
wire   [5:0] tmp_11_fu_1085_p1;
wire   [5:0] tmp_11_fu_1085_p3;
wire   [5:0] tmp_11_fu_1085_p5;
wire   [5:0] tmp_11_fu_1085_p7;
wire   [5:0] tmp_11_fu_1085_p9;
wire   [5:0] tmp_11_fu_1085_p11;
wire   [5:0] tmp_11_fu_1085_p13;
wire   [5:0] tmp_11_fu_1085_p15;
wire  signed [5:0] tmp_11_fu_1085_p17;
wire  signed [5:0] tmp_11_fu_1085_p19;
wire  signed [5:0] tmp_11_fu_1085_p21;
wire  signed [5:0] tmp_11_fu_1085_p23;
wire  signed [5:0] tmp_11_fu_1085_p25;
wire  signed [5:0] tmp_11_fu_1085_p27;
wire  signed [5:0] tmp_11_fu_1085_p29;
wire  signed [5:0] tmp_11_fu_1085_p31;
wire   [5:0] tmp_20_fu_1161_p1;
wire   [5:0] tmp_20_fu_1161_p3;
wire   [5:0] tmp_20_fu_1161_p5;
wire   [5:0] tmp_20_fu_1161_p7;
wire   [5:0] tmp_20_fu_1161_p9;
wire   [5:0] tmp_20_fu_1161_p11;
wire   [5:0] tmp_20_fu_1161_p13;
wire   [5:0] tmp_20_fu_1161_p15;
wire  signed [5:0] tmp_20_fu_1161_p17;
wire  signed [5:0] tmp_20_fu_1161_p19;
wire  signed [5:0] tmp_20_fu_1161_p21;
wire  signed [5:0] tmp_20_fu_1161_p23;
wire  signed [5:0] tmp_20_fu_1161_p25;
wire  signed [5:0] tmp_20_fu_1161_p27;
wire  signed [5:0] tmp_20_fu_1161_p29;
wire  signed [5:0] tmp_20_fu_1161_p31;
wire   [5:0] tmp_29_fu_1233_p1;
wire   [5:0] tmp_29_fu_1233_p3;
wire   [5:0] tmp_29_fu_1233_p5;
wire   [5:0] tmp_29_fu_1233_p7;
wire   [5:0] tmp_29_fu_1233_p9;
wire   [5:0] tmp_29_fu_1233_p11;
wire   [5:0] tmp_29_fu_1233_p13;
wire   [5:0] tmp_29_fu_1233_p15;
wire  signed [5:0] tmp_29_fu_1233_p17;
wire  signed [5:0] tmp_29_fu_1233_p19;
wire  signed [5:0] tmp_29_fu_1233_p21;
wire  signed [5:0] tmp_29_fu_1233_p23;
wire  signed [5:0] tmp_29_fu_1233_p25;
wire  signed [5:0] tmp_29_fu_1233_p27;
wire  signed [5:0] tmp_29_fu_1233_p29;
wire  signed [5:0] tmp_29_fu_1233_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 j_fu_282 = 7'd0;
#0 i_fu_286 = 9'd0;
#0 indvar_flatten_fu_290 = 13'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U229(
    .din0(grp_fu_771_p0),
    .din1(grp_fu_771_p1),
    .dout(grp_fu_771_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U230(
    .din0(grp_fu_775_p0),
    .din1(grp_fu_775_p1),
    .dout(grp_fu_775_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U231(
    .din0(scale_reload),
    .din1(scale_4_reload),
    .din2(scale_8_reload),
    .din3(scale_12_reload),
    .din4(scale_16_reload),
    .din5(scale_20_reload),
    .din6(scale_24_reload),
    .din7(scale_28_reload),
    .din8(scale_32_reload),
    .din9(scale_36_reload),
    .din10(scale_40_reload),
    .din11(scale_44_reload),
    .din12(scale_48_reload),
    .din13(scale_52_reload),
    .din14(scale_56_reload),
    .din15(scale_60_reload),
    .def(tmp_1_fu_1003_p33),
    .sel(select_ln79_fu_953_p3),
    .dout(tmp_1_fu_1003_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U232(
    .din0(scale_1_reload),
    .din1(scale_5_reload),
    .din2(scale_9_reload),
    .din3(scale_13_reload),
    .din4(scale_17_reload),
    .din5(scale_21_reload),
    .din6(scale_25_reload),
    .din7(scale_29_reload),
    .din8(scale_33_reload),
    .din9(scale_37_reload),
    .din10(scale_41_reload),
    .din11(scale_45_reload),
    .din12(scale_49_reload),
    .din13(scale_53_reload),
    .din14(scale_57_reload),
    .din15(scale_61_reload),
    .def(tmp_11_fu_1085_p33),
    .sel(select_ln79_fu_953_p3),
    .dout(tmp_11_fu_1085_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U233(
    .din0(scale_2_reload),
    .din1(scale_6_reload),
    .din2(scale_10_reload),
    .din3(scale_14_reload),
    .din4(scale_18_reload),
    .din5(scale_22_reload),
    .din6(scale_26_reload),
    .din7(scale_30_reload),
    .din8(scale_34_reload),
    .din9(scale_38_reload),
    .din10(scale_42_reload),
    .din11(scale_46_reload),
    .din12(scale_50_reload),
    .din13(scale_54_reload),
    .din14(scale_58_reload),
    .din15(scale_62_reload),
    .def(tmp_20_fu_1161_p33),
    .sel(select_ln79_fu_953_p3),
    .dout(tmp_20_fu_1161_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U234(
    .din0(scale_3_reload),
    .din1(scale_7_reload),
    .din2(scale_11_reload),
    .din3(scale_15_reload),
    .din4(scale_19_reload),
    .din5(scale_23_reload),
    .din6(scale_27_reload),
    .din7(scale_31_reload),
    .din8(scale_35_reload),
    .din9(scale_39_reload),
    .din10(scale_43_reload),
    .din11(scale_47_reload),
    .din12(scale_51_reload),
    .din13(scale_55_reload),
    .din14(scale_59_reload),
    .din15(scale_63_reload),
    .def(tmp_29_fu_1233_p33),
    .sel(select_ln79_fu_953_p3),
    .dout(tmp_29_fu_1233_p35)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_917_p2 == 1'd0))) begin
            i_fu_286 <= select_ln78_fu_965_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_286 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_917_p2 == 1'd0))) begin
            indvar_flatten_fu_290 <= add_ln78_1_fu_923_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_290 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_917_p2 == 1'd0))) begin
            j_fu_282 <= add_ln79_fu_1305_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_282 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln78_reg_2032 <= icmp_ln78_fu_917_p2;
        lshr_ln1_reg_2049 <= {{select_ln79_fu_953_p3[5:2]}};
        lshr_ln1_reg_2049_pp0_iter1_reg <= lshr_ln1_reg_2049;
        select_ln79_reg_2036 <= select_ln79_fu_953_p3;
        select_ln84_11_reg_2125 <= select_ln84_11_fu_1818_p3;
        select_ln84_15_reg_2130 <= select_ln84_15_fu_1976_p3;
        tmp_11_reg_2085 <= tmp_11_fu_1085_p35;
        tmp_1_reg_2075 <= tmp_1_fu_1003_p35;
        tmp_20_reg_2095 <= tmp_20_fu_1161_p35;
        tmp_29_reg_2100 <= tmp_29_fu_1233_p35;
        tmp_9_reg_2080 <= {{select_ln79_fu_953_p3[5:1]}};
        trunc_ln83_reg_2090 <= trunc_ln83_fu_1157_p1;
        trunc_ln83_reg_2090_pp0_iter1_reg <= trunc_ln83_reg_2090;
        trunc_ln84_reg_2041 <= trunc_ln84_fu_973_p1;
        trunc_ln84_reg_2041_pp0_iter1_reg <= trunc_ln84_reg_2041;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln84_3_reg_2105 <= select_ln84_3_fu_1477_p3;
        select_ln84_7_reg_2110 <= select_ln84_7_fu_1636_p3;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_2115 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_2120 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_address0_local = zext_ln84_8_fu_2006_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_address0_local = zext_ln84_6_fu_1663_p1;
        end else begin
            C_address0_local = 'bx;
        end
    end else begin
        C_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_address1_local = zext_ln84_7_fu_1993_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_address1_local = zext_ln84_4_fu_1650_p1;
        end else begin
            C_address1_local = 'bx;
        end
    end else begin
        C_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_ce0_local = 1'b1;
    end else begin
        C_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_ce1_local = 1'b1;
    end else begin
        C_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_d0_local = select_ln84_15_reg_2130;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_d0_local = select_ln84_7_reg_2110;
        end else begin
            C_d0_local = 'bx;
        end
    end else begin
        C_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_d1_local = select_ln84_11_reg_2125;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_d1_local = select_ln84_3_reg_2105;
        end else begin
            C_d1_local = 'bx;
        end
    end else begin
        C_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_we0_local = 1'b1;
    end else begin
        C_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_we1_local = 1'b1;
    end else begin
        C_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln78_reg_2032 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_286;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_290;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_282;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_771_p0 = sext_ln84_5_fu_1672_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_771_p0 = sext_ln84_1_fu_1331_p1;
    end else begin
        grp_fu_771_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_771_p1 = sext_ln84_4_fu_1668_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_771_p1 = sext_ln84_fu_1326_p1;
    end else begin
        grp_fu_771_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_775_p0 = sext_ln84_7_fu_1830_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_775_p0 = sext_ln84_3_fu_1490_p1;
    end else begin
        grp_fu_775_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_775_p1 = sext_ln84_6_fu_1826_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_775_p1 = sext_ln84_2_fu_1485_p1;
    end else begin
        grp_fu_775_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_address0 = C_address0_local;

assign C_address1 = C_address1_local;

assign C_ce0 = C_ce0_local;

assign C_ce1 = C_ce1_local;

assign C_d0 = C_d0_local;

assign C_d1 = C_d1_local;

assign C_we0 = C_we0_local;

assign C_we1 = C_we1_local;

assign add_ln78_1_fu_923_p2 = (ap_sig_allocacmp_indvar_flatten_load + 13'd1);

assign add_ln78_fu_939_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln79_fu_1305_p2 = (zext_ln78_fu_961_p1 + 7'd4);

assign add_ln84_1_fu_1506_p2 = (grp_fu_847_p4 + zext_ln84_1_fu_1502_p1);

assign add_ln84_2_fu_1688_p2 = (grp_fu_787_p4 + zext_ln84_2_fu_1684_p1);

assign add_ln84_3_fu_1846_p2 = (grp_fu_847_p4 + zext_ln84_3_fu_1842_p1);

assign add_ln84_4_fu_1644_p3 = {{trunc_ln84_reg_2041}, {select_ln79_reg_2036}};

assign add_ln84_fu_1347_p2 = (grp_fu_787_p4 + zext_ln84_fu_1343_p1);

assign and_ln84_10_fu_1598_p2 = (tmp_15_fu_1512_p3 & select_ln84_5_fu_1560_p3);

assign and_ln84_11_fu_1616_p2 = (xor_ln84_9_fu_1610_p2 & grp_fu_839_p3);

assign and_ln84_12_fu_1708_p2 = (xor_ln84_10_fu_1702_p2 & tmp_23_fu_1676_p3);

assign and_ln84_13_fu_1736_p2 = (xor_ln84_11_fu_1730_p2 & grp_fu_813_p2);

assign and_ln84_14_fu_1750_p2 = (grp_fu_827_p2 & and_ln84_12_fu_1708_p2);

assign and_ln84_15_fu_1774_p2 = (xor_ln84_13_fu_1768_p2 & or_ln84_4_fu_1762_p2);

assign and_ln84_16_fu_1780_p2 = (tmp_24_fu_1694_p3 & select_ln84_9_fu_1742_p3);

assign and_ln84_17_fu_1798_p2 = (xor_ln84_14_fu_1792_p2 & grp_fu_779_p3);

assign and_ln84_18_fu_1866_p2 = (xor_ln84_15_fu_1860_p2 & tmp_32_fu_1834_p3);

assign and_ln84_19_fu_1894_p2 = (xor_ln84_16_fu_1888_p2 & grp_fu_873_p2);

assign and_ln84_1_fu_1395_p2 = (xor_ln84_1_fu_1389_p2 & grp_fu_813_p2);

assign and_ln84_20_fu_1908_p2 = (grp_fu_887_p2 & and_ln84_18_fu_1866_p2);

assign and_ln84_21_fu_1932_p2 = (xor_ln84_18_fu_1926_p2 & or_ln84_6_fu_1920_p2);

assign and_ln84_22_fu_1938_p2 = (tmp_33_fu_1852_p3 & select_ln84_13_fu_1900_p3);

assign and_ln84_23_fu_1956_p2 = (xor_ln84_19_fu_1950_p2 & grp_fu_839_p3);

assign and_ln84_2_fu_1409_p2 = (grp_fu_827_p2 & and_ln84_fu_1367_p2);

assign and_ln84_3_fu_1433_p2 = (xor_ln84_3_fu_1427_p2 & or_ln84_fu_1421_p2);

assign and_ln84_4_fu_1439_p2 = (tmp_5_fu_1353_p3 & select_ln84_1_fu_1401_p3);

assign and_ln84_5_fu_1457_p2 = (xor_ln84_4_fu_1451_p2 & grp_fu_779_p3);

assign and_ln84_6_fu_1526_p2 = (xor_ln84_5_fu_1520_p2 & tmp_14_fu_1494_p3);

assign and_ln84_7_fu_1554_p2 = (xor_ln84_6_fu_1548_p2 & grp_fu_873_p2);

assign and_ln84_8_fu_1568_p2 = (grp_fu_887_p2 & and_ln84_6_fu_1526_p2);

assign and_ln84_9_fu_1592_p2 = (xor_ln84_8_fu_1586_p2 & or_ln84_2_fu_1580_p2);

assign and_ln84_fu_1367_p2 = (xor_ln84_fu_1361_p2 & tmp_4_fu_1335_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign grp_fu_779_p3 = grp_fu_771_p2[32'd47];

assign grp_fu_787_p4 = {{grp_fu_771_p2[39:16]}};

assign grp_fu_797_p3 = grp_fu_771_p2[32'd15];

assign grp_fu_805_p3 = {{grp_fu_771_p2[47:41]}};

assign grp_fu_813_p2 = ((grp_fu_805_p3 == 7'd127) ? 1'b1 : 1'b0);

assign grp_fu_819_p3 = {{grp_fu_771_p2[47:40]}};

assign grp_fu_827_p2 = ((grp_fu_819_p3 == 8'd255) ? 1'b1 : 1'b0);

assign grp_fu_833_p2 = ((grp_fu_819_p3 == 8'd0) ? 1'b1 : 1'b0);

assign grp_fu_839_p3 = grp_fu_775_p2[32'd47];

assign grp_fu_847_p4 = {{grp_fu_775_p2[39:16]}};

assign grp_fu_857_p3 = grp_fu_775_p2[32'd15];

assign grp_fu_865_p3 = {{grp_fu_775_p2[47:41]}};

assign grp_fu_873_p2 = ((grp_fu_865_p3 == 7'd127) ? 1'b1 : 1'b0);

assign grp_fu_879_p3 = {{grp_fu_775_p2[47:40]}};

assign grp_fu_887_p2 = ((grp_fu_879_p3 == 8'd255) ? 1'b1 : 1'b0);

assign grp_fu_893_p2 = ((grp_fu_879_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_917_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 13'd4096) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_977_p4 = {{select_ln79_fu_953_p3[5:2]}};

assign or_ln84_10_fu_1786_p2 = (and_ln84_16_fu_1780_p2 | and_ln84_14_fu_1750_p2);

assign or_ln84_11_fu_1944_p2 = (and_ln84_22_fu_1938_p2 | and_ln84_20_fu_1908_p2);

assign or_ln84_1_fu_1471_p2 = (and_ln84_5_fu_1457_p2 | and_ln84_3_fu_1433_p2);

assign or_ln84_2_fu_1580_p2 = (xor_ln84_7_fu_1574_p2 | tmp_15_fu_1512_p3);

assign or_ln84_3_fu_1630_p2 = (and_ln84_9_fu_1592_p2 | and_ln84_11_fu_1616_p2);

assign or_ln84_4_fu_1762_p2 = (xor_ln84_12_fu_1756_p2 | tmp_24_fu_1694_p3);

assign or_ln84_5_fu_1812_p2 = (and_ln84_17_fu_1798_p2 | and_ln84_15_fu_1774_p2);

assign or_ln84_6_fu_1920_p2 = (xor_ln84_17_fu_1914_p2 | tmp_33_fu_1852_p3);

assign or_ln84_7_fu_1970_p2 = (and_ln84_23_fu_1956_p2 | and_ln84_21_fu_1932_p2);

assign or_ln84_8_fu_1445_p2 = (and_ln84_4_fu_1439_p2 | and_ln84_2_fu_1409_p2);

assign or_ln84_9_fu_1604_p2 = (and_ln84_8_fu_1568_p2 | and_ln84_10_fu_1598_p2);

assign or_ln84_fu_1421_p2 = (xor_ln84_2_fu_1415_p2 | tmp_5_fu_1353_p3);

assign select_ln78_fu_965_p3 = ((tmp_fu_945_p3[0:0] == 1'b1) ? add_ln78_fu_939_p2 : ap_sig_allocacmp_i_load);

assign select_ln79_fu_953_p3 = ((tmp_fu_945_p3[0:0] == 1'b1) ? 6'd0 : trunc_ln78_fu_935_p1);

assign select_ln84_10_fu_1804_p3 = ((and_ln84_15_fu_1774_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln84_11_fu_1818_p3 = ((or_ln84_5_fu_1812_p2[0:0] == 1'b1) ? select_ln84_10_fu_1804_p3 : add_ln84_2_fu_1688_p2);

assign select_ln84_12_fu_1880_p3 = ((and_ln84_18_fu_1866_p2[0:0] == 1'b1) ? grp_fu_887_p2 : grp_fu_893_p2);

assign select_ln84_13_fu_1900_p3 = ((and_ln84_18_fu_1866_p2[0:0] == 1'b1) ? and_ln84_19_fu_1894_p2 : grp_fu_887_p2);

assign select_ln84_14_fu_1962_p3 = ((and_ln84_21_fu_1932_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln84_15_fu_1976_p3 = ((or_ln84_7_fu_1970_p2[0:0] == 1'b1) ? select_ln84_14_fu_1962_p3 : add_ln84_3_fu_1846_p2);

assign select_ln84_1_fu_1401_p3 = ((and_ln84_fu_1367_p2[0:0] == 1'b1) ? and_ln84_1_fu_1395_p2 : grp_fu_827_p2);

assign select_ln84_2_fu_1463_p3 = ((and_ln84_3_fu_1433_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln84_3_fu_1477_p3 = ((or_ln84_1_fu_1471_p2[0:0] == 1'b1) ? select_ln84_2_fu_1463_p3 : add_ln84_fu_1347_p2);

assign select_ln84_4_fu_1540_p3 = ((and_ln84_6_fu_1526_p2[0:0] == 1'b1) ? grp_fu_887_p2 : grp_fu_893_p2);

assign select_ln84_5_fu_1560_p3 = ((and_ln84_6_fu_1526_p2[0:0] == 1'b1) ? and_ln84_7_fu_1554_p2 : grp_fu_887_p2);

assign select_ln84_6_fu_1622_p3 = ((and_ln84_9_fu_1592_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln84_7_fu_1636_p3 = ((or_ln84_3_fu_1630_p2[0:0] == 1'b1) ? select_ln84_6_fu_1622_p3 : add_ln84_1_fu_1506_p2);

assign select_ln84_8_fu_1722_p3 = ((and_ln84_12_fu_1708_p2[0:0] == 1'b1) ? grp_fu_827_p2 : grp_fu_833_p2);

assign select_ln84_9_fu_1742_p3 = ((and_ln84_12_fu_1708_p2[0:0] == 1'b1) ? and_ln84_13_fu_1736_p2 : grp_fu_827_p2);

assign select_ln84_fu_1381_p3 = ((and_ln84_fu_1367_p2[0:0] == 1'b1) ? grp_fu_827_p2 : grp_fu_833_p2);

assign sext_ln84_1_fu_1331_p1 = $signed(tmp_1_reg_2075);

assign sext_ln84_2_fu_1485_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0);

assign sext_ln84_3_fu_1490_p1 = $signed(tmp_11_reg_2085);

assign sext_ln84_4_fu_1668_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_2115);

assign sext_ln84_5_fu_1672_p1 = $signed(tmp_20_reg_2095);

assign sext_ln84_6_fu_1826_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_2120);

assign sext_ln84_7_fu_1830_p1 = $signed(tmp_29_reg_2100);

assign sext_ln84_fu_1326_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0);

assign tmp_10_fu_1655_p4 = {{{trunc_ln84_reg_2041}, {tmp_9_reg_2080}}, {1'd1}};

assign tmp_11_fu_1085_p33 = 'bx;

assign tmp_14_fu_1494_p3 = grp_fu_775_p2[32'd39];

assign tmp_15_fu_1512_p3 = add_ln84_1_fu_1506_p2[32'd23];

assign tmp_16_fu_1532_p3 = grp_fu_775_p2[32'd40];

assign tmp_19_fu_1984_p5 = {{{{trunc_ln84_reg_2041_pp0_iter1_reg}, {lshr_ln1_reg_2049_pp0_iter1_reg}}, {1'd1}}, {trunc_ln83_reg_2090_pp0_iter1_reg}};

assign tmp_1_fu_1003_p33 = 'bx;

assign tmp_20_fu_1161_p33 = 'bx;

assign tmp_23_fu_1676_p3 = grp_fu_771_p2[32'd39];

assign tmp_24_fu_1694_p3 = add_ln84_2_fu_1688_p2[32'd23];

assign tmp_25_fu_1714_p3 = grp_fu_771_p2[32'd40];

assign tmp_28_fu_1998_p4 = {{{trunc_ln84_reg_2041_pp0_iter1_reg}, {lshr_ln1_reg_2049_pp0_iter1_reg}}, {2'd3}};

assign tmp_29_fu_1233_p33 = 'bx;

assign tmp_32_fu_1834_p3 = grp_fu_775_p2[32'd39];

assign tmp_33_fu_1852_p3 = add_ln84_3_fu_1846_p2[32'd23];

assign tmp_34_fu_1872_p3 = grp_fu_775_p2[32'd40];

assign tmp_4_fu_1335_p3 = grp_fu_771_p2[32'd39];

assign tmp_5_fu_1353_p3 = add_ln84_fu_1347_p2[32'd23];

assign tmp_6_fu_1373_p3 = grp_fu_771_p2[32'd40];

assign tmp_fu_945_p3 = ap_sig_allocacmp_j_load[32'd6];

assign tmp_s_fu_987_p3 = {{trunc_ln84_fu_973_p1}, {lshr_ln1_fu_977_p4}};

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = zext_ln84_5_fu_995_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = zext_ln84_5_fu_995_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = zext_ln84_5_fu_995_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = zext_ln84_5_fu_995_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

assign trunc_ln78_fu_935_p1 = ap_sig_allocacmp_j_load[5:0];

assign trunc_ln83_fu_1157_p1 = select_ln79_fu_953_p3[0:0];

assign trunc_ln84_fu_973_p1 = select_ln78_fu_965_p3[7:0];

assign xor_ln84_10_fu_1702_p2 = (tmp_24_fu_1694_p3 ^ 1'd1);

assign xor_ln84_11_fu_1730_p2 = (tmp_25_fu_1714_p3 ^ 1'd1);

assign xor_ln84_12_fu_1756_p2 = (select_ln84_8_fu_1722_p3 ^ 1'd1);

assign xor_ln84_13_fu_1768_p2 = (grp_fu_779_p3 ^ 1'd1);

assign xor_ln84_14_fu_1792_p2 = (or_ln84_10_fu_1786_p2 ^ 1'd1);

assign xor_ln84_15_fu_1860_p2 = (tmp_33_fu_1852_p3 ^ 1'd1);

assign xor_ln84_16_fu_1888_p2 = (tmp_34_fu_1872_p3 ^ 1'd1);

assign xor_ln84_17_fu_1914_p2 = (select_ln84_12_fu_1880_p3 ^ 1'd1);

assign xor_ln84_18_fu_1926_p2 = (grp_fu_839_p3 ^ 1'd1);

assign xor_ln84_19_fu_1950_p2 = (or_ln84_11_fu_1944_p2 ^ 1'd1);

assign xor_ln84_1_fu_1389_p2 = (tmp_6_fu_1373_p3 ^ 1'd1);

assign xor_ln84_2_fu_1415_p2 = (select_ln84_fu_1381_p3 ^ 1'd1);

assign xor_ln84_3_fu_1427_p2 = (grp_fu_779_p3 ^ 1'd1);

assign xor_ln84_4_fu_1451_p2 = (or_ln84_8_fu_1445_p2 ^ 1'd1);

assign xor_ln84_5_fu_1520_p2 = (tmp_15_fu_1512_p3 ^ 1'd1);

assign xor_ln84_6_fu_1548_p2 = (tmp_16_fu_1532_p3 ^ 1'd1);

assign xor_ln84_7_fu_1574_p2 = (select_ln84_4_fu_1540_p3 ^ 1'd1);

assign xor_ln84_8_fu_1586_p2 = (grp_fu_839_p3 ^ 1'd1);

assign xor_ln84_9_fu_1610_p2 = (or_ln84_9_fu_1604_p2 ^ 1'd1);

assign xor_ln84_fu_1361_p2 = (tmp_5_fu_1353_p3 ^ 1'd1);

assign zext_ln78_fu_961_p1 = select_ln79_fu_953_p3;

assign zext_ln84_1_fu_1502_p1 = grp_fu_857_p3;

assign zext_ln84_2_fu_1684_p1 = grp_fu_797_p3;

assign zext_ln84_3_fu_1842_p1 = grp_fu_857_p3;

assign zext_ln84_4_fu_1650_p1 = add_ln84_4_fu_1644_p3;

assign zext_ln84_5_fu_995_p1 = tmp_s_fu_987_p3;

assign zext_ln84_6_fu_1663_p1 = tmp_10_fu_1655_p4;

assign zext_ln84_7_fu_1993_p1 = tmp_19_fu_1984_p5;

assign zext_ln84_8_fu_2006_p1 = tmp_28_fu_1998_p4;

assign zext_ln84_fu_1343_p1 = grp_fu_797_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_8_VITIS_LOOP_79_9
