[{"DBLP title": "Diagnosis of Cell Internal Defects with Multi-cycle Test Patterns.", "DBLP authors": ["Xiaoxin Fan", "Manish Sharma", "Wu-Tung Cheng", "Sudhakar M. Reddy"], "year": 2012, "MAG papers": [{"PaperId": 2007796286, "PaperTitle": "diagnosis of cell internal defects with multi cycle test patterns", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"mentor graphics": 2.0, "university of iowa": 2.0}}], "source": "ES"}, {"DBLP title": "Automated Post-Silicon Debugging of Failing Speedpaths.", "DBLP authors": ["Mehdi Dehbashi", "G\u00f6rschwin Fey"], "year": 2012, "MAG papers": [{"PaperId": 2080997801, "PaperTitle": "automated post silicon debugging of failing speedpaths", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of bremen": 1.0}}], "source": "ES"}, {"DBLP title": "SAT-Based Automatic Rectification and Debugging of Combinational Circuits with LUT Insertions.", "DBLP authors": ["Satoshi Jo", "Takeshi Matsumoto", "Masahiro Fujita"], "year": 2012, "MAG papers": [{"PaperId": 1985685974, "PaperTitle": "sat based automatic rectification and debugging of combinational circuits with lut insertions", "Year": 2012, "CitationCount": 36, "EstimatedCitation": 56, "Affiliations": {"university of tokyo": 3.0}}], "source": "ES"}, {"DBLP title": "A New Look Ahead Technique for Customized Testing in Digital Microfluidic Biochips.", "DBLP authors": ["Pranab Roy", "Hafizur Rahaman", "Parthasarathi Dasgupta", "Bhargab B. Bhattacharya"], "year": 2012, "MAG papers": [{"PaperId": 2064848314, "PaperTitle": "a new look ahead technique for customized testing in digital microfluidic biochips", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of engineering science and technology shibpur": 2.0, "indian statistical institute": 1.0}}], "source": "ES"}, {"DBLP title": "TSV Stress-Aware ATPG for 3D Stacked ICs.", "DBLP authors": ["Sergej Deutsch", "Krishnendu Chakrabarty", "Shreepad Panth", "Sung Kyu Lim"], "year": 2012, "MAG papers": [{"PaperId": 1965882232, "PaperTitle": "tsv stress aware atpg for 3d stacked ics", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"georgia institute of technology": 2.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Linear Programming Formulations for Thermal-Aware Test Scheduling of 3D-Stacked Integrated Circuits.", "DBLP authors": ["Spencer K. Millican", "Kewal K. Saluja"], "year": 2012, "MAG papers": [{"PaperId": 2075723387, "PaperTitle": "linear programming formulations for thermal aware test scheduling of 3d stacked integrated circuits", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Programmable Leakage Test and Binning for TSVs.", "DBLP authors": ["Yu-Hsiang Lin", "Shi-Yu Huang", "Kun-Han Tsai", "Wu-Tung Cheng"], "year": 2012, "MAG papers": [{"PaperId": 2048127563, "PaperTitle": "programmable leakage test and binning for tsvs", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"mentor graphics": 2.0, "national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Counting Gates, Moving Qubits: Evaluating the Execution Cost of Quantum Circuits.", "DBLP authors": ["Rodney Van Meter"], "year": 2012, "MAG papers": [{"PaperId": 2123435451, "PaperTitle": "counting gates moving qubits evaluating the execution cost of quantum circuits", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"keio university": 1.0}}], "source": "ES"}, {"DBLP title": "Programming a Topological Quantum Computer.", "DBLP authors": ["Simon J. Devitt", "Kae Nemoto"], "year": 2012, "MAG papers": [{"PaperId": 2095525326, "PaperTitle": "programming a topological quantum computer", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}, {"PaperId": 2949759874, "PaperTitle": "programming a topological quantum computer", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An Optimization Problem for Topological Quantum Computation.", "DBLP authors": ["Shigeru Yamashita"], "year": 2012, "MAG papers": [{"PaperId": 2054658103, "PaperTitle": "an optimization problem for topological quantum computation", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ritsumeikan university": 1.0}}], "source": "ES"}, {"DBLP title": "Accessing Embedded DfT Instruments with IEEE P1687.", "DBLP authors": ["Erik Larsson", "Farrokh Ghani Zadegan"], "year": 2012, "MAG papers": [{"PaperId": 2033041531, "PaperTitle": "accessing embedded dft instruments with ieee p1687", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"linkoping university": 1.0, "lund university": 1.0}}], "source": "ES"}, {"DBLP title": "Multi-level EDT to Reduce Scan Channels in SoC Designs.", "DBLP authors": ["Guoliang Li", "Jun Qian", "Peter Li", "Greg Zuo"], "year": 2012, "MAG papers": [{"PaperId": 2031499833, "PaperTitle": "multi level edt to reduce scan channels in soc designs", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"advanced micro devices": 4.0}}], "source": "ES"}, {"DBLP title": "On Utilizing Test Cube Properties to Reduce Test Data Volume Further.", "DBLP authors": ["Xijiang Lin", "Janusz Rajski"], "year": 2012, "MAG papers": [{"PaperId": 2041513506, "PaperTitle": "on utilizing test cube properties to reduce test data volume further", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "Note on Layout-Aware Weighted Probabilistic Bridge Fault Coverage.", "DBLP authors": ["Masayuki Arai", "Yoshihiro Shimizu", "Kazuhiko Iwasaki"], "year": 2012, "MAG papers": [{"PaperId": 2046067413, "PaperTitle": "note on layout aware weighted probabilistic bridge fault coverage", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tokyo metropolitan university": 3.0}}], "source": "ES"}, {"DBLP title": "Tailoring Tests for Functional Binning of Integrated Circuits.", "DBLP authors": ["Suraj Sindia", "Vishwani D. Agrawal"], "year": 2012, "MAG papers": [{"PaperId": 2086475147, "PaperTitle": "tailoring tests for functional binning of integrated circuits", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"auburn university": 2.0}}], "source": "ES"}, {"DBLP title": "A Thermal-Driven Test Application Scheme for 3-Dimensional ICs.", "DBLP authors": ["Dong Xiang", "Kele Shen", "Yangdong Deng"], "year": 2012, "MAG papers": [{"PaperId": 2030011223, "PaperTitle": "a thermal driven test application scheme for 3 dimensional ics", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "A Transition Isolation Scan Cell Design for Low Shift and Capture Power.", "DBLP authors": ["Yi-Tsung Lin", "Jiun-Lang Huang", "Xiaoqing Wen"], "year": 2012, "MAG papers": [{"PaperId": 2114018023, "PaperTitle": "a transition isolation scan cell design for low shift and capture power", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"kyushu institute of technology": 1.0, "national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "A Probabilistic and Constraint Based Approach for Low Power Test Generation.", "DBLP authors": ["Hossein Sabaghian Bidgoli", "Majid Namaki-Shoushtari", "Zainalabedin Navabi"], "year": 2012, "MAG papers": [{"PaperId": 2136039660, "PaperTitle": "a probabilistic and constraint based approach for low power test generation", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of tehran": 3.0}}], "source": "ES"}, {"DBLP title": "Dual Edge Triggered Flip-Flops for Noise Blocking and Application to Signal Delay Detection.", "DBLP authors": ["Yoshihiro Ohkawa", "Yukiya Miura"], "year": 2012, "MAG papers": [{"PaperId": 1971904653, "PaperTitle": "dual edge triggered flip flops for noise blocking and application to signal delay detection", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tokyo metropolitan university": 2.0}}], "source": "ES"}, {"DBLP title": "Impact of Resistive-Bridge Defects in TAS-MRAM Architectures.", "DBLP authors": ["Joao Azevedo", "Arnaud Virazel", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri", "G. Prenat", "J\u00e9r\u00e9my Alvarez-Herault", "Ken Mackay"], "year": 2012, "MAG papers": [{"PaperId": 2015551626, "PaperTitle": "impact of resistive bridge defects in tas mram architectures", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"crocus technology": 2.0}}], "source": "ES"}, {"DBLP title": "SoftPCM: Enhancing Energy Efficiency and Lifetime of Phase Change Memory in Video Applications via Approximate Write.", "DBLP authors": ["Yuntan Fang", "Huawei Li", "Xiaowei Li"], "year": 2012, "MAG papers": [{"PaperId": 2075695768, "PaperTitle": "softpcm enhancing energy efficiency and lifetime of phase change memory in video applications via approximate write", "Year": 2012, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Generalized Theory for Formal Assertion Coverage.", "DBLP authors": ["Sourasis Das", "Ansuman Banerjee", "Pallab Dasgupta"], "year": 2012, "MAG papers": [{"PaperId": 2025939866, "PaperTitle": "a generalized theory for formal assertion coverage", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of technology kharagpur": 2.0, "indian statistical institute": 1.0}}], "source": "ES"}, {"DBLP title": "Error Model Free Automatic Design Error Correction of Complex Processors Using Formal Methods.", "DBLP authors": ["Amir Masoud Gharehbaghi", "Masahiro Fujita"], "year": 2012, "MAG papers": [{"PaperId": 1965646191, "PaperTitle": "error model free automatic design error correction of complex processors using formal methods", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of tokyo": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware-Accelerated Workload Characterization for Power Modeling and Fault Injection.", "DBLP authors": ["Armin Krieg", "Johannes Grinschgl", "Christian Steger", "Reinhold Weiss", "Holger Bock", "Josef Haid"], "year": 2012, "MAG papers": [{"PaperId": 1982292464, "PaperTitle": "hardware accelerated workload characterization for power modeling and fault injection", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"graz university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Scan Test Power Simulation on GPGPUs.", "DBLP authors": ["Stefan Holst", "Eric Schneider", "Hans-Joachim Wunderlich"], "year": 2012, "MAG papers": [{"PaperId": 1984485372, "PaperTitle": "scan test power simulation on gpgpus", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of stuttgart": 3.0}}], "source": "ES"}, {"DBLP title": "Power Supply Noise Sensor Based on Timing Uncertainty Measurements.", "DBLP authors": ["Miroslav Valka", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri", "Arnaud Virazel", "P. Debaud", "S. Guilhot"], "year": 2012, "MAG papers": [{"PaperId": 1986905388, "PaperTitle": "power supply noise sensor based on timing uncertainty measurements", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of montpellier": 6.0, "ericsson": 2.0}}], "source": "ES"}, {"DBLP title": "Peak Power Estimation: A Case Study on CPU Cores.", "DBLP authors": ["Paolo Bernardi", "Mauricio de Carvalho", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Miroslav Valka"], "year": 2012, "MAG papers": [{"PaperId": 1970806862, "PaperTitle": "peak power estimation a case study on cpu cores", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of montpellier": 4.0}}], "source": "ES"}, {"DBLP title": "Low Power BIST for Scan-Shift and Capture Power.", "DBLP authors": ["Yasuo Sato", "Senling Wang", "Takaaki Kato", "Kohei Miyase", "Seiji Kajihara"], "year": 2012, "MAG papers": [{"PaperId": 2119521940, "PaperTitle": "low power bist for scan shift and capture power", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"kyushu institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Two-Tone Signal Generation for Communication Application ADC Testing.", "DBLP authors": ["Keisuke Kato", "Fumitaka Abe", "Kazuyuki Wakabayashi", "Chuan Gao", "Takafumi Yamada", "Haruo Kobayashi", "Osamu Kobayashi", "Kiichi Niitsu"], "year": 2012, "MAG papers": [{"PaperId": 2058678348, "PaperTitle": "two tone signal generation for communication application adc testing", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"gunma university": 7.0}}], "source": "ES"}, {"DBLP title": "A New Procedure for Measuring High-Accuracy Probability Density Functions.", "DBLP authors": ["Takahiro J. Yamaguchi", "Kunihiro Asada", "Kiichi Niitsu", "Mohamed Abbas", "Satoshi Komatsu", "Haruo Kobayashi", "Jose A. Moreira"], "year": 2012, "MAG papers": [{"PaperId": 1984863679, "PaperTitle": "a new procedure for measuring high accuracy probability density functions", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"gunma university": 2.0, "university of tokyo": 2.0}}], "source": "ES"}, {"DBLP title": "Design of a High Bandwidth Interposer for Performance Evaluation of ATE Test Fixtures at the DUT Socket.", "DBLP authors": ["Jose Moreira"], "year": 2012, "MAG papers": [{"PaperId": 1993656359, "PaperTitle": "design of a high bandwidth interposer for performance evaluation of ate test fixtures at the dut socket", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Spectral Estimation Based Acquisition of Incoherently Under-sampled Periodic Signals: Application to Bandwidth Interleaving.", "DBLP authors": ["Debesh Bhatta", "Nicholas Tzou", "Hyun Woo Choi", "Abhijit Chatterjee"], "year": 2012, "MAG papers": [{"PaperId": 2061832681, "PaperTitle": "spectral estimation based acquisition of incoherently under sampled periodic signals application to bandwidth interleaving", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"samsung": 1.0, "georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Adaptive Board-Level Functional Fault Diagnosis Using Decision Trees.", "DBLP authors": ["Fangming Ye", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2012, "MAG papers": [{"PaperId": 2006246460, "PaperTitle": "adaptive board level functional fault diagnosis using decision trees", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"huawei": 2.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Board-Level Functional Fault Diagnosis Using Learning Based on Incremental Support-Vector Machines.", "DBLP authors": ["Fangming Ye", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2012, "MAG papers": [{"PaperId": 2076907444, "PaperTitle": "board level functional fault diagnosis using learning based on incremental support vector machines", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"duke university": 2.0, "huawei": 2.0}}], "source": "ES"}, {"DBLP title": "Reuse of Structural Volume Test Methods for In-System Testing of Automotive ASICs.", "DBLP authors": ["Alejandro Cook", "Dominik Ull", "Melanie Elm", "Hans-Joachim Wunderlich", "Helmut Randoll", "Stefan Dohren"], "year": 2012, "MAG papers": [{"PaperId": 2095423241, "PaperTitle": "reuse of structural volume test methods for in system testing of automotive asics", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"bosch": 2.0, "university of stuttgart": 4.0}}], "source": "ES"}, {"DBLP title": "Why and How Controlling Power Consumption during Test: A Survey.", "DBLP authors": ["Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri", "Arnaud Virazel"], "year": 2012, "MAG papers": [{"PaperId": 2080274997, "PaperTitle": "why and how controlling power consumption during test a survey", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "PowerMAX: Fast Power Analysis during Test.", "DBLP authors": ["Wei Zhao", "Mohammad Tehranipoor"], "year": 2012, "MAG papers": [{"PaperId": 2051391684, "PaperTitle": "powermax fast power analysis during test", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of connecticut": 2.0}}], "source": "ES"}, {"DBLP title": "Current and Future Directions in Automatic Test Pattern Generation for Power Delivery Network Validation.", "DBLP authors": ["Prab Varma"], "year": 2012, "MAG papers": [{"PaperId": 2072330676, "PaperTitle": "current and future directions in automatic test pattern generation for power delivery network validation", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ansys": 1.0}}], "source": "ES"}, {"DBLP title": "Power Supply Droop and Its Impacts on Structural At-Speed Testing.", "DBLP authors": ["Xijiang Lin"], "year": 2012, "MAG papers": [{"PaperId": 2020750654, "PaperTitle": "power supply droop and its impacts on structural at speed testing", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "A Test Screening Method for 28 nm HK/MG Single-Port and Dual-Port SRAMs Considering with Dynamic Stability and Read/Write Disturb Issues.", "DBLP authors": ["Koji Nii", "Yasumasa Tsukamoto", "Yuichiro Ishii", "Makoto Yabuuchi", "Hidehiro Fujiwara", "Kazuyoshi Okamoto"], "year": 2012, "MAG papers": [{"PaperId": 2024601697, "PaperTitle": "a test screening method for 28 nm hk mg single port and dual port srams considering with dynamic stability and read write disturb issues", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Impact of All-Digital PLL on SoC Testing.", "DBLP authors": ["Toru Nakura", "Tetsuya Iizuka", "Kunihiro Asada"], "year": 2012, "MAG papers": [{"PaperId": 1972051079, "PaperTitle": "impact of all digital pll on soc testing", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of tokyo": 3.0}}], "source": "ES"}, {"DBLP title": "Post-Silicon Jitter Measurements.", "DBLP authors": ["Kiichi Niitsu", "Takahiro J. Yamaguchi", "Masahiro Ishida", "Haruo Kobayashi"], "year": 2012, "MAG papers": [{"PaperId": 2012196758, "PaperTitle": "post silicon jitter measurements", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"gunma university": 3.0, "advantest": 1.0}}], "source": "ES"}, {"DBLP title": "An Active Test Fixture Approach for Testing 28 Gbps Applications Using a Lower Data Rate ATE System.", "DBLP authors": ["Jose Moreira", "Bernhard Roth", "Callum McCowan"], "year": 2012, "MAG papers": [{"PaperId": 1986352996, "PaperTitle": "an active test fixture approach for testing 28 gbps applications using a lower data rate ate system", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Scan-Out Power Reduction Method for Multi-cycle BIST.", "DBLP authors": ["Senling Wang", "Yasuo Sato", "Kohei Miyase", "Seiji Kajihara"], "year": 2012, "MAG papers": [{"PaperId": 1977644651, "PaperTitle": "a scan out power reduction method for multi cycle bist", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kyushu institute of technology": 4.0}}, {"PaperId": 2598253697, "PaperTitle": "a scan out power reduction method for multi cycle bist", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Test-Per-Clock LFSR Reseeding Algorithm for Concurrent Reduction on Test Sequence Length and Test Data Volume.", "DBLP authors": ["Wei-Cheng Lien", "Kuen-Jong Lee", "Tong-Yu Hsieh"], "year": 2012, "MAG papers": [{"PaperId": 2128232480, "PaperTitle": "a test per clock lfsr reseeding algorithm for concurrent reduction on test sequence length and test data volume", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national sun yat sen university": 1.0, "national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "A Built-In Characterization Technique for 1-Bit/Stage Pipelined ADC.", "DBLP authors": ["Y.-H. Chou", "J.-L. Huang", "X.-L. Huang"], "year": 2012, "MAG papers": [{"PaperId": 2003436165, "PaperTitle": "a built in characterization technique for 1 bit stage pipelined adc", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"industrial technology research institute": 1.0, "national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Robust Timing-Aware Test Generation Using Pseudo-Boolean Optimization.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df", "Mahmut Yilmaz", "Krishnendu Chakrabarty"], "year": 2012, "MAG papers": [{"PaperId": 2033908843, "PaperTitle": "robust timing aware test generation using pseudo boolean optimization", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"duke university": 1.0, "university of bremen": 1.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Functional Pattern Generation for Asynchronous Designs in a Test Processor Environment.", "DBLP authors": ["Steffen Zeidler", "Christoph Wolf", "Milos Krstic", "Rolf Kraemer"], "year": 2012, "MAG papers": [{"PaperId": 2047176855, "PaperTitle": "functional pattern generation for asynchronous designs in a test processor environment", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Reduced-Complexity Transition-Fault Test Generation for Non-scan Circuits through High-Level Mutant Injection.", "DBLP authors": ["Valerio Guarnieri", "Franco Fummi", "Krishnendu Chakrabarty"], "year": 2012, "MAG papers": [{"PaperId": 2072282005, "PaperTitle": "reduced complexity transition fault test generation for non scan circuits through high level mutant injection", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of verona": 2.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Scrambling and Data Inversion Techniques for Yield Enhancement of NROM-Based ROMs.", "DBLP authors": ["Shyue-Kung Lu", "Tsu-Lin Li", "Pony Ning"], "year": 2012, "MAG papers": [{"PaperId": 1987041652, "PaperTitle": "scrambling and data inversion techniques for yield enhancement of nrom based roms", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "A Hybrid Flow for Memory Failure Bitmap Classification.", "DBLP authors": ["Jianbo Li", "Yu Huang", "Wu-Tung Cheng", "Chris Schuermyer", "Dong Xiang", "Eric Faehn", "Ruth Farrugia"], "year": 2012, "MAG papers": [{"PaperId": 2049453308, "PaperTitle": "a hybrid flow for memory failure bitmap classification", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ericsson": 1.0, "tsinghua university": 2.0, "mentor graphics": 3.0}}], "source": "ES"}, {"DBLP title": "Test Cost Reduction for Performance Yield Recovery by Classification of Multiple-Clock Test Data.", "DBLP authors": ["Jun-Hua Kuo", "Ting-Shuo Hsu", "Jing-Jia Liou"], "year": 2012, "MAG papers": [{"PaperId": 1972820500, "PaperTitle": "test cost reduction for performance yield recovery by classification of multiple clock test data", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "NoC Dynamically Reconfigurable as TAM.", "DBLP authors": ["Takieddine Sbiai", "Kazuteru Namba"], "year": 2012, "MAG papers": [{"PaperId": 2093084378, "PaperTitle": "noc dynamically reconfigurable as tam", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"chiba university": 2.0}}], "source": "ES"}, {"DBLP title": "On-Line Error Detection in Digital Microfluidic Biochips.", "DBLP authors": ["Debasis Mitra", "Sarmishtha Ghoshal", "Hafizur Rahaman", "Krishnendu Chakrabarty", "Bhargab B. Bhattacharya"], "year": 2012, "MAG papers": [{"PaperId": 1988544935, "PaperTitle": "on line error detection in digital microfluidic biochips", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"indian institute of engineering science and technology shibpur": 2.0, "duke university": 1.0, "national institute of technology durgapur": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic Test Program Generation for Out-of-Order Superscalar Processors.", "DBLP authors": ["Ying Zhang", "Ahmed Rezine", "Petru Eles", "Zebo Peng"], "year": 2012, "MAG papers": [{"PaperId": 2057694122, "PaperTitle": "automatic test program generation for out of order superscalar processors", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"linkoping university": 4.0}}], "source": "ES"}, {"DBLP title": "Variation-Aware Fault Grading.", "DBLP authors": ["Alexander Czutro", "Michael E. Imhof", "J. Jiang", "Abdullah Mumtaz", "Matthias Sauer", "Bernd Becker", "Ilia Polian", "Hans-Joachim Wunderlich"], "year": 2012, "MAG papers": [{"PaperId": 1998560100, "PaperTitle": "variation aware fault grading", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of stuttgart": 3.0, "university of freiburg": 3.0, "university of passau": 2.0}}], "source": "ES"}, {"DBLP title": "On-Chip Detection of Process Shift and Process Spread for Silicon Debugging and Model-Hardware Correlation.", "DBLP authors": ["Islam A. K. M. Mahfuzul", "Hidetoshi Onodera"], "year": 2012, "MAG papers": [{"PaperId": 2018128395, "PaperTitle": "on chip detection of process shift and process spread for silicon debugging and model hardware correlation", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"kyoto university": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Trojan Detection via Calibration of Process Variations.", "DBLP authors": ["Byeongju Cha", "Sandeep K. Gupta"], "year": 2012, "MAG papers": [{"PaperId": 2021238380, "PaperTitle": "efficient trojan detection via calibration of process variations", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}]