{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704003539719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704003539719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 31 14:18:59 2023 " "Processing started: Sun Dec 31 14:18:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704003539719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704003539719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Shift_R_Reg_8bit -c Shift_R_Reg_8bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Shift_R_Reg_8bit -c Shift_R_Reg_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704003539719 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1704003540094 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Shift_R_Reg_8bit.v(96) " "Verilog HDL information at Shift_R_Reg_8bit.v(96): always construct contains both blocking and non-blocking assignments" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1704003540135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "beep Beep Shift_R_Reg_8bit.v(13) " "Verilog HDL Declaration information at Shift_R_Reg_8bit.v(13): object \"beep\" differs only in case from object \"Beep\" in the same scope" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1704003540135 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Shift_R_Reg_8bit.v(890) " "Verilog HDL information at Shift_R_Reg_8bit.v(890): always construct contains both blocking and non-blocking assignments" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 890 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1704003540136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_r_reg_8bit.v 9 9 " "Found 9 design units, including 9 entities, in source file shift_r_reg_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_R_Reg_8bit " "Found entity 1: Shift_R_Reg_8bit" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003540139 ""} { "Info" "ISGN_ENTITY_NAME" "2 amodule " "Found entity 2: amodule" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003540139 ""} { "Info" "ISGN_ENTITY_NAME" "3 bmodule " "Found entity 3: bmodule" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 781 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003540139 ""} { "Info" "ISGN_ENTITY_NAME" "4 skill " "Found entity 4: skill" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003540139 ""} { "Info" "ISGN_ENTITY_NAME" "5 divfreq " "Found entity 5: divfreq" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1056 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003540139 ""} { "Info" "ISGN_ENTITY_NAME" "6 divfreq2 " "Found entity 6: divfreq2" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003540139 ""} { "Info" "ISGN_ENTITY_NAME" "7 divfreq3 " "Found entity 7: divfreq3" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003540139 ""} { "Info" "ISGN_ENTITY_NAME" "8 divfreq4 " "Found entity 8: divfreq4" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003540139 ""} { "Info" "ISGN_ENTITY_NAME" "9 divfreq7 " "Found entity 9: divfreq7" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003540139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704003540139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div Shift_R_Reg_8bit.v(53) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(53): created implicit net for \"CLK_div\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div2 Shift_R_Reg_8bit.v(54) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(54): created implicit net for \"CLK_div2\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div3 Shift_R_Reg_8bit.v(55) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(55): created implicit net for \"CLK_div3\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div4 Shift_R_Reg_8bit.v(56) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(56): created implicit net for \"CLK_div4\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div5 Shift_R_Reg_8bit.v(67) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(67): created implicit net for \"CLK_div5\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_attack Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"a_attack\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_defense Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"a_defense\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_attack Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"b_attack\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_defense Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"b_defense\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_type Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"B_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_attack_type Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"a_attack_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_attack_type Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"b_attack_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Alife Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"Alife\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Blife Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"Blife\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_attack_column Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"a_attack_column\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_attack_column Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"b_attack_column\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_defense_type Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"a_defense_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_defense_type Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"b_defense_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cc Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"cc\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccb Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"ccb\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_attack Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"a_attack\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_defense Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"a_defense\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_attack Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"b_attack\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_defense Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"b_defense\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"CLK_div\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_type Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"A_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_attack_type Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"a_attack_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_attack_type Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"b_attack_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Alife Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"Alife\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Blife Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"Blife\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_attack_column Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"a_attack_column\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_attack_column Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"b_attack_column\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_defense_type Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"a_defense_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_defense_type Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"b_defense_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cc Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"cc\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccb Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"ccb\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003540141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Shift_R_Reg_8bit " "Elaborating entity \"Shift_R_Reg_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1704003540184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Shift_R_Reg_8bit.v(73) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(73): truncated value with size 5 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540186 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(360) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(360): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540188 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(370) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(370): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540189 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(379) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(379): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540189 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(388) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(388): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540189 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(397) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(397): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540189 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(406) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(406): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540189 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(415) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(415): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540189 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(424) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(424): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540189 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dot Shift_R_Reg_8bit.v(96) " "Verilog HDL Always Construct warning at Shift_R_Reg_8bit.v(96): inferring latch(es) for variable \"dot\", which holds its previous value in one or more paths through the always construct" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704003540193 "|Shift_R_Reg_8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot Shift_R_Reg_8bit.v(96) " "Inferred latch for \"dot\" at Shift_R_Reg_8bit.v(96)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704003540200 "|Shift_R_Reg_8bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:F0 " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:F0\"" {  } { { "Shift_R_Reg_8bit.v" "F0" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704003540244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq2 divfreq2:F1 " "Elaborating entity \"divfreq2\" for hierarchy \"divfreq2:F1\"" {  } { { "Shift_R_Reg_8bit.v" "F1" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704003540254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq3 divfreq3:F2 " "Elaborating entity \"divfreq3\" for hierarchy \"divfreq3:F2\"" {  } { { "Shift_R_Reg_8bit.v" "F2" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704003540262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq4 divfreq4:F3 " "Elaborating entity \"divfreq4\" for hierarchy \"divfreq4:F3\"" {  } { { "Shift_R_Reg_8bit.v" "F3" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704003540269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amodule amodule:F4 " "Elaborating entity \"amodule\" for hierarchy \"amodule:F4\"" {  } { { "Shift_R_Reg_8bit.v" "F4" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704003540277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "skill amodule:F4\|skill:F6 " "Elaborating entity \"skill\" for hierarchy \"amodule:F4\|skill:F6\"" {  } { { "Shift_R_Reg_8bit.v" "F6" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704003540286 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "a_attack_column Shift_R_Reg_8bit.v(867) " "Verilog HDL warning at Shift_R_Reg_8bit.v(867): initial value for variable a_attack_column should be constant" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 867 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1704003540286 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "b_attack_column Shift_R_Reg_8bit.v(867) " "Verilog HDL warning at Shift_R_Reg_8bit.v(867): initial value for variable b_attack_column should be constant" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 867 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1704003540286 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(928) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(928): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540287 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(930) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(930): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540287 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(933) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(933): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540287 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(934) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(934): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540287 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(935) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(935): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540287 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(936) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(936): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540287 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(939) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(939): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540288 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(946) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(946): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540288 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(968) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(968): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540289 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(983) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(983): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540290 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(993) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(993): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540290 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(994) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(994): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540290 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(996) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(996): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540290 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(997) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(997): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540291 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(998) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(998): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540291 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(999) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(999): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540291 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(1001) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(1001): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540291 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(1005) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(1005): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540291 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(1011) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(1011): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540292 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(1033) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(1033): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540292 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(1046) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(1046): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003540293 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "a_defense_type Shift_R_Reg_8bit.v(848) " "Output port \"a_defense_type\" at Shift_R_Reg_8bit.v(848) has no driver" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 848 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1704003540295 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "b_defense_type Shift_R_Reg_8bit.v(849) " "Output port \"b_defense_type\" at Shift_R_Reg_8bit.v(849) has no driver" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 849 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1704003540295 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmodule bmodule:F5 " "Elaborating entity \"bmodule\" for hierarchy \"bmodule:F5\"" {  } { { "Shift_R_Reg_8bit.v" "F5" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704003540315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq7 divfreq7:F7 " "Elaborating entity \"divfreq7\" for hierarchy \"divfreq7:F7\"" {  } { { "Shift_R_Reg_8bit.v" "F7" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704003540326 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1704003541047 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 111 -1 0 } } { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 743 -1 0 } } { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 796 -1 0 } } { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1704003541059 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1704003541059 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "skill:F6\|a_attack_column\[0\] skill:F6\|a_attack_column\[0\]~_emulated skill:F6\|a_attack_column\[0\]~1 " "Register \"skill:F6\|a_attack_column\[0\]\" is converted into an equivalent circuit using register \"skill:F6\|a_attack_column\[0\]~_emulated\" and latch \"skill:F6\|a_attack_column\[0\]~1\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704003541059 "|Shift_R_Reg_8bit|skill:F6|a_attack_column[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "skill:F6\|b_attack_column\[0\] skill:F6\|b_attack_column\[0\]~_emulated skill:F6\|b_attack_column\[0\]~1 " "Register \"skill:F6\|b_attack_column\[0\]\" is converted into an equivalent circuit using register \"skill:F6\|b_attack_column\[0\]~_emulated\" and latch \"skill:F6\|b_attack_column\[0\]~1\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704003541059 "|Shift_R_Reg_8bit|skill:F6|b_attack_column[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "skill:F6\|b_attack_column\[1\] skill:F6\|b_attack_column\[1\]~_emulated skill:F6\|b_attack_column\[1\]~5 " "Register \"skill:F6\|b_attack_column\[1\]\" is converted into an equivalent circuit using register \"skill:F6\|b_attack_column\[1\]~_emulated\" and latch \"skill:F6\|b_attack_column\[1\]~5\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704003541059 "|Shift_R_Reg_8bit|skill:F6|b_attack_column[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "skill:F6\|a_attack_column\[1\] skill:F6\|a_attack_column\[1\]~_emulated skill:F6\|a_attack_column\[1\]~5 " "Register \"skill:F6\|a_attack_column\[1\]\" is converted into an equivalent circuit using register \"skill:F6\|a_attack_column\[1\]~_emulated\" and latch \"skill:F6\|a_attack_column\[1\]~5\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704003541059 "|Shift_R_Reg_8bit|skill:F6|a_attack_column[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "skill:F6\|a_attack_column\[2\] skill:F6\|a_attack_column\[2\]~_emulated skill:F6\|a_attack_column\[2\]~9 " "Register \"skill:F6\|a_attack_column\[2\]\" is converted into an equivalent circuit using register \"skill:F6\|a_attack_column\[2\]~_emulated\" and latch \"skill:F6\|a_attack_column\[2\]~9\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704003541059 "|Shift_R_Reg_8bit|skill:F6|a_attack_column[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "skill:F6\|b_attack_column\[2\] skill:F6\|b_attack_column\[2\]~_emulated skill:F6\|b_attack_column\[2\]~9 " "Register \"skill:F6\|b_attack_column\[2\]\" is converted into an equivalent circuit using register \"skill:F6\|b_attack_column\[2\]~_emulated\" and latch \"skill:F6\|b_attack_column\[2\]~9\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704003541059 "|Shift_R_Reg_8bit|skill:F6|b_attack_column[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "skill:F6\|a_attack_column\[3\] skill:F6\|a_attack_column\[3\]~_emulated skill:F6\|a_attack_column\[3\]~13 " "Register \"skill:F6\|a_attack_column\[3\]\" is converted into an equivalent circuit using register \"skill:F6\|a_attack_column\[3\]~_emulated\" and latch \"skill:F6\|a_attack_column\[3\]~13\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704003541059 "|Shift_R_Reg_8bit|skill:F6|a_attack_column[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "skill:F6\|b_attack_column\[3\] skill:F6\|b_attack_column\[3\]~_emulated skill:F6\|b_attack_column\[3\]~13 " "Register \"skill:F6\|b_attack_column\[3\]\" is converted into an equivalent circuit using register \"skill:F6\|b_attack_column\[3\]~_emulated\" and latch \"skill:F6\|b_attack_column\[3\]~13\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704003541059 "|Shift_R_Reg_8bit|skill:F6|b_attack_column[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1704003541059 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dot GND " "Pin \"dot\" is stuck at GND" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704003541484 "|Shift_R_Reg_8bit|dot"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1704003541484 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bmodule:F5\|B_type\[0\] Low " "Register bmodule:F5\|B_type\[0\] will power up to Low" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 796 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1704003541489 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bmodule:F5\|B_type\[7\] High " "Register bmodule:F5\|B_type\[7\] will power up to High" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 796 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1704003541489 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1704003541489 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1704003541599 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "skill:F6\|a_attack_type_down\[1\]~7 " "Logic cell \"skill:F6\|a_attack_type_down\[1\]~7\"" {  } { { "Shift_R_Reg_8bit.v" "a_attack_type_down\[1\]~7" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003543455 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1704003543455 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus_hw/final_project/Shift_R_Reg_8bit/output_files/Shift_R_Reg_8bit.map.smsg " "Generated suppressed messages file D:/quartus_hw/final_project/Shift_R_Reg_8bit/output_files/Shift_R_Reg_8bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1704003543501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1704003543608 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003543608 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "640 " "Implemented 640 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1704003543711 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1704003543711 ""} { "Info" "ICUT_CUT_TM_LCELLS" "578 " "Implemented 578 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1704003543711 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1704003543711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704003543738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 31 14:19:03 2023 " "Processing ended: Sun Dec 31 14:19:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704003543738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704003543738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704003543738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704003543738 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704003545403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704003545404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 31 14:19:04 2023 " "Processing started: Sun Dec 31 14:19:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704003545404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1704003545404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Shift_R_Reg_8bit -c Shift_R_Reg_8bit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Shift_R_Reg_8bit -c Shift_R_Reg_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1704003545405 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1704003545554 ""}
{ "Info" "0" "" "Project  = Shift_R_Reg_8bit" {  } {  } 0 0 "Project  = Shift_R_Reg_8bit" 0 0 "Fitter" 0 0 1704003545555 ""}
{ "Info" "0" "" "Revision = Shift_R_Reg_8bit" {  } {  } 0 0 "Revision = Shift_R_Reg_8bit" 0 0 "Fitter" 0 0 1704003545555 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1704003545623 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Shift_R_Reg_8bit EP3C10E144C8 " "Selected device EP3C10E144C8 for design \"Shift_R_Reg_8bit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1704003545633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704003545664 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704003545665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704003545665 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1704003545751 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1704003545759 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Device EP3C5E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1704003545900 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1704003545900 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1704003545900 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1704003545900 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus_hw/final_project/Shift_R_Reg_8bit/" { { 0 { 0 ""} 0 1140 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704003545904 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus_hw/final_project/Shift_R_Reg_8bit/" { { 0 { 0 ""} 0 1142 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704003545904 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus_hw/final_project/Shift_R_Reg_8bit/" { { 0 { 0 ""} 0 1144 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704003545904 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus_hw/final_project/Shift_R_Reg_8bit/" { { 0 { 0 ""} 0 1146 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704003545904 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus_hw/final_project/Shift_R_Reg_8bit/" { { 0 { 0 ""} 0 1148 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704003545904 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1704003545904 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1704003545905 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 62 " "No exact pin location assignment(s) for 3 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_up " "Pin b_up not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b_up } } } { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b_up } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus_hw/final_project/Shift_R_Reg_8bit/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704003546135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_down " "Pin b_down not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b_down } } } { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b_down } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus_hw/final_project/Shift_R_Reg_8bit/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704003546135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_down " "Pin a_down not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a_down } } } { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a_down } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus_hw/final_project/Shift_R_Reg_8bit/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704003546135 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1704003546135 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1704003546304 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Shift_R_Reg_8bit.sdc " "Synopsys Design Constraints File file not found: 'Shift_R_Reg_8bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1704003546305 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1704003546306 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1704003546310 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1704003546311 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1704003546311 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLK~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1704003546334 ""}  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus_hw/final_project/Shift_R_Reg_8bit/" { { 0 { 0 ""} 0 1131 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704003546334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divfreq:F0\|CLK_div  " "Automatically promoted node divfreq:F0\|CLK_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1704003546334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divfreq:F0\|CLK_div~0 " "Destination node divfreq:F0\|CLK_div~0" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1056 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divfreq:F0|CLK_div~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus_hw/final_project/Shift_R_Reg_8bit/" { { 0 { 0 ""} 0 1035 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1704003546334 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1704003546334 ""}  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1056 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divfreq:F0|CLK_div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus_hw/final_project/Shift_R_Reg_8bit/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704003546334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divfreq3:F2\|CLK_div3  " "Automatically promoted node divfreq3:F2\|CLK_div3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1704003546334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divfreq3:F2\|CLK_div3~0 " "Destination node divfreq3:F2\|CLK_div3~0" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1086 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divfreq3:F2|CLK_div3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus_hw/final_project/Shift_R_Reg_8bit/" { { 0 { 0 ""} 0 657 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1704003546334 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1704003546334 ""}  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1086 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divfreq3:F2|CLK_div3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus_hw/final_project/Shift_R_Reg_8bit/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704003546334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divfreq2:F1\|CLK_div2  " "Automatically promoted node divfreq2:F1\|CLK_div2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1704003546334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divfreq2:F1\|CLK_div2~0 " "Destination node divfreq2:F1\|CLK_div2~0" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1071 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divfreq2:F1|CLK_div2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus_hw/final_project/Shift_R_Reg_8bit/" { { 0 { 0 ""} 0 1034 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1704003546334 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1704003546334 ""}  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1071 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divfreq2:F1|CLK_div2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus_hw/final_project/Shift_R_Reg_8bit/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704003546334 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704003546547 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704003546548 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704003546548 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704003546549 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704003546550 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1704003546551 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1704003546551 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704003546551 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704003546767 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1704003546768 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704003546768 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 3 0 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 3 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1704003546775 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1704003546775 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1704003546775 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 2 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704003546775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 6 2 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704003546775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 9 2 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704003546775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 11 3 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704003546775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 7 7 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704003546775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704003546775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 5 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704003546775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 11 1 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704003546775 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1704003546775 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1704003546775 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704003546816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1704003547386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704003547657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1704003547664 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1704003548677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704003548678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1704003548908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/quartus_hw/final_project/Shift_R_Reg_8bit/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1704003549642 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1704003549642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704003551031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1704003551032 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1704003551032 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1704003551045 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704003551079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704003551349 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704003551382 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704003551593 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704003552167 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus_hw/final_project/Shift_R_Reg_8bit/output_files/Shift_R_Reg_8bit.fit.smsg " "Generated suppressed messages file D:/quartus_hw/final_project/Shift_R_Reg_8bit/output_files/Shift_R_Reg_8bit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1704003552455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704003552805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 31 14:19:12 2023 " "Processing ended: Sun Dec 31 14:19:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704003552805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704003552805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704003552805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1704003552805 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1704003554248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704003554249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 31 14:19:14 2023 " "Processing started: Sun Dec 31 14:19:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704003554249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1704003554249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Shift_R_Reg_8bit -c Shift_R_Reg_8bit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Shift_R_Reg_8bit -c Shift_R_Reg_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1704003554249 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1704003554826 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1704003554846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704003555063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 31 14:19:15 2023 " "Processing ended: Sun Dec 31 14:19:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704003555063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704003555063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704003555063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1704003555063 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1704003555651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1704003556700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704003556702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 31 14:19:16 2023 " "Processing started: Sun Dec 31 14:19:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704003556702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704003556702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Shift_R_Reg_8bit -c Shift_R_Reg_8bit " "Command: quartus_sta Shift_R_Reg_8bit -c Shift_R_Reg_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704003556702 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1704003556872 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1704003556996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1704003556996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1704003557034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1704003557034 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1704003557184 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Shift_R_Reg_8bit.sdc " "Synopsys Design Constraints File file not found: 'Shift_R_Reg_8bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1704003557228 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1704003557228 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divfreq3:F2\|CLK_div3 divfreq3:F2\|CLK_div3 " "create_clock -period 1.000 -name divfreq3:F2\|CLK_div3 divfreq3:F2\|CLK_div3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divfreq:F0\|CLK_div divfreq:F0\|CLK_div " "create_clock -period 1.000 -name divfreq:F0\|CLK_div divfreq:F0\|CLK_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clear Clear " "create_clock -period 1.000 -name Clear Clear" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divfreq2:F1\|CLK_div2 divfreq2:F1\|CLK_div2 " "create_clock -period 1.000 -name divfreq2:F1\|CLK_div2 divfreq2:F1\|CLK_div2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divfreq7:F7\|CLK_div5 divfreq7:F7\|CLK_div5 " "create_clock -period 1.000 -name divfreq7:F7\|CLK_div5 divfreq7:F7\|CLK_div5" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557230 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557230 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1704003557304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557305 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1704003557306 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1704003557319 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1704003557352 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1704003557352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.214 " "Worst-case setup slack is -5.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.214            -183.712 divfreq3:F2\|CLK_div3  " "   -5.214            -183.712 divfreq3:F2\|CLK_div3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.769            -252.698 divfreq:F0\|CLK_div  " "   -4.769            -252.698 divfreq:F0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.180            -290.610 CLK  " "   -4.180            -290.610 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.785             -21.074 Clear  " "   -2.785             -21.074 Clear " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.180             -20.897 divfreq2:F1\|CLK_div2  " "   -2.180             -20.897 divfreq2:F1\|CLK_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.621              -1.621 divfreq7:F7\|CLK_div5  " "   -1.621              -1.621 divfreq7:F7\|CLK_div5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704003557356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.187 " "Worst-case hold slack is -0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187              -0.374 divfreq3:F2\|CLK_div3  " "   -0.187              -0.374 divfreq3:F2\|CLK_div3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -0.090 CLK  " "   -0.090              -0.090 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 divfreq:F0\|CLK_div  " "    0.114               0.000 divfreq:F0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 divfreq2:F1\|CLK_div2  " "    0.453               0.000 divfreq2:F1\|CLK_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 divfreq7:F7\|CLK_div5  " "    0.497               0.000 divfreq7:F7\|CLK_div5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.018               0.000 Clear  " "    2.018               0.000 Clear " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704003557363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.093 " "Worst-case recovery slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 divfreq3:F2\|CLK_div3  " "    0.093               0.000 divfreq3:F2\|CLK_div3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 divfreq2:F1\|CLK_div2  " "    0.213               0.000 divfreq2:F1\|CLK_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 divfreq:F0\|CLK_div  " "    0.258               0.000 divfreq:F0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704003557367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.475 " "Worst-case removal slack is -0.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475             -28.457 divfreq:F0\|CLK_div  " "   -0.475             -28.457 divfreq:F0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.380              -3.469 divfreq2:F1\|CLK_div2  " "   -0.380              -3.469 divfreq2:F1\|CLK_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -9.817 divfreq3:F2\|CLK_div3  " "   -0.290              -9.817 divfreq3:F2\|CLK_div3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704003557371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -120.473 CLK  " "   -3.000            -120.473 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Clear  " "   -3.000              -3.000 Clear " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -111.525 divfreq:F0\|CLK_div  " "   -1.487            -111.525 divfreq:F0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -72.863 divfreq3:F2\|CLK_div3  " "   -1.487             -72.863 divfreq3:F2\|CLK_div3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 divfreq2:F1\|CLK_div2  " "   -1.487             -17.844 divfreq2:F1\|CLK_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divfreq7:F7\|CLK_div5  " "   -1.487              -1.487 divfreq7:F7\|CLK_div5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003557374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704003557374 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1704003557561 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1704003557578 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1704003557998 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558100 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1704003558113 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1704003558113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.812 " "Worst-case setup slack is -4.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.812            -168.780 divfreq3:F2\|CLK_div3  " "   -4.812            -168.780 divfreq3:F2\|CLK_div3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.441            -229.728 divfreq:F0\|CLK_div  " "   -4.441            -229.728 divfreq:F0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.935            -271.773 CLK  " "   -3.935            -271.773 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.517             -18.985 Clear  " "   -2.517             -18.985 Clear " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.991             -18.706 divfreq2:F1\|CLK_div2  " "   -1.991             -18.706 divfreq2:F1\|CLK_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.359              -1.359 divfreq7:F7\|CLK_div5  " "   -1.359              -1.359 divfreq7:F7\|CLK_div5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704003558119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.084 " "Worst-case hold slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.084 CLK  " "   -0.084              -0.084 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.102 divfreq3:F2\|CLK_div3  " "   -0.051              -0.102 divfreq3:F2\|CLK_div3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 divfreq:F0\|CLK_div  " "    0.125               0.000 divfreq:F0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 divfreq2:F1\|CLK_div2  " "    0.401               0.000 divfreq2:F1\|CLK_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 divfreq7:F7\|CLK_div5  " "    0.445               0.000 divfreq7:F7\|CLK_div5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.892               0.000 Clear  " "    1.892               0.000 Clear " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704003558129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.120 " "Worst-case recovery slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 divfreq3:F2\|CLK_div3  " "    0.120               0.000 divfreq3:F2\|CLK_div3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 divfreq2:F1\|CLK_div2  " "    0.235               0.000 divfreq2:F1\|CLK_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 divfreq:F0\|CLK_div  " "    0.281               0.000 divfreq:F0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704003558136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.364 " "Worst-case removal slack is -0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.364             -20.378 divfreq:F0\|CLK_div  " "   -0.364             -20.378 divfreq:F0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.251              -2.260 divfreq2:F1\|CLK_div2  " "   -0.251              -2.260 divfreq2:F1\|CLK_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188              -4.964 divfreq3:F2\|CLK_div3  " "   -0.188              -4.964 divfreq3:F2\|CLK_div3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704003558144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -120.473 CLK  " "   -3.000            -120.473 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Clear  " "   -3.000              -3.000 Clear " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -111.525 divfreq:F0\|CLK_div  " "   -1.487            -111.525 divfreq:F0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -72.863 divfreq3:F2\|CLK_div3  " "   -1.487             -72.863 divfreq3:F2\|CLK_div3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 divfreq2:F1\|CLK_div2  " "   -1.487             -17.844 divfreq2:F1\|CLK_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divfreq7:F7\|CLK_div5  " "   -1.487              -1.487 divfreq7:F7\|CLK_div5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704003558151 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1704003558420 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558538 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1704003558541 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1704003558541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.829 " "Worst-case setup slack is -1.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.829             -56.057 divfreq3:F2\|CLK_div3  " "   -1.829             -56.057 divfreq3:F2\|CLK_div3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.828             -69.730 divfreq:F0\|CLK_div  " "   -1.828             -69.730 divfreq:F0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.253             -78.890 CLK  " "   -1.253             -78.890 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -3.528 Clear  " "   -0.521              -3.528 Clear " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.349              -2.203 divfreq2:F1\|CLK_div2  " "   -0.349              -2.203 divfreq2:F1\|CLK_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194              -0.194 divfreq7:F7\|CLK_div5  " "   -0.194              -0.194 divfreq7:F7\|CLK_div5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704003558559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.161 " "Worst-case hold slack is -0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161              -0.322 divfreq3:F2\|CLK_div3  " "   -0.161              -0.322 divfreq3:F2\|CLK_div3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159              -0.477 CLK  " "   -0.159              -0.477 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 divfreq2:F1\|CLK_div2  " "    0.186               0.000 divfreq2:F1\|CLK_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 divfreq:F0\|CLK_div  " "    0.186               0.000 divfreq:F0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 divfreq7:F7\|CLK_div5  " "    0.208               0.000 divfreq7:F7\|CLK_div5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 Clear  " "    0.705               0.000 Clear " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704003558580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.255 " "Worst-case recovery slack is -0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.255              -4.714 divfreq3:F2\|CLK_div3  " "   -0.255              -4.714 divfreq3:F2\|CLK_div3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.202              -1.507 divfreq2:F1\|CLK_div2  " "   -0.202              -1.507 divfreq2:F1\|CLK_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180              -3.497 divfreq:F0\|CLK_div  " "   -0.180              -3.497 divfreq:F0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704003558592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.266 " "Worst-case removal slack is -0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266             -15.544 divfreq:F0\|CLK_div  " "   -0.266             -15.544 divfreq:F0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233              -1.693 divfreq2:F1\|CLK_div2  " "   -0.233              -1.693 divfreq2:F1\|CLK_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179              -5.955 divfreq3:F2\|CLK_div3  " "   -0.179              -5.955 divfreq3:F2\|CLK_div3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704003558602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -87.413 CLK  " "   -3.000             -87.413 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Clear  " "   -3.000              -3.000 Clear " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -75.000 divfreq:F0\|CLK_div  " "   -1.000             -75.000 divfreq:F0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -49.000 divfreq3:F2\|CLK_div3  " "   -1.000             -49.000 divfreq3:F2\|CLK_div3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 divfreq2:F1\|CLK_div2  " "   -1.000             -12.000 divfreq2:F1\|CLK_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divfreq7:F7\|CLK_div5  " "   -1.000              -1.000 divfreq7:F7\|CLK_div5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704003558612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704003558612 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1704003559425 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1704003559425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704003559569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 31 14:19:19 2023 " "Processing ended: Sun Dec 31 14:19:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704003559569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704003559569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704003559569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704003559569 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704003561098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704003561098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 31 14:19:21 2023 " "Processing started: Sun Dec 31 14:19:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704003561098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704003561098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Shift_R_Reg_8bit -c Shift_R_Reg_8bit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Shift_R_Reg_8bit -c Shift_R_Reg_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704003561098 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Shift_R_Reg_8bit_8_1200mv_85c_slow.vo D:/quartus_hw/final_project/Shift_R_Reg_8bit/simulation/modelsim/ simulation " "Generated file Shift_R_Reg_8bit_8_1200mv_85c_slow.vo in folder \"D:/quartus_hw/final_project/Shift_R_Reg_8bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704003561511 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Shift_R_Reg_8bit_8_1200mv_0c_slow.vo D:/quartus_hw/final_project/Shift_R_Reg_8bit/simulation/modelsim/ simulation " "Generated file Shift_R_Reg_8bit_8_1200mv_0c_slow.vo in folder \"D:/quartus_hw/final_project/Shift_R_Reg_8bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704003561593 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Shift_R_Reg_8bit_min_1200mv_0c_fast.vo D:/quartus_hw/final_project/Shift_R_Reg_8bit/simulation/modelsim/ simulation " "Generated file Shift_R_Reg_8bit_min_1200mv_0c_fast.vo in folder \"D:/quartus_hw/final_project/Shift_R_Reg_8bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704003561675 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Shift_R_Reg_8bit.vo D:/quartus_hw/final_project/Shift_R_Reg_8bit/simulation/modelsim/ simulation " "Generated file Shift_R_Reg_8bit.vo in folder \"D:/quartus_hw/final_project/Shift_R_Reg_8bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704003561751 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Shift_R_Reg_8bit_8_1200mv_85c_v_slow.sdo D:/quartus_hw/final_project/Shift_R_Reg_8bit/simulation/modelsim/ simulation " "Generated file Shift_R_Reg_8bit_8_1200mv_85c_v_slow.sdo in folder \"D:/quartus_hw/final_project/Shift_R_Reg_8bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704003561818 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Shift_R_Reg_8bit_8_1200mv_0c_v_slow.sdo D:/quartus_hw/final_project/Shift_R_Reg_8bit/simulation/modelsim/ simulation " "Generated file Shift_R_Reg_8bit_8_1200mv_0c_v_slow.sdo in folder \"D:/quartus_hw/final_project/Shift_R_Reg_8bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704003561884 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Shift_R_Reg_8bit_min_1200mv_0c_v_fast.sdo D:/quartus_hw/final_project/Shift_R_Reg_8bit/simulation/modelsim/ simulation " "Generated file Shift_R_Reg_8bit_min_1200mv_0c_v_fast.sdo in folder \"D:/quartus_hw/final_project/Shift_R_Reg_8bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704003561947 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Shift_R_Reg_8bit_v.sdo D:/quartus_hw/final_project/Shift_R_Reg_8bit/simulation/modelsim/ simulation " "Generated file Shift_R_Reg_8bit_v.sdo in folder \"D:/quartus_hw/final_project/Shift_R_Reg_8bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704003562011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704003562064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 31 14:19:22 2023 " "Processing ended: Sun Dec 31 14:19:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704003562064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704003562064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704003562064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704003562064 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 99 s " "Quartus II Full Compilation was successful. 0 errors, 99 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704003562683 ""}
