[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-23T19:50:00+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1ji7za9/gpu_maker_imagination_may_have_accidentally/\"> <img src=\"https://external-preview.redd.it/3jIXzTYEyYFLEe43NONvs99z5ErcDO66C9Z_JqtjJ4k.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=ea32f6392cee9fc6513b5cfec134565c34e59bc0\" alt=\"GPU maker Imagination may have accidentally confirmed its Google Tensor G5 role\" title=\"GPU maker Imagination may have accidentally confirmed its Google Tensor G5 role\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Relevant since Imagination is the only GPU IP provider that RISC-V SoC makers seem to use unfortunately.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/omniwrench9000\"> /u/omniwrench9000 </a> <br/> <span><a href=\"https://www.androidauthority.com/pixel-10-gpu-3537486/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ji7za9/gpu_maker_imagination_may_have_accidentally/\">[comments]</a></span> </td></tr",
        "id": 2389852,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1ji7za9/gpu_maker_imagination_may_have_accidentally",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/3jIXzTYEyYFLEe43NONvs99z5ErcDO66C9Z_JqtjJ4k.jpg?width=640&crop=smart&auto=webp&s=ea32f6392cee9fc6513b5cfec134565c34e59bc0",
        "title": "GPU maker Imagination may have accidentally confirmed its Google Tensor G5 role",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-23T07:38:33+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1jhtzq0/exploring_warren_gays_book_on_assembly/\"> <img src=\"https://b.thumbs.redditmedia.com/9ndlV4GsLojxfQO5Rn6fK4o6M4ozjTj4wAfH5y6jQEQ.jpg\" alt=\"Exploring Warren Gay\u2019s Book on Assembly Programming for the ESP32-C3 with RISC-V and QEMU\" title=\"Exploring Warren Gay\u2019s Book on Assembly Programming for the ESP32-C3 with RISC-V and QEMU\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Hey everyone, I recently started reading \u201cRISC-V Assembly Language Programming Using the ESP32-C3 and QEMU\u201d by Warren Gay, and I\u2019m finding it to be an excellent resource for those of us who want to dive into RISC-V from a practical and educational perspective.</p> <p>The book has a really clear approach: it walks you step by step through the architecture, assembler usage, and basic projects on both the ESP32-C3 and emulated environments using QEMU. What I appreciate the most is how it simplifies complex topics without sacrificing depth, a",
        "id": 2386609,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jhtzq0/exploring_warren_gays_book_on_assembly",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://b.thumbs.redditmedia.com/9ndlV4GsLojxfQO5Rn6fK4o6M4ozjTj4wAfH5y6jQEQ.jpg",
        "title": "Exploring Warren Gay\u2019s Book on Assembly Programming for the ESP32-C3 with RISC-V and QEMU",
        "vote": 0
    }
]