
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001060                       # Number of seconds simulated
sim_ticks                                  1059771306                       # Number of ticks simulated
final_tick                               400556485704                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 198770                       # Simulator instruction rate (inst/s)
host_op_rate                                   252896                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  34925                       # Simulator tick rate (ticks/s)
host_mem_usage                               67334104                       # Number of bytes of host memory used
host_seconds                                 30344.50                       # Real time elapsed on the host
sim_insts                                  6031589527                       # Number of instructions simulated
sim_ops                                    7673996368                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        12416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        12288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        12800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        14336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        25216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        61952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        12672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        12544                       # Number of bytes read from this memory
system.physmem.bytes_read::total               189568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           25344                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        94464                       # Number of bytes written to this memory
system.physmem.bytes_written::total             94464                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           97                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           96                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          100                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          112                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          197                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          484                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           99                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           98                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1481                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             738                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  738                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3623423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11715735                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3623423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11594954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3623423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12078078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1690931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13527447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1690931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     23793813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2777958                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     58457895                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3623423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     11957297                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3261081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11836516                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               178876328                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3623423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3623423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3623423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1690931                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1690931                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2777958                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3623423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3261081                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           23914594                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          89136212                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               89136212                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          89136212                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3623423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11715735                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3623423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11594954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3623423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12078078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1690931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13527447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1690931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     23793813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2777958                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     58457895                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3623423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     11957297                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3261081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11836516                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              268012540                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2541419                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210977                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172718                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22207                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86577                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80823                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21273                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1012                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2017448                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1180542                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210977                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       102096                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               245224                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61757                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         41626                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125001                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        22064                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2343571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.619135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.967642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2098347     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11371      0.49%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           17726      0.76%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           23886      1.02%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           25093      1.07%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           21310      0.91%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11725      0.50%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17671      0.75%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          116442      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2343571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.083015                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464521                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1996991                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        62544                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           244593                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          379                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39062                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34455                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1447619                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1265                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39062                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2003052                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          13212                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        36337                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           238910                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12994                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1445956                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1561                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         5812                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2017564                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6723977                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6723977                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1715223                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          302330                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40798                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       136657                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72425                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          780                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15466                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1442566                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          348                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1358934                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          355                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       180078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       437737                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2343571                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579856                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.274161                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1771087     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       234138      9.99%     85.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       118927      5.07%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        89932      3.84%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        71384      3.05%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        29118      1.24%     98.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        18137      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         9586      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1262      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2343571                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            314     12.68%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           921     37.18%     49.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1242     50.14%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1143121     84.12%     84.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        20235      1.49%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       123378      9.08%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72032      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1358934                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534715                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2477                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001823                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5064270                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1623006                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1336418                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1361411                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2858                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        25206                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1529                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39062                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          10442                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1160                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1442920                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          634                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       136657                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72425                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          178                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           976                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12053                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25145                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1338650                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       115748                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20283                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              187766                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          189596                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             72018                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526733                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1336506                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1336418                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           768514                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2072784                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525855                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370764                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1230442                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       212481                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22261                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2304509                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533928                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.383483                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1800449     78.13%     78.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       249699     10.84%     88.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        94558      4.10%     93.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        44642      1.94%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37619      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21830      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        19619      0.85%     98.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8383      0.36%     98.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        27710      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2304509                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1230442                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182347                       # Number of memory references committed
system.switch_cpus0.commit.loads               111451                       # Number of loads committed
system.switch_cpus0.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            177388                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1108626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25333                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        27710                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3719709                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2924920                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32427                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 197848                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1230442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.541419                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.541419                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.393481                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.393481                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6023180                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1862999                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1340416                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2541419                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          210592                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       172408                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        22172                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        86720                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           80832                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           21240                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1018                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2016517                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1178309                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             210592                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       102072                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               244885                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          61447                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         42774                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           124886                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        22018                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2343174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.965494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2098289     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           11336      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           17892      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           23894      1.02%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           25065      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           21332      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           11614      0.50%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           17590      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          116162      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2343174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082864                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463642                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1996081                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        63663                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           244269                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          372                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         38787                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        34391                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1444487                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1265                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         38787                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2002041                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          12784                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        38082                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           238688                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12788                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1442910                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1539                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5723                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2013741                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6709541                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6709541                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1714536                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          299159                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            40264                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       136112                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        72344                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          773                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        15436                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1439568                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1357122                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          330                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       177260                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       431293                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2343174                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579181                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.272791                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1770932     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       234129      9.99%     85.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       119145      5.08%     90.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        89967      3.84%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        71120      3.04%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        28961      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        18181      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         9481      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1258      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2343174                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            314     12.75%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           906     36.80%     49.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1242     50.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1141625     84.12%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20231      1.49%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       123135      9.07%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        71963      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1357122                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534002                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2462                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001814                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5060207                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1617191                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1334748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1359584                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2878                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        24697                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1473                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         38787                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           9948                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1157                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1439923                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          648                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       136112                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        72344                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12150                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13021                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        25171                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1336936                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       115645                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        20183                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              187594                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          189570                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             71949                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526059                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1334835                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1334748                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           767534                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2068957                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525198                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.370976                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       999609                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1229961                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       209949                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        22226                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2304387                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533748                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.382858                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1800289     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       249701     10.84%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        94747      4.11%     93.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        44619      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        37554      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        21860      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        19595      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8353      0.36%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        27669      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2304387                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       999609                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1229961                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                182284                       # Number of memory references committed
system.switch_cpus1.commit.loads               111413                       # Number of loads committed
system.switch_cpus1.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            177325                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1108187                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        25322                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        27669                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3716615                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2918642                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32389                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 198245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             999609                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1229961                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       999609                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.542413                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.542413                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.393327                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.393327                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6015233                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1860689                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1338064                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2541419                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          210924                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       172667                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        22169                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        86412                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           80661                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           21284                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1012                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2016305                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1180583                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             210924                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       101945                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               245143                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          61698                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         42193                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           124896                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        22017                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2342893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.619258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.967886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2097750     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           11310      0.48%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           17725      0.76%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           23836      1.02%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           25132      1.07%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           21399      0.91%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           11596      0.49%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           17672      0.75%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          116473      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2342893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082995                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464537                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1995794                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        63167                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           244518                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          371                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         39041                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        34458                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1447470                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1265                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         39041                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2001850                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          13153                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        37049                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           238829                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12967                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1445823                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1527                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5815                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2017524                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6723094                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6723094                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1714680                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          302840                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            40703                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       136544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        72415                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          774                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        15475                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1442385                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1358634                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          352                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       179996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       437976                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2342893                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579896                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.274096                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1770506     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       234008      9.99%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       119063      5.08%     90.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        89885      3.84%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        71413      3.05%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        29019      1.24%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        18150      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         9594      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1255      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2342893                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            309     12.54%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           912     37.01%     49.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1243     50.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1142843     84.12%     84.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20246      1.49%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       123354      9.08%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        72023      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1358634                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534597                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2464                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001814                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5062977                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1622744                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1336104                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1361098                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2874                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        25121                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1540                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         39041                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          10346                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1155                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1442740                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          634                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       136544                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        72415                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           981                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11976                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13158                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        25134                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1338318                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       115780                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        20316                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              187788                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          189588                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             72008                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526603                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1336191                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1336104                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           768322                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2071659                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.525731                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370873                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       999689                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1230060                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       212689                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        22223                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2303852                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533915                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.383181                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1799863     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       249634     10.84%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        94546      4.10%     93.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        44760      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        37530      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21846      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        19645      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8390      0.36%     98.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        27638      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2303852                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       999689                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1230060                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                182298                       # Number of memory references committed
system.switch_cpus2.commit.loads               111423                       # Number of loads committed
system.switch_cpus2.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            177335                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1108281                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        25325                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        27638                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3718950                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2924546                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 198526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             999689                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1230060                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       999689                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.542210                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.542210                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393359                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393359                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6021676                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1862497                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1340505                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2541419                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          208327                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       170696                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        22102                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        84272                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           79069                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           21096                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          976                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1989566                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1189639                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             208327                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       100165                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               260026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          63736                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         52358                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           124119                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21827                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2343238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.621659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.979271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2083212     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           27525      1.17%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           32197      1.37%     91.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           17568      0.75%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           19895      0.85%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           11501      0.49%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7591      0.32%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20550      0.88%     94.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          123199      5.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2343238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081973                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.468100                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1973347                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        69165                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           257717                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2072                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         40932                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        33789                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          356                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1452123                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1972                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         40932                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1976875                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          14638                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        45533                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           256301                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8954                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1450243                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1768                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4450                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2017790                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6751878                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6751878                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1689485                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          328288                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          376                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            26275                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       139298                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        74584                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1725                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16366                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1446429                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          373                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1357011                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1958                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       200966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       469365                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           45                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2343238                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579118                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270730                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1773176     75.67%     75.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       228125      9.74%     85.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       123334      5.26%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        85485      3.65%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        74908      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        38195      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         9447      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6070      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4498      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2343238                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            333     10.66%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1448     46.37%     57.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1342     42.97%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1136421     83.74%     83.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        21197      1.56%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          165      0.01%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       125356      9.24%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        73872      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1357011                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.533958                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3123                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002301                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5062338                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1647805                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1332166                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1360134                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3305                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27528                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2282                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         40932                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10403                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1068                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1446803                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       139298                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        74584                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          209                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           740                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12923                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        25025                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1335062                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       117262                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        21946                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              191093                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          185978                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             73831                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.525321                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1332248                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1332166                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           792990                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2079679                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.524182                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381304                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       991942                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1216820                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       229982                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        22069                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2302306                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.528522                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.347092                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1805060     78.40%     78.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       230825     10.03%     88.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        96769      4.20%     92.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        57682      2.51%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        39930      1.73%     96.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        26060      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        13804      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10841      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        21335      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2302306                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       991942                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1216820                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                184072                       # Number of memory references committed
system.switch_cpus3.commit.loads               111770                       # Number of loads committed
system.switch_cpus3.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            174131                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1097025                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24747                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        21335                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3727773                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2934550                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32285                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 198181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             991942                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1216820                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       991942                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.562064                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.562064                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.390310                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.390310                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6020255                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1851974                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1352776                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2541419                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          200070                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       180114                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        12245                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        76146                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           69546                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           10896                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          526                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2101629                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1257872                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             200070                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        80442                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               247938                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          38540                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         39608                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           122257                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        12131                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2415200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.946668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2167262     89.73%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            8630      0.36%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18281      0.76%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            7218      0.30%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           40535      1.68%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           36171      1.50%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            6906      0.29%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           14931      0.62%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          115266      4.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2415200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078724                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.494949                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2090355                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        51306                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           246923                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          763                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         25847                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        17790                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          178                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1474913                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1088                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         25847                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2093084                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          32970                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        11119                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           245011                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         7163                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1472982                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2616                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         2835                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           20                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1738755                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6933321                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6933321                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1508478                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          230277                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          175                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            20380                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       343643                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       172683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1584                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         8482                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1467774                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          175                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1401483                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          881                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       131469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       320401                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2415200                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580276                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.377831                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1917587     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       148488      6.15%     85.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       122617      5.08%     90.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        52923      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        67308      2.79%     95.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        64601      2.67%     98.27% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        36811      1.52%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3031      0.13%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1834      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2415200                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3579     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         27345     86.15%     97.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          817      2.57%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       883988     63.08%     63.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        12278      0.88%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           84      0.01%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       332998     23.76%     87.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       172135     12.28%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1401483                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.551457                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              31741                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022648                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5250788                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1599465                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1387824                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1433224                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2449                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        16329                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1489                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         25847                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          29431                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1699                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1467949                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           28                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       343643                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       172683                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           91                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1142                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         6315                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         7671                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        13986                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1390363                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       331720                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        11120                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              503824                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          181912                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            172104                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.547081                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1387946                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1387824                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           751079                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1486125                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.546082                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.505394                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1118406                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1314460                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       153591                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        12303                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2389353                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.550132                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.373386                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1912414     80.04%     80.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       174309      7.30%     87.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        81683      3.42%     90.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        80589      3.37%     94.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        21847      0.91%     95.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        93621      3.92%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7220      0.30%     99.26% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5155      0.22%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        12515      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2389353                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1118406                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1314460                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                498508                       # Number of memory references committed
system.switch_cpus4.commit.loads               327314                       # Number of loads committed
system.switch_cpus4.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            173626                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1168929                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        12780                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        12515                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3844889                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2961965                       # The number of ROB writes
system.switch_cpus4.timesIdled                  47311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 126219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1118406                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1314460                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1118406                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.272358                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.272358                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.440071                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.440071                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6864179                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1618008                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1746522                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           168                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2541419                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          199567                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       162641                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21190                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        80517                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           75916                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           19828                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          943                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1931195                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1180444                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             199567                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        95744                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               242072                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          66653                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         61947                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines           120809                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21242                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2279911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.629371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.997125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2037839     89.38%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           12758      0.56%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20301      0.89%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           30447      1.34%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12851      0.56%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           15012      0.66%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           15410      0.68%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           11059      0.49%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          124234      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2279911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078526                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.464482                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1906739                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        87192                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           240251                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1420                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         44304                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        32407                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          370                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1430486                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1357                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         44304                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1911727                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          40603                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        31437                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           236779                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        15056                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1427419                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          595                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2858                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         7677                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          919                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1951357                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6653604                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6653604                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1604635                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          346715                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          317                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          168                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            44583                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       145081                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        80021                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         4150                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        16068                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1422464                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          320                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1326208                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2151                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       222147                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       512719                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2279911                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581693                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.266096                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1715049     75.22%     75.22% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       228815     10.04%     85.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       126837      5.56%     90.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        83166      3.65%     94.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        76034      3.33%     97.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        23351      1.02%     98.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17060      0.75%     99.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5822      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3777      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2279911                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            397     11.82%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1416     42.16%     53.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1546     46.03%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1091345     82.29%     82.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        24419      1.84%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          147      0.01%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       132032      9.96%     94.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        78265      5.90%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1326208                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.521838                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3359                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002533                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4937837                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1645009                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1301335                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1329567                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         6414                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        31050                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5354                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1054                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         44304                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          28901                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1758                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1422789                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           51                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       145081                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        80021                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          170                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           976                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           48                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           79                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11313                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13177                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        24490                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1306632                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       125053                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        19576                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              203137                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          177269                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             78084                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.514135                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1301464                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1301335                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           770257                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1953044                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.512051                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394388                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       962296                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1173465                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       250396                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          301                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        21555                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2235607                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.524898                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.375842                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1760387     78.74%     78.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       226208     10.12%     88.86% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        93831      4.20%     93.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        48176      2.15%     95.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        35845      1.60%     96.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        20588      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        12656      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10517      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        27399      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2235607                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       962296                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1173465                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                188693                       # Number of memory references committed
system.switch_cpus5.commit.loads               114028                       # Number of loads committed
system.switch_cpus5.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            162992                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1060849                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        22872                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        27399                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3632056                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2892051                       # The number of ROB writes
system.switch_cpus5.timesIdled                  34757                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 261508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             962296                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1173465                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       962296                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.640995                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.640995                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.378645                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.378645                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5931697                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1777192                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1356087                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           300                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2541419                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          210948                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       172659                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22147                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        86518                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           80806                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           21263                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          992                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2016957                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1180064                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             210948                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       102069                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               245102                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          61478                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         41524                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           124889                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21997                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2342637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.619056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.967406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2097535     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           11316      0.48%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           17723      0.76%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           23901      1.02%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           25078      1.07%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           21420      0.91%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           11645      0.50%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           17675      0.75%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          116344      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2342637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.083004                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464333                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1996470                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        62467                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           244483                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          372                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         38843                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        34495                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1446855                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1265                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         38843                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2002464                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          12853                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        36707                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           238861                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        12905                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1445257                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          1584                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         5760                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2016720                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6720274                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6720274                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1716128                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          300587                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            40420                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       136455                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        72394                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          774                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        15450                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1441888                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1358946                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          366                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       178380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       434350                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2342637                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580092                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.274059                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1770040     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       234020      9.99%     85.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       119213      5.09%     90.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        90024      3.84%     94.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        71320      3.04%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        29061      1.24%     98.76% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        18134      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         9561      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1264      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2342637                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            320     12.88%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           924     37.20%     50.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1240     49.92%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1143216     84.13%     84.13% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20219      1.49%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       123327      9.08%     94.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        72016      5.30%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1358946                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.534719                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2484                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001828                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5063379                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1620631                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1336445                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1361430                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2858                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        24947                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1469                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         38843                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           9956                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1178                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1442243                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          640                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       136455                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        72394                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1000                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13069                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        25065                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1338698                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       115742                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        20248                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              187744                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          189719                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             72002                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.526752                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1336532                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1336445                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           768333                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2071937                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.525866                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.370828                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1000514                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1231080                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       211169                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22201                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2303794                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534371                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.383941                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1799495     78.11%     78.11% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       249771     10.84%     88.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        94591      4.11%     93.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        44740      1.94%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        37647      1.63%     96.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        21818      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        19624      0.85%     98.43% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8379      0.36%     98.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        27729      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2303794                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1000514                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1231080                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                182431                       # Number of memory references committed
system.switch_cpus6.commit.loads               111506                       # Number of loads committed
system.switch_cpus6.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            177490                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1109192                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25345                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        27729                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3718301                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2923353                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 198782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1000514                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1231080                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1000514                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.540113                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.540113                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.393683                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.393683                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6022945                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1863141                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1339877                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2541419                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          210542                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       172460                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        22123                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        86877                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           81050                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21323                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1034                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2018459                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1177361                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             210542                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       102373                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               244923                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          61120                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         42082                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           124909                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21983                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2344180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.617145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.964185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2099257     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11447      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18135      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           23788      1.01%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           25070      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           21153      0.90%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           11795      0.50%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           17478      0.75%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          116057      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2344180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082844                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463269                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1997895                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        63102                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           244308                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          366                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         38507                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        34264                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1443358                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         38507                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2003897                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          12997                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        37193                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           238678                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12904                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1441770                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1553                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5785                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2012519                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6704708                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6704708                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1717187                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          295332                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          348                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          179                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            40537                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       136122                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        72233                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          801                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        27234                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1438363                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1357074                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          308                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       174999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       425310                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2344180                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.578912                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.266127                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1762282     75.18%     75.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       246001     10.49%     85.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       122436      5.22%     90.89% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        86410      3.69%     94.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        69212      2.95%     97.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        28906      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        18201      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         9469      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1263      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2344180                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            321     13.05%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           899     36.56%     49.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1239     50.39%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1141494     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20225      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       123312      9.09%     94.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        71875      5.30%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1357074                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533983                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2459                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001812                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5061095                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1613728                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1334839                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1359533                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2856                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        24500                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1238                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         38507                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          10120                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1186                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1438721                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          647                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       136122                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        72233                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          180                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1015                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12182                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12880                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        25062                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1337022                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       115847                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        20052                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              187706                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          189529                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             71859                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.526093                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1334929                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1334839                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           767952                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2069070                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.525234                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371158                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1001209                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1231952                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       206776                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        22182                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2305673                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534313                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.369873                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1793058     77.77%     77.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       257672     11.18%     88.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        94075      4.08%     93.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        44589      1.93%     94.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        42501      1.84%     96.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        22168      0.96%     97.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        16425      0.71%     98.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8511      0.37%     98.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        26674      1.16%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2305673                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1001209                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1231952                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                182617                       # Number of memory references committed
system.switch_cpus7.commit.loads               111622                       # Number of loads committed
system.switch_cpus7.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            177619                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1110004                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        25375                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        26674                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3717714                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2915971                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 197239                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1001209                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1231952                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1001209                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.538350                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.538350                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393957                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393957                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6017150                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1861121                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1337210                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           344                       # number of misc regfile writes
system.l2.replacements                           1483                       # number of replacements
system.l2.tagsinuse                      32754.594999                       # Cycle average of tags in use
system.l2.total_refs                          1675892                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34241                       # Sample count of references to valid blocks.
system.l2.avg_refs                          48.944014                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1710.067569                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     23.682702                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     50.363781                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     23.674131                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     50.752401                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     23.679324                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     52.418515                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.773888                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     47.383080                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     13.311927                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     92.444133                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     17.082321                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    213.749442                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     23.681938                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     50.794766                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     21.799684                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     50.312051                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3009.916129                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3008.620120                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3033.081208                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3855.719117                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           5256.597650                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           6002.015076                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3021.811246                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3086.862797                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.052187                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000723                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001537                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000722                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001549                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000723                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001600                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000406                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.002821                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000521                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.006523                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000723                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001550                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000665                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001535                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.091855                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.091816                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.092562                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.117667                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.160419                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.183167                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.092218                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.094204                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999591                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          304                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          305                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          301                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          376                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          552                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          650                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          302                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          302                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3103                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1541                       # number of Writeback hits
system.l2.Writeback_hits::total                  1541                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          307                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          308                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          304                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          376                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          552                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          653                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          305                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          305                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3121                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          307                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          308                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          304                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          376                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          552                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          653                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          305                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          305                       # number of overall hits
system.l2.overall_hits::total                    3121                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           97                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           96                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          100                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          112                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          197                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           23                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          423                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data           99                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           98                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1420                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           61                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  61                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           97                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           96                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          100                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          112                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          197                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           23                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          484                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           99                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           98                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1481                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           97                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           96                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          100                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          112                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          197                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           23                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          484                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           99                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           98                       # number of overall misses
system.l2.overall_misses::total                  1481                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4653097                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     14577061                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4702942                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     14504985                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4939867                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     15182310                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2084148                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     16809792                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2157951                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     29570569                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3635544                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     63998813                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4735667                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     14933651                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4058522                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     14521796                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       215066715                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data      9270501                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9270501                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4653097                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     14577061                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4702942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     14504985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4939867                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     15182310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2084148                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     16809792                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2157951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     29570569                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3635544                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     73269314                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4735667                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     14933651                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4058522                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     14521796                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        224337216                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4653097                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     14577061                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4702942                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     14504985                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4939867                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     15182310                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2084148                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     16809792                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2157951                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     29570569                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3635544                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     73269314                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4735667                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     14933651                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4058522                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     14521796                       # number of overall miss cycles
system.l2.overall_miss_latency::total       224337216                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          488                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          749                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           24                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         1073                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          400                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4523                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1541                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1541                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           64                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                79                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          404                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          404                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          404                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          488                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          749                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           24                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         1137                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          404                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          403                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4602                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          404                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          404                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          404                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          488                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          749                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           24                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         1137                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          404                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          403                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4602                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.241895                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.239401                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.249377                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.229508                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.263017                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.958333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.394222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.937500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.246883                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.245000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.313951                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.953125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.772152                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.240099                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.237624                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.247525                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.229508                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.263017                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.958333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.425682                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.245050                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.243176                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.321817                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.240099                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.237624                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.247525                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.229508                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.263017                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.958333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.425682                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.245050                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.243176                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.321817                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 155103.233333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150278.979381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 156764.733333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151093.593750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 164662.233333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151823.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 148867.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150087.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 154139.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150104.411168                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 158067.130435                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151297.430260                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 157855.566667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150844.959596                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150315.629630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 148181.591837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151455.433099                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 151975.426230                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 151975.426230                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 155103.233333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150278.979381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 156764.733333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151093.593750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 164662.233333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151823.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 148867.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150087.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 154139.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150104.411168                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 158067.130435                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151382.880165                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 157855.566667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150844.959596                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150315.629630                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 148181.591837                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151476.850777                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 155103.233333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150278.979381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 156764.733333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151093.593750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 164662.233333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151823.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 148867.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150087.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 154139.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150104.411168                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 158067.130435                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151382.880165                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 157855.566667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150844.959596                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150315.629630                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 148181.591837                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151476.850777                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  738                       # number of writebacks
system.l2.writebacks::total                       738                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           97                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           96                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          100                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          112                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          197                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          423                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data           99                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           98                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1420                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             61                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          484                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data           99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           98                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1481                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          484                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           98                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1481                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2908952                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      8932914                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2962471                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      8915008                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3198727                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      9369313                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1266770                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     10283347                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1343396                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     18095341                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2295028                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     39355146                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2989524                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      9175497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2490513                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      8815274                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    132397221                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data      5714047                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5714047                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2908952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      8932914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2962471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      8915008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3198727                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      9369313                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1266770                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     10283347                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1343396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     18095341                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2295028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     45069193                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2989524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      9175497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2490513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      8815274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    138111268                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2908952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      8932914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2962471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      8915008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3198727                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      9369313                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1266770                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     10283347                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1343396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     18095341                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2295028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     45069193                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2989524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      9175497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2490513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      8815274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    138111268                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.241895                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.239401                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.249377                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.229508                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.263017                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.394222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.246883                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.245000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.313951                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.953125                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.772152                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.240099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.237624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.247525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.229508                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.263017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.958333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.425682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.245050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.243176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.321817                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.240099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.237624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.247525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.229508                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.263017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.958333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.425682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.245050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.243176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.321817                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96965.066667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92091.896907                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 98749.033333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92864.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 106624.233333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93693.130000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 90483.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91815.598214                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 95956.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91854.522843                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 99783.826087                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93038.170213                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 99650.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92681.787879                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92241.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89951.775510                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93237.479577                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 93672.901639                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93672.901639                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96965.066667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92091.896907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 98749.033333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92864.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 106624.233333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93693.130000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 90483.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91815.598214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 95956.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91854.522843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 99783.826087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93118.167355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 99650.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92681.787879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92241.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 89951.775510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93255.413910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96965.066667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92091.896907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 98749.033333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92864.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 106624.233333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93693.130000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 90483.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91815.598214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 95956.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91854.522843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 99783.826087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93118.167355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 99650.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92681.787879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92241.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 89951.775510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93255.413910                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               499.938628                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132926                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1479552.122288                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.938628                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.039966                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.801184                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124962                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124962                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124962                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124962                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124962                       # number of overall hits
system.cpu0.icache.overall_hits::total         124962                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.cpu0.icache.overall_misses::total           39                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9095673                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9095673                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9095673                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9095673                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9095673                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9095673                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125001                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125001                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125001                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125001                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125001                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125001                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000312                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000312                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000312                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000312                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000312                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000312                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 233222.384615                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 233222.384615                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 233222.384615                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 233222.384615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 233222.384615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 233222.384615                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           32                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           32                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           32                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7632132                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7632132                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7632132                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7632132                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7632132                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7632132                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000256                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000256                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000256                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000256                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 238504.125000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 238504.125000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 238504.125000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 238504.125000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 238504.125000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 238504.125000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   404                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               113322597                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   660                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              171700.904545                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   143.673226                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   112.326774                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.561224                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.438776                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        84887                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          84887                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70552                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70552                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155439                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155439                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155439                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155439                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1246                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           18                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1264                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1264                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1264                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1264                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    139240381                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    139240381                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1697865                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1697865                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    140938246                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    140938246                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    140938246                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    140938246                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        86133                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        86133                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       156703                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       156703                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       156703                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       156703                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014466                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014466                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000255                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000255                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008066                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008066                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008066                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008066                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111749.904494                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111749.904494                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 94325.833333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94325.833333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111501.776899                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111501.776899                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111501.776899                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111501.776899                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          104                       # number of writebacks
system.cpu0.dcache.writebacks::total              104                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          845                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          845                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          860                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          860                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          860                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          860                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          401                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          404                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          404                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     37845858                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     37845858                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       251688                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       251688                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     38097546                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     38097546                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     38097546                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     38097546                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004656                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004656                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002578                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002578                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002578                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002578                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94378.698254                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94378.698254                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        83896                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        83896                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94300.856436                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94300.856436                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94300.856436                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94300.856436                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               499.928955                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750132812                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1479551.897436                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    24.928955                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.039950                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.801168                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       124848                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         124848                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       124848                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          124848                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       124848                       # number of overall hits
system.cpu1.icache.overall_hits::total         124848                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.cpu1.icache.overall_misses::total           38                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8461319                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8461319                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8461319                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8461319                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8461319                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8461319                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       124886                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       124886                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       124886                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       124886                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       124886                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       124886                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000304                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000304                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000304                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000304                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000304                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000304                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 222666.289474                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 222666.289474                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 222666.289474                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 222666.289474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 222666.289474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 222666.289474                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           32                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           32                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           32                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7421002                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7421002                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7421002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7421002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7421002                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7421002                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000256                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000256                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000256                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000256                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 231906.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 231906.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 231906.312500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 231906.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 231906.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 231906.312500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   404                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               113322457                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   660                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              171700.692424                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   143.627794                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   112.372206                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.561046                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.438954                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        84769                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          84769                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        70530                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         70530                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          171                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          170                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       155299                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          155299                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       155299                       # number of overall hits
system.cpu1.dcache.overall_hits::total         155299                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1251                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1251                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           15                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1266                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1266                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1266                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1266                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    138000167                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    138000167                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1517131                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1517131                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    139517298                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    139517298                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    139517298                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    139517298                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        86020                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        86020                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        70545                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        70545                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       156565                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       156565                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       156565                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       156565                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014543                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014543                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000213                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000213                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008086                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008086                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008086                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008086                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110311.884093                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110311.884093                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 101142.066667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101142.066667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110203.236967                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110203.236967                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110203.236967                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110203.236967                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          104                       # number of writebacks
system.cpu1.dcache.writebacks::total              104                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          850                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          850                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          862                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          862                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          862                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          862                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          401                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          404                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          404                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     38094378                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     38094378                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       273513                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       273513                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     38367891                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     38367891                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     38367891                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     38367891                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004662                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004662                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002580                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002580                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002580                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002580                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94998.448878                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94998.448878                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        91171                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        91171                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94970.027228                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94970.027228                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94970.027228                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94970.027228                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               499.934195                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750132821                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1479551.915187                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    24.934195                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.039959                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.801177                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       124857                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         124857                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       124857                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          124857                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       124857                       # number of overall hits
system.cpu2.icache.overall_hits::total         124857                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.cpu2.icache.overall_misses::total           39                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      9969031                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      9969031                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      9969031                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      9969031                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      9969031                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      9969031                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       124896                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       124896                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       124896                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       124896                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       124896                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       124896                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000312                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000312                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000312                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000312                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000312                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000312                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 255616.179487                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 255616.179487                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 255616.179487                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 255616.179487                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 255616.179487                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 255616.179487                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           32                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           32                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           32                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      8518135                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8518135                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      8518135                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8518135                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      8518135                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8518135                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000256                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000256                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000256                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000256                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 266191.718750                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 266191.718750                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 266191.718750                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 266191.718750                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 266191.718750                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 266191.718750                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   404                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               113322598                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   660                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              171700.906061                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   143.636508                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   112.363492                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.561080                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.438920                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        84909                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          84909                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        70531                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         70531                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          171                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          170                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       155440                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          155440                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       155440                       # number of overall hits
system.cpu2.dcache.overall_hits::total         155440                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1249                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1249                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           18                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1267                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1267                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1267                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1267                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    140919744                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    140919744                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1497865                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1497865                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    142417609                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    142417609                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    142417609                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    142417609                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        86158                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        86158                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        70549                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        70549                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       156707                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       156707                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       156707                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       156707                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014497                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014497                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000255                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000255                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008085                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008085                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008085                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008085                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112826.056045                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112826.056045                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83214.722222                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83214.722222                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112405.374112                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112405.374112                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112405.374112                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112405.374112                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          103                       # number of writebacks
system.cpu2.dcache.writebacks::total              103                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          848                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          848                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           15                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          863                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          863                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          863                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          863                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          401                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          404                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          404                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     38656256                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     38656256                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       215667                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       215667                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     38871923                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     38871923                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     38871923                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     38871923                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004654                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004654                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002578                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002578                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002578                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002578                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96399.640898                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96399.640898                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        71889                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        71889                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96217.631188                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96217.631188                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96217.631188                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96217.631188                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.773110                       # Cycle average of tags in use
system.cpu3.icache.total_refs               750707830                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1513523.850806                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.773110                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022072                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794508                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       124100                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         124100                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       124100                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          124100                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       124100                       # number of overall hits
system.cpu3.icache.overall_hits::total         124100                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2709410                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2709410                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2709410                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2709410                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2709410                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2709410                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       124119                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       124119                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       124119                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       124119                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       124119                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       124119                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 142600.526316                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 142600.526316                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 142600.526316                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 142600.526316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 142600.526316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 142600.526316                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2207252                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2207252                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2207252                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2207252                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2207252                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2207252                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 157660.857143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 157660.857143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 157660.857143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 157660.857143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 157660.857143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 157660.857143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   488                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               118290345                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   744                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              158992.399194                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   160.756322                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    95.243678                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.627954                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.372046                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        86074                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          86074                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        71877                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         71877                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          168                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          164                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       157951                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          157951                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       157951                       # number of overall hits
system.cpu3.dcache.overall_hits::total         157951                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1670                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1670                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           68                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1738                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1738                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1738                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1738                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    185988365                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    185988365                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      7957311                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      7957311                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    193945676                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    193945676                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    193945676                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    193945676                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        87744                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        87744                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        71945                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        71945                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       159689                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       159689                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       159689                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       159689                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019033                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019033                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000945                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000945                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.010884                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.010884                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.010884                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.010884                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111370.278443                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111370.278443                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 117019.279412                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 117019.279412                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111591.298044                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111591.298044                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111591.298044                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111591.298044                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          212                       # number of writebacks
system.cpu3.dcache.writebacks::total              212                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1182                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1182                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           68                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1250                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1250                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1250                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1250                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          488                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          488                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          488                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          488                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          488                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          488                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     42858223                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     42858223                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     42858223                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     42858223                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     42858223                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     42858223                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005562                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005562                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003056                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003056                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003056                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003056                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87824.227459                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87824.227459                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 87824.227459                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 87824.227459                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 87824.227459                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87824.227459                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               556.311146                       # Cycle average of tags in use
system.cpu4.icache.total_refs               769306957                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1381161.502693                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.311146                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          543                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.021332                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.870192                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.891524                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       122240                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         122240                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       122240                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          122240                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       122240                       # number of overall hits
system.cpu4.icache.overall_hits::total         122240                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           17                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           17                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           17                       # number of overall misses
system.cpu4.icache.overall_misses::total           17                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2844160                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2844160                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2844160                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2844160                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2844160                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2844160                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       122257                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       122257                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       122257                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       122257                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       122257                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       122257                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000139                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000139                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000139                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 167303.529412                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 167303.529412                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 167303.529412                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 167303.529412                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 167303.529412                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 167303.529412                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            3                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            3                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2287751                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2287751                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2287751                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2287751                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2287751                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2287751                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 163410.785714                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 163410.785714                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 163410.785714                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 163410.785714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 163410.785714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 163410.785714                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   749                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               289563730                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1005                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              288123.114428                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   100.998012                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   155.001988                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.394523                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.605477                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       313251                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         313251                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       171026                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        171026                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           86                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           84                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       484277                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          484277                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       484277                       # number of overall hits
system.cpu4.dcache.overall_hits::total         484277                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2630                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2630                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2630                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2630                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2630                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2630                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    268505533                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    268505533                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    268505533                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    268505533                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    268505533                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    268505533                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       315881                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       315881                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       171026                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       171026                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       486907                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       486907                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       486907                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       486907                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008326                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008326                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005401                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005401                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005401                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005401                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 102093.358555                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 102093.358555                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 102093.358555                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 102093.358555                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 102093.358555                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 102093.358555                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          242                       # number of writebacks
system.cpu4.dcache.writebacks::total              242                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1881                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1881                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1881                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1881                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1881                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1881                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          749                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          749                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          749                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          749                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          749                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          749                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     69725391                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     69725391                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     69725391                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     69725391                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     69725391                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     69725391                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001538                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001538                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001538                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001538                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93091.309746                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 93091.309746                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 93091.309746                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 93091.309746                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 93091.309746                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 93091.309746                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               507.539612                       # Cycle average of tags in use
system.cpu5.icache.total_refs               753891917                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1466715.791829                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    17.539612                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.028108                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.813365                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       120780                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         120780                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       120780                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          120780                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       120780                       # number of overall hits
system.cpu5.icache.overall_hits::total         120780                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           29                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           29                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            29                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           29                       # number of overall misses
system.cpu5.icache.overall_misses::total           29                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      4566981                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      4566981                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      4566981                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      4566981                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      4566981                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      4566981                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       120809                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       120809                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       120809                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       120809                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       120809                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       120809                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000240                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000240                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000240                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000240                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000240                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000240                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 157482.103448                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 157482.103448                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 157482.103448                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 157482.103448                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 157482.103448                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 157482.103448                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           24                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           24                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           24                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      3909646                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      3909646                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      3909646                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      3909646                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      3909646                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      3909646                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 162901.916667                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 162901.916667                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 162901.916667                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 162901.916667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 162901.916667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 162901.916667                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1137                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               125627466                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1393                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              90184.828428                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   190.135111                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    65.864889                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.742715                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.257285                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        91793                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          91793                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        73793                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         73793                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          152                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          150                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       165586                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          165586                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       165586                       # number of overall hits
system.cpu5.dcache.overall_hits::total         165586                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2574                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2574                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          468                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          468                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         3042                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          3042                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         3042                       # number of overall misses
system.cpu5.dcache.overall_misses::total         3042                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    310920830                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    310920830                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     82595685                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     82595685                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    393516515                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    393516515                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    393516515                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    393516515                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        94367                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        94367                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        74261                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        74261                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       168628                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       168628                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       168628                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       168628                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.027276                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.027276                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.006302                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.006302                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.018040                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.018040                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.018040                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.018040                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 120792.863248                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 120792.863248                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 176486.506410                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 176486.506410                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 129361.116042                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 129361.116042                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 129361.116042                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 129361.116042                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          575                       # number of writebacks
system.cpu5.dcache.writebacks::total              575                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1501                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1501                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          404                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          404                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1905                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1905                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1905                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1905                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         1073                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1073                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           64                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1137                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1137                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1137                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1137                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    112071737                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    112071737                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9977317                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9977317                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    122049054                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    122049054                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    122049054                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    122049054                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.011371                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011371                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000862                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000862                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006743                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006743                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006743                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006743                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 104447.098788                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 104447.098788                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 155895.578125                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 155895.578125                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 107343.055409                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 107343.055409                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 107343.055409                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 107343.055409                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               499.937285                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750132814                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1479551.901381                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    24.937285                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.039964                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.801182                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       124850                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         124850                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       124850                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          124850                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       124850                       # number of overall hits
system.cpu6.icache.overall_hits::total         124850                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.cpu6.icache.overall_misses::total           39                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      9670334                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      9670334                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      9670334                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      9670334                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      9670334                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      9670334                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       124889                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       124889                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       124889                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       124889                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       124889                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       124889                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000312                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000312                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000312                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000312                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000312                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000312                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 247957.282051                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 247957.282051                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 247957.282051                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 247957.282051                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 247957.282051                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 247957.282051                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           32                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           32                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           32                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      7993650                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7993650                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      7993650                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7993650                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      7993650                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7993650                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000256                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000256                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000256                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000256                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 249801.562500                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 249801.562500                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 249801.562500                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 249801.562500                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 249801.562500                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 249801.562500                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   404                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               113322603                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   660                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              171700.913636                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   143.664797                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   112.335203                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.561191                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.438809                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        84862                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          84862                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        70583                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         70583                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          171                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          170                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       155445                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          155445                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       155445                       # number of overall hits
system.cpu6.dcache.overall_hits::total         155445                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1248                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1248                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           16                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1264                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1264                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1264                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1264                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    138444711                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    138444711                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1484350                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1484350                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    139929061                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    139929061                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    139929061                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    139929061                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        86110                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        86110                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        70599                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        70599                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       156709                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       156709                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       156709                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       156709                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.014493                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.014493                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000227                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008066                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008066                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008066                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008066                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 110933.262019                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 110933.262019                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 92771.875000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 92771.875000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 110703.371044                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 110703.371044                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 110703.371044                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 110703.371044                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          101                       # number of writebacks
system.cpu6.dcache.writebacks::total              101                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          847                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          847                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          860                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          860                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          860                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          860                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          401                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          404                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          404                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     38051554                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     38051554                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       259342                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       259342                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     38310896                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     38310896                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     38310896                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     38310896                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004657                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004657                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002578                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002578                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002578                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002578                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94891.655860                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 94891.655860                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 86447.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 86447.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 94828.950495                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 94828.950495                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 94828.950495                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 94828.950495                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               498.057013                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750132834                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1488358.797619                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    23.057013                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.036950                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.798168                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       124870                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         124870                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       124870                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          124870                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       124870                       # number of overall hits
system.cpu7.icache.overall_hits::total         124870                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.cpu7.icache.overall_misses::total           39                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7974771                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7974771                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7974771                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7974771                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7974771                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7974771                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       124909                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       124909                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       124909                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       124909                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       124909                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       124909                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000312                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000312                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000312                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000312                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000312                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000312                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 204481.307692                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 204481.307692                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 204481.307692                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 204481.307692                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 204481.307692                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 204481.307692                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6117827                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6117827                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6117827                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6117827                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6117827                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6117827                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 210959.551724                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 210959.551724                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 210959.551724                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 210959.551724                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 210959.551724                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 210959.551724                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   403                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               113322753                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   659                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              171961.688923                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   143.376381                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   112.623619                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.560064                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.439936                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        84942                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          84942                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        70649                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         70649                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          173                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          172                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       155591                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          155591                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       155591                       # number of overall hits
system.cpu7.dcache.overall_hits::total         155591                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1270                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1270                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           18                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1288                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1288                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1288                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1288                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    138539698                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    138539698                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      3104755                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      3104755                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    141644453                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    141644453                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    141644453                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    141644453                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        86212                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        86212                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        70667                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        70667                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       156879                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       156879                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       156879                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       156879                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014731                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014731                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000255                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000255                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008210                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008210                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008210                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008210                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 109086.376378                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 109086.376378                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 172486.388889                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 172486.388889                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 109972.401398                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 109972.401398                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 109972.401398                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 109972.401398                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          100                       # number of writebacks
system.cpu7.dcache.writebacks::total              100                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          870                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          870                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           15                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          885                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          885                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          885                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          885                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          400                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          403                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          403                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          403                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          403                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     37246697                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     37246697                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       428425                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       428425                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     37675122                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     37675122                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     37675122                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     37675122                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004640                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004640                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002569                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002569                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002569                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002569                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93116.742500                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 93116.742500                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 142808.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 142808.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 93486.655087                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 93486.655087                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 93486.655087                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 93486.655087                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
