read_verilog ../top.v
synth -top top
flowmap -r-beta 3 top
write_verilog synth.v
