#
############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/ql_blif/titan/k6

# Path to directory of architectures to use
archs_dir=arch/QL

# Path to directory of SDCs to use
#sdc_dir=benchmarks/ql_blif/sdc

# Add circuits to list to sweep
#circuit_list_add=BRAM_All.eblif
#circuit_list_add=BRAM_16x1024.eblif
#circuit_list_add=top.eblif
#circuit_list_add=system90.eblif
#circuit_list_add=system100.eblif
#circuit_list_add=smithwaterman.eblif
#circuit_list_add=wb_conmax_top.eblif
#circuit_list_add=CH_DFSIN.eblif
#circuit_list_add=gsm_sys.eblif
#circuit_list_add=system90_noadder.eblif
#circuit_list_add=system100_noadder.eblif
#circuit_list_add=smithwaterman_noadder.eblif
#circuit_list_add=wb_conmax_top_noadder.eblif
#circuit_list_add=CH_DFSIN_noadder.eblif
#circuit_list_add=gsm_sys_noadder.eblif
#circuit_list_add=gsm_sys_noadder.eblif
#circuit_list_add=system90_softadder.eblif
#circuit_list_add=system100_softadder.eblif
#circuit_list_add=smithwaterman_softadder.eblif
#circuit_list_add=wb_conmax_top_softadder.eblif
#circuit_list_add=CH_DFSIN_softadder.eblif
#circuit_list_add=system90_softadder_BRAM.eblif
#circuit_list_add=system100_softadder_BRAM.eblif
#circuit_list_add=CH_DFSIN_softadder_BRAM.eblif
circuit_list_add=wb_conmax_top_castor.eblif
circuit_list_add=smithwaterman_castor.eblif
#circuit_list_add=system90.eblif
#circuit_list_add=system90_noadder.eblif
#circuit_list_add=system100.eblif
#circuit_list_add=system100_noadder.eblif
#circuit_list_add=smithwaterman.eblif
#circuit_list_add=smithwaterman_noadder.eblif
#circuit_list_add=wb_conmax_top.eblif
#circuit_list_add=wb_conmax_top_noadder.eblif
#circuit_list_add=CH_DFSIN.eblif
#circuit_list_add=CH_DFSIN_noadder.eblif
#circuit_list_add=gsm_sys.eblif
#circuit_list_add=gsm_sys_noadder.eblif

# Add architectures to list to sweep
arch_list_add=castor_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI40_0.5C0.25F_0.8L40.2L1_SOFTADDER_MEM16kTDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI40_0.5C0.25F_0.8L40.2L1_SOFTADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI16_0.5C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI16_1.0C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI18_1.0C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI20_0.5C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI20_1.0C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI24_0.5C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI24_1.0C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI28_0.5C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI28_1.0C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI30_1.0C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI32_0.5C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI32_1.0C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI36_0.5C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI36_1.0C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI40_0.5C0.0F_0.8L40.2L1_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI40_0.5C0.16F_0.8L40.2L1_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI40_0.5C0.25F_0.8L40.2L1_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI40_0.5C0.33F_0.8L40.2L1_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI40_0.5C1.0F_0.1L80.8L40.1L1_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI40_0.5C1.0F_0.7L40.1L20.2L1_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI40_0.5C1.0F_0.8L40.1L20.1L1_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI40_0.5C1.0F_0.8L40.2L1_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI40_0.5C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI40_1.0C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI44_0.5C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI44_1.0C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI48_0.5C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI48_1.0C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI52_0.5C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml
#arch_list_add=K6N10_FRACT_CLBI52_1.0C1.0F_1.0L4_HARDADDER_MEM16kSDP_DSP16x16MULTADD_GF12nm_vpr.xml

# Parse info and how to parse
parse_file=vpr_standard.txt

# How to parse QoR info
qor_parse_file=qor_standard.txt

# Pass requirements
pass_requirements_file=pass_requirements.txt

script_params=-starting_stage vpr -track_memory_usage --timing_report_npaths 1000 --timing_report_detail detailed --route_chan_width 180 
#script_params=-starting_stage vpr -track_memory_usage --device "116x116" --route_chan_width 206 --max_router_iterations 400 --timing_report_npaths 1000 --timing_report_detail detailed 
#script_params=-starting_stage vpr -track_memory_usage --device "116x116_2MbRAM" --route_chan_width 230 --max_router_iterations 400 --timing_report_npaths 1000 --timing_report_detail detailed 
