

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Sun Jan 16 09:35:04 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.500|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_i_LOOP_j_LOOP_cout    |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + LOOP_ii_LOOP_jj_LOOP_cin  |    ?|    ?|        12|          1|          1|     ?|    yes   |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 106
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 85 86 87 88 89 90 91 92 93 94 95 96 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 82 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 97 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 85 
97 --> 98 
98 --> 99 106 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 25 

* FSM state operations: 

State 1 <SV = 0> <Delay = 14.0>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i128"   --->   Operation 107 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.00ns)   --->   "%feature_out_precisio = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %feature_out_precision_V)"   --->   Operation 108 'read' 'feature_out_precisio' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 109 [1/1] (1.00ns)   --->   "%feature_out_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_out_V)"   --->   Operation 109 'read' 'feature_out_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 110 [1/1] (1.00ns)   --->   "%B_precision_V_read = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %B_precision_V)"   --->   Operation 110 'read' 'B_precision_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 111 [1/1] (1.00ns)   --->   "%B_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %B_V)"   --->   Operation 111 'read' 'B_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 112 [1/1] (1.00ns)   --->   "%W_precision_V_read = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %W_precision_V)"   --->   Operation 112 'read' 'W_precision_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 113 [1/1] (1.00ns)   --->   "%W_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %W_V)"   --->   Operation 113 'read' 'W_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 114 [1/1] (1.00ns)   --->   "%feature_in_precision = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %feature_in_precision_V)"   --->   Operation 114 'read' 'feature_in_precision' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 115 [1/1] (1.00ns)   --->   "%feature_in_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_in_V)"   --->   Operation 115 'read' 'feature_in_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 116 [1/1] (1.00ns)   --->   "%relu_en_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %relu_en_V)"   --->   Operation 116 'read' 'relu_en_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 117 [1/1] (1.00ns)   --->   "%mode_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %mode_V)"   --->   Operation 117 'read' 'mode_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 118 [1/1] (1.00ns)   --->   "%Sy_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sy_V)"   --->   Operation 118 'read' 'Sy_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 119 [1/1] (1.00ns)   --->   "%Sx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sx_V)"   --->   Operation 119 'read' 'Sx_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 120 [1/1] (1.00ns)   --->   "%Ky_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Ky_V)"   --->   Operation 120 'read' 'Ky_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 121 [1/1] (1.00ns)   --->   "%Kx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Kx_V)"   --->   Operation 121 'read' 'Kx_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 122 [1/1] (1.00ns)   --->   "%CHout_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHout_V)"   --->   Operation 122 'read' 'CHout_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 123 [1/1] (1.00ns)   --->   "%Win_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Win_V)"   --->   Operation 123 'read' 'Win_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 124 [1/1] (1.00ns)   --->   "%Hin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Hin_V)"   --->   Operation 124 'read' 'Hin_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 125 [1/1] (1.00ns)   --->   "%CHin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHin_V)"   --->   Operation 125 'read' 'CHin_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %feature_out_V_read, i32 4, i32 31)"   --->   Operation 126 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%B_V5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %B_V_read, i32 1, i32 31)"   --->   Operation 127 'partselect' 'B_V5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%empty = zext i31 %B_V5 to i64"   --->   Operation 128 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16* %gmem, i64 %empty"   --->   Operation 129 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %W_V_read, i32 4, i32 31)"   --->   Operation 130 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_3 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %feature_in_V_read, i32 4, i32 31)"   --->   Operation 131 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1371 = zext i16 %CHin_V_read to i17" [conv/conv.cpp:53]   --->   Operation 132 'zext' 'zext_ln1371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (2.07ns)   --->   "%add_ln1371 = add i17 7, %zext_ln1371" [conv/conv.cpp:53]   --->   Operation 133 'add' 'add_ln1371' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%CHin_div_K_V = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %add_ln1371, i32 3, i32 16)" [conv/conv.cpp:53]   --->   Operation 134 'partselect' 'CHin_div_K_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%lhs_V = zext i4 %feature_in_precision to i5" [conv/conv.cpp:56]   --->   Operation 135 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%rhs_V = zext i4 %W_precision_V_read to i5" [conv/conv.cpp:56]   --->   Operation 136 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i4 %feature_out_precisio to i5" [conv/conv.cpp:56]   --->   Operation 137 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_11 = add i5 %rhs_V, %lhs_V" [conv/conv.cpp:56]   --->   Operation 138 'add' 'ret_V_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 139 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%out_truncate_acc_V = sub i5 %ret_V_11, %rhs_V_1" [conv/conv.cpp:56]   --->   Operation 139 'sub' 'out_truncate_acc_V' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i4 %B_precision_V_read to i5" [conv/conv.cpp:57]   --->   Operation 140 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.73ns)   --->   "%ret_V_12 = sub i5 %lhs_V_1, %rhs_V_1" [conv/conv.cpp:57]   --->   Operation 141 'sub' 'ret_V_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1371_1 = zext i8 %Kx_V_read to i9" [conv/conv.cpp:66]   --->   Operation 142 'zext' 'zext_ln1371_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.91ns)   --->   "%add_ln1371_1 = add i9 -1, %zext_ln1371_1" [conv/conv.cpp:66]   --->   Operation 143 'add' 'add_ln1371_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln59)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1371_1, i32 8)" [conv/conv.cpp:66]   --->   Operation 144 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.91ns)   --->   "%sub_ln1371 = sub i9 1, %zext_ln1371_1" [conv/conv.cpp:66]   --->   Operation 145 'sub' 'sub_ln1371' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln1371_1 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %sub_ln1371, i32 1, i32 8)" [conv/conv.cpp:66]   --->   Operation 146 'partselect' 'trunc_ln1371_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln59)   --->   "%trunc_ln1371_2 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %add_ln1371_1, i32 1, i32 8)" [conv/conv.cpp:66]   --->   Operation 147 'partselect' 'trunc_ln1371_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (1.91ns)   --->   "%sub_ln1371_1 = sub i8 0, %trunc_ln1371_1" [conv/conv.cpp:66]   --->   Operation 148 'sub' 'sub_ln1371_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln59)   --->   "%pad_x_V = select i1 %tmp_4, i8 %sub_ln1371_1, i8 %trunc_ln1371_2" [conv/conv.cpp:66]   --->   Operation 149 'select' 'pad_x_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln59 = select i1 %mode_V_read, i8 %pad_x_V, i8 0" [conv/conv.cpp:59]   --->   Operation 150 'select' 'select_ln59' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln1371_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln59, i1 false)" [conv/conv.cpp:71]   --->   Operation 151 'bitconcatenate' 'shl_ln1371_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1371_9 = zext i9 %shl_ln1371_1 to i17" [conv/conv.cpp:71]   --->   Operation 152 'zext' 'zext_ln1371_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1371_10 = zext i16 %Win_V_read to i17" [conv/conv.cpp:71]   --->   Operation 153 'zext' 'zext_ln1371_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (2.07ns)   --->   "%add_ln1371_4 = add i17 %zext_ln1371_10, %zext_ln1371_9" [conv/conv.cpp:71]   --->   Operation 154 'add' 'add_ln1371_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1371_11 = zext i17 %add_ln1371_4 to i18" [conv/conv.cpp:71]   --->   Operation 155 'zext' 'zext_ln1371_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1371_12 = zext i8 %Kx_V_read to i18" [conv/conv.cpp:71]   --->   Operation 156 'zext' 'zext_ln1371_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (2.10ns)   --->   "%sub_ln1371_5 = sub i18 %zext_ln1371_11, %zext_ln1371_12" [conv/conv.cpp:71]   --->   Operation 157 'sub' 'sub_ln1371_5' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1371_1 = sext i18 %sub_ln1371_5 to i19" [conv/conv.cpp:71]   --->   Operation 158 'sext' 'sext_ln1371_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1371_7 = zext i8 %Sx_V_read to i19" [conv/conv.cpp:71]   --->   Operation 159 'zext' 'zext_ln1371_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [23/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 160 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (1.76ns)   --->   "store i128 0, i128* %p_Val2_s" [conv/conv.cpp:79]   --->   Operation 161 'store' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 13.0>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1371_2 = zext i8 %Ky_V_read to i9" [conv/conv.cpp:67]   --->   Operation 162 'zext' 'zext_ln1371_2' <Predicate = (mode_V_read)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (1.91ns)   --->   "%add_ln1371_2 = add i9 -1, %zext_ln1371_2" [conv/conv.cpp:67]   --->   Operation 163 'add' 'add_ln1371_2' <Predicate = (mode_V_read)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln59_1)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1371_2, i32 8)" [conv/conv.cpp:67]   --->   Operation 164 'bitselect' 'tmp_6' <Predicate = (mode_V_read)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (1.91ns)   --->   "%sub_ln1371_2 = sub i9 1, %zext_ln1371_2" [conv/conv.cpp:67]   --->   Operation 165 'sub' 'sub_ln1371_2' <Predicate = (mode_V_read)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln1371_4 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %sub_ln1371_2, i32 1, i32 8)" [conv/conv.cpp:67]   --->   Operation 166 'partselect' 'trunc_ln1371_4' <Predicate = (mode_V_read)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln59_1)   --->   "%trunc_ln1371_5 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %add_ln1371_2, i32 1, i32 8)" [conv/conv.cpp:67]   --->   Operation 167 'partselect' 'trunc_ln1371_5' <Predicate = (mode_V_read)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.91ns)   --->   "%sub_ln1371_3 = sub i8 0, %trunc_ln1371_4" [conv/conv.cpp:67]   --->   Operation 168 'sub' 'sub_ln1371_3' <Predicate = (mode_V_read)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln59_1)   --->   "%pad_y_V = select i1 %tmp_6, i8 %sub_ln1371_3, i8 %trunc_ln1371_5" [conv/conv.cpp:67]   --->   Operation 169 'select' 'pad_y_V' <Predicate = (mode_V_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln59_1 = select i1 %mode_V_read, i8 %pad_y_V, i8 0" [conv/conv.cpp:59]   --->   Operation 170 'select' 'select_ln59_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln59_1, i1 false)" [conv/conv.cpp:70]   --->   Operation 171 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1371_4 = zext i9 %shl_ln to i17" [conv/conv.cpp:70]   --->   Operation 172 'zext' 'zext_ln1371_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1371_5 = zext i16 %Hin_V_read to i17" [conv/conv.cpp:70]   --->   Operation 173 'zext' 'zext_ln1371_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (2.07ns)   --->   "%add_ln1371_3 = add i17 %zext_ln1371_5, %zext_ln1371_4" [conv/conv.cpp:70]   --->   Operation 174 'add' 'add_ln1371_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1371_6 = zext i17 %add_ln1371_3 to i18" [conv/conv.cpp:70]   --->   Operation 175 'zext' 'zext_ln1371_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1371_8 = zext i8 %Ky_V_read to i18" [conv/conv.cpp:70]   --->   Operation 176 'zext' 'zext_ln1371_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (2.10ns)   --->   "%sub_ln1371_4 = sub i18 %zext_ln1371_6, %zext_ln1371_8" [conv/conv.cpp:70]   --->   Operation 177 'sub' 'sub_ln1371_4' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1371 = sext i18 %sub_ln1371_4 to i19" [conv/conv.cpp:70]   --->   Operation 178 'sext' 'sext_ln1371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1371_3 = zext i8 %Sy_V_read to i19" [conv/conv.cpp:70]   --->   Operation 179 'zext' 'zext_ln1371_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [23/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 180 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [22/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 181 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 182 [22/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 182 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [21/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 183 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.74>
ST_4 : Operation 184 [21/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 184 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [20/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 185 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.74>
ST_5 : Operation 186 [20/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 186 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [19/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 187 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.74>
ST_6 : Operation 188 [19/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 188 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [18/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 189 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.74>
ST_7 : Operation 190 [18/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 190 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [17/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 191 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.74>
ST_8 : Operation 192 [17/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 192 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [16/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 193 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.74>
ST_9 : Operation 194 [16/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 194 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [15/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 195 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.74>
ST_10 : Operation 196 [15/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 196 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [14/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 197 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.74>
ST_11 : Operation 198 [14/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 198 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [13/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 199 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.74>
ST_12 : Operation 200 [13/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 200 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [12/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 201 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.74>
ST_13 : Operation 202 [12/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 202 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [11/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 203 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.74>
ST_14 : Operation 204 [11/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 204 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [10/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 205 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.74>
ST_15 : Operation 206 [10/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 206 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [9/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 207 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.74>
ST_16 : Operation 208 [9/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 208 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [8/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 209 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.74>
ST_17 : Operation 210 [8/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 210 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [7/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 211 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.74>
ST_18 : Operation 212 [7/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 212 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [6/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 213 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.74>
ST_19 : Operation 214 [6/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 214 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 215 [5/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 215 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.74>
ST_20 : Operation 216 [5/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 216 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 217 [4/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 217 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.74>
ST_21 : Operation 218 [4/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 218 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 219 [3/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 219 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.74>
ST_22 : Operation 220 [3/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 220 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 221 [2/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 221 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.74>
ST_23 : Operation 222 [2/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 222 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 223 [1/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv/conv.cpp:71]   --->   Operation 223 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 16.9>
ST_24 : Operation 224 [1/1] (0.00ns)   --->   "%p_cast37 = zext i28 %tmp to i46"   --->   Operation 224 'zext' 'p_cast37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 225 [1/1] (0.00ns)   --->   "%p_cast35 = zext i28 %tmp_1 to i46"   --->   Operation 225 'zext' 'p_cast35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 226 [1/1] (0.00ns)   --->   "%p_cast = zext i28 %tmp_3 to i47"   --->   Operation 226 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %gmem), !map !216"   --->   Operation 227 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %AXI_W), !map !222"   --->   Operation 228 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %AXI_F), !map !226"   --->   Operation 229 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHin_V), !map !233"   --->   Operation 230 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %Hin_V), !map !239"   --->   Operation 231 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %Win_V), !map !243"   --->   Operation 232 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHout_V), !map !247"   --->   Operation 233 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Kx_V), !map !251"   --->   Operation 234 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Ky_V), !map !255"   --->   Operation 235 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sx_V), !map !259"   --->   Operation 236 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sy_V), !map !263"   --->   Operation 237 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %mode_V), !map !267"   --->   Operation 238 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %relu_en_V), !map !271"   --->   Operation 239 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %feature_in_precision_V), !map !275"   --->   Operation 240 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %W_precision_V), !map !279"   --->   Operation 241 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %B_precision_V), !map !283"   --->   Operation 242 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %feature_out_precision_V), !map !287"   --->   Operation 243 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 244 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:29]   --->   Operation 245 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4 %feature_out_precision_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:30]   --->   Operation 246 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4 %feature_in_precision_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:31]   --->   Operation 247 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Sy_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:32]   --->   Operation 248 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Kx_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:33]   --->   Operation 249 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %Win_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:34]   --->   Operation 250 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Sx_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:35]   --->   Operation 251 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %Hin_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:36]   --->   Operation 252 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4 %W_precision_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:37]   --->   Operation 253 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4 %B_precision_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:38]   --->   Operation 254 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %relu_en_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:39]   --->   Operation 255 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Ky_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:40]   --->   Operation 256 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %CHin_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:41]   --->   Operation 257 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %mode_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:42]   --->   Operation 258 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %CHout_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:43]   --->   Operation 259 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %AXI_F, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [6 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:45]   --->   Operation 260 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %feature_in_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:45]   --->   Operation 261 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %feature_out_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle6, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:46]   --->   Operation 262 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %AXI_W, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 25, [6 x i8]* @p_str5, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:47]   --->   Operation 263 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %W_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 25, [1 x i8]* @bundle2, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:47]   --->   Operation 264 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %gmem, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 25, [5 x i8]* @p_str6, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:48]   --->   Operation 265 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %B_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 25, [1 x i8]* @bundle4, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:48]   --->   Operation 266 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 267 [1/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv/conv.cpp:70]   --->   Operation 267 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i19 %sdiv_ln1371 to i16" [conv/conv.cpp:70]   --->   Operation 268 'trunc' 'trunc_ln214' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 269 [1/1] (2.07ns)   --->   "%Hout_V = add i16 1, %trunc_ln214" [conv/conv.cpp:70]   --->   Operation 269 'add' 'Hout_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = trunc i19 %sdiv_ln1371_1 to i16" [conv/conv.cpp:71]   --->   Operation 270 'trunc' 'trunc_ln214_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 271 [1/1] (2.07ns)   --->   "%Wout_V = add i16 1, %trunc_ln214_1" [conv/conv.cpp:71]   --->   Operation 271 'add' 'Wout_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln68_4 = zext i5 %ret_V_12 to i16" [conv/conv.cpp:97]   --->   Operation 272 'zext' 'zext_ln68_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i8 %select_ln59_1 to i16" [conv/conv.cpp:97]   --->   Operation 273 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i8 %select_ln59 to i16" [conv/conv.cpp:98]   --->   Operation 274 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln808_1 = zext i14 %CHin_div_K_V to i22" [conv/conv.cpp:124]   --->   Operation 275 'zext' 'zext_ln808_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln808_2 = zext i14 %CHin_div_K_V to i30" [conv/conv.cpp:124]   --->   Operation 276 'zext' 'zext_ln808_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln808 = zext i5 %out_truncate_acc_V to i40" [conv/conv.cpp:124]   --->   Operation 277 'zext' 'zext_ln808' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i16 %Wout_V to i29" [conv/conv.cpp:137]   --->   Operation 278 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i16 %Wout_V to i32" [conv/conv.cpp:137]   --->   Operation 279 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln1352 = zext i16 %Hout_V to i45" [conv/conv.cpp:137]   --->   Operation 280 'zext' 'zext_ln1352' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i8 %Sy_V_read to i16" [conv/conv.cpp:97]   --->   Operation 281 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln68_3 = zext i8 %Sx_V_read to i16" [conv/conv.cpp:98]   --->   Operation 282 'zext' 'zext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 283 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i16 %Win_V_read to i32" [conv/conv.cpp:105]   --->   Operation 283 'zext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i16 %Hin_V_read to i30" [conv/conv.cpp:107]   --->   Operation 284 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i16 %Win_V_read to i46" [conv/conv.cpp:108]   --->   Operation 285 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i8 %Kx_V_read to i30" [conv/conv.cpp:108]   --->   Operation 286 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln1352_2 = zext i8 %Kx_V_read to i38" [conv/conv.cpp:108]   --->   Operation 287 'zext' 'zext_ln1352_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln1352_1 = zext i8 %Ky_V_read to i45" [conv/conv.cpp:108]   --->   Operation 288 'zext' 'zext_ln1352_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln1354 = zext i16 %CHout_V_read to i17" [conv/conv.cpp:135]   --->   Operation 289 'zext' 'zext_ln1354' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 290 [1/1] (2.07ns)   --->   "%ret_V_3 = add i17 -1, %zext_ln1354" [conv/conv.cpp:135]   --->   Operation 290 'add' 'ret_V_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 291 [1/1] (0.00ns)   --->   "%empty_15 = zext i16 %CHout_V_read to i32"   --->   Operation 291 'zext' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln1352_4 = zext i14 %CHin_div_K_V to i21" [conv/conv.cpp:108]   --->   Operation 292 'zext' 'zext_ln1352_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 293 [1/1] (0.00ns)   --->   "%cast = zext i8 %Kx_V_read to i22"   --->   Operation 293 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 294 [1/1] (6.38ns) (root node of the DSP)   --->   "%bound = mul i22 %cast, %zext_ln808_1" [conv/conv.cpp:124]   --->   Operation 294 'mul' 'bound' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 295 [1/1] (0.00ns)   --->   "%cast2 = zext i8 %Ky_V_read to i30"   --->   Operation 295 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 296 [1/1] (0.00ns)   --->   "%cast3 = zext i22 %bound to i30" [conv/conv.cpp:124]   --->   Operation 296 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 297 [1/1] (6.38ns) (root node of the DSP)   --->   "%bound4 = mul i30 %cast2, %cast3" [conv/conv.cpp:124]   --->   Operation 297 'mul' 'bound4' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 298 [1/1] (6.38ns) (root node of the DSP)   --->   "%bound44 = mul i32 %zext_ln215_1, %empty_15" [conv/conv.cpp:137]   --->   Operation 298 'mul' 'bound44' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 299 [1/1] (0.00ns)   --->   "%cast50 = zext i16 %Hout_V to i48" [conv/conv.cpp:70]   --->   Operation 299 'zext' 'cast50' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (0.00ns)   --->   "%cast51 = zext i32 %bound44 to i48" [conv/conv.cpp:137]   --->   Operation 300 'zext' 'cast51' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 301 [1/1] (8.51ns)   --->   "%bound52 = mul i48 %cast50, %cast51" [conv/conv.cpp:70]   --->   Operation 301 'mul' 'bound52' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 302 [1/1] (2.42ns)   --->   "%icmp_ln83 = icmp eq i16 %CHout_V_read, 0" [conv/conv.cpp:83]   --->   Operation 302 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 303 [1/1] (2.20ns)   --->   "%icmp_ln94 = icmp eq i14 %CHin_div_K_V, 0" [conv/conv.cpp:94]   --->   Operation 303 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 304 [1/1] (1.76ns)   --->   "br label %0" [conv/conv.cpp:79]   --->   Operation 304 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 24> <Delay = 11.7>
ST_25 : Operation 305 [1/1] (0.00ns)   --->   "%indvar_flatten71 = phi i48 [ 0, %_ifconv ], [ %add_ln79, %LOOP_cout_end ]" [conv/conv.cpp:79]   --->   Operation 305 'phi' 'indvar_flatten71' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 306 [1/1] (0.00ns)   --->   "%i_op_assign_9 = phi i16 [ 0, %_ifconv ], [ %select_ln1598_2, %LOOP_cout_end ]" [conv/conv.cpp:79]   --->   Operation 306 'phi' 'i_op_assign_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 307 [1/1] (0.00ns)   --->   "%indvar_flatten47 = phi i32 [ 0, %_ifconv ], [ %select_ln81_1, %LOOP_cout_end ]" [conv/conv.cpp:81]   --->   Operation 307 'phi' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%i_op_assign_10 = phi i16 [ 0, %_ifconv ], [ %select_ln81, %LOOP_cout_end ]" [conv/conv.cpp:81]   --->   Operation 308 'phi' 'i_op_assign_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%i_op_assign_11 = phi i16 [ 0, %_ifconv ], [ %cout, %LOOP_cout_end ]"   --->   Operation 309 'phi' 'i_op_assign_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln1598 = zext i16 %i_op_assign_9 to i32" [conv/conv.cpp:79]   --->   Operation 310 'zext' 'zext_ln1598' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 311 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_5 = mul i32 %zext_ln1598, %zext_ln215_1" [conv/conv.cpp:137]   --->   Operation 311 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln1598_1 = zext i16 %i_op_assign_10 to i32" [conv/conv.cpp:81]   --->   Operation 312 'zext' 'zext_ln1598_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 313 [1/1] (2.55ns)   --->   "%add_ln544 = add i32 %ret_V_5, %zext_ln1598_1" [conv/conv.cpp:137]   --->   Operation 313 'add' 'add_ln544' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 314 [1/1] (2.83ns)   --->   "%icmp_ln79 = icmp eq i48 %indvar_flatten71, %bound52" [conv/conv.cpp:79]   --->   Operation 314 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 315 [1/1] (3.10ns)   --->   "%add_ln79 = add i48 %indvar_flatten71, 1" [conv/conv.cpp:79]   --->   Operation 315 'add' 'add_ln79' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 316 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %4, label %LOOP_cout_begin" [conv/conv.cpp:79]   --->   Operation 316 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 317 [1/1] (2.47ns)   --->   "%icmp_ln81 = icmp eq i32 %indvar_flatten47, %bound44" [conv/conv.cpp:81]   --->   Operation 317 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln79)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 318 [1/1] (0.80ns)   --->   "%select_ln1598 = select i1 %icmp_ln81, i16 0, i16 %i_op_assign_10" [conv/conv.cpp:79]   --->   Operation 318 'select' 'select_ln1598' <Predicate = (!icmp_ln79)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 319 [1/1] (2.07ns)   --->   "%add_ln79_1 = add i16 1, %i_op_assign_9" [conv/conv.cpp:79]   --->   Operation 319 'add' 'add_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln1598_2 = zext i16 %add_ln79_1 to i32" [conv/conv.cpp:79]   --->   Operation 320 'zext' 'zext_ln1598_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_25 : Operation 321 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1352_2 = mul i32 %zext_ln215_1, %zext_ln1598_2" [conv/conv.cpp:137]   --->   Operation 321 'mul' 'mul_ln1352_2' <Predicate = (!icmp_ln79)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_4)   --->   "%select_ln1598_1 = select i1 %icmp_ln81, i32 %mul_ln1352_2, i32 %ret_V_5" [conv/conv.cpp:79]   --->   Operation 322 'select' 'select_ln1598_1' <Predicate = (!icmp_ln79)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 323 [1/1] (0.80ns)   --->   "%select_ln1598_2 = select i1 %icmp_ln81, i16 %add_ln79_1, i16 %i_op_assign_9" [conv/conv.cpp:79]   --->   Operation 323 'select' 'select_ln1598_2' <Predicate = (!icmp_ln79)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 324 [1/1] (3.36ns) (grouped into DSP with root node sub_ln1598)   --->   "%mul_ln1598 = mul i16 %zext_ln68_2, %select_ln1598_2" [conv/conv.cpp:79]   --->   Operation 324 'mul' 'mul_ln1598' <Predicate = (!icmp_ln79)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 325 [1/1] (3.02ns) (root node of the DSP)   --->   "%sub_ln1598 = sub i16 %mul_ln1598, %zext_ln68" [conv/conv.cpp:79]   --->   Operation 325 'sub' 'sub_ln1598' <Predicate = (!icmp_ln79)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln1598_8)   --->   "%select_ln1598_4 = select i1 %icmp_ln81, i32 %mul_ln1352_2, i32 %add_ln544" [conv/conv.cpp:79]   --->   Operation 326 'select' 'select_ln1598_4' <Predicate = (!icmp_ln79)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 327 [1/1] (2.42ns)   --->   "%icmp_ln83_1 = icmp eq i16 %i_op_assign_11, %CHout_V_read" [conv/conv.cpp:83]   --->   Operation 327 'icmp' 'icmp_ln83_1' <Predicate = (!icmp_ln79)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 328 [1/1] (0.99ns)   --->   "%select_ln1598_5 = select i1 %icmp_ln81, i1 %icmp_ln83, i1 %icmp_ln83_1" [conv/conv.cpp:79]   --->   Operation 328 'select' 'select_ln1598_5' <Predicate = (!icmp_ln79)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 329 [1/1] (2.07ns)   --->   "%j = add i16 1, %select_ln1598" [conv/conv.cpp:81]   --->   Operation 329 'add' 'j' <Predicate = (!icmp_ln79)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_4)   --->   "%zext_ln1598_3 = zext i16 %j to i32" [conv/conv.cpp:81]   --->   Operation 330 'zext' 'zext_ln1598_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_25 : Operation 331 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln544_4 = add i32 %zext_ln1598_3, %select_ln1598_1" [conv/conv.cpp:137]   --->   Operation 331 'add' 'add_ln544_4' <Predicate = (!icmp_ln79)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 332 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln1598_8 = select i1 %select_ln1598_5, i32 %add_ln544_4, i32 %select_ln1598_4" [conv/conv.cpp:81]   --->   Operation 332 'select' 'select_ln1598_8' <Predicate = (!icmp_ln79)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 333 [1/1] (0.80ns)   --->   "%select_ln81 = select i1 %select_ln1598_5, i16 %j, i16 %select_ln1598" [conv/conv.cpp:81]   --->   Operation 333 'select' 'select_ln81' <Predicate = (!icmp_ln79)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 334 [1/1] (0.00ns)   --->   "%empty_19 = zext i16 %CHout_V_read to i48"   --->   Operation 334 'zext' 'empty_19' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_25 : Operation 335 [52/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 335 'urem' 'empty_20' <Predicate = (!icmp_ln79)> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 336 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:144]   --->   Operation 336 'ret' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 8.45>
ST_26 : Operation 337 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln68 = mul i16 %i_op_assign_10, %zext_ln68_3" [conv/conv.cpp:98]   --->   Operation 337 'mul' 'mul_ln68' <Predicate = (!icmp_ln81 & !select_ln1598_5)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1598_1)   --->   "%select_ln1598_3 = select i1 %icmp_ln81, i16 0, i16 %mul_ln68" [conv/conv.cpp:79]   --->   Operation 338 'select' 'select_ln1598_3' <Predicate = (!select_ln1598_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 339 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln68_1 = mul i16 %zext_ln68_3, %j" [conv/conv.cpp:98]   --->   Operation 339 'mul' 'mul_ln68_1' <Predicate = (select_ln1598_5)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1598_1)   --->   "%select_ln1598_7 = select i1 %select_ln1598_5, i16 %mul_ln68_1, i16 %select_ln1598_3" [conv/conv.cpp:81]   --->   Operation 340 'select' 'select_ln1598_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 341 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln1598_1 = sub i16 %select_ln1598_7, %zext_ln68_1" [conv/conv.cpp:81]   --->   Operation 341 'sub' 'sub_ln1598_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 342 [51/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 342 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.55>
ST_27 : Operation 343 [50/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 343 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.55>
ST_28 : Operation 344 [49/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 344 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.55>
ST_29 : Operation 345 [48/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 345 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.55>
ST_30 : Operation 346 [47/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 346 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.55>
ST_31 : Operation 347 [46/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 347 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.55>
ST_32 : Operation 348 [45/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 348 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.55>
ST_33 : Operation 349 [44/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 349 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.55>
ST_34 : Operation 350 [43/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 350 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.55>
ST_35 : Operation 351 [42/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 351 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.55>
ST_36 : Operation 352 [41/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 352 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.55>
ST_37 : Operation 353 [40/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 353 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.55>
ST_38 : Operation 354 [39/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 354 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.55>
ST_39 : Operation 355 [38/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 355 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.55>
ST_40 : Operation 356 [37/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 356 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.55>
ST_41 : Operation 357 [36/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 357 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.55>
ST_42 : Operation 358 [35/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 358 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.55>
ST_43 : Operation 359 [34/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 359 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.55>
ST_44 : Operation 360 [33/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 360 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.55>
ST_45 : Operation 361 [32/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 361 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.55>
ST_46 : Operation 362 [31/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 362 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.55>
ST_47 : Operation 363 [30/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 363 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.55>
ST_48 : Operation 364 [29/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 364 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.55>
ST_49 : Operation 365 [28/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 365 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.55>
ST_50 : Operation 366 [27/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 366 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.55>
ST_51 : Operation 367 [26/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 367 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.55>
ST_52 : Operation 368 [25/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 368 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.55>
ST_53 : Operation 369 [24/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 369 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.55>
ST_54 : Operation 370 [23/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 370 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.55>
ST_55 : Operation 371 [22/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 371 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.55>
ST_56 : Operation 372 [21/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 372 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.55>
ST_57 : Operation 373 [20/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 373 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.55>
ST_58 : Operation 374 [19/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 374 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.55>
ST_59 : Operation 375 [18/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 375 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.55>
ST_60 : Operation 376 [17/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 376 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.55>
ST_61 : Operation 377 [16/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 377 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.55>
ST_62 : Operation 378 [15/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 378 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.55>
ST_63 : Operation 379 [14/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 379 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.55>
ST_64 : Operation 380 [13/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 380 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.55>
ST_65 : Operation 381 [12/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 381 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.55>
ST_66 : Operation 382 [11/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 382 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.55>
ST_67 : Operation 383 [10/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 383 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.55>
ST_68 : Operation 384 [9/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 384 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.55>
ST_69 : Operation 385 [8/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 385 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.55>
ST_70 : Operation 386 [7/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 386 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.55>
ST_71 : Operation 387 [6/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 387 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.55>
ST_72 : Operation 388 [5/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 388 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.55>
ST_73 : Operation 389 [4/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 389 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 4.55>
ST_74 : Operation 390 [3/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 390 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 4.55>
ST_75 : Operation 391 [2/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 391 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 17.5>
ST_76 : Operation 392 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @LOOP_i_LOOP_j_LOOP_c)"   --->   Operation 392 'specloopname' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @LOOP_j_LOOP_cout_str)"   --->   Operation 393 'specloopname' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node select_ln1598_6)   --->   "%or_ln1598 = or i1 %select_ln1598_5, %icmp_ln81" [conv/conv.cpp:81]   --->   Operation 394 'or' 'or_ln1598' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 395 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln1598_6 = select i1 %or_ln1598, i16 0, i16 %i_op_assign_11" [conv/conv.cpp:81]   --->   Operation 395 'select' 'select_ln1598_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln1598_4 = zext i32 %select_ln1598_8 to i45" [conv/conv.cpp:81]   --->   Operation 396 'zext' 'zext_ln1598_4' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln1598 = trunc i16 %select_ln1598_6 to i3" [conv/conv.cpp:83]   --->   Operation 397 'trunc' 'trunc_ln1598' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln1598_5 = zext i16 %select_ln1598_6 to i30" [conv/conv.cpp:83]   --->   Operation 398 'zext' 'zext_ln1598_5' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str9) nounwind" [conv/conv.cpp:84]   --->   Operation 399 'specloopname' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str9)" [conv/conv.cpp:84]   --->   Operation 400 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 401 [1/52] (4.55ns)   --->   "%empty_20 = urem i48 %indvar_flatten71, %empty_19" [conv/conv.cpp:79]   --->   Operation 401 'urem' 'empty_20' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 48> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 402 [1/1] (2.42ns)   --->   "%empty_21 = icmp eq i48 %empty_20, 0" [conv/conv.cpp:79]   --->   Operation 402 'icmp' 'empty_21' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 403 [1/1] (0.00ns)   --->   "br i1 %empty_21, label %ReqBB, label %BurstBB" [conv/conv.cpp:79]   --->   Operation 403 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 404 [7/7] (17.5ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 %empty_15)" [conv/conv.cpp:86]   --->   Operation 404 'readreq' 'gmem_addr_rd_req' <Predicate = (empty_21)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 17.5>
ST_77 : Operation 405 [6/7] (17.5ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 %empty_15)" [conv/conv.cpp:86]   --->   Operation 405 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 17.5>
ST_78 : Operation 406 [5/7] (17.5ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 %empty_15)" [conv/conv.cpp:86]   --->   Operation 406 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 17.5>
ST_79 : Operation 407 [4/7] (17.5ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 %empty_15)" [conv/conv.cpp:86]   --->   Operation 407 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 17.5>
ST_80 : Operation 408 [3/7] (17.5ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 %empty_15)" [conv/conv.cpp:86]   --->   Operation 408 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 17.5>
ST_81 : Operation 409 [2/7] (17.5ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 %empty_15)" [conv/conv.cpp:86]   --->   Operation 409 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 17.5>
ST_82 : Operation 410 [1/7] (17.5ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 %empty_15)" [conv/conv.cpp:86]   --->   Operation 410 'readreq' 'gmem_addr_rd_req' <Predicate = (empty_21)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 411 [1/1] (0.00ns)   --->   "br label %BurstBB"   --->   Operation 411 'br' <Predicate = (empty_21)> <Delay = 0.00>
ST_82 : Operation 412 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_9 = mul i30 %zext_ln1598_5, %zext_ln808_2" [conv/conv.cpp:108]   --->   Operation 412 'mul' 'ret_V_9' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln1352_8 = zext i30 %ret_V_9 to i38" [conv/conv.cpp:108]   --->   Operation 413 'zext' 'zext_ln1352_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 414 [1/1] (7.97ns)   --->   "%ret_V_10 = mul i38 %zext_ln1352_8, %zext_ln1352_2" [conv/conv.cpp:108]   --->   Operation 414 'mul' 'ret_V_10' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 17.5>
ST_83 : Operation 415 [1/1] (17.5ns)   --->   "%gmem_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr)" [conv/conv.cpp:86]   --->   Operation 415 'read' 'gmem_addr_read' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln1352_3 = zext i38 %ret_V_10 to i45" [conv/conv.cpp:108]   --->   Operation 416 'zext' 'zext_ln1352_3' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 417 [1/1] (8.69ns)   --->   "%mul_ln1352_4 = mul i45 %zext_ln1352_3, %zext_ln1352_1" [conv/conv.cpp:108]   --->   Operation 417 'mul' 'mul_ln1352_4' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.98>
ST_84 : Operation 418 [1/1] (3.98ns)   --->   "%r_V_2 = ashr i16 %gmem_addr_read, %zext_ln68_4" [conv/conv.cpp:86]   --->   Operation 418 'ashr' 'r_V_2' <Predicate = true> <Delay = 3.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln544_1 = sext i16 %sub_ln1598_1 to i17" [conv/conv.cpp:107]   --->   Operation 419 'sext' 'sext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln94_1 = sext i16 %sub_ln1598_1 to i32" [conv/conv.cpp:94]   --->   Operation 420 'sext' 'sext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 421 [1/1] (2.42ns)   --->   "%icmp_ln105 = icmp slt i17 %sext_ln544_1, %zext_ln1371_10" [conv/conv.cpp:105]   --->   Operation 421 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 422 [1/1] (0.97ns)   --->   "%xor_ln105 = xor i1 %icmp_ln105, true" [conv/conv.cpp:105]   --->   Operation 422 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 423 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:90]   --->   Operation 423 'br' <Predicate = true> <Delay = 1.76>

State 85 <SV = 84> <Delay = 14.0>
ST_85 : Operation 424 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i30 [ 0, %BurstBB ], [ %add_ln90, %LOOP_cin_end ]" [conv/conv.cpp:90]   --->   Operation 424 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 425 [1/1] (0.00ns)   --->   "%i_op_assign_12 = phi i8 [ 0, %BurstBB ], [ %select_ln1598_13, %LOOP_cin_end ]" [conv/conv.cpp:90]   --->   Operation 425 'phi' 'i_op_assign_12' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 426 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i22 [ 0, %BurstBB ], [ %select_ln92_1, %LOOP_cin_end ]" [conv/conv.cpp:92]   --->   Operation 426 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 427 [1/1] (0.00ns)   --->   "%i_op_assign_13 = phi i8 [ 0, %BurstBB ], [ %select_ln92, %LOOP_cin_end ]" [conv/conv.cpp:92]   --->   Operation 427 'phi' 'i_op_assign_13' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 428 [1/1] (0.00ns)   --->   "%i_op_assign = phi i14 [ 0, %BurstBB ], [ %cin, %LOOP_cin_end ]"   --->   Operation 428 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln68_5 = zext i8 %i_op_assign_12 to i16" [conv/conv.cpp:97]   --->   Operation 429 'zext' 'zext_ln68_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 430 [1/1] (2.07ns)   --->   "%h_V = add i16 %sub_ln1598, %zext_ln68_5" [conv/conv.cpp:97]   --->   Operation 430 'add' 'h_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 431 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i16 %h_V to i32" [conv/conv.cpp:105]   --->   Operation 431 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i16 %h_V to i17" [conv/conv.cpp:107]   --->   Operation 432 'sext' 'sext_ln1352' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 433 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_8 = mul nsw i32 %lhs_V_2, %rhs_V_2" [conv/conv.cpp:107]   --->   Operation 433 'mul' 'ret_V_8' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 434 [1/1] (2.42ns)   --->   "%icmp_ln105_1 = icmp slt i17 %sext_ln1352, %zext_ln1371_5" [conv/conv.cpp:105]   --->   Operation 434 'icmp' 'icmp_ln105_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 435 [1/1] (0.97ns)   --->   "%xor_ln105_1 = xor i1 %icmp_ln105_1, true" [conv/conv.cpp:105]   --->   Operation 435 'xor' 'xor_ln105_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln68_6 = zext i8 %i_op_assign_13 to i16" [conv/conv.cpp:98]   --->   Operation 436 'zext' 'zext_ln68_6' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 437 [1/1] (2.07ns)   --->   "%w_V = add i16 %sub_ln1598_1, %zext_ln68_6" [conv/conv.cpp:98]   --->   Operation 437 'add' 'w_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_2)   --->   "%or_ln105 = or i16 %w_V, %h_V" [conv/conv.cpp:105]   --->   Operation 438 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln544 = sext i16 %w_V to i17" [conv/conv.cpp:107]   --->   Operation 439 'sext' 'sext_ln544' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i16 %w_V to i32" [conv/conv.cpp:94]   --->   Operation 440 'sext' 'sext_ln94' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_2)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln105, i32 15)" [conv/conv.cpp:105]   --->   Operation 441 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 442 [1/1] (2.42ns)   --->   "%icmp_ln105_2 = icmp slt i17 %sext_ln544, %zext_ln1371_10" [conv/conv.cpp:105]   --->   Operation 442 'icmp' 'icmp_ln105_2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_2)   --->   "%xor_ln105_2 = xor i1 %icmp_ln105_2, true" [conv/conv.cpp:105]   --->   Operation 443 'xor' 'xor_ln105_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_2)   --->   "%or_ln105_1 = or i1 %xor_ln105_1, %xor_ln105_2" [conv/conv.cpp:105]   --->   Operation 444 'or' 'or_ln105_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 445 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln105_2 = or i1 %or_ln105_1, %tmp_7" [conv/conv.cpp:105]   --->   Operation 445 'or' 'or_ln105_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 446 [1/1] (2.55ns)   --->   "%add_ln544_2 = add i32 %ret_V_8, %sext_ln94" [conv/conv.cpp:107]   --->   Operation 446 'add' 'add_ln544_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 447 [1/1] (2.46ns)   --->   "%icmp_ln90 = icmp eq i30 %indvar_flatten39, %bound4" [conv/conv.cpp:90]   --->   Operation 447 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 448 [1/1] (2.49ns)   --->   "%add_ln90 = add i30 %indvar_flatten39, 1" [conv/conv.cpp:90]   --->   Operation 448 'add' 'add_ln90' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 449 [1/1] (2.44ns)   --->   "%icmp_ln92 = icmp eq i22 %indvar_flatten, %bound" [conv/conv.cpp:92]   --->   Operation 449 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln90)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 450 [1/1] (1.24ns)   --->   "%select_ln1598_9 = select i1 %icmp_ln92, i8 0, i8 %i_op_assign_13" [conv/conv.cpp:90]   --->   Operation 450 'select' 'select_ln1598_9' <Predicate = (!icmp_ln90)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 451 [1/1] (1.91ns)   --->   "%add_ln90_1 = add i8 %i_op_assign_12, 1" [conv/conv.cpp:90]   --->   Operation 451 'add' 'add_ln90_1' <Predicate = (!icmp_ln90)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln68_7 = zext i8 %add_ln90_1 to i16" [conv/conv.cpp:97]   --->   Operation 452 'zext' 'zext_ln68_7' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_85 : Operation 453 [1/1] (2.07ns)   --->   "%add_ln68_2 = add i16 %sub_ln1598, %zext_ln68_7" [conv/conv.cpp:97]   --->   Operation 453 'add' 'add_ln68_2' <Predicate = (!icmp_ln90)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%select_ln1598_10 = select i1 %icmp_ln92, i16 %add_ln68_2, i16 %h_V" [conv/conv.cpp:90]   --->   Operation 454 'select' 'select_ln1598_10' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln887_1 = sext i16 %add_ln68_2 to i32" [conv/conv.cpp:105]   --->   Operation 455 'sext' 'sext_ln887_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_85 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln1352_1 = sext i16 %add_ln68_2 to i17" [conv/conv.cpp:107]   --->   Operation 456 'sext' 'sext_ln1352_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_85 : Operation 457 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1352_7 = mul nsw i32 %sext_ln887_1, %rhs_V_2" [conv/conv.cpp:107]   --->   Operation 457 'mul' 'mul_ln1352_7' <Predicate = (!icmp_ln90)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_8)   --->   "%select_ln1598_11 = select i1 %icmp_ln92, i32 %mul_ln1352_7, i32 %ret_V_8" [conv/conv.cpp:90]   --->   Operation 458 'select' 'select_ln1598_11' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 459 [1/1] (2.42ns)   --->   "%icmp_ln105_3 = icmp slt i17 %sext_ln1352_1, %zext_ln1371_5" [conv/conv.cpp:105]   --->   Operation 459 'icmp' 'icmp_ln105_3' <Predicate = (!icmp_ln90)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 460 [1/1] (0.97ns)   --->   "%xor_ln105_3 = xor i1 %icmp_ln105_3, true" [conv/conv.cpp:105]   --->   Operation 460 'xor' 'xor_ln105_3' <Predicate = (!icmp_ln90)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_8)   --->   "%select_ln1598_12 = select i1 %icmp_ln92, i1 %xor_ln105_3, i1 %xor_ln105_1" [conv/conv.cpp:90]   --->   Operation 461 'select' 'select_ln1598_12' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 462 [1/1] (1.24ns)   --->   "%select_ln1598_13 = select i1 %icmp_ln92, i8 %add_ln90_1, i8 %i_op_assign_12" [conv/conv.cpp:90]   --->   Operation 462 'select' 'select_ln1598_13' <Predicate = (!icmp_ln90)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln1598_6 = zext i8 %select_ln1598_13 to i22" [conv/conv.cpp:90]   --->   Operation 463 'zext' 'zext_ln1598_6' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_85 : Operation 464 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1598_1 = mul i22 %zext_ln1598_6, %zext_ln808_1" [conv/conv.cpp:90]   --->   Operation 464 'mul' 'mul_ln1598_1' <Predicate = (!icmp_ln90)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln1598_15)   --->   "%or_ln105_3 = or i16 %sub_ln1598_1, %add_ln68_2" [conv/conv.cpp:105]   --->   Operation 465 'or' 'or_ln105_3' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln1598_15)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln105_3, i32 15)" [conv/conv.cpp:105]   --->   Operation 466 'bitselect' 'tmp_11' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_85 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node select_ln1598_15)   --->   "%or_ln105_4 = or i1 %xor_ln105_3, %xor_ln105" [conv/conv.cpp:105]   --->   Operation 467 'or' 'or_ln105_4' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln1598_15)   --->   "%or_ln105_5 = or i1 %or_ln105_4, %tmp_11" [conv/conv.cpp:105]   --->   Operation 468 'or' 'or_ln105_5' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 469 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1598_15 = select i1 %icmp_ln92, i1 %or_ln105_5, i1 %or_ln105_2" [conv/conv.cpp:90]   --->   Operation 469 'select' 'select_ln1598_15' <Predicate = (!icmp_ln90)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 470 [1/1] (2.55ns)   --->   "%add_ln544_7 = add i32 %mul_ln1352_7, %sext_ln94_1" [conv/conv.cpp:107]   --->   Operation 470 'add' 'add_ln544_7' <Predicate = (!icmp_ln90)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node select_ln1598_21)   --->   "%select_ln1598_16 = select i1 %icmp_ln92, i32 %add_ln544_7, i32 %add_ln544_2" [conv/conv.cpp:90]   --->   Operation 471 'select' 'select_ln1598_16' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 472 [1/1] (2.20ns)   --->   "%icmp_ln94_1 = icmp eq i14 %i_op_assign, %CHin_div_K_V" [conv/conv.cpp:94]   --->   Operation 472 'icmp' 'icmp_ln94_1' <Predicate = (!icmp_ln90)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 473 [1/1] (0.99ns)   --->   "%select_ln1598_17 = select i1 %icmp_ln92, i1 %icmp_ln94, i1 %icmp_ln94_1" [conv/conv.cpp:90]   --->   Operation 473 'select' 'select_ln1598_17' <Predicate = (!icmp_ln90)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 474 [1/1] (1.91ns)   --->   "%jj = add i8 %select_ln1598_9, 1" [conv/conv.cpp:92]   --->   Operation 474 'add' 'jj' <Predicate = (!icmp_ln90)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node select_ln1598_18)   --->   "%or_ln1598_1 = or i1 %select_ln1598_17, %icmp_ln92" [conv/conv.cpp:92]   --->   Operation 475 'or' 'or_ln1598_1' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 476 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln1598_18 = select i1 %or_ln1598_1, i14 0, i14 %i_op_assign" [conv/conv.cpp:92]   --->   Operation 476 'select' 'select_ln1598_18' <Predicate = (!icmp_ln90)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln68_8 = zext i8 %jj to i16" [conv/conv.cpp:98]   --->   Operation 477 'zext' 'zext_ln68_8' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_85 : Operation 478 [1/1] (2.07ns)   --->   "%add_ln68_3 = add i16 %sub_ln1598_1, %zext_ln68_8" [conv/conv.cpp:98]   --->   Operation 478 'add' 'add_ln68_3' <Predicate = (!icmp_ln90)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%or_ln105_6 = or i16 %add_ln68_3, %select_ln1598_10" [conv/conv.cpp:105]   --->   Operation 479 'or' 'or_ln105_6' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln544_2 = sext i16 %add_ln68_3 to i17" [conv/conv.cpp:107]   --->   Operation 480 'sext' 'sext_ln544_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_85 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_8)   --->   "%sext_ln94_2 = sext i16 %add_ln68_3 to i32" [conv/conv.cpp:94]   --->   Operation 481 'sext' 'sext_ln94_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_85 : Operation 482 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln105_6, i32 15)" [conv/conv.cpp:105]   --->   Operation 482 'bitselect' 'tmp_12' <Predicate = (!icmp_ln90)> <Delay = 0.99>
ST_85 : Operation 483 [1/1] (2.42ns)   --->   "%icmp_ln105_4 = icmp slt i17 %sext_ln544_2, %zext_ln1371_10" [conv/conv.cpp:105]   --->   Operation 483 'icmp' 'icmp_ln105_4' <Predicate = (!icmp_ln90)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_8)   --->   "%xor_ln105_4 = xor i1 %icmp_ln105_4, true" [conv/conv.cpp:105]   --->   Operation 484 'xor' 'xor_ln105_4' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_8)   --->   "%or_ln105_7 = or i1 %select_ln1598_12, %xor_ln105_4" [conv/conv.cpp:105]   --->   Operation 485 'or' 'or_ln105_7' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 486 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln105_8 = or i1 %or_ln105_7, %tmp_12" [conv/conv.cpp:105]   --->   Operation 486 'or' 'or_ln105_8' <Predicate = (!icmp_ln90)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 487 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1598_20 = select i1 %select_ln1598_17, i1 %or_ln105_8, i1 %select_ln1598_15" [conv/conv.cpp:92]   --->   Operation 487 'select' 'select_ln1598_20' <Predicate = (!icmp_ln90)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 488 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln544_8 = add i32 %select_ln1598_11, %sext_ln94_2" [conv/conv.cpp:107]   --->   Operation 488 'add' 'add_ln544_8' <Predicate = (!icmp_ln90)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 489 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln1598_21 = select i1 %select_ln1598_17, i32 %add_ln544_8, i32 %select_ln1598_16" [conv/conv.cpp:92]   --->   Operation 489 'select' 'select_ln1598_21' <Predicate = (!icmp_ln90)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 490 [1/1] (1.24ns)   --->   "%select_ln92 = select i1 %select_ln1598_17, i8 %jj, i8 %select_ln1598_9" [conv/conv.cpp:92]   --->   Operation 490 'select' 'select_ln92' <Predicate = (!icmp_ln90)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 491 [1/1] (1.76ns)   --->   "br i1 %select_ln1598_20, label %LOOP_cin_end, label %2" [conv/conv.cpp:105]   --->   Operation 491 'br' <Predicate = (!icmp_ln90)> <Delay = 1.76>
ST_85 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i14 %select_ln1598_18 to i30" [conv/conv.cpp:107]   --->   Operation 492 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 0.00>
ST_85 : Operation 493 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_6 = mul i30 %zext_ln215_2, %zext_ln215_5" [conv/conv.cpp:107]   --->   Operation 493 'mul' 'ret_V_6' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 494 [1/1] (1.81ns)   --->   "%cin = add i14 1, %select_ln1598_18" [conv/conv.cpp:94]   --->   Operation 494 'add' 'cin' <Predicate = (!icmp_ln90)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 495 [1/1] (2.25ns)   --->   "%add_ln92_1 = add i22 1, %indvar_flatten" [conv/conv.cpp:92]   --->   Operation 495 'add' 'add_ln92_1' <Predicate = (!icmp_ln90)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 496 [1/1] (0.70ns)   --->   "%select_ln92_1 = select i1 %icmp_ln92, i22 1, i22 %add_ln92_1" [conv/conv.cpp:92]   --->   Operation 496 'select' 'select_ln92_1' <Predicate = (!icmp_ln90)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 86 <SV = 85> <Delay = 15.3>
ST_86 : Operation 497 [1/1] (0.00ns)   --->   "%p_01304_5 = phi i40 [ 0, %BurstBB ], [ %add_ln700_7, %LOOP_cin_end ]" [conv/conv.cpp:120]   --->   Operation 497 'phi' 'p_01304_5' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln1352_6 = zext i8 %i_op_assign_13 to i21" [conv/conv.cpp:108]   --->   Operation 498 'zext' 'zext_ln1352_6' <Predicate = (!icmp_ln92 & !select_ln1598_17)> <Delay = 0.00>
ST_86 : Operation 499 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln68_2 = mul i21 %zext_ln1352_6, %zext_ln1352_4" [conv/conv.cpp:98]   --->   Operation 499 'mul' 'mul_ln68_2' <Predicate = (!icmp_ln92 & !select_ln1598_17)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 500 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %3, label %LOOP_cin_begin" [conv/conv.cpp:90]   --->   Operation 500 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 501 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @LOOP_ii_LOOP_jj_LOOP)"   --->   Operation 501 'specloopname' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_86 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln1598_7 = zext i22 %mul_ln1598_1 to i30" [conv/conv.cpp:90]   --->   Operation 502 'zext' 'zext_ln1598_7' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_86 : Operation 503 [1/1] (3.36ns) (grouped into DSP with root node add_ln1598)   --->   "%mul_ln1598_2 = mul i30 %zext_ln1598_7, %zext_ln215_4" [conv/conv.cpp:90]   --->   Operation 503 'mul' 'mul_ln1598_2' <Predicate = (!icmp_ln90)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 504 [1/1] (0.00ns) (grouped into DSP with root node add_ln1598)   --->   "%zext_ln1598_8 = zext i30 %mul_ln1598_2 to i45" [conv/conv.cpp:90]   --->   Operation 504 'zext' 'zext_ln1598_8' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_86 : Operation 505 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1598 = add i45 %mul_ln1352_4, %zext_ln1598_8" [conv/conv.cpp:90]   --->   Operation 505 'add' 'add_ln1598' <Predicate = (!icmp_ln90)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node select_ln1598_19)   --->   "%select_ln1598_14 = select i1 %icmp_ln92, i21 0, i21 %mul_ln68_2" [conv/conv.cpp:90]   --->   Operation 506 'select' 'select_ln1598_14' <Predicate = (!icmp_ln90 & !select_ln1598_17)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 507 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @LOOP_jj_LOOP_cin_str)"   --->   Operation 507 'specloopname' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_86 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln1352_7 = zext i8 %jj to i21" [conv/conv.cpp:108]   --->   Operation 508 'zext' 'zext_ln1352_7' <Predicate = (!icmp_ln90 & select_ln1598_17)> <Delay = 0.00>
ST_86 : Operation 509 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln68_3 = mul i21 %zext_ln1352_7, %zext_ln1352_4" [conv/conv.cpp:98]   --->   Operation 509 'mul' 'mul_ln68_3' <Predicate = (!icmp_ln90 & select_ln1598_17)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 510 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln1598_19 = select i1 %select_ln1598_17, i21 %mul_ln68_3, i21 %select_ln1598_14" [conv/conv.cpp:92]   --->   Operation 510 'select' 'select_ln1598_19' <Predicate = (!icmp_ln90)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln1598 = sext i32 %select_ln1598_21 to i46" [conv/conv.cpp:92]   --->   Operation 511 'sext' 'sext_ln1598' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_86 : Operation 512 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str12) nounwind" [conv/conv.cpp:95]   --->   Operation 512 'specloopname' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_86 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str12)" [conv/conv.cpp:95]   --->   Operation 513 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_86 : Operation 514 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:96]   --->   Operation 514 'specpipeline' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_86 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i30 %ret_V_6 to i46" [conv/conv.cpp:107]   --->   Operation 515 'zext' 'zext_ln215_6' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 0.00>
ST_86 : Operation 516 [1/1] (7.97ns)   --->   "%ret_V_7 = mul i46 %zext_ln215_3, %zext_ln215_6" [conv/conv.cpp:107]   --->   Operation 516 'mul' 'ret_V_7' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 517 [1/1] (3.04ns)   --->   "%add_ln544_3 = add i46 %ret_V_7, %sext_ln1598" [conv/conv.cpp:107]   --->   Operation 517 'add' 'add_ln544_3' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 3.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i46 %add_ln544_3 to i47" [conv/conv.cpp:107]   --->   Operation 518 'sext' 'sext_ln180' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 0.00>
ST_86 : Operation 519 [1/1] (3.04ns)   --->   "%add_ln180_1 = add i47 %sext_ln180, %p_cast" [conv/conv.cpp:107]   --->   Operation 519 'add' 'add_ln180_1' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 3.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i14 %select_ln1598_18 to i21" [conv/conv.cpp:108]   --->   Operation 520 'zext' 'zext_ln544' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 0.00>
ST_86 : Operation 521 [1/1] (2.22ns)   --->   "%add_ln544_5 = add i21 %zext_ln544, %select_ln1598_19" [conv/conv.cpp:108]   --->   Operation 521 'add' 'add_ln544_5' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i21 %add_ln544_5 to i45" [conv/conv.cpp:108]   --->   Operation 522 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 0.00>
ST_86 : Operation 523 [1/1] (3.01ns)   --->   "%add_ln544_6 = add i45 %add_ln1598, %zext_ln544_1" [conv/conv.cpp:108]   --->   Operation 523 'add' 'add_ln544_6' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 3.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i45 %add_ln544_6 to i46" [conv/conv.cpp:108]   --->   Operation 524 'zext' 'zext_ln180_2' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 0.00>
ST_86 : Operation 525 [1/1] (3.01ns)   --->   "%add_ln180_2 = add i46 %zext_ln180_2, %p_cast35" [conv/conv.cpp:108]   --->   Operation 525 'add' 'add_ln180_2' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 3.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 17.5>
ST_87 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln180_1 = sext i47 %add_ln180_1 to i64" [conv/conv.cpp:107]   --->   Operation 526 'sext' 'sext_ln180_1' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 0.00>
ST_87 : Operation 527 [1/1] (0.00ns)   --->   "%AXI_F_addr_1 = getelementptr i128* %AXI_F, i64 %sext_ln180_1" [conv/conv.cpp:107]   --->   Operation 527 'getelementptr' 'AXI_F_addr_1' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 0.00>
ST_87 : Operation 528 [7/7] (17.5ns)   --->   "%dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_F_addr_1, i32 1)" [conv/conv.cpp:107]   --->   Operation 528 'readreq' 'dat_V_req' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln180_3 = zext i46 %add_ln180_2 to i64" [conv/conv.cpp:108]   --->   Operation 529 'zext' 'zext_ln180_3' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 0.00>
ST_87 : Operation 530 [1/1] (0.00ns)   --->   "%AXI_W_addr = getelementptr i128* %AXI_W, i64 %zext_ln180_3" [conv/conv.cpp:108]   --->   Operation 530 'getelementptr' 'AXI_W_addr' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 0.00>
ST_87 : Operation 531 [7/7] (17.5ns)   --->   "%wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_W_addr, i32 1)" [conv/conv.cpp:108]   --->   Operation 531 'readreq' 'wt_V_req' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 17.5>
ST_88 : Operation 532 [6/7] (17.5ns)   --->   "%dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_F_addr_1, i32 1)" [conv/conv.cpp:107]   --->   Operation 532 'readreq' 'dat_V_req' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 533 [6/7] (17.5ns)   --->   "%wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_W_addr, i32 1)" [conv/conv.cpp:108]   --->   Operation 533 'readreq' 'wt_V_req' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 17.5>
ST_89 : Operation 534 [5/7] (17.5ns)   --->   "%dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_F_addr_1, i32 1)" [conv/conv.cpp:107]   --->   Operation 534 'readreq' 'dat_V_req' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 535 [5/7] (17.5ns)   --->   "%wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_W_addr, i32 1)" [conv/conv.cpp:108]   --->   Operation 535 'readreq' 'wt_V_req' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 17.5>
ST_90 : Operation 536 [4/7] (17.5ns)   --->   "%dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_F_addr_1, i32 1)" [conv/conv.cpp:107]   --->   Operation 536 'readreq' 'dat_V_req' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 537 [4/7] (17.5ns)   --->   "%wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_W_addr, i32 1)" [conv/conv.cpp:108]   --->   Operation 537 'readreq' 'wt_V_req' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 17.5>
ST_91 : Operation 538 [3/7] (17.5ns)   --->   "%dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_F_addr_1, i32 1)" [conv/conv.cpp:107]   --->   Operation 538 'readreq' 'dat_V_req' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 539 [3/7] (17.5ns)   --->   "%wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_W_addr, i32 1)" [conv/conv.cpp:108]   --->   Operation 539 'readreq' 'wt_V_req' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 17.5>
ST_92 : Operation 540 [2/7] (17.5ns)   --->   "%dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_F_addr_1, i32 1)" [conv/conv.cpp:107]   --->   Operation 540 'readreq' 'dat_V_req' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 541 [2/7] (17.5ns)   --->   "%wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_W_addr, i32 1)" [conv/conv.cpp:108]   --->   Operation 541 'readreq' 'wt_V_req' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 17.5>
ST_93 : Operation 542 [1/7] (17.5ns)   --->   "%dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_F_addr_1, i32 1)" [conv/conv.cpp:107]   --->   Operation 542 'readreq' 'dat_V_req' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 543 [1/7] (17.5ns)   --->   "%wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_W_addr, i32 1)" [conv/conv.cpp:108]   --->   Operation 543 'readreq' 'wt_V_req' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 17.5>
ST_94 : Operation 544 [1/1] (17.5ns)   --->   "%dat_V = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %AXI_F_addr_1)" [conv/conv.cpp:107]   --->   Operation 544 'read' 'dat_V' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 545 [1/1] (17.5ns)   --->   "%wt_V = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %AXI_W_addr)" [conv/conv.cpp:108]   --->   Operation 545 'read' 'wt_V' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 16.3>
ST_95 : Operation 546 [1/1] (1.76ns)   --->   "br label %LOOP_cin_end" [conv/conv.cpp:109]   --->   Operation 546 'br' <Predicate = (!icmp_ln90 & !select_ln1598_20)> <Delay = 1.76>
ST_95 : Operation 547 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i128 [ %wt_V, %2 ], [ 0, %LOOP_cin_begin ]"   --->   Operation 547 'phi' 'p_Val2_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 548 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i128 [ %dat_V, %2 ], [ 0, %LOOP_cin_begin ]"   --->   Operation 548 'phi' 'p_Val2_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i128 %p_Val2_1 to i16" [conv/conv.cpp:118]   --->   Operation 549 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i128 %p_Val2_2 to i16" [conv/conv.cpp:118]   --->   Operation 550 'trunc' 'trunc_ln647_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i16 %trunc_ln647 to i32" [conv/conv.cpp:118]   --->   Operation 551 'sext' 'sext_ln215' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i16 %trunc_ln647_1 to i32" [conv/conv.cpp:118]   --->   Operation 552 'sext' 'sext_ln215_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 553 [1/1] (3.36ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln1352 = mul nsw i32 %sext_ln215, %sext_ln215_1" [conv/conv.cpp:118]   --->   Operation 553 'mul' 'mul_ln1352' <Predicate = (!icmp_ln90)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 554 [1/1] (0.00ns)   --->   "%p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 16, i32 31)" [conv/conv.cpp:118]   --->   Operation 554 'partselect' 'p_Result_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 555 [1/1] (0.00ns)   --->   "%p_Result_5_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 16, i32 31)" [conv/conv.cpp:118]   --->   Operation 555 'partselect' 'p_Result_5_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i16 %p_Result_1 to i32" [conv/conv.cpp:118]   --->   Operation 556 'sext' 'sext_ln215_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i16 %p_Result_5_1 to i32" [conv/conv.cpp:118]   --->   Operation 557 'sext' 'sext_ln215_3' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 558 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1352_11 = mul nsw i32 %sext_ln215_2, %sext_ln215_3" [conv/conv.cpp:118]   --->   Operation 558 'mul' 'mul_ln1352_11' <Predicate = (!icmp_ln90)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 559 [1/1] (0.00ns)   --->   "%p_Result_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 32, i32 47)" [conv/conv.cpp:118]   --->   Operation 559 'partselect' 'p_Result_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 560 [1/1] (0.00ns)   --->   "%p_Result_5_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 32, i32 47)" [conv/conv.cpp:118]   --->   Operation 560 'partselect' 'p_Result_5_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln215_4 = sext i16 %p_Result_2 to i32" [conv/conv.cpp:118]   --->   Operation 561 'sext' 'sext_ln215_4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln215_5 = sext i16 %p_Result_5_2 to i32" [conv/conv.cpp:118]   --->   Operation 562 'sext' 'sext_ln215_5' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 563 [1/1] (3.36ns) (grouped into DSP with root node add_ln700_1)   --->   "%mul_ln1352_12 = mul nsw i32 %sext_ln215_4, %sext_ln215_5" [conv/conv.cpp:118]   --->   Operation 563 'mul' 'mul_ln1352_12' <Predicate = (!icmp_ln90)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 564 [1/1] (0.00ns)   --->   "%p_Result_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 48, i32 63)" [conv/conv.cpp:118]   --->   Operation 564 'partselect' 'p_Result_3' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 565 [1/1] (0.00ns)   --->   "%p_Result_5_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 48, i32 63)" [conv/conv.cpp:118]   --->   Operation 565 'partselect' 'p_Result_5_3' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln215_6 = sext i16 %p_Result_3 to i32" [conv/conv.cpp:118]   --->   Operation 566 'sext' 'sext_ln215_6' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln215_7 = sext i16 %p_Result_5_3 to i32" [conv/conv.cpp:118]   --->   Operation 567 'sext' 'sext_ln215_7' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 568 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1352_13 = mul nsw i32 %sext_ln215_6, %sext_ln215_7" [conv/conv.cpp:118]   --->   Operation 568 'mul' 'mul_ln1352_13' <Predicate = (!icmp_ln90)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 569 [1/1] (0.00ns)   --->   "%p_Result_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 64, i32 79)" [conv/conv.cpp:118]   --->   Operation 569 'partselect' 'p_Result_4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 570 [1/1] (0.00ns)   --->   "%p_Result_5_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 64, i32 79)" [conv/conv.cpp:118]   --->   Operation 570 'partselect' 'p_Result_5_4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln215_8 = sext i16 %p_Result_4 to i32" [conv/conv.cpp:118]   --->   Operation 571 'sext' 'sext_ln215_8' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln215_9 = sext i16 %p_Result_5_4 to i32" [conv/conv.cpp:118]   --->   Operation 572 'sext' 'sext_ln215_9' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 573 [1/1] (3.36ns) (grouped into DSP with root node add_ln700_3)   --->   "%mul_ln1352_14 = mul nsw i32 %sext_ln215_8, %sext_ln215_9" [conv/conv.cpp:118]   --->   Operation 573 'mul' 'mul_ln1352_14' <Predicate = (!icmp_ln90)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 574 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 80, i32 95)" [conv/conv.cpp:118]   --->   Operation 574 'partselect' 'p_Result_s' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 575 [1/1] (0.00ns)   --->   "%p_Result_5_5 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 80, i32 95)" [conv/conv.cpp:118]   --->   Operation 575 'partselect' 'p_Result_5_5' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln215_10 = sext i16 %p_Result_s to i32" [conv/conv.cpp:118]   --->   Operation 576 'sext' 'sext_ln215_10' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln215_11 = sext i16 %p_Result_5_5 to i32" [conv/conv.cpp:118]   --->   Operation 577 'sext' 'sext_ln215_11' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 578 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1352_15 = mul nsw i32 %sext_ln215_10, %sext_ln215_11" [conv/conv.cpp:118]   --->   Operation 578 'mul' 'mul_ln1352_15' <Predicate = (!icmp_ln90)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 579 [1/1] (0.00ns)   --->   "%p_Result_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 96, i32 111)" [conv/conv.cpp:118]   --->   Operation 579 'partselect' 'p_Result_6' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 580 [1/1] (0.00ns)   --->   "%p_Result_5_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 96, i32 111)" [conv/conv.cpp:118]   --->   Operation 580 'partselect' 'p_Result_5_6' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln215_12 = sext i16 %p_Result_6 to i32" [conv/conv.cpp:118]   --->   Operation 581 'sext' 'sext_ln215_12' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln215_13 = sext i16 %p_Result_5_6 to i32" [conv/conv.cpp:118]   --->   Operation 582 'sext' 'sext_ln215_13' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 583 [1/1] (3.36ns) (grouped into DSP with root node add_ln700_4)   --->   "%mul_ln1352_16 = mul nsw i32 %sext_ln215_12, %sext_ln215_13" [conv/conv.cpp:118]   --->   Operation 583 'mul' 'mul_ln1352_16' <Predicate = (!icmp_ln90)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 584 [1/1] (0.00ns)   --->   "%p_Result_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 112, i32 127)" [conv/conv.cpp:118]   --->   Operation 584 'partselect' 'p_Result_7' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 585 [1/1] (0.00ns)   --->   "%p_Result_5_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 112, i32 127)" [conv/conv.cpp:118]   --->   Operation 585 'partselect' 'p_Result_5_7' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln215_14 = sext i16 %p_Result_7 to i32" [conv/conv.cpp:118]   --->   Operation 586 'sext' 'sext_ln215_14' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln215_15 = sext i16 %p_Result_5_7 to i32" [conv/conv.cpp:118]   --->   Operation 587 'sext' 'sext_ln215_15' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 588 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1352_17 = mul nsw i32 %sext_ln215_14, %sext_ln215_15" [conv/conv.cpp:118]   --->   Operation 588 'mul' 'mul_ln1352_17' <Predicate = (!icmp_ln90)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 589 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln700 = sext i32 %mul_ln1352 to i33" [conv/conv.cpp:120]   --->   Operation 589 'sext' 'sext_ln700' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i32 %mul_ln1352_11 to i33" [conv/conv.cpp:120]   --->   Operation 590 'sext' 'sext_ln700_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 591 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1)   --->   "%sext_ln700_2 = sext i32 %mul_ln1352_12 to i33" [conv/conv.cpp:120]   --->   Operation 591 'sext' 'sext_ln700_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i32 %mul_ln1352_13 to i33" [conv/conv.cpp:120]   --->   Operation 592 'sext' 'sext_ln700_3' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 593 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_3)   --->   "%sext_ln700_4 = sext i32 %mul_ln1352_14 to i33" [conv/conv.cpp:120]   --->   Operation 593 'sext' 'sext_ln700_4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i32 %mul_ln1352_15 to i33" [conv/conv.cpp:120]   --->   Operation 594 'sext' 'sext_ln700_5' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 595 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_4)   --->   "%sext_ln700_6 = sext i32 %mul_ln1352_16 to i33" [conv/conv.cpp:120]   --->   Operation 595 'sext' 'sext_ln700_6' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i32 %mul_ln1352_17 to i33" [conv/conv.cpp:120]   --->   Operation 596 'sext' 'sext_ln700_7' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 597 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln700 = add i33 %sext_ln700_1, %sext_ln700" [conv/conv.cpp:120]   --->   Operation 597 'add' 'add_ln700' <Predicate = (!icmp_ln90)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i33 %add_ln700 to i34" [conv/conv.cpp:120]   --->   Operation 598 'sext' 'sext_ln700_8' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 599 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln700_1 = add i33 %sext_ln700_3, %sext_ln700_2" [conv/conv.cpp:120]   --->   Operation 599 'add' 'add_ln700_1' <Predicate = (!icmp_ln90)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i33 %add_ln700_1 to i34" [conv/conv.cpp:120]   --->   Operation 600 'sext' 'sext_ln700_9' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 601 [1/1] (2.59ns)   --->   "%add_ln700_2 = add i34 %sext_ln700_8, %sext_ln700_9" [conv/conv.cpp:120]   --->   Operation 601 'add' 'add_ln700_2' <Predicate = (!icmp_ln90)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln700_10 = sext i34 %add_ln700_2 to i35" [conv/conv.cpp:120]   --->   Operation 602 'sext' 'sext_ln700_10' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 603 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln700_3 = add i33 %sext_ln700_5, %sext_ln700_4" [conv/conv.cpp:120]   --->   Operation 603 'add' 'add_ln700_3' <Predicate = (!icmp_ln90)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln700_11 = sext i33 %add_ln700_3 to i34" [conv/conv.cpp:120]   --->   Operation 604 'sext' 'sext_ln700_11' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 605 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln700_4 = add i33 %sext_ln700_7, %sext_ln700_6" [conv/conv.cpp:120]   --->   Operation 605 'add' 'add_ln700_4' <Predicate = (!icmp_ln90)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln700_12 = sext i33 %add_ln700_4 to i34" [conv/conv.cpp:120]   --->   Operation 606 'sext' 'sext_ln700_12' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 607 [1/1] (2.59ns)   --->   "%add_ln700_5 = add i34 %sext_ln700_11, %sext_ln700_12" [conv/conv.cpp:120]   --->   Operation 607 'add' 'add_ln700_5' <Predicate = (!icmp_ln90)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln700_13 = sext i34 %add_ln700_5 to i35" [conv/conv.cpp:120]   --->   Operation 608 'sext' 'sext_ln700_13' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 609 [1/1] (2.63ns)   --->   "%add_ln700_6 = add i35 %sext_ln700_10, %sext_ln700_13" [conv/conv.cpp:120]   --->   Operation 609 'add' 'add_ln700_6' <Predicate = (!icmp_ln90)> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 2.87>
ST_96 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln700_14 = sext i35 %add_ln700_6 to i40" [conv/conv.cpp:120]   --->   Operation 610 'sext' 'sext_ln700_14' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_96 : Operation 611 [1/1] (2.87ns)   --->   "%add_ln700_7 = add nsw i40 %sext_ln700_14, %p_01304_5" [conv/conv.cpp:120]   --->   Operation 611 'add' 'add_ln700_7' <Predicate = (!icmp_ln90)> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 612 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str12, i32 %tmp_5)" [conv/conv.cpp:121]   --->   Operation 612 'specregionend' 'empty_16' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_96 : Operation 613 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:94]   --->   Operation 613 'br' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 97 <SV = 86> <Delay = 7.08>
ST_97 : Operation 614 [1/1] (4.63ns)   --->   "%r_V = ashr i40 %p_01304_5, %zext_ln808" [conv/conv.cpp:124]   --->   Operation 614 'ashr' 'r_V' <Predicate = true> <Delay = 4.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_8 = call i25 @_ssdm_op_PartSelect.i25.i40.i32.i32(i40 %r_V, i32 15, i32 39)" [conv/conv.cpp:126]   --->   Operation 615 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 616 [1/1] (2.45ns)   --->   "%icmp_ln895 = icmp sgt i25 %tmp_8, 0" [conv/conv.cpp:126]   --->   Operation 616 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i16 %select_ln1598_6 to i17" [conv/conv.cpp:135]   --->   Operation 617 'zext' 'zext_ln879' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 618 [1/1] (2.43ns)   --->   "%icmp_ln879 = icmp eq i17 %zext_ln879, %ret_V_3" [conv/conv.cpp:135]   --->   Operation 618 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 87> <Delay = 14.0>
ST_98 : Operation 619 [1/1] (0.00ns)   --->   "%p_Val2_load = load i128* %p_Val2_s" [conv/conv.cpp:132]   --->   Operation 619 'load' 'p_Val2_load' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 620 [1/1] (1.56ns)   --->   "%select_ln126 = select i1 %icmp_ln895, i40 32767, i40 %r_V" [conv/conv.cpp:126]   --->   Operation 620 'select' 'select_ln126' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 621 [1/1] (2.53ns)   --->   "%icmp_ln887 = icmp slt i40 %select_ln126, -32768" [conv/conv.cpp:127]   --->   Operation 621 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 2.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node sum_V_1)   --->   "%trunc_ln68 = trunc i40 %select_ln126 to i16" [conv/conv.cpp:128]   --->   Operation 622 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node sum_V_1)   --->   "%sum_mac_res_16_V = select i1 %icmp_ln887, i16 -32768, i16 %trunc_ln68" [conv/conv.cpp:128]   --->   Operation 623 'select' 'sum_mac_res_16_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 624 [1/1] (2.07ns) (out node of the LUT)   --->   "%sum_V_1 = add i16 %r_V_2, %sum_mac_res_16_V" [conv/conv.cpp:129]   --->   Operation 624 'add' 'sum_V_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %sum_V_1, i32 15)" [conv/conv.cpp:130]   --->   Operation 625 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%ret_V = and i1 %tmp_9, %relu_en_V_read" [conv/conv.cpp:130]   --->   Operation 626 'and' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln130 = select i1 %ret_V, i16 0, i16 %sum_V_1" [conv/conv.cpp:130]   --->   Operation 627 'select' 'select_ln130' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 628 [1/1] (0.00ns)   --->   "%Lo_assign = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %trunc_ln1598, i4 0)" [conv/conv.cpp:132]   --->   Operation 628 'bitconcatenate' 'Lo_assign' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 629 [1/1] (0.00ns)   --->   "%or_ln132 = or i7 %Lo_assign, 15" [conv/conv.cpp:132]   --->   Operation 629 'or' 'or_ln132' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%tmp_V = sext i16 %select_ln130 to i128" [conv/conv.cpp:132]   --->   Operation 630 'sext' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 631 [1/1] (1.48ns)   --->   "%icmp_ln414 = icmp ugt i7 %Lo_assign, %or_ln132" [conv/conv.cpp:132]   --->   Operation 631 'icmp' 'icmp_ln414' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i7 %Lo_assign to i8" [conv/conv.cpp:132]   --->   Operation 632 'zext' 'zext_ln414' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i7 %or_ln132 to i8" [conv/conv.cpp:132]   --->   Operation 633 'zext' 'zext_ln414_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%xor_ln414 = xor i8 %zext_ln414, 127" [conv/conv.cpp:132]   --->   Operation 634 'xor' 'xor_ln414' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414 = select i1 %icmp_ln414, i8 %zext_ln414, i8 %zext_ln414_1" [conv/conv.cpp:132]   --->   Operation 635 'select' 'select_ln414' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i8 %zext_ln414_1, i8 %zext_ln414" [conv/conv.cpp:132]   --->   Operation 636 'select' 'select_ln414_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i8 %xor_ln414, i8 %zext_ln414" [conv/conv.cpp:132]   --->   Operation 637 'select' 'select_ln414_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%xor_ln414_1 = xor i8 %select_ln414, 127" [conv/conv.cpp:132]   --->   Operation 638 'xor' 'xor_ln414_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_2 = zext i8 %select_ln414_2 to i128" [conv/conv.cpp:132]   --->   Operation 639 'zext' 'zext_ln414_2' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_3 = zext i8 %select_ln414_1 to i128" [conv/conv.cpp:132]   --->   Operation 640 'zext' 'zext_ln414_3' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_4 = zext i8 %xor_ln414_1 to i128" [conv/conv.cpp:132]   --->   Operation 641 'zext' 'zext_ln414_4' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 642 [1/1] (3.98ns) (out node of the LUT)   --->   "%shl_ln414 = shl i128 %tmp_V, %zext_ln414_2" [conv/conv.cpp:132]   --->   Operation 642 'shl' 'shl_ln414' <Predicate = true> <Delay = 3.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_17)   --->   "%tmp_10 = call i128 @llvm.part.select.i128(i128 %shl_ln414, i32 127, i32 0)" [conv/conv.cpp:132]   --->   Operation 643 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_17)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i128 %tmp_10, i128 %shl_ln414" [conv/conv.cpp:132]   --->   Operation 644 'select' 'select_ln414_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i128 -1, %zext_ln414_3" [conv/conv.cpp:132]   --->   Operation 645 'shl' 'shl_ln414_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414 = lshr i128 -1, %zext_ln414_4" [conv/conv.cpp:132]   --->   Operation 646 'lshr' 'lshr_ln414' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 647 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln414 = and i128 %shl_ln414_1, %lshr_ln414" [conv/conv.cpp:132]   --->   Operation 647 'and' 'and_ln414' <Predicate = true> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_17)   --->   "%xor_ln414_2 = xor i128 %and_ln414, -1" [conv/conv.cpp:132]   --->   Operation 648 'xor' 'xor_ln414_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_17)   --->   "%and_ln414_1 = and i128 %p_Val2_load, %xor_ln414_2" [conv/conv.cpp:132]   --->   Operation 649 'and' 'and_ln414_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_17)   --->   "%and_ln414_2 = and i128 %select_ln414_3, %and_ln414" [conv/conv.cpp:132]   --->   Operation 650 'and' 'and_ln414_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 651 [1/1] (1.92ns) (out node of the LUT)   --->   "%p_Result_s_17 = or i128 %and_ln414_1, %and_ln414_2" [conv/conv.cpp:132]   --->   Operation 651 'or' 'p_Result_s_17' <Predicate = true> <Delay = 1.92> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 652 [1/1] (1.13ns)   --->   "%icmp_ln135 = icmp eq i3 %trunc_ln1598, -1" [conv/conv.cpp:135]   --->   Operation 652 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 653 [1/1] (0.97ns)   --->   "%or_ln135 = or i1 %icmp_ln135, %icmp_ln879" [conv/conv.cpp:135]   --->   Operation 653 'or' 'or_ln135' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 654 [1/1] (0.00ns)   --->   "br i1 %or_ln135, label %._crit_edge2294, label %.LOOP_cout_end_crit_edge" [conv/conv.cpp:135]   --->   Operation 654 'br' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 655 [1/1] (1.76ns)   --->   "store i128 %p_Result_s_17, i128* %p_Val2_s" [conv/conv.cpp:135]   --->   Operation 655 'store' <Predicate = (!or_ln135)> <Delay = 1.76>
ST_98 : Operation 656 [1/1] (0.00ns)   --->   "br label %LOOP_cout_end" [conv/conv.cpp:135]   --->   Operation 656 'br' <Predicate = (!or_ln135)> <Delay = 0.00>
ST_98 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_13 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %select_ln1598_6, i32 3, i32 15)" [conv/conv.cpp:137]   --->   Operation 657 'partselect' 'tmp_13' <Predicate = (or_ln135)> <Delay = 0.00>
ST_98 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln1352_9 = zext i13 %tmp_13 to i29" [conv/conv.cpp:137]   --->   Operation 658 'zext' 'zext_ln1352_9' <Predicate = (or_ln135)> <Delay = 0.00>
ST_98 : Operation 659 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_4 = mul i29 %zext_ln215, %zext_ln1352_9" [conv/conv.cpp:137]   --->   Operation 659 'mul' 'ret_V_4' <Predicate = (or_ln135)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln1352_5 = zext i29 %ret_V_4 to i45" [conv/conv.cpp:137]   --->   Operation 660 'zext' 'zext_ln1352_5' <Predicate = (or_ln135)> <Delay = 0.00>
ST_98 : Operation 661 [1/1] (7.71ns)   --->   "%mul_ln1352_9 = mul i45 %zext_ln1352, %zext_ln1352_5" [conv/conv.cpp:137]   --->   Operation 661 'mul' 'mul_ln1352_9' <Predicate = (or_ln135)> <Delay = 7.71> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 662 [1/1] (1.76ns)   --->   "store i128 0, i128* %p_Val2_s" [conv/conv.cpp:139]   --->   Operation 662 'store' <Predicate = (or_ln135)> <Delay = 1.76>

State 99 <SV = 88> <Delay = 6.03>
ST_99 : Operation 663 [1/1] (3.01ns)   --->   "%add_ln544_1 = add i45 %mul_ln1352_9, %zext_ln1598_4" [conv/conv.cpp:137]   --->   Operation 663 'add' 'add_ln544_1' <Predicate = true> <Delay = 3.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i45 %add_ln544_1 to i46" [conv/conv.cpp:137]   --->   Operation 664 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 665 [1/1] (3.01ns)   --->   "%add_ln180 = add i46 %zext_ln180, %p_cast37" [conv/conv.cpp:137]   --->   Operation 665 'add' 'add_ln180' <Predicate = true> <Delay = 3.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 89> <Delay = 17.5>
ST_100 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i46 %add_ln180 to i64" [conv/conv.cpp:137]   --->   Operation 666 'zext' 'zext_ln180_1' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 667 [1/1] (0.00ns)   --->   "%AXI_F_addr = getelementptr i128* %AXI_F, i64 %zext_ln180_1" [conv/conv.cpp:137]   --->   Operation 667 'getelementptr' 'AXI_F_addr' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 668 [1/1] (17.5ns)   --->   "%AXI_F_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i128P(i128* %AXI_F_addr, i32 1)" [conv/conv.cpp:137]   --->   Operation 668 'writereq' 'AXI_F_addr_req' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 90> <Delay = 17.5>
ST_101 : Operation 669 [1/1] (17.5ns)   --->   "call void @_ssdm_op_Write.m_axi.i128P(i128* %AXI_F_addr, i128 %p_Result_s_17, i16 -1)" [conv/conv.cpp:137]   --->   Operation 669 'write' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 91> <Delay = 17.5>
ST_102 : Operation 670 [5/5] (17.5ns)   --->   "%AXI_F_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %AXI_F_addr)" [conv/conv.cpp:137]   --->   Operation 670 'writeresp' 'AXI_F_addr_resp' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 92> <Delay = 17.5>
ST_103 : Operation 671 [4/5] (17.5ns)   --->   "%AXI_F_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %AXI_F_addr)" [conv/conv.cpp:137]   --->   Operation 671 'writeresp' 'AXI_F_addr_resp' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 93> <Delay = 17.5>
ST_104 : Operation 672 [3/5] (17.5ns)   --->   "%AXI_F_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %AXI_F_addr)" [conv/conv.cpp:137]   --->   Operation 672 'writeresp' 'AXI_F_addr_resp' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 94> <Delay = 17.5>
ST_105 : Operation 673 [2/5] (17.5ns)   --->   "%AXI_F_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %AXI_F_addr)" [conv/conv.cpp:137]   --->   Operation 673 'writeresp' 'AXI_F_addr_resp' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 95> <Delay = 17.5>
ST_106 : Operation 674 [1/5] (17.5ns)   --->   "%AXI_F_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %AXI_F_addr)" [conv/conv.cpp:137]   --->   Operation 674 'writeresp' 'AXI_F_addr_resp' <Predicate = (or_ln135)> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 675 [1/1] (0.00ns)   --->   "br label %LOOP_cout_end" [conv/conv.cpp:139]   --->   Operation 675 'br' <Predicate = (or_ln135)> <Delay = 0.00>
ST_106 : Operation 676 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str9, i32 %tmp_2)" [conv/conv.cpp:142]   --->   Operation 676 'specregionend' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 677 [1/1] (2.07ns)   --->   "%cout = add i16 %select_ln1598_6, 1" [conv/conv.cpp:83]   --->   Operation 677 'add' 'cout' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 678 [1/1] (2.55ns)   --->   "%add_ln81_1 = add i32 %indvar_flatten47, 1" [conv/conv.cpp:81]   --->   Operation 678 'add' 'add_ln81_1' <Predicate = (!icmp_ln81)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 679 [1/1] (0.69ns)   --->   "%select_ln81_1 = select i1 %icmp_ln81, i32 1, i32 %add_ln81_1" [conv/conv.cpp:81]   --->   Operation 679 'select' 'select_ln81_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 680 [1/1] (0.00ns)   --->   "br label %0" [conv/conv.cpp:83]   --->   Operation 680 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 14ns
The critical path consists of the following:
	s_axi read on port 'Kx_V' [36]  (1 ns)
	'sub' operation ('sub_ln1371', conv/conv.cpp:66) [103]  (1.92 ns)
	'sub' operation ('sub_ln1371_1', conv/conv.cpp:66) [106]  (1.92 ns)
	'select' operation ('pad_x.V', conv/conv.cpp:66) [107]  (0 ns)
	'select' operation ('select_ln59', conv/conv.cpp:59) [116]  (1.25 ns)
	'add' operation ('add_ln1371_4', conv/conv.cpp:71) [133]  (2.08 ns)
	'sub' operation ('sub_ln1371_5', conv/conv.cpp:71) [136]  (2.11 ns)
	'sdiv' operation ('sdiv_ln1371_1', conv/conv.cpp:71) [139]  (3.75 ns)

 <State 2>: 13ns
The critical path consists of the following:
	'sub' operation ('sub_ln1371_2', conv/conv.cpp:67) [111]  (1.92 ns)
	'sub' operation ('sub_ln1371_3', conv/conv.cpp:67) [114]  (1.92 ns)
	'select' operation ('pad_y.V', conv/conv.cpp:67) [115]  (0 ns)
	'select' operation ('select_ln59_1', conv/conv.cpp:59) [117]  (1.25 ns)
	'add' operation ('add_ln1371_3', conv/conv.cpp:70) [121]  (2.08 ns)
	'sub' operation ('sub_ln1371_4', conv/conv.cpp:70) [124]  (2.11 ns)
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 3>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 4>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 5>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 6>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 7>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 8>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 9>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 10>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 11>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 12>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 13>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 14>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 15>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 16>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 17>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 18>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 19>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 20>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 21>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 22>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 23>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv/conv.cpp:70) [127]  (3.75 ns)

 <State 24>: 17ns
The critical path consists of the following:
	'add' operation ('Wout.V', conv/conv.cpp:71) [141]  (2.08 ns)
	'mul' operation of DSP[168] ('bound44', conv/conv.cpp:137) [168]  (6.38 ns)
	'mul' operation ('bound52', conv/conv.cpp:70) [171]  (8.51 ns)

 <State 25>: 11.7ns
The critical path consists of the following:
	'phi' operation ('i_op', conv/conv.cpp:79) with incoming values : ('select_ln1598_2', conv/conv.cpp:79) [178]  (0 ns)
	'add' operation ('add_ln79_1', conv/conv.cpp:79) [193]  (2.08 ns)
	'mul' operation of DSP[195] ('mul_ln1352_2', conv/conv.cpp:137) [195]  (6.38 ns)
	'select' operation ('select_ln1598_1', conv/conv.cpp:79) [196]  (0 ns)
	'add' operation ('add_ln544_4', conv/conv.cpp:137) [213]  (2.55 ns)
	'select' operation ('select_ln1598_8', conv/conv.cpp:81) [214]  (0.698 ns)

 <State 26>: 8.46ns
The critical path consists of the following:
	'mul' operation of DSP[200] ('mul_ln68', conv/conv.cpp:98) [200]  (6.38 ns)
	'select' operation ('select_ln1598_3', conv/conv.cpp:79) [201]  (0 ns)
	'select' operation ('select_ln1598_7', conv/conv.cpp:81) [211]  (0 ns)
	'sub' operation ('sub_ln1598_1', conv/conv.cpp:81) [212]  (2.08 ns)

 <State 27>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 28>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 29>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 30>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 31>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 32>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 33>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 34>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 35>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 36>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 37>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 38>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 39>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 40>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 41>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 42>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 43>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 44>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 45>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 46>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 47>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 48>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 49>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 50>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 51>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 52>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 53>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 54>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 55>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 56>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 57>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 58>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 59>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 60>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 61>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 62>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 63>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 64>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 65>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 66>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 67>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 68>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 69>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 70>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 71>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 72>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 73>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 74>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 75>: 4.55ns
The critical path consists of the following:
	'urem' operation ('empty_20', conv/conv.cpp:79) [222]  (4.55 ns)

 <State 76>: 17.5ns
The critical path consists of the following:
	bus request on port 'gmem' (conv/conv.cpp:86) [226]  (17.5 ns)

 <State 77>: 17.5ns
The critical path consists of the following:
	bus request on port 'gmem' (conv/conv.cpp:86) [226]  (17.5 ns)

 <State 78>: 17.5ns
The critical path consists of the following:
	bus request on port 'gmem' (conv/conv.cpp:86) [226]  (17.5 ns)

 <State 79>: 17.5ns
The critical path consists of the following:
	bus request on port 'gmem' (conv/conv.cpp:86) [226]  (17.5 ns)

 <State 80>: 17.5ns
The critical path consists of the following:
	bus request on port 'gmem' (conv/conv.cpp:86) [226]  (17.5 ns)

 <State 81>: 17.5ns
The critical path consists of the following:
	bus request on port 'gmem' (conv/conv.cpp:86) [226]  (17.5 ns)

 <State 82>: 17.5ns
The critical path consists of the following:
	bus request on port 'gmem' (conv/conv.cpp:86) [226]  (17.5 ns)

 <State 83>: 17.5ns
The critical path consists of the following:
	bus read on port 'gmem' (conv/conv.cpp:86) [229]  (17.5 ns)

 <State 84>: 3.99ns
The critical path consists of the following:
	'ashr' operation ('r.V', conv/conv.cpp:86) [230]  (3.99 ns)

 <State 85>: 14.1ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', conv/conv.cpp:92) with incoming values : ('select_ln92_1', conv/conv.cpp:92) [244]  (0 ns)
	'icmp' operation ('icmp_ln92', conv/conv.cpp:92) [273]  (2.45 ns)
	'select' operation ('select_ln1598_9', conv/conv.cpp:90) [274]  (1.25 ns)
	'add' operation ('jj', conv/conv.cpp:92) [303]  (1.92 ns)
	'add' operation ('add_ln68_3', conv/conv.cpp:98) [311]  (2.08 ns)
	'icmp' operation ('icmp_ln105_4', conv/conv.cpp:105) [316]  (2.43 ns)
	'xor' operation ('xor_ln105_4', conv/conv.cpp:105) [317]  (0 ns)
	'or' operation ('or_ln105_7', conv/conv.cpp:105) [318]  (0 ns)
	'or' operation ('or_ln105_8', conv/conv.cpp:105) [319]  (0.993 ns)
	'select' operation ('select_ln1598_20', conv/conv.cpp:92) [320]  (0.993 ns)
	multiplexor before 'phi' operation ('wt.V') with incoming values : ('wt.V', conv/conv.cpp:108) [353]  (1.77 ns)
	blocking operation 0.187 ns on control path)

 <State 86>: 15.3ns
The critical path consists of the following:
	'mul' operation of DSP[257] ('mul_ln68_2', conv/conv.cpp:98) [257]  (6.38 ns)
	'select' operation ('select_ln1598_14', conv/conv.cpp:90) [293]  (0 ns)
	'select' operation ('select_ln1598_19', conv/conv.cpp:92) [310]  (0.704 ns)
	'add' operation ('add_ln544_5', conv/conv.cpp:108) [342]  (2.23 ns)
	'add' operation ('add_ln544_6', conv/conv.cpp:108) [344]  (3.02 ns)
	'add' operation ('add_ln180_2', conv/conv.cpp:108) [346]  (3.02 ns)

 <State 87>: 17.5ns
The critical path consists of the following:
	'getelementptr' operation ('AXI_F_addr_1', conv/conv.cpp:107) [338]  (0 ns)
	bus request on port 'AXI_F' (conv/conv.cpp:107) [339]  (17.5 ns)

 <State 88>: 17.5ns
The critical path consists of the following:
	bus request on port 'AXI_F' (conv/conv.cpp:107) [339]  (17.5 ns)

 <State 89>: 17.5ns
The critical path consists of the following:
	bus request on port 'AXI_F' (conv/conv.cpp:107) [339]  (17.5 ns)

 <State 90>: 17.5ns
The critical path consists of the following:
	bus request on port 'AXI_F' (conv/conv.cpp:107) [339]  (17.5 ns)

 <State 91>: 17.5ns
The critical path consists of the following:
	bus request on port 'AXI_F' (conv/conv.cpp:107) [339]  (17.5 ns)

 <State 92>: 17.5ns
The critical path consists of the following:
	bus request on port 'AXI_F' (conv/conv.cpp:107) [339]  (17.5 ns)

 <State 93>: 17.5ns
The critical path consists of the following:
	bus request on port 'AXI_F' (conv/conv.cpp:107) [339]  (17.5 ns)

 <State 94>: 17.5ns
The critical path consists of the following:
	bus read on port 'AXI_F' (conv/conv.cpp:107) [340]  (17.5 ns)

 <State 95>: 16.4ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('wt.V') with incoming values : ('wt.V', conv/conv.cpp:108) [353]  (1.77 ns)
	'phi' operation ('wt.V') with incoming values : ('wt.V', conv/conv.cpp:108) [353]  (0 ns)
	'mul' operation of DSP[384] ('mul_ln1352_15', conv/conv.cpp:118) [384]  (6.38 ns)
	'add' operation of DSP[409] ('add_ln700_3', conv/conv.cpp:120) [409]  (3.02 ns)
	'add' operation ('add_ln700_5', conv/conv.cpp:120) [413]  (2.59 ns)
	'add' operation ('add_ln700_6', conv/conv.cpp:120) [415]  (2.63 ns)

 <State 96>: 2.88ns
The critical path consists of the following:
	'add' operation ('add_ln700_7', conv/conv.cpp:120) [417]  (2.88 ns)

 <State 97>: 7.09ns
The critical path consists of the following:
	'ashr' operation ('r.V', conv/conv.cpp:124) [425]  (4.64 ns)
	'icmp' operation ('icmp_ln895', conv/conv.cpp:126) [427]  (2.45 ns)

 <State 98>: 14.1ns
The critical path consists of the following:
	'mul' operation of DSP[471] ('ret.V', conv/conv.cpp:137) [471]  (6.38 ns)
	'mul' operation ('mul_ln1352_9', conv/conv.cpp:137) [473]  (7.71 ns)

 <State 99>: 6.04ns
The critical path consists of the following:
	'add' operation ('add_ln544_1', conv/conv.cpp:137) [474]  (3.02 ns)
	'add' operation ('add_ln180', conv/conv.cpp:137) [476]  (3.02 ns)

 <State 100>: 17.5ns
The critical path consists of the following:
	'getelementptr' operation ('AXI_F_addr', conv/conv.cpp:137) [478]  (0 ns)
	bus request on port 'AXI_F' (conv/conv.cpp:137) [479]  (17.5 ns)

 <State 101>: 17.5ns
The critical path consists of the following:
	bus write on port 'AXI_F' (conv/conv.cpp:137) [480]  (17.5 ns)

 <State 102>: 17.5ns
The critical path consists of the following:
	bus access on port 'AXI_F' (conv/conv.cpp:137) [481]  (17.5 ns)

 <State 103>: 17.5ns
The critical path consists of the following:
	bus access on port 'AXI_F' (conv/conv.cpp:137) [481]  (17.5 ns)

 <State 104>: 17.5ns
The critical path consists of the following:
	bus access on port 'AXI_F' (conv/conv.cpp:137) [481]  (17.5 ns)

 <State 105>: 17.5ns
The critical path consists of the following:
	bus access on port 'AXI_F' (conv/conv.cpp:137) [481]  (17.5 ns)

 <State 106>: 17.5ns
The critical path consists of the following:
	bus access on port 'AXI_F' (conv/conv.cpp:137) [481]  (17.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
