#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x216b630 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x216b7c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x215c2d0 .functor NOT 1, L_0x21cbe50, C4<0>, C4<0>, C4<0>;
L_0x21cbc30 .functor XOR 2, L_0x21cbaf0, L_0x21cbb90, C4<00>, C4<00>;
L_0x21cbd40 .functor XOR 2, L_0x21cbc30, L_0x21cbca0, C4<00>, C4<00>;
v0x21c27b0_0 .net *"_ivl_10", 1 0, L_0x21cbca0;  1 drivers
v0x21c28b0_0 .net *"_ivl_12", 1 0, L_0x21cbd40;  1 drivers
v0x21c2990_0 .net *"_ivl_2", 1 0, L_0x21c5b70;  1 drivers
v0x21c2a50_0 .net *"_ivl_4", 1 0, L_0x21cbaf0;  1 drivers
v0x21c2b30_0 .net *"_ivl_6", 1 0, L_0x21cbb90;  1 drivers
v0x21c2c60_0 .net *"_ivl_8", 1 0, L_0x21cbc30;  1 drivers
v0x21c2d40_0 .net "a", 0 0, v0x21bcc90_0;  1 drivers
v0x21c2de0_0 .net "b", 0 0, v0x21bcd30_0;  1 drivers
v0x21c2e80_0 .net "c", 0 0, v0x21bcdd0_0;  1 drivers
v0x21c2f20_0 .var "clk", 0 0;
v0x21c2fc0_0 .net "d", 0 0, v0x21bcf10_0;  1 drivers
v0x21c3060_0 .net "out_pos_dut", 0 0, L_0x21cb990;  1 drivers
v0x21c3100_0 .net "out_pos_ref", 0 0, L_0x21c4630;  1 drivers
v0x21c31a0_0 .net "out_sop_dut", 0 0, L_0x21c5590;  1 drivers
v0x21c3240_0 .net "out_sop_ref", 0 0, L_0x2197440;  1 drivers
v0x21c32e0_0 .var/2u "stats1", 223 0;
v0x21c3380_0 .var/2u "strobe", 0 0;
v0x21c3420_0 .net "tb_match", 0 0, L_0x21cbe50;  1 drivers
v0x21c34f0_0 .net "tb_mismatch", 0 0, L_0x215c2d0;  1 drivers
v0x21c3590_0 .net "wavedrom_enable", 0 0, v0x21bd1e0_0;  1 drivers
v0x21c3660_0 .net "wavedrom_title", 511 0, v0x21bd280_0;  1 drivers
L_0x21c5b70 .concat [ 1 1 0 0], L_0x21c4630, L_0x2197440;
L_0x21cbaf0 .concat [ 1 1 0 0], L_0x21c4630, L_0x2197440;
L_0x21cbb90 .concat [ 1 1 0 0], L_0x21cb990, L_0x21c5590;
L_0x21cbca0 .concat [ 1 1 0 0], L_0x21c4630, L_0x2197440;
L_0x21cbe50 .cmp/eeq 2, L_0x21c5b70, L_0x21cbd40;
S_0x216b950 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x216b7c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x215c6b0 .functor AND 1, v0x21bcdd0_0, v0x21bcf10_0, C4<1>, C4<1>;
L_0x215ca90 .functor NOT 1, v0x21bcc90_0, C4<0>, C4<0>, C4<0>;
L_0x215ce70 .functor NOT 1, v0x21bcd30_0, C4<0>, C4<0>, C4<0>;
L_0x215d0f0 .functor AND 1, L_0x215ca90, L_0x215ce70, C4<1>, C4<1>;
L_0x21761c0 .functor AND 1, L_0x215d0f0, v0x21bcdd0_0, C4<1>, C4<1>;
L_0x2197440 .functor OR 1, L_0x215c6b0, L_0x21761c0, C4<0>, C4<0>;
L_0x21c3ab0 .functor NOT 1, v0x21bcd30_0, C4<0>, C4<0>, C4<0>;
L_0x21c3b20 .functor OR 1, L_0x21c3ab0, v0x21bcf10_0, C4<0>, C4<0>;
L_0x21c3c30 .functor AND 1, v0x21bcdd0_0, L_0x21c3b20, C4<1>, C4<1>;
L_0x21c3cf0 .functor NOT 1, v0x21bcc90_0, C4<0>, C4<0>, C4<0>;
L_0x21c3dc0 .functor OR 1, L_0x21c3cf0, v0x21bcd30_0, C4<0>, C4<0>;
L_0x21c3e30 .functor AND 1, L_0x21c3c30, L_0x21c3dc0, C4<1>, C4<1>;
L_0x21c3fb0 .functor NOT 1, v0x21bcd30_0, C4<0>, C4<0>, C4<0>;
L_0x21c4020 .functor OR 1, L_0x21c3fb0, v0x21bcf10_0, C4<0>, C4<0>;
L_0x21c3f40 .functor AND 1, v0x21bcdd0_0, L_0x21c4020, C4<1>, C4<1>;
L_0x21c41b0 .functor NOT 1, v0x21bcc90_0, C4<0>, C4<0>, C4<0>;
L_0x21c42b0 .functor OR 1, L_0x21c41b0, v0x21bcf10_0, C4<0>, C4<0>;
L_0x21c4370 .functor AND 1, L_0x21c3f40, L_0x21c42b0, C4<1>, C4<1>;
L_0x21c4520 .functor XNOR 1, L_0x21c3e30, L_0x21c4370, C4<0>, C4<0>;
v0x215bc00_0 .net *"_ivl_0", 0 0, L_0x215c6b0;  1 drivers
v0x215c000_0 .net *"_ivl_12", 0 0, L_0x21c3ab0;  1 drivers
v0x215c3e0_0 .net *"_ivl_14", 0 0, L_0x21c3b20;  1 drivers
v0x215c7c0_0 .net *"_ivl_16", 0 0, L_0x21c3c30;  1 drivers
v0x215cba0_0 .net *"_ivl_18", 0 0, L_0x21c3cf0;  1 drivers
v0x215cf80_0 .net *"_ivl_2", 0 0, L_0x215ca90;  1 drivers
v0x215d200_0 .net *"_ivl_20", 0 0, L_0x21c3dc0;  1 drivers
v0x21bb200_0 .net *"_ivl_24", 0 0, L_0x21c3fb0;  1 drivers
v0x21bb2e0_0 .net *"_ivl_26", 0 0, L_0x21c4020;  1 drivers
v0x21bb3c0_0 .net *"_ivl_28", 0 0, L_0x21c3f40;  1 drivers
v0x21bb4a0_0 .net *"_ivl_30", 0 0, L_0x21c41b0;  1 drivers
v0x21bb580_0 .net *"_ivl_32", 0 0, L_0x21c42b0;  1 drivers
v0x21bb660_0 .net *"_ivl_36", 0 0, L_0x21c4520;  1 drivers
L_0x7f18b201e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21bb720_0 .net *"_ivl_38", 0 0, L_0x7f18b201e018;  1 drivers
v0x21bb800_0 .net *"_ivl_4", 0 0, L_0x215ce70;  1 drivers
v0x21bb8e0_0 .net *"_ivl_6", 0 0, L_0x215d0f0;  1 drivers
v0x21bb9c0_0 .net *"_ivl_8", 0 0, L_0x21761c0;  1 drivers
v0x21bbaa0_0 .net "a", 0 0, v0x21bcc90_0;  alias, 1 drivers
v0x21bbb60_0 .net "b", 0 0, v0x21bcd30_0;  alias, 1 drivers
v0x21bbc20_0 .net "c", 0 0, v0x21bcdd0_0;  alias, 1 drivers
v0x21bbce0_0 .net "d", 0 0, v0x21bcf10_0;  alias, 1 drivers
v0x21bbda0_0 .net "out_pos", 0 0, L_0x21c4630;  alias, 1 drivers
v0x21bbe60_0 .net "out_sop", 0 0, L_0x2197440;  alias, 1 drivers
v0x21bbf20_0 .net "pos0", 0 0, L_0x21c3e30;  1 drivers
v0x21bbfe0_0 .net "pos1", 0 0, L_0x21c4370;  1 drivers
L_0x21c4630 .functor MUXZ 1, L_0x7f18b201e018, L_0x21c3e30, L_0x21c4520, C4<>;
S_0x21bc160 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x216b7c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x21bcc90_0 .var "a", 0 0;
v0x21bcd30_0 .var "b", 0 0;
v0x21bcdd0_0 .var "c", 0 0;
v0x21bce70_0 .net "clk", 0 0, v0x21c2f20_0;  1 drivers
v0x21bcf10_0 .var "d", 0 0;
v0x21bd000_0 .var/2u "fail", 0 0;
v0x21bd0a0_0 .var/2u "fail1", 0 0;
v0x21bd140_0 .net "tb_match", 0 0, L_0x21cbe50;  alias, 1 drivers
v0x21bd1e0_0 .var "wavedrom_enable", 0 0;
v0x21bd280_0 .var "wavedrom_title", 511 0;
E_0x2169fa0/0 .event negedge, v0x21bce70_0;
E_0x2169fa0/1 .event posedge, v0x21bce70_0;
E_0x2169fa0 .event/or E_0x2169fa0/0, E_0x2169fa0/1;
S_0x21bc490 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x21bc160;
 .timescale -12 -12;
v0x21bc6d0_0 .var/2s "i", 31 0;
E_0x2169e40 .event posedge, v0x21bce70_0;
S_0x21bc7d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x21bc160;
 .timescale -12 -12;
v0x21bc9d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21bcab0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x21bc160;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21bd460 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x216b7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21c47e0 .functor NOT 1, v0x21bcc90_0, C4<0>, C4<0>, C4<0>;
L_0x21c4870 .functor AND 1, L_0x21c47e0, v0x21bcd30_0, C4<1>, C4<1>;
L_0x21c4a60 .functor NOT 1, v0x21bcdd0_0, C4<0>, C4<0>, C4<0>;
L_0x21c4be0 .functor AND 1, L_0x21c4870, L_0x21c4a60, C4<1>, C4<1>;
L_0x21c4d20 .functor NOT 1, v0x21bcf10_0, C4<0>, C4<0>, C4<0>;
L_0x21c4ea0 .functor AND 1, L_0x21c4be0, L_0x21c4d20, C4<1>, C4<1>;
L_0x21c4ff0 .functor AND 1, v0x21bcc90_0, v0x21bcd30_0, C4<1>, C4<1>;
L_0x21c5170 .functor AND 1, L_0x21c4ff0, v0x21bcdd0_0, C4<1>, C4<1>;
L_0x21c5280 .functor AND 1, L_0x21c5170, v0x21bcf10_0, C4<1>, C4<1>;
L_0x21c5340 .functor OR 1, L_0x21c4ea0, L_0x21c5280, C4<0>, C4<0>;
L_0x21c54b0 .functor NOT 1, v0x21bcc90_0, C4<0>, C4<0>, C4<0>;
L_0x21c5520 .functor AND 1, L_0x21c54b0, v0x21bcd30_0, C4<1>, C4<1>;
L_0x21c5600 .functor AND 1, L_0x21c5520, v0x21bcdd0_0, C4<1>, C4<1>;
L_0x21c56c0 .functor AND 1, L_0x21c5600, v0x21bcf10_0, C4<1>, C4<1>;
L_0x21c5590 .functor OR 1, L_0x21c5340, L_0x21c56c0, C4<0>, C4<0>;
L_0x21c58f0 .functor NOT 1, v0x21bcc90_0, C4<0>, C4<0>, C4<0>;
L_0x21c59f0 .functor NOT 1, v0x21bcd30_0, C4<0>, C4<0>, C4<0>;
L_0x21c5a60 .functor OR 1, L_0x21c58f0, L_0x21c59f0, C4<0>, C4<0>;
L_0x21c5c10 .functor NOT 1, v0x21bcdd0_0, C4<0>, C4<0>, C4<0>;
L_0x21c5c80 .functor OR 1, L_0x21c5a60, L_0x21c5c10, C4<0>, C4<0>;
L_0x21c5e40 .functor OR 1, L_0x21c5c80, v0x21bcf10_0, C4<0>, C4<0>;
L_0x21c5f00 .functor NOT 1, v0x21bcc90_0, C4<0>, C4<0>, C4<0>;
L_0x21c6030 .functor OR 1, L_0x21c5f00, v0x21bcd30_0, C4<0>, C4<0>;
L_0x21c60f0 .functor OR 1, L_0x21c6030, v0x21bcdd0_0, C4<0>, C4<0>;
L_0x21c6280 .functor NOT 1, v0x21bcf10_0, C4<0>, C4<0>, C4<0>;
L_0x21c62f0 .functor OR 1, L_0x21c60f0, L_0x21c6280, C4<0>, C4<0>;
L_0x21c64e0 .functor AND 1, L_0x21c5e40, L_0x21c62f0, C4<1>, C4<1>;
L_0x21c65f0 .functor NOT 1, v0x21bcc90_0, C4<0>, C4<0>, C4<0>;
L_0x21c6750 .functor OR 1, L_0x21c65f0, v0x21bcd30_0, C4<0>, C4<0>;
L_0x21c6810 .functor NOT 1, v0x21bcdd0_0, C4<0>, C4<0>, C4<0>;
L_0x21c6980 .functor OR 1, L_0x21c6750, L_0x21c6810, C4<0>, C4<0>;
L_0x21c6a90 .functor NOT 1, v0x21bcf10_0, C4<0>, C4<0>, C4<0>;
L_0x21c6c10 .functor OR 1, L_0x21c6980, L_0x21c6a90, C4<0>, C4<0>;
L_0x21c6d20 .functor AND 1, L_0x21c64e0, L_0x21c6c10, C4<1>, C4<1>;
L_0x21c6f50 .functor NOT 1, v0x21bcd30_0, C4<0>, C4<0>, C4<0>;
L_0x21c6fc0 .functor OR 1, v0x21bcc90_0, L_0x21c6f50, C4<0>, C4<0>;
L_0x21c71b0 .functor NOT 1, v0x21bcdd0_0, C4<0>, C4<0>, C4<0>;
L_0x21c7220 .functor OR 1, L_0x21c6fc0, L_0x21c71b0, C4<0>, C4<0>;
L_0x21c7080 .functor OR 1, L_0x21c7220, v0x21bcf10_0, C4<0>, C4<0>;
L_0x21c7140 .functor AND 1, L_0x21c6d20, L_0x21c7080, C4<1>, C4<1>;
L_0x21c7660 .functor NOT 1, v0x21bcd30_0, C4<0>, C4<0>, C4<0>;
L_0x21c76d0 .functor OR 1, v0x21bcc90_0, L_0x21c7660, C4<0>, C4<0>;
L_0x21c78f0 .functor OR 1, L_0x21c76d0, v0x21bcdd0_0, C4<0>, C4<0>;
L_0x21c79b0 .functor OR 1, L_0x21c78f0, v0x21bcf10_0, C4<0>, C4<0>;
L_0x21c7be0 .functor AND 1, L_0x21c7140, L_0x21c79b0, C4<1>, C4<1>;
L_0x21c7cf0 .functor OR 1, v0x21bcc90_0, v0x21bcd30_0, C4<0>, C4<0>;
L_0x21c7ee0 .functor NOT 1, v0x21bcdd0_0, C4<0>, C4<0>, C4<0>;
L_0x21c8160 .functor OR 1, L_0x21c7cf0, L_0x21c7ee0, C4<0>, C4<0>;
L_0x21c8400 .functor OR 1, L_0x21c8160, v0x21bcf10_0, C4<0>, C4<0>;
L_0x21c86d0 .functor AND 1, L_0x21c7be0, L_0x21c8400, C4<1>, C4<1>;
L_0x21c8980 .functor NOT 1, v0x21bcd30_0, C4<0>, C4<0>, C4<0>;
L_0x21c89f0 .functor OR 1, v0x21bcc90_0, L_0x21c8980, C4<0>, C4<0>;
L_0x21c8e70 .functor NOT 1, v0x21bcdd0_0, C4<0>, C4<0>, C4<0>;
L_0x21c8ee0 .functor OR 1, L_0x21c89f0, L_0x21c8e70, C4<0>, C4<0>;
L_0x21c91b0 .functor NOT 1, v0x21bcf10_0, C4<0>, C4<0>, C4<0>;
L_0x21c9220 .functor OR 1, L_0x21c8ee0, L_0x21c91b0, C4<0>, C4<0>;
L_0x21c9500 .functor AND 1, L_0x21c86d0, L_0x21c9220, C4<1>, C4<1>;
L_0x21c9610 .functor NOT 1, v0x21bcc90_0, C4<0>, C4<0>, C4<0>;
L_0x21c9860 .functor OR 1, L_0x21c9610, v0x21bcd30_0, C4<0>, C4<0>;
L_0x21c9920 .functor NOT 1, v0x21bcdd0_0, C4<0>, C4<0>, C4<0>;
L_0x21c9b80 .functor OR 1, L_0x21c9860, L_0x21c9920, C4<0>, C4<0>;
L_0x21c9c90 .functor OR 1, L_0x21c9b80, v0x21bcf10_0, C4<0>, C4<0>;
L_0x21c9f50 .functor AND 1, L_0x21c9500, L_0x21c9c90, C4<1>, C4<1>;
L_0x21ca060 .functor NOT 1, v0x21bcc90_0, C4<0>, C4<0>, C4<0>;
L_0x21ca2e0 .functor OR 1, L_0x21ca060, v0x21bcdd0_0, C4<0>, C4<0>;
L_0x21ca3a0 .functor NOT 1, v0x21bcf10_0, C4<0>, C4<0>, C4<0>;
L_0x21ca630 .functor OR 1, L_0x21ca2e0, L_0x21ca3a0, C4<0>, C4<0>;
L_0x21ca740 .functor AND 1, L_0x21c9f50, L_0x21ca630, C4<1>, C4<1>;
L_0x21caa80 .functor OR 1, v0x21bcd30_0, v0x21bcdd0_0, C4<0>, C4<0>;
L_0x21caaf0 .functor OR 1, L_0x21caa80, v0x21bcf10_0, C4<0>, C4<0>;
L_0x21cadf0 .functor AND 1, L_0x21ca740, L_0x21caaf0, C4<1>, C4<1>;
L_0x21caf00 .functor NOT 1, v0x21bcf10_0, C4<0>, C4<0>, C4<0>;
L_0x21cb1c0 .functor OR 1, v0x21bcd30_0, L_0x21caf00, C4<0>, C4<0>;
L_0x21cb280 .functor AND 1, L_0x21cadf0, L_0x21cb1c0, C4<1>, C4<1>;
L_0x21cb5f0 .functor NOT 1, v0x21bcd30_0, C4<0>, C4<0>, C4<0>;
L_0x21cb660 .functor OR 1, L_0x21cb5f0, v0x21bcf10_0, C4<0>, C4<0>;
L_0x21cb990 .functor AND 1, L_0x21cb280, L_0x21cb660, C4<1>, C4<1>;
v0x21bd620_0 .net *"_ivl_0", 0 0, L_0x21c47e0;  1 drivers
v0x21bd700_0 .net *"_ivl_10", 0 0, L_0x21c4ea0;  1 drivers
v0x21bd7e0_0 .net *"_ivl_100", 0 0, L_0x21c8980;  1 drivers
v0x21bd8d0_0 .net *"_ivl_102", 0 0, L_0x21c89f0;  1 drivers
v0x21bd9b0_0 .net *"_ivl_104", 0 0, L_0x21c8e70;  1 drivers
v0x21bdae0_0 .net *"_ivl_106", 0 0, L_0x21c8ee0;  1 drivers
v0x21bdbc0_0 .net *"_ivl_108", 0 0, L_0x21c91b0;  1 drivers
v0x21bdca0_0 .net *"_ivl_110", 0 0, L_0x21c9220;  1 drivers
v0x21bdd80_0 .net *"_ivl_112", 0 0, L_0x21c9500;  1 drivers
v0x21bdef0_0 .net *"_ivl_114", 0 0, L_0x21c9610;  1 drivers
v0x21bdfd0_0 .net *"_ivl_116", 0 0, L_0x21c9860;  1 drivers
v0x21be0b0_0 .net *"_ivl_118", 0 0, L_0x21c9920;  1 drivers
v0x21be190_0 .net *"_ivl_12", 0 0, L_0x21c4ff0;  1 drivers
v0x21be270_0 .net *"_ivl_120", 0 0, L_0x21c9b80;  1 drivers
v0x21be350_0 .net *"_ivl_122", 0 0, L_0x21c9c90;  1 drivers
v0x21be430_0 .net *"_ivl_124", 0 0, L_0x21c9f50;  1 drivers
v0x21be510_0 .net *"_ivl_126", 0 0, L_0x21ca060;  1 drivers
v0x21be700_0 .net *"_ivl_128", 0 0, L_0x21ca2e0;  1 drivers
v0x21be7e0_0 .net *"_ivl_130", 0 0, L_0x21ca3a0;  1 drivers
v0x21be8c0_0 .net *"_ivl_132", 0 0, L_0x21ca630;  1 drivers
v0x21be9a0_0 .net *"_ivl_134", 0 0, L_0x21ca740;  1 drivers
v0x21bea80_0 .net *"_ivl_136", 0 0, L_0x21caa80;  1 drivers
v0x21beb60_0 .net *"_ivl_138", 0 0, L_0x21caaf0;  1 drivers
v0x21bec40_0 .net *"_ivl_14", 0 0, L_0x21c5170;  1 drivers
v0x21bed20_0 .net *"_ivl_140", 0 0, L_0x21cadf0;  1 drivers
v0x21bee00_0 .net *"_ivl_142", 0 0, L_0x21caf00;  1 drivers
v0x21beee0_0 .net *"_ivl_144", 0 0, L_0x21cb1c0;  1 drivers
v0x21befc0_0 .net *"_ivl_146", 0 0, L_0x21cb280;  1 drivers
v0x21bf0a0_0 .net *"_ivl_148", 0 0, L_0x21cb5f0;  1 drivers
v0x21bf180_0 .net *"_ivl_150", 0 0, L_0x21cb660;  1 drivers
v0x21bf260_0 .net *"_ivl_16", 0 0, L_0x21c5280;  1 drivers
v0x21bf340_0 .net *"_ivl_18", 0 0, L_0x21c5340;  1 drivers
v0x21bf420_0 .net *"_ivl_2", 0 0, L_0x21c4870;  1 drivers
v0x21bf710_0 .net *"_ivl_20", 0 0, L_0x21c54b0;  1 drivers
v0x21bf7f0_0 .net *"_ivl_22", 0 0, L_0x21c5520;  1 drivers
v0x21bf8d0_0 .net *"_ivl_24", 0 0, L_0x21c5600;  1 drivers
v0x21bf9b0_0 .net *"_ivl_26", 0 0, L_0x21c56c0;  1 drivers
v0x21bfa90_0 .net *"_ivl_30", 0 0, L_0x21c58f0;  1 drivers
v0x21bfb70_0 .net *"_ivl_32", 0 0, L_0x21c59f0;  1 drivers
v0x21bfc50_0 .net *"_ivl_34", 0 0, L_0x21c5a60;  1 drivers
v0x21bfd30_0 .net *"_ivl_36", 0 0, L_0x21c5c10;  1 drivers
v0x21bfe10_0 .net *"_ivl_38", 0 0, L_0x21c5c80;  1 drivers
v0x21bfef0_0 .net *"_ivl_4", 0 0, L_0x21c4a60;  1 drivers
v0x21bffd0_0 .net *"_ivl_40", 0 0, L_0x21c5e40;  1 drivers
v0x21c00b0_0 .net *"_ivl_42", 0 0, L_0x21c5f00;  1 drivers
v0x21c0190_0 .net *"_ivl_44", 0 0, L_0x21c6030;  1 drivers
v0x21c0270_0 .net *"_ivl_46", 0 0, L_0x21c60f0;  1 drivers
v0x21c0350_0 .net *"_ivl_48", 0 0, L_0x21c6280;  1 drivers
v0x21c0430_0 .net *"_ivl_50", 0 0, L_0x21c62f0;  1 drivers
v0x21c0510_0 .net *"_ivl_52", 0 0, L_0x21c64e0;  1 drivers
v0x21c05f0_0 .net *"_ivl_54", 0 0, L_0x21c65f0;  1 drivers
v0x21c06d0_0 .net *"_ivl_56", 0 0, L_0x21c6750;  1 drivers
v0x21c07b0_0 .net *"_ivl_58", 0 0, L_0x21c6810;  1 drivers
v0x21c0890_0 .net *"_ivl_6", 0 0, L_0x21c4be0;  1 drivers
v0x21c0970_0 .net *"_ivl_60", 0 0, L_0x21c6980;  1 drivers
v0x21c0a50_0 .net *"_ivl_62", 0 0, L_0x21c6a90;  1 drivers
v0x21c0b30_0 .net *"_ivl_64", 0 0, L_0x21c6c10;  1 drivers
v0x21c0c10_0 .net *"_ivl_66", 0 0, L_0x21c6d20;  1 drivers
v0x21c0cf0_0 .net *"_ivl_68", 0 0, L_0x21c6f50;  1 drivers
v0x21c0dd0_0 .net *"_ivl_70", 0 0, L_0x21c6fc0;  1 drivers
v0x21c0eb0_0 .net *"_ivl_72", 0 0, L_0x21c71b0;  1 drivers
v0x21c0f90_0 .net *"_ivl_74", 0 0, L_0x21c7220;  1 drivers
v0x21c1070_0 .net *"_ivl_76", 0 0, L_0x21c7080;  1 drivers
v0x21c1150_0 .net *"_ivl_78", 0 0, L_0x21c7140;  1 drivers
v0x21c1230_0 .net *"_ivl_8", 0 0, L_0x21c4d20;  1 drivers
v0x21c1720_0 .net *"_ivl_80", 0 0, L_0x21c7660;  1 drivers
v0x21c1800_0 .net *"_ivl_82", 0 0, L_0x21c76d0;  1 drivers
v0x21c18e0_0 .net *"_ivl_84", 0 0, L_0x21c78f0;  1 drivers
v0x21c19c0_0 .net *"_ivl_86", 0 0, L_0x21c79b0;  1 drivers
v0x21c1aa0_0 .net *"_ivl_88", 0 0, L_0x21c7be0;  1 drivers
v0x21c1b80_0 .net *"_ivl_90", 0 0, L_0x21c7cf0;  1 drivers
v0x21c1c60_0 .net *"_ivl_92", 0 0, L_0x21c7ee0;  1 drivers
v0x21c1d40_0 .net *"_ivl_94", 0 0, L_0x21c8160;  1 drivers
v0x21c1e20_0 .net *"_ivl_96", 0 0, L_0x21c8400;  1 drivers
v0x21c1f00_0 .net *"_ivl_98", 0 0, L_0x21c86d0;  1 drivers
v0x21c1fe0_0 .net "a", 0 0, v0x21bcc90_0;  alias, 1 drivers
v0x21c2080_0 .net "b", 0 0, v0x21bcd30_0;  alias, 1 drivers
v0x21c2170_0 .net "c", 0 0, v0x21bcdd0_0;  alias, 1 drivers
v0x21c2260_0 .net "d", 0 0, v0x21bcf10_0;  alias, 1 drivers
v0x21c2350_0 .net "out_pos", 0 0, L_0x21cb990;  alias, 1 drivers
v0x21c2410_0 .net "out_sop", 0 0, L_0x21c5590;  alias, 1 drivers
S_0x21c2590 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x216b7c0;
 .timescale -12 -12;
E_0x21519f0 .event anyedge, v0x21c3380_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21c3380_0;
    %nor/r;
    %assign/vec4 v0x21c3380_0, 0;
    %wait E_0x21519f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21bc160;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bd000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bd0a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x21bc160;
T_4 ;
    %wait E_0x2169fa0;
    %load/vec4 v0x21bd140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bd000_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x21bc160;
T_5 ;
    %wait E_0x2169e40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21bcf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcd30_0, 0;
    %assign/vec4 v0x21bcc90_0, 0;
    %wait E_0x2169e40;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21bcf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcd30_0, 0;
    %assign/vec4 v0x21bcc90_0, 0;
    %wait E_0x2169e40;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21bcf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcd30_0, 0;
    %assign/vec4 v0x21bcc90_0, 0;
    %wait E_0x2169e40;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21bcf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcd30_0, 0;
    %assign/vec4 v0x21bcc90_0, 0;
    %wait E_0x2169e40;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21bcf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcd30_0, 0;
    %assign/vec4 v0x21bcc90_0, 0;
    %wait E_0x2169e40;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21bcf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcd30_0, 0;
    %assign/vec4 v0x21bcc90_0, 0;
    %wait E_0x2169e40;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21bcf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcd30_0, 0;
    %assign/vec4 v0x21bcc90_0, 0;
    %wait E_0x2169e40;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21bcf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcd30_0, 0;
    %assign/vec4 v0x21bcc90_0, 0;
    %wait E_0x2169e40;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21bcf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcd30_0, 0;
    %assign/vec4 v0x21bcc90_0, 0;
    %wait E_0x2169e40;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21bcf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcd30_0, 0;
    %assign/vec4 v0x21bcc90_0, 0;
    %wait E_0x2169e40;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21bcf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcd30_0, 0;
    %assign/vec4 v0x21bcc90_0, 0;
    %wait E_0x2169e40;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21bcf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcd30_0, 0;
    %assign/vec4 v0x21bcc90_0, 0;
    %wait E_0x2169e40;
    %load/vec4 v0x21bd000_0;
    %store/vec4 v0x21bd0a0_0, 0, 1;
    %fork t_1, S_0x21bc490;
    %jmp t_0;
    .scope S_0x21bc490;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21bc6d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x21bc6d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2169e40;
    %load/vec4 v0x21bc6d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21bcf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcd30_0, 0;
    %assign/vec4 v0x21bcc90_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21bc6d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x21bc6d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x21bc160;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2169fa0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21bcf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21bcd30_0, 0;
    %assign/vec4 v0x21bcc90_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x21bd000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x21bd0a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x216b7c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c2f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c3380_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x216b7c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x21c2f20_0;
    %inv;
    %store/vec4 v0x21c2f20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x216b7c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21bce70_0, v0x21c34f0_0, v0x21c2d40_0, v0x21c2de0_0, v0x21c2e80_0, v0x21c2fc0_0, v0x21c3240_0, v0x21c31a0_0, v0x21c3100_0, v0x21c3060_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x216b7c0;
T_9 ;
    %load/vec4 v0x21c32e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x21c32e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21c32e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x21c32e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x21c32e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21c32e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x21c32e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21c32e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21c32e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21c32e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x216b7c0;
T_10 ;
    %wait E_0x2169fa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21c32e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c32e0_0, 4, 32;
    %load/vec4 v0x21c3420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x21c32e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c32e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21c32e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c32e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x21c3240_0;
    %load/vec4 v0x21c3240_0;
    %load/vec4 v0x21c31a0_0;
    %xor;
    %load/vec4 v0x21c3240_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x21c32e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c32e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x21c32e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c32e0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x21c3100_0;
    %load/vec4 v0x21c3100_0;
    %load/vec4 v0x21c3060_0;
    %xor;
    %load/vec4 v0x21c3100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x21c32e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c32e0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x21c32e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c32e0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2013_q2/iter5/response2/top_module.sv";
