EESchema Schematic File Version 4
LIBS:grape-cache
EELAYER 29 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2200 2450 1150 1800
U 5FC6C483
F0 "core" 50
F1 "core.sch" 50
F2 "I2S_WS" I R 3350 2650 50 
F3 "I2S_SD" I R 3350 2750 50 
F4 "I2S_CK" I R 3350 2850 50 
F5 "ADC_CH0" I R 3350 3100 50 
F6 "ADC_CH1" I R 3350 3200 50 
F7 "ADC_CH2" I R 3350 3300 50 
F8 "ADC_CH3" I R 3350 3400 50 
F9 "ADC_CH4" I R 3350 3500 50 
F10 "ADC_CH5" I R 3350 3600 50 
F11 "ADC_CH6" I R 3350 3700 50 
F12 "ADC_CH7" I R 3350 3800 50 
F13 "ADC_CH8" I R 3350 3900 50 
$EndSheet
$Sheet
S 4500 2450 1000 1800
U 5FC6C4DA
F0 "io" 50
F1 "io.sch" 50
F2 "FREQ_POT" I L 4500 3900 50 
F3 "WAVE_ONE_POT" I L 4500 3800 50 
F4 "WAVE_TWO_POT" I L 4500 3700 50 
F5 "ADC_V_OCT" I L 4500 3100 50 
F6 "ADC_PARAM_1" I L 4500 3200 50 
F7 "ADC_PARAM_2" I L 4500 3300 50 
F8 "ADC_WAVE_CV" I L 4500 3400 50 
F9 "PARAM_3_POT" I L 4500 3600 50 
F10 "PARAM_4_POT" I L 4500 3500 50 
F11 "PCM_LRCK" I L 4500 2650 50 
F12 "PCM_DIN" I L 4500 2750 50 
F13 "PCM_BCK" I L 4500 2850 50 
$EndSheet
$Sheet
S 6200 2400 1300 1900
U 5FC77CB5
F0 "power" 50
F1 "power.sch" 50
$EndSheet
Wire Wire Line
	4500 2850 3350 2850
Wire Wire Line
	3350 2750 4500 2750
Wire Wire Line
	4500 2650 3350 2650
Wire Wire Line
	3350 3100 4500 3100
Wire Wire Line
	3350 3200 4500 3200
Wire Wire Line
	3350 3300 4500 3300
Wire Wire Line
	3350 3400 4500 3400
Wire Wire Line
	3350 3500 4500 3500
Wire Wire Line
	4500 3600 3350 3600
Wire Wire Line
	3350 3700 4500 3700
Wire Wire Line
	4500 3800 3350 3800
Wire Wire Line
	3350 3900 4500 3900
$EndSCHEMATC
