<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="70001fs"></ZoomEndTime>
      <Cursor1Time time="0fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="210"></NameColumnWidth>
      <ValueColumnWidth column_width="101"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="41" />
   <wvobject fp_name="/testbench/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/instruction_from_testbench" type="array">
      <obj_property name="ElementShortName">instruction_from_testbench[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction_from_testbench[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider97">
      <obj_property name="label">Instruction Mem</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group103" type="group">
      <obj_property name="label">Instruction Memory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/Instrucmem_inst/pc" type="array">
         <obj_property name="ElementShortName">pc[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/Instrucmem_inst/instruction31_0" type="array">
         <obj_property name="ElementShortName">instruction31_0[31:0]</obj_property>
         <obj_property name="ObjectShortName">instruction31_0[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider101">
      <obj_property name="label">Program Counter</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group102" type="group">
      <obj_property name="label">Program Counter</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/pc_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/pc_inst/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/pc_inst/pc_input" type="array">
         <obj_property name="ElementShortName">pc_input[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_input[63:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider173">
      <obj_property name="label">CPU Overall</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group172" type="group">
      <obj_property name="label">CPU Overall</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/instruction_from_testbench" type="array">
         <obj_property name="ElementShortName">instruction_from_testbench[31:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_from_testbench[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/datamemreaddata_to_mux3" type="array">
         <obj_property name="ElementShortName">datamemreaddata_to_mux3[63:0]</obj_property>
         <obj_property name="ObjectShortName">datamemreaddata_to_mux3[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/pcoutput_to_testbench" type="array">
         <obj_property name="ElementShortName">pcoutput_to_testbench[63:0]</obj_property>
         <obj_property name="ObjectShortName">pcoutput_to_testbench[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mainalu_to_datamemreaddata" type="array">
         <obj_property name="ElementShortName">mainalu_to_datamemreaddata[63:0]</obj_property>
         <obj_property name="ObjectShortName">mainalu_to_datamemreaddata[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/readdata2_to_datamemwritedata" type="array">
         <obj_property name="ElementShortName">readdata2_to_datamemwritedata[63:0]</obj_property>
         <obj_property name="ObjectShortName">readdata2_to_datamemwritedata[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/memwrite" type="logic">
         <obj_property name="ElementShortName">memwrite</obj_property>
         <obj_property name="ObjectShortName">memwrite</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/memread" type="logic">
         <obj_property name="ElementShortName">memread</obj_property>
         <obj_property name="ObjectShortName">memread</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ins_mem_31_to_0_from_ins_to_IFID" type="array">
         <obj_property name="ElementShortName">ins_mem_31_to_0_from_ins_to_IFID[31:0]</obj_property>
         <obj_property name="ObjectShortName">ins_mem_31_to_0_from_ins_to_IFID[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/pc_from_pc_to_IFID" type="array">
         <obj_property name="ElementShortName">pc_from_pc_to_IFID[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_from_pc_to_IFID[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux4_to_pcinput" type="array">
         <obj_property name="ElementShortName">mux4_to_pcinput[63:0]</obj_property>
         <obj_property name="ObjectShortName">mux4_to_pcinput[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/pc_from_IFID_to_IDEX" type="array">
         <obj_property name="ElementShortName">pc_from_IFID_to_IDEX[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_from_IFID_to_IDEX[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ins_mem_31_to_0_from_IFID_to_all_things" type="array">
         <obj_property name="ElementShortName">ins_mem_31_to_0_from_IFID_to_all_things[31:0]</obj_property>
         <obj_property name="ObjectShortName">ins_mem_31_to_0_from_IFID_to_all_things[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_ALU_op_from_IFID" type="array">
         <obj_property name="ElementShortName">control_ALU_op_from_IFID[1:0]</obj_property>
         <obj_property name="ObjectShortName">control_ALU_op_from_IFID[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_ALU_src_from_IFID" type="logic">
         <obj_property name="ElementShortName">control_ALU_src_from_IFID</obj_property>
         <obj_property name="ObjectShortName">control_ALU_src_from_IFID</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_Branch_zero_from_IFID" type="logic">
         <obj_property name="ElementShortName">control_Branch_zero_from_IFID</obj_property>
         <obj_property name="ObjectShortName">control_Branch_zero_from_IFID</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_Memwrite_from_IFID" type="logic">
         <obj_property name="ElementShortName">control_Memwrite_from_IFID</obj_property>
         <obj_property name="ObjectShortName">control_Memwrite_from_IFID</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_Memread__from_IFID" type="logic">
         <obj_property name="ElementShortName">control_Memread__from_IFID</obj_property>
         <obj_property name="ObjectShortName">control_Memread__from_IFID</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_MemToReg_from_IFID" type="logic">
         <obj_property name="ElementShortName">control_MemToReg_from_IFID</obj_property>
         <obj_property name="ObjectShortName">control_MemToReg_from_IFID</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_RegWrite_from_IFID" type="logic">
         <obj_property name="ElementShortName">control_RegWrite_from_IFID</obj_property>
         <obj_property name="ObjectShortName">control_RegWrite_from_IFID</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux1_to_read_reg_2" type="array">
         <obj_property name="ElementShortName">mux1_to_read_reg_2[4:0]</obj_property>
         <obj_property name="ObjectShortName">mux1_to_read_reg_2[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/signextend_to_IDEX" type="array">
         <obj_property name="ElementShortName">signextend_to_IDEX[63:0]</obj_property>
         <obj_property name="ObjectShortName">signextend_to_IDEX[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_out_1_to_IDEX" type="array">
         <obj_property name="ElementShortName">reg_out_1_to_IDEX[63:0]</obj_property>
         <obj_property name="ObjectShortName">reg_out_1_to_IDEX[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_out_2_to_IDEX" type="array">
         <obj_property name="ElementShortName">reg_out_2_to_IDEX[63:0]</obj_property>
         <obj_property name="ObjectShortName">reg_out_2_to_IDEX[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_ALU_op_from_IDEX" type="array">
         <obj_property name="ElementShortName">control_ALU_op_from_IDEX[1:0]</obj_property>
         <obj_property name="ObjectShortName">control_ALU_op_from_IDEX[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_ALU_src_from_IDEX" type="logic">
         <obj_property name="ElementShortName">control_ALU_src_from_IDEX</obj_property>
         <obj_property name="ObjectShortName">control_ALU_src_from_IDEX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_Branch_zero_from_IDEX" type="logic">
         <obj_property name="ElementShortName">control_Branch_zero_from_IDEX</obj_property>
         <obj_property name="ObjectShortName">control_Branch_zero_from_IDEX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_Memwrite_from_IDEX" type="logic">
         <obj_property name="ElementShortName">control_Memwrite_from_IDEX</obj_property>
         <obj_property name="ObjectShortName">control_Memwrite_from_IDEX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_Memread__from_IDEX" type="logic">
         <obj_property name="ElementShortName">control_Memread__from_IDEX</obj_property>
         <obj_property name="ObjectShortName">control_Memread__from_IDEX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_MemToReg_from_IDEX" type="logic">
         <obj_property name="ElementShortName">control_MemToReg_from_IDEX</obj_property>
         <obj_property name="ObjectShortName">control_MemToReg_from_IDEX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_RegWrite_from_IDEX" type="logic">
         <obj_property name="ElementShortName">control_RegWrite_from_IDEX</obj_property>
         <obj_property name="ObjectShortName">control_RegWrite_from_IDEX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_control_to_alu" type="array">
         <obj_property name="ElementShortName">alu_control_to_alu[3:0]</obj_property>
         <obj_property name="ObjectShortName">alu_control_to_alu[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/pc_from_IDEX_to_add" type="array">
         <obj_property name="ElementShortName">pc_from_IDEX_to_add[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_from_IDEX_to_add[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_out_1_from_IDEX_to_alu" type="array">
         <obj_property name="ElementShortName">reg_out_1_from_IDEX_to_alu[63:0]</obj_property>
         <obj_property name="ObjectShortName">reg_out_1_from_IDEX_to_alu[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_out_2_from_IDEX_to_mux2_and_EXMEM" type="array">
         <obj_property name="ElementShortName">reg_out_2_from_IDEX_to_mux2_and_EXMEM[63:0]</obj_property>
         <obj_property name="ObjectShortName">reg_out_2_from_IDEX_to_mux2_and_EXMEM[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/signextend_from_IDEX_to_add_and_mux2" type="array">
         <obj_property name="ElementShortName">signextend_from_IDEX_to_add_and_mux2[63:0]</obj_property>
         <obj_property name="ObjectShortName">signextend_from_IDEX_to_add_and_mux2[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux2_to_alu" type="array">
         <obj_property name="ElementShortName">mux2_to_alu[63:0]</obj_property>
         <obj_property name="ObjectShortName">mux2_to_alu[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/add_to_EXMEM" type="array">
         <obj_property name="ElementShortName">add_to_EXMEM[63:0]</obj_property>
         <obj_property name="ObjectShortName">add_to_EXMEM[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_to_EXMEM" type="array">
         <obj_property name="ElementShortName">alu_to_EXMEM[63:0]</obj_property>
         <obj_property name="ObjectShortName">alu_to_EXMEM[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ALUZero_to_EXMEM" type="logic">
         <obj_property name="ElementShortName">ALUZero_to_EXMEM</obj_property>
         <obj_property name="ObjectShortName">ALUZero_to_EXMEM</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_to_ALUControl" type="array">
         <obj_property name="ElementShortName">IDEX_to_ALUControl[31:0]</obj_property>
         <obj_property name="ObjectShortName">IDEX_to_ALUControl[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_to_EXMEM" type="array">
         <obj_property name="ElementShortName">IDEX_to_EXMEM[31:0]</obj_property>
         <obj_property name="ObjectShortName">IDEX_to_EXMEM[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/add_from_EXMEM_to_mux4" type="array">
         <obj_property name="ElementShortName">add_from_EXMEM_to_mux4[63:0]</obj_property>
         <obj_property name="ObjectShortName">add_from_EXMEM_to_mux4[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_result_to_data_mem_and_MEMWB" type="array">
         <obj_property name="ElementShortName">alu_result_to_data_mem_and_MEMWB[63:0]</obj_property>
         <obj_property name="ObjectShortName">alu_result_to_data_mem_and_MEMWB[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_2_from_EXMEM_to_datamem" type="array">
         <obj_property name="ElementShortName">reg_2_from_EXMEM_to_datamem[63:0]</obj_property>
         <obj_property name="ObjectShortName">reg_2_from_EXMEM_to_datamem[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ins_from_EXMEM_to_MEMWB" type="array">
         <obj_property name="ElementShortName">ins_from_EXMEM_to_MEMWB[63:0]</obj_property>
         <obj_property name="ObjectShortName">ins_from_EXMEM_to_MEMWB[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_Memwrite_from_EXMEM" type="logic">
         <obj_property name="ElementShortName">control_Memwrite_from_EXMEM</obj_property>
         <obj_property name="ObjectShortName">control_Memwrite_from_EXMEM</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_Memread_from_EXMEM" type="logic">
         <obj_property name="ElementShortName">control_Memread_from_EXMEM</obj_property>
         <obj_property name="ObjectShortName">control_Memread_from_EXMEM</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_branch_zero_from_EXMEM" type="logic">
         <obj_property name="ElementShortName">control_branch_zero_from_EXMEM</obj_property>
         <obj_property name="ObjectShortName">control_branch_zero_from_EXMEM</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ALUZero_from_EXMEM_to_branch" type="logic">
         <obj_property name="ElementShortName">ALUZero_from_EXMEM_to_branch</obj_property>
         <obj_property name="ObjectShortName">ALUZero_from_EXMEM_to_branch</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/PCSrc" type="logic">
         <obj_property name="ElementShortName">PCSrc</obj_property>
         <obj_property name="ObjectShortName">PCSrc</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_MemToReg_from_EXMEM_to_MEMWB" type="logic">
         <obj_property name="ElementShortName">control_MemToReg_from_EXMEM_to_MEMWB</obj_property>
         <obj_property name="ObjectShortName">control_MemToReg_from_EXMEM_to_MEMWB</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_RegWrite_from_EXMEM_to_MEMWB" type="logic">
         <obj_property name="ElementShortName">control_RegWrite_from_EXMEM_to_MEMWB</obj_property>
         <obj_property name="ObjectShortName">control_RegWrite_from_EXMEM_to_MEMWB</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_MemToReg_from_MEMWB_to_mux3" type="logic">
         <obj_property name="ElementShortName">control_MemToReg_from_MEMWB_to_mux3</obj_property>
         <obj_property name="ObjectShortName">control_MemToReg_from_MEMWB_to_mux3</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_RegWrite_from_MEMWB_to_registers" type="logic">
         <obj_property name="ElementShortName">control_RegWrite_from_MEMWB_to_registers</obj_property>
         <obj_property name="ObjectShortName">control_RegWrite_from_MEMWB_to_registers</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_to_write_reg" type="array">
         <obj_property name="ElementShortName">MEMWB_to_write_reg[63:0]</obj_property>
         <obj_property name="ObjectShortName">MEMWB_to_write_reg[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_result_from_MEMWB_to_mux3" type="array">
         <obj_property name="ElementShortName">alu_result_from_MEMWB_to_mux3[63:0]</obj_property>
         <obj_property name="ObjectShortName">alu_result_from_MEMWB_to_mux3[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/datamem_from_MEMWB_to_mux3" type="array">
         <obj_property name="ElementShortName">datamem_from_MEMWB_to_mux3[63:0]</obj_property>
         <obj_property name="ObjectShortName">datamem_from_MEMWB_to_mux3[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux3_to_write_data" type="array">
         <obj_property name="ElementShortName">mux3_to_write_data[63:0]</obj_property>
         <obj_property name="ObjectShortName">mux3_to_write_data[63:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider180">
      <obj_property name="label">IFID</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group181" type="group">
      <obj_property name="label">IFID</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/IFID_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IFID_inst/pc_in" type="array">
         <obj_property name="ElementShortName">pc_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IFID_inst/pc_out" type="array">
         <obj_property name="ElementShortName">pc_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_out[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IFID_inst/instruction31_0_in" type="array">
         <obj_property name="ElementShortName">instruction31_0_in[31:0]</obj_property>
         <obj_property name="ObjectShortName">instruction31_0_in[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IFID_inst/instruction31_0_out" type="array">
         <obj_property name="ElementShortName">instruction31_0_out[31:0]</obj_property>
         <obj_property name="ObjectShortName">instruction31_0_out[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider187">
      <obj_property name="label">IDEX</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group188" type="group">
      <obj_property name="label">IDEX</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/pc_in" type="array">
         <obj_property name="ElementShortName">pc_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/read_data_1_in" type="array">
         <obj_property name="ElementShortName">read_data_1_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_1_in[63:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/read_data_2_in" type="array">
         <obj_property name="ElementShortName">read_data_2_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_2_in[63:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/sign_extend_in" type="array">
         <obj_property name="ElementShortName">sign_extend_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">sign_extend_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/instruction_31_to_21_in" type="array">
         <obj_property name="ElementShortName">instruction_31_to_21_in[10:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_31_to_21_in[10:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/instruction_4_to_0_in" type="array">
         <obj_property name="ElementShortName">instruction_4_to_0_in[4:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_4_to_0_in[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/alu_op_in" type="array">
         <obj_property name="ElementShortName">alu_op_in[1:0]</obj_property>
         <obj_property name="ObjectShortName">alu_op_in[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/ALUSrc_in" type="logic">
         <obj_property name="ElementShortName">ALUSrc_in</obj_property>
         <obj_property name="ObjectShortName">ALUSrc_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/Branch_zero_in" type="logic">
         <obj_property name="ElementShortName">Branch_zero_in</obj_property>
         <obj_property name="ObjectShortName">Branch_zero_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/Memwrite_in" type="logic">
         <obj_property name="ElementShortName">Memwrite_in</obj_property>
         <obj_property name="ObjectShortName">Memwrite_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/Memread_in" type="logic">
         <obj_property name="ElementShortName">Memread_in</obj_property>
         <obj_property name="ObjectShortName">Memread_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/MemToReg_in" type="logic">
         <obj_property name="ElementShortName">MemToReg_in</obj_property>
         <obj_property name="ObjectShortName">MemToReg_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/RegWrite_in" type="logic">
         <obj_property name="ElementShortName">RegWrite_in</obj_property>
         <obj_property name="ObjectShortName">RegWrite_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/pc_out" type="array">
         <obj_property name="ElementShortName">pc_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_out[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/read_data_1_out" type="array">
         <obj_property name="ElementShortName">read_data_1_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_1_out[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/read_data_2_out" type="array">
         <obj_property name="ElementShortName">read_data_2_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_2_out[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/sign_extend_out" type="array">
         <obj_property name="ElementShortName">sign_extend_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">sign_extend_out[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/instruction_31_to_21_out" type="array">
         <obj_property name="ElementShortName">instruction_31_to_21_out[10:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_31_to_21_out[10:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/instruction_4_to_0_out" type="array">
         <obj_property name="ElementShortName">instruction_4_to_0_out[4:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_4_to_0_out[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/alu_op_out" type="array">
         <obj_property name="ElementShortName">alu_op_out[1:0]</obj_property>
         <obj_property name="ObjectShortName">alu_op_out[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/ALUSrc_out" type="logic">
         <obj_property name="ElementShortName">ALUSrc_out</obj_property>
         <obj_property name="ObjectShortName">ALUSrc_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/Branch_zero_out" type="logic">
         <obj_property name="ElementShortName">Branch_zero_out</obj_property>
         <obj_property name="ObjectShortName">Branch_zero_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/Memwrite_out" type="logic">
         <obj_property name="ElementShortName">Memwrite_out</obj_property>
         <obj_property name="ObjectShortName">Memwrite_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/Memread_out" type="logic">
         <obj_property name="ElementShortName">Memread_out</obj_property>
         <obj_property name="ObjectShortName">Memread_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/MemToReg_out" type="logic">
         <obj_property name="ElementShortName">MemToReg_out</obj_property>
         <obj_property name="ObjectShortName">MemToReg_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IDEX_inst/RegWrite_out" type="logic">
         <obj_property name="ElementShortName">RegWrite_out</obj_property>
         <obj_property name="ObjectShortName">RegWrite_out</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider217">
      <obj_property name="label">Signextend</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group216" type="group">
      <obj_property name="label">Signextend</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/extend_inst/unextended" type="array">
         <obj_property name="ElementShortName">unextended[31:0]</obj_property>
         <obj_property name="ObjectShortName">unextended[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/extend_inst/extended" type="array">
         <obj_property name="ElementShortName">extended[63:0]</obj_property>
         <obj_property name="ObjectShortName">extended[63:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider118">
      <obj_property name="label">EXMEM</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group119" type="group">
      <obj_property name="label">EXMEM</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/add_result_in" type="array">
         <obj_property name="ElementShortName">add_result_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">add_result_in[63:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/read_data_2_in" type="array">
         <obj_property name="ElementShortName">read_data_2_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_2_in[63:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/instruction_4_to_0_in" type="array">
         <obj_property name="ElementShortName">instruction_4_to_0_in[4:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_4_to_0_in[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/ALU_result_in" type="array">
         <obj_property name="ElementShortName">ALU_result_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">ALU_result_in[63:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/ALU_zero_in" type="logic">
         <obj_property name="ElementShortName">ALU_zero_in</obj_property>
         <obj_property name="ObjectShortName">ALU_zero_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/Branch_zero_in" type="logic">
         <obj_property name="ElementShortName">Branch_zero_in</obj_property>
         <obj_property name="ObjectShortName">Branch_zero_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/Memwrite_in" type="logic">
         <obj_property name="ElementShortName">Memwrite_in</obj_property>
         <obj_property name="ObjectShortName">Memwrite_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/Memread_in" type="logic">
         <obj_property name="ElementShortName">Memread_in</obj_property>
         <obj_property name="ObjectShortName">Memread_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/MemToReg_in" type="logic">
         <obj_property name="ElementShortName">MemToReg_in</obj_property>
         <obj_property name="ObjectShortName">MemToReg_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/RegWrite_in" type="logic">
         <obj_property name="ElementShortName">RegWrite_in</obj_property>
         <obj_property name="ObjectShortName">RegWrite_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/add_result_out" type="array">
         <obj_property name="ElementShortName">add_result_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">add_result_out[63:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/read_data_2_out" type="array">
         <obj_property name="ElementShortName">read_data_2_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_2_out[63:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/instruction_4_to_0_out" type="array">
         <obj_property name="ElementShortName">instruction_4_to_0_out[4:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_4_to_0_out[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/ALU_result_out" type="array">
         <obj_property name="ElementShortName">ALU_result_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">ALU_result_out[63:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/ALU_zero_out" type="logic">
         <obj_property name="ElementShortName">ALU_zero_out</obj_property>
         <obj_property name="ObjectShortName">ALU_zero_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/Branch_zero_out" type="logic">
         <obj_property name="ElementShortName">Branch_zero_out</obj_property>
         <obj_property name="ObjectShortName">Branch_zero_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/Memwrite_out" type="logic">
         <obj_property name="ElementShortName">Memwrite_out</obj_property>
         <obj_property name="ObjectShortName">Memwrite_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/Memread_out" type="logic">
         <obj_property name="ElementShortName">Memread_out</obj_property>
         <obj_property name="ObjectShortName">Memread_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/MemToReg_out" type="logic">
         <obj_property name="ElementShortName">MemToReg_out</obj_property>
         <obj_property name="ObjectShortName">MemToReg_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/EXMEM_inst/RegWrite_out" type="logic">
         <obj_property name="ElementShortName">RegWrite_out</obj_property>
         <obj_property name="ObjectShortName">RegWrite_out</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider143">
      <obj_property name="label">MEMWB</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group141" type="group">
      <obj_property name="label">MEMWB</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/RegWrite_in" type="logic">
         <obj_property name="ElementShortName">RegWrite_in</obj_property>
         <obj_property name="ObjectShortName">RegWrite_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/MemToReg_in" type="logic">
         <obj_property name="ElementShortName">MemToReg_in</obj_property>
         <obj_property name="ObjectShortName">MemToReg_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/data_memory_in" type="array">
         <obj_property name="ElementShortName">data_memory_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">data_memory_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/alu_result_in" type="array">
         <obj_property name="ElementShortName">alu_result_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">alu_result_in[63:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/instruction_4_to_0_in" type="array">
         <obj_property name="ElementShortName">instruction_4_to_0_in[4:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_4_to_0_in[4:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/RegWrite_out" type="logic">
         <obj_property name="ElementShortName">RegWrite_out</obj_property>
         <obj_property name="ObjectShortName">RegWrite_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/MemToReg_out" type="logic">
         <obj_property name="ElementShortName">MemToReg_out</obj_property>
         <obj_property name="ObjectShortName">MemToReg_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/data_memory_out" type="array">
         <obj_property name="ElementShortName">data_memory_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">data_memory_out[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/alu_result_out" type="array">
         <obj_property name="ElementShortName">alu_result_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">alu_result_out[63:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/MEMWB_inst/instruction_4_to_0_out" type="array">
         <obj_property name="ElementShortName">instruction_4_to_0_out[4:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_4_to_0_out[4:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider155">
      <obj_property name="label">Datamemory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group156" type="group">
      <obj_property name="label">Datamemory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/testbench/datamem_inst/main_aluresult" type="array">
         <obj_property name="ElementShortName">main_aluresult[63:0]</obj_property>
         <obj_property name="ObjectShortName">main_aluresult[63:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/datamem_inst/datamem_writedata" type="array">
         <obj_property name="ElementShortName">datamem_writedata[63:0]</obj_property>
         <obj_property name="ObjectShortName">datamem_writedata[63:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/datamem_inst/storage" type="array">
         <obj_property name="ElementShortName">storage[31:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">storage[31:0][63:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         <wvobject fp_name="/testbench/datamem_inst/storage[31]" type="array">
            <obj_property name="ElementShortName">[31][63:0]</obj_property>
            <obj_property name="ObjectShortName">[31][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[30]" type="array">
            <obj_property name="ElementShortName">[30][63:0]</obj_property>
            <obj_property name="ObjectShortName">[30][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[29]" type="array">
            <obj_property name="ElementShortName">[29][63:0]</obj_property>
            <obj_property name="ObjectShortName">[29][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[28]" type="array">
            <obj_property name="ElementShortName">[28][63:0]</obj_property>
            <obj_property name="ObjectShortName">[28][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[27]" type="array">
            <obj_property name="ElementShortName">[27][63:0]</obj_property>
            <obj_property name="ObjectShortName">[27][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[26]" type="array">
            <obj_property name="ElementShortName">[26][63:0]</obj_property>
            <obj_property name="ObjectShortName">[26][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[25]" type="array">
            <obj_property name="ElementShortName">[25][63:0]</obj_property>
            <obj_property name="ObjectShortName">[25][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[24]" type="array">
            <obj_property name="ElementShortName">[24][63:0]</obj_property>
            <obj_property name="ObjectShortName">[24][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[23]" type="array">
            <obj_property name="ElementShortName">[23][63:0]</obj_property>
            <obj_property name="ObjectShortName">[23][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[22]" type="array">
            <obj_property name="ElementShortName">[22][63:0]</obj_property>
            <obj_property name="ObjectShortName">[22][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[21]" type="array">
            <obj_property name="ElementShortName">[21][63:0]</obj_property>
            <obj_property name="ObjectShortName">[21][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[20]" type="array">
            <obj_property name="ElementShortName">[20][63:0]</obj_property>
            <obj_property name="ObjectShortName">[20][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[19]" type="array">
            <obj_property name="ElementShortName">[19][63:0]</obj_property>
            <obj_property name="ObjectShortName">[19][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[18]" type="array">
            <obj_property name="ElementShortName">[18][63:0]</obj_property>
            <obj_property name="ObjectShortName">[18][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[17]" type="array">
            <obj_property name="ElementShortName">[17][63:0]</obj_property>
            <obj_property name="ObjectShortName">[17][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[16]" type="array">
            <obj_property name="ElementShortName">[16][63:0]</obj_property>
            <obj_property name="ObjectShortName">[16][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[15]" type="array">
            <obj_property name="ElementShortName">[15][63:0]</obj_property>
            <obj_property name="ObjectShortName">[15][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[14]" type="array">
            <obj_property name="ElementShortName">[14][63:0]</obj_property>
            <obj_property name="ObjectShortName">[14][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[13]" type="array">
            <obj_property name="ElementShortName">[13][63:0]</obj_property>
            <obj_property name="ObjectShortName">[13][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[12]" type="array">
            <obj_property name="ElementShortName">[12][63:0]</obj_property>
            <obj_property name="ObjectShortName">[12][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[11]" type="array">
            <obj_property name="ElementShortName">[11][63:0]</obj_property>
            <obj_property name="ObjectShortName">[11][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[10]" type="array">
            <obj_property name="ElementShortName">[10][63:0]</obj_property>
            <obj_property name="ObjectShortName">[10][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[9]" type="array">
            <obj_property name="ElementShortName">[9][63:0]</obj_property>
            <obj_property name="ObjectShortName">[9][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[8]" type="array">
            <obj_property name="ElementShortName">[8][63:0]</obj_property>
            <obj_property name="ObjectShortName">[8][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[7]" type="array">
            <obj_property name="ElementShortName">[7][63:0]</obj_property>
            <obj_property name="ObjectShortName">[7][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[6]" type="array">
            <obj_property name="ElementShortName">[6][63:0]</obj_property>
            <obj_property name="ObjectShortName">[6][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[5]" type="array">
            <obj_property name="ElementShortName">[5][63:0]</obj_property>
            <obj_property name="ObjectShortName">[5][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[4]" type="array">
            <obj_property name="ElementShortName">[4][63:0]</obj_property>
            <obj_property name="ObjectShortName">[4][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[3]" type="array">
            <obj_property name="ElementShortName">[3][63:0]</obj_property>
            <obj_property name="ObjectShortName">[3][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[2]" type="array">
            <obj_property name="ElementShortName">[2][63:0]</obj_property>
            <obj_property name="ObjectShortName">[2][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[1]" type="array">
            <obj_property name="ElementShortName">[1][63:0]</obj_property>
            <obj_property name="ObjectShortName">[1][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/datamem_inst/storage[0]" type="array">
            <obj_property name="ElementShortName">[0][63:0]</obj_property>
            <obj_property name="ObjectShortName">[0][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="/testbench/datamem_inst/memwrite" type="logic">
         <obj_property name="ElementShortName">memwrite</obj_property>
         <obj_property name="ObjectShortName">memwrite</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/datamem_inst/memread" type="logic">
         <obj_property name="ElementShortName">memread</obj_property>
         <obj_property name="ObjectShortName">memread</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/datamem_inst/datamem_readdata" type="array">
         <obj_property name="ElementShortName">datamem_readdata[63:0]</obj_property>
         <obj_property name="ObjectShortName">datamem_readdata[63:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider165">
      <obj_property name="label">Instructionmemory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group166" type="group">
      <obj_property name="label">Instructionmemory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/Instrucmem_inst/pc" type="array">
         <obj_property name="ElementShortName">pc[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/Instrucmem_inst/instruction31_0" type="array">
         <obj_property name="ElementShortName">instruction31_0[31:0]</obj_property>
         <obj_property name="ObjectShortName">instruction31_0[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/Instrucmem_inst/instructions" type="array">
         <obj_property name="ElementShortName">instructions[63:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">instructions[63:0][31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider171">
      <obj_property name="label">Mux3</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group172" type="group">
      <obj_property name="label">Mux3</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/mux3_inst/memtoreg" type="logic">
         <obj_property name="ElementShortName">memtoreg</obj_property>
         <obj_property name="ObjectShortName">memtoreg</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux3_inst/y" type="array">
         <obj_property name="ElementShortName">y[63:0]</obj_property>
         <obj_property name="ObjectShortName">y[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux3_inst/datamem_readdata" type="array">
         <obj_property name="ElementShortName">datamem_readdata[63:0]</obj_property>
         <obj_property name="ObjectShortName">datamem_readdata[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux3_inst/writedata" type="array">
         <obj_property name="ElementShortName">writedata[63:0]</obj_property>
         <obj_property name="ObjectShortName">writedata[63:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider179">
      <obj_property name="label">ALU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group178" type="group">
      <obj_property name="label">Alu</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/pc_inst/pc_output" type="array">
         <obj_property name="ElementShortName">pc_output[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_output[63:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/instruction_from_testbench_transfer" type="array">
         <obj_property name="ElementShortName">instruction_from_testbench_transfer[31:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_from_testbench_transfer[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_inst/readdata1" type="array">
         <obj_property name="ElementShortName">readdata1[63:0]</obj_property>
         <obj_property name="ObjectShortName">readdata1[63:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_inst/main_aluinput2" type="array">
         <obj_property name="ElementShortName">main_aluinput2[63:0]</obj_property>
         <obj_property name="ObjectShortName">main_aluinput2[63:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_inst/ALU" type="array">
         <obj_property name="ElementShortName">ALU[3:0]</obj_property>
         <obj_property name="ObjectShortName">ALU[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_inst/y" type="array">
         <obj_property name="ElementShortName">y[63:0]</obj_property>
         <obj_property name="ObjectShortName">y[63:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_inst/z" type="logic">
         <obj_property name="ElementShortName">z</obj_property>
         <obj_property name="ObjectShortName">z</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider256">
      <obj_property name="label">Mux1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group255" type="group">
      <obj_property name="label">Mux1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/mux1_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux1_inst/instruction20_16" type="array">
         <obj_property name="ElementShortName">instruction20_16[4:0]</obj_property>
         <obj_property name="ObjectShortName">instruction20_16[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux1_inst/instruction4_0" type="array">
         <obj_property name="ElementShortName">instruction4_0[4:0]</obj_property>
         <obj_property name="ObjectShortName">instruction4_0[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux1_inst/reg2loc" type="logic">
         <obj_property name="ElementShortName">reg2loc</obj_property>
         <obj_property name="ObjectShortName">reg2loc</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux1_inst/readregaddr2" type="array">
         <obj_property name="ElementShortName">readregaddr2[4:0]</obj_property>
         <obj_property name="ObjectShortName">readregaddr2[4:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider323">
      <obj_property name="label">Registers</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group324" type="group">
      <obj_property name="label">Registers</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regwrite" type="logic">
         <obj_property name="ElementShortName">regwrite</obj_property>
         <obj_property name="ObjectShortName">regwrite</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/readregaddr1" type="array">
         <obj_property name="ElementShortName">readregaddr1[4:0]</obj_property>
         <obj_property name="ObjectShortName">readregaddr1[4:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/readregaddr2" type="array">
         <obj_property name="ElementShortName">readregaddr2[4:0]</obj_property>
         <obj_property name="ObjectShortName">readregaddr2[4:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/writedata" type="array">
         <obj_property name="ElementShortName">writedata[63:0]</obj_property>
         <obj_property name="ObjectShortName">writedata[63:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/writeregaddr" type="array">
         <obj_property name="ElementShortName">writeregaddr[4:0]</obj_property>
         <obj_property name="ObjectShortName">writeregaddr[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/readdata1" type="array">
         <obj_property name="ElementShortName">readdata1[63:0]</obj_property>
         <obj_property name="ObjectShortName">readdata1[63:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/readdata2" type="array">
         <obj_property name="ElementShortName">readdata2[63:0]</obj_property>
         <obj_property name="ObjectShortName">readdata2[63:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs" type="array">
         <obj_property name="ElementShortName">regs[31:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">regs[31:0][63:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[31]" type="array">
            <obj_property name="ElementShortName">[31][63:0]</obj_property>
            <obj_property name="ObjectShortName">[31][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[30]" type="array">
            <obj_property name="ElementShortName">[30][63:0]</obj_property>
            <obj_property name="ObjectShortName">[30][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[29]" type="array">
            <obj_property name="ElementShortName">[29][63:0]</obj_property>
            <obj_property name="ObjectShortName">[29][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[28]" type="array">
            <obj_property name="ElementShortName">[28][63:0]</obj_property>
            <obj_property name="ObjectShortName">[28][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[27]" type="array">
            <obj_property name="ElementShortName">[27][63:0]</obj_property>
            <obj_property name="ObjectShortName">[27][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[26]" type="array">
            <obj_property name="ElementShortName">[26][63:0]</obj_property>
            <obj_property name="ObjectShortName">[26][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[25]" type="array">
            <obj_property name="ElementShortName">[25][63:0]</obj_property>
            <obj_property name="ObjectShortName">[25][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[24]" type="array">
            <obj_property name="ElementShortName">[24][63:0]</obj_property>
            <obj_property name="ObjectShortName">[24][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[23]" type="array">
            <obj_property name="ElementShortName">[23][63:0]</obj_property>
            <obj_property name="ObjectShortName">[23][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[22]" type="array">
            <obj_property name="ElementShortName">[22][63:0]</obj_property>
            <obj_property name="ObjectShortName">[22][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[21]" type="array">
            <obj_property name="ElementShortName">[21][63:0]</obj_property>
            <obj_property name="ObjectShortName">[21][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[20]" type="array">
            <obj_property name="ElementShortName">[20][63:0]</obj_property>
            <obj_property name="ObjectShortName">[20][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[19]" type="array">
            <obj_property name="ElementShortName">[19][63:0]</obj_property>
            <obj_property name="ObjectShortName">[19][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[18]" type="array">
            <obj_property name="ElementShortName">[18][63:0]</obj_property>
            <obj_property name="ObjectShortName">[18][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[17]" type="array">
            <obj_property name="ElementShortName">[17][63:0]</obj_property>
            <obj_property name="ObjectShortName">[17][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[16]" type="array">
            <obj_property name="ElementShortName">[16][63:0]</obj_property>
            <obj_property name="ObjectShortName">[16][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[15]" type="array">
            <obj_property name="ElementShortName">[15][63:0]</obj_property>
            <obj_property name="ObjectShortName">[15][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[14]" type="array">
            <obj_property name="ElementShortName">[14][63:0]</obj_property>
            <obj_property name="ObjectShortName">[14][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[13]" type="array">
            <obj_property name="ElementShortName">[13][63:0]</obj_property>
            <obj_property name="ObjectShortName">[13][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[12]" type="array">
            <obj_property name="ElementShortName">[12][63:0]</obj_property>
            <obj_property name="ObjectShortName">[12][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[11]" type="array">
            <obj_property name="ElementShortName">[11][63:0]</obj_property>
            <obj_property name="ObjectShortName">[11][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[10]" type="array">
            <obj_property name="ElementShortName">[10][63:0]</obj_property>
            <obj_property name="ObjectShortName">[10][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[9]" type="array">
            <obj_property name="ElementShortName">[9][63:0]</obj_property>
            <obj_property name="ObjectShortName">[9][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[8]" type="array">
            <obj_property name="ElementShortName">[8][63:0]</obj_property>
            <obj_property name="ObjectShortName">[8][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[7]" type="array">
            <obj_property name="ElementShortName">[7][63:0]</obj_property>
            <obj_property name="ObjectShortName">[7][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[6]" type="array">
            <obj_property name="ElementShortName">[6][63:0]</obj_property>
            <obj_property name="ObjectShortName">[6][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[5]" type="array">
            <obj_property name="ElementShortName">[5][63:0]</obj_property>
            <obj_property name="ObjectShortName">[5][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[4]" type="array">
            <obj_property name="ElementShortName">[4][63:0]</obj_property>
            <obj_property name="ObjectShortName">[4][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[3]" type="array">
            <obj_property name="ElementShortName">[3][63:0]</obj_property>
            <obj_property name="ObjectShortName">[3][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[2]" type="array">
            <obj_property name="ElementShortName">[2][63:0]</obj_property>
            <obj_property name="ObjectShortName">[2][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[1]" type="array">
            <obj_property name="ElementShortName">[1][63:0]</obj_property>
            <obj_property name="ObjectShortName">[1][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[0]" type="array">
            <obj_property name="ElementShortName">[0][63:0]</obj_property>
            <obj_property name="ObjectShortName">[0][63:0]</obj_property>
            <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[31]" type="array">
            <obj_property name="ElementShortName">[31][63:0]</obj_property>
            <obj_property name="ObjectShortName">[31][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[30]" type="array">
            <obj_property name="ElementShortName">[30][63:0]</obj_property>
            <obj_property name="ObjectShortName">[30][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[29]" type="array">
            <obj_property name="ElementShortName">[29][63:0]</obj_property>
            <obj_property name="ObjectShortName">[29][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[28]" type="array">
            <obj_property name="ElementShortName">[28][63:0]</obj_property>
            <obj_property name="ObjectShortName">[28][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[27]" type="array">
            <obj_property name="ElementShortName">[27][63:0]</obj_property>
            <obj_property name="ObjectShortName">[27][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[26]" type="array">
            <obj_property name="ElementShortName">[26][63:0]</obj_property>
            <obj_property name="ObjectShortName">[26][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[25]" type="array">
            <obj_property name="ElementShortName">[25][63:0]</obj_property>
            <obj_property name="ObjectShortName">[25][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[24]" type="array">
            <obj_property name="ElementShortName">[24][63:0]</obj_property>
            <obj_property name="ObjectShortName">[24][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[23]" type="array">
            <obj_property name="ElementShortName">[23][63:0]</obj_property>
            <obj_property name="ObjectShortName">[23][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[22]" type="array">
            <obj_property name="ElementShortName">[22][63:0]</obj_property>
            <obj_property name="ObjectShortName">[22][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[21]" type="array">
            <obj_property name="ElementShortName">[21][63:0]</obj_property>
            <obj_property name="ObjectShortName">[21][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[20]" type="array">
            <obj_property name="ElementShortName">[20][63:0]</obj_property>
            <obj_property name="ObjectShortName">[20][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[19]" type="array">
            <obj_property name="ElementShortName">[19][63:0]</obj_property>
            <obj_property name="ObjectShortName">[19][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[18]" type="array">
            <obj_property name="ElementShortName">[18][63:0]</obj_property>
            <obj_property name="ObjectShortName">[18][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[17]" type="array">
            <obj_property name="ElementShortName">[17][63:0]</obj_property>
            <obj_property name="ObjectShortName">[17][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[16]" type="array">
            <obj_property name="ElementShortName">[16][63:0]</obj_property>
            <obj_property name="ObjectShortName">[16][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[15]" type="array">
            <obj_property name="ElementShortName">[15][63:0]</obj_property>
            <obj_property name="ObjectShortName">[15][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[14]" type="array">
            <obj_property name="ElementShortName">[14][63:0]</obj_property>
            <obj_property name="ObjectShortName">[14][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[13]" type="array">
            <obj_property name="ElementShortName">[13][63:0]</obj_property>
            <obj_property name="ObjectShortName">[13][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[12]" type="array">
            <obj_property name="ElementShortName">[12][63:0]</obj_property>
            <obj_property name="ObjectShortName">[12][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[11]" type="array">
            <obj_property name="ElementShortName">[11][63:0]</obj_property>
            <obj_property name="ObjectShortName">[11][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[10]" type="array">
            <obj_property name="ElementShortName">[10][63:0]</obj_property>
            <obj_property name="ObjectShortName">[10][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[9]" type="array">
            <obj_property name="ElementShortName">[9][63:0]</obj_property>
            <obj_property name="ObjectShortName">[9][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[8]" type="array">
            <obj_property name="ElementShortName">[8][63:0]</obj_property>
            <obj_property name="ObjectShortName">[8][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[7]" type="array">
            <obj_property name="ElementShortName">[7][63:0]</obj_property>
            <obj_property name="ObjectShortName">[7][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[6]" type="array">
            <obj_property name="ElementShortName">[6][63:0]</obj_property>
            <obj_property name="ObjectShortName">[6][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[5]" type="array">
            <obj_property name="ElementShortName">[5][63:0]</obj_property>
            <obj_property name="ObjectShortName">[5][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[4]" type="array">
            <obj_property name="ElementShortName">[4][63:0]</obj_property>
            <obj_property name="ObjectShortName">[4][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[3]" type="array">
            <obj_property name="ElementShortName">[3][63:0]</obj_property>
            <obj_property name="ObjectShortName">[3][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[2]" type="array">
            <obj_property name="ElementShortName">[2][63:0]</obj_property>
            <obj_property name="ObjectShortName">[2][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[1]" type="array">
            <obj_property name="ElementShortName">[1][63:0]</obj_property>
            <obj_property name="ObjectShortName">[1][63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs[0]" type="array">
            <obj_property name="ElementShortName">[0][63:0]</obj_property>
            <obj_property name="ObjectShortName">[0][63:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/i" type="array">
         <obj_property name="ElementShortName">i[31:0]</obj_property>
         <obj_property name="ObjectShortName">i[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider758">
      <obj_property name="label">Control</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group759" type="group">
      <obj_property name="label">Control</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/control_inst/opcode" type="array">
         <obj_property name="ElementShortName">opcode[10:0]</obj_property>
         <obj_property name="ObjectShortName">opcode[10:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_inst/aluop" type="array">
         <obj_property name="ElementShortName">aluop[1:0]</obj_property>
         <obj_property name="ObjectShortName">aluop[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_inst/alusrc" type="logic">
         <obj_property name="ElementShortName">alusrc</obj_property>
         <obj_property name="ObjectShortName">alusrc</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_inst/memtoreg" type="logic">
         <obj_property name="ElementShortName">memtoreg</obj_property>
         <obj_property name="ObjectShortName">memtoreg</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_inst/regwrite" type="logic">
         <obj_property name="ElementShortName">regwrite</obj_property>
         <obj_property name="ObjectShortName">regwrite</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_inst/memread" type="logic">
         <obj_property name="ElementShortName">memread</obj_property>
         <obj_property name="ObjectShortName">memread</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_inst/memwrite" type="logic">
         <obj_property name="ElementShortName">memwrite</obj_property>
         <obj_property name="ObjectShortName">memwrite</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/control_inst/branch" type="logic">
         <obj_property name="ElementShortName">branch</obj_property>
         <obj_property name="ObjectShortName">branch</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider1810">
      <obj_property name="label">ALU Control</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group1808" type="group">
      <obj_property name="label">ALU Control</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/alucontrol_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alucontrol_inst/aluop" type="array">
         <obj_property name="ElementShortName">aluop[1:0]</obj_property>
         <obj_property name="ObjectShortName">aluop[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alucontrol_inst/instruction31_21" type="array">
         <obj_property name="ElementShortName">instruction31_21[10:0]</obj_property>
         <obj_property name="ObjectShortName">instruction31_21[10:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alucontrol_inst/alu_controlline" type="array">
         <obj_property name="ElementShortName">alu_controlline[3:0]</obj_property>
         <obj_property name="ObjectShortName">alu_controlline[3:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider2168">
      <obj_property name="label">Mux2</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group2169" type="group">
      <obj_property name="label">Mux2</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/mux2_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux2_inst/readdata2" type="array">
         <obj_property name="ElementShortName">readdata2[63:0]</obj_property>
         <obj_property name="ObjectShortName">readdata2[63:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux2_inst/extended" type="array">
         <obj_property name="ElementShortName">extended[63:0]</obj_property>
         <obj_property name="ObjectShortName">extended[63:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux2_inst/alusrc" type="logic">
         <obj_property name="ElementShortName">alusrc</obj_property>
         <obj_property name="ObjectShortName">alusrc</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux2_inst/main_aluinput2" type="array">
         <obj_property name="ElementShortName">main_aluinput2[63:0]</obj_property>
         <obj_property name="ObjectShortName">main_aluinput2[63:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider740">
      <obj_property name="label">Mux4</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group741" type="group">
      <obj_property name="label">Mux4</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/mux4_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux4_inst/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux4_inst/cbz" type="logic">
         <obj_property name="ElementShortName">cbz</obj_property>
         <obj_property name="ObjectShortName">cbz</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux4_inst/pc_output" type="array">
         <obj_property name="ElementShortName">pc_output[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_output[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux4_inst/extended" type="array">
         <obj_property name="ElementShortName">extended[63:0]</obj_property>
         <obj_property name="ObjectShortName">extended[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/mux4_inst/pc" type="array">
         <obj_property name="ElementShortName">pc[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc[63:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider816">
      <obj_property name="label">EXMEM</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group817" type="group">
      <obj_property name="label">EXMEM</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
</wave_config>
