#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0090E220 .scope module, "testmodule" "testmodule" 2 21;
 .timescale 0 0;
v00903278_0 .net "clock", 0 0, v00903CE0_0; 1 drivers
v009032D0_0 .net "p1", 0 0, v00903C88_0; 1 drivers
S_009031F0 .scope module, "clk" "clock" 2 23, 3 3, S_0090E220;
 .timescale 0 0;
v00903CE0_0 .var "clk", 0 0;
S_00903C00 .scope module, "pls" "pulse" 2 26, 2 5, S_0090E220;
 .timescale 0 0;
v0090EF90_0 .alias "clock", 0 0, v00903278_0;
v00903C88_0 .var "signal", 0 0;
E_00904AC0 .event posedge, v0090EF90_0;
    .scope S_009031F0;
T_0 ;
    %set/v v00903CE0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_009031F0;
T_1 ;
    %delay 12, 0;
    %load/v 8, v00903CE0_0, 1;
    %inv 8, 1;
    %set/v v00903CE0_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00903C00;
T_2 ;
    %wait E_00904AC0;
    %set/v v00903C88_0, 1, 1;
    %delay 36, 0;
    %set/v v00903C88_0, 0, 1;
    %delay 36, 0;
    %set/v v00903C88_0, 1, 1;
    %delay 36, 0;
    %set/v v00903C88_0, 0, 1;
    %delay 36, 0;
    %set/v v00903C88_0, 1, 1;
    %delay 36, 0;
    %set/v v00903C88_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0090E220;
T_3 ;
    %vpi_call 2 30 "$dumpfile", "0605.vcd";
    %vpi_call 2 31 "$dumpvars";
    %delay 276, 0;
    %vpi_call 2 32 "$finish";
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "0605.v";
    "./clock.v";
