// Seed: 174602647
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 (
    output wor   id_0,
    input  wor   id_1,
    input  wire  id_2
    , id_10,
    output logic id_3,
    input  wire  id_4,
    output wor   id_5,
    input  wire  id_6
    , id_11,
    output logic id_7,
    input  tri   id_8
);
  initial begin : LABEL_0
    id_3 <= -1'b0;
    id_3 = id_6;
    if (1) begin : LABEL_1
      id_7 = id_4;
    end
  end
  nor primCall (id_5, id_2, id_8, id_10, id_6, id_4);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
