{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1393861056297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393861056299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  3 21:07:36 2014 " "Processing started: Mon Mar  3 21:07:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1393861056299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1393861056299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1393861056300 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1393861056580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TRANSMIT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TRANSMIT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRANSMIT-main " "Found design unit 1: TRANSMIT-main" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393861057238 ""} { "Info" "ISGN_ENTITY_NAME" "1 TRANSMIT " "Found entity 1: TRANSMIT" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393861057238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393861057238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-main " "Found design unit 1: UART-main" {  } { { "UART.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393861057239 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393861057239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393861057239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1393861057336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRANSMIT TRANSMIT:transmitter " "Elaborating entity \"TRANSMIT\" for hierarchy \"TRANSMIT:transmitter\"" {  } { { "UART.vhd" "transmitter" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393861057363 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data TRANSMIT.vhd(23) " "VHDL Process Statement warning at TRANSMIT.vhd(23): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1393861057365 "|UART|TRANSMIT:transmitter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "latch TRANSMIT.vhd(19) " "VHDL Process Statement warning at TRANSMIT.vhd(19): inferring latch(es) for signal or variable \"latch\", which holds its previous value in one or more paths through the process" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1393861057366 "|UART|TRANSMIT:transmitter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "txrdy TRANSMIT.vhd(19) " "VHDL Process Statement warning at TRANSMIT.vhd(19): inferring latch(es) for signal or variable \"txrdy\", which holds its previous value in one or more paths through the process" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1393861057366 "|UART|TRANSMIT:transmitter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "trigger TRANSMIT.vhd(19) " "VHDL Process Statement warning at TRANSMIT.vhd(19): inferring latch(es) for signal or variable \"trigger\", which holds its previous value in one or more paths through the process" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1393861057366 "|UART|TRANSMIT:transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done TRANSMIT.vhd(46) " "VHDL Process Statement warning at TRANSMIT.vhd(46): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1393861057366 "|UART|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger TRANSMIT.vhd(19) " "Inferred latch for \"trigger\" at TRANSMIT.vhd(19)" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1393861057366 "|UART|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txrdy TRANSMIT.vhd(19) " "Inferred latch for \"txrdy\" at TRANSMIT.vhd(19)" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1393861057366 "|UART|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[0\] TRANSMIT.vhd(19) " "Inferred latch for \"latch\[0\]\" at TRANSMIT.vhd(19)" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1393861057366 "|UART|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[1\] TRANSMIT.vhd(19) " "Inferred latch for \"latch\[1\]\" at TRANSMIT.vhd(19)" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1393861057366 "|UART|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[2\] TRANSMIT.vhd(19) " "Inferred latch for \"latch\[2\]\" at TRANSMIT.vhd(19)" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1393861057366 "|UART|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[3\] TRANSMIT.vhd(19) " "Inferred latch for \"latch\[3\]\" at TRANSMIT.vhd(19)" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1393861057366 "|UART|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[4\] TRANSMIT.vhd(19) " "Inferred latch for \"latch\[4\]\" at TRANSMIT.vhd(19)" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1393861057366 "|UART|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[5\] TRANSMIT.vhd(19) " "Inferred latch for \"latch\[5\]\" at TRANSMIT.vhd(19)" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1393861057366 "|UART|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[6\] TRANSMIT.vhd(19) " "Inferred latch for \"latch\[6\]\" at TRANSMIT.vhd(19)" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1393861057366 "|UART|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[7\] TRANSMIT.vhd(19) " "Inferred latch for \"latch\[7\]\" at TRANSMIT.vhd(19)" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1393861057367 "|UART|TRANSMIT:transmitter"}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 9 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1393861057856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1393861057917 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1393861057917 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1393861057917 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1393861057917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1393861058043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  3 21:07:38 2014 " "Processing ended: Mon Mar  3 21:07:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1393861058043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1393861058043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1393861058043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1393861058043 ""}
