diff --git a/test/python/circuit/library/test_adders.py b/test/python/circuit/library/test_adders.py
index 5c960cedb..f33d838fa 100644
--- a/test/python/circuit/library/test_adders.py
+++ b/test/python/circuit/library/test_adders.py
@@ -29,6 +29,8 @@ from qiskit.circuit.library import (
 from qiskit.synthesis.arithmetic import adder_ripple_c04, adder_ripple_v95, adder_qft_d00
 from qiskit.transpiler.passes import HLSConfig, HighLevelSynthesis
 from test import QiskitTestCase  # pylint: disable=wrong-import-order
+from qiskit.circuit.library.arithmetic.adders import FullAdderGate
+from qiskit.transpiler.passes.synthesis.hls_plugins import FullAdderSynthesisDefault
 
 ADDERS = {
     "vbe": adder_ripple_v95,
@@ -304,6 +306,20 @@ class TestAdder(QiskitTestCase):
             ops = set(synth.count_ops().keys())
             self.assertTrue("MAJ" in ops)
 
+    def test_invalid_full_adder_input(self):
+        synthesis = FullAdderSynthesisDefault()
+        result = synthesis.run('invalid_input')
+        self.assertIsNone(result)
+    def test_valid_full_adder_input(self):
+        synthesis = FullAdderSynthesisDefault()
+        adder = FullAdderGate(2)
+        result = synthesis.run(adder)
+        self.assertIsNotNone(result)
+    def test_non_full_adder_input(self):
+        synthesis = FullAdderSynthesisDefault()
+        result = synthesis.run(123)  # Non-gate input
+        self.assertIsNone(result)  # Ensure it correctly returns None
+
 
 if __name__ == "__main__":
     unittest.main()
