

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Thu Sep 18 19:32:35 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F25K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,space=0,delta=1,noexec
     6                           	psect	idataBANK0,global,class=CODE,space=0,delta=1,noexec
     7                           	psect	idataBANK2,global,class=CODE,space=0,delta=1,noexec
     8                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    11                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    12                           	psect	dataBANK0,global,class=BANK0,space=1,delta=1,lowdata,noexec
    13                           	psect	dataBANK2,global,class=BANK2,space=1,delta=1,lowdata,noexec
    14                           	psect	cstackBANK1,global,class=BANK1,space=1,delta=1,lowdata,noexec
    15                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    16                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
    17                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
    18                           	psect	text2,global,reloc=2,class=CODE,space=0,delta=1
    19                           	psect	text3,global,reloc=2,class=CODE,space=0,delta=1
    20                           	psect	text4,global,reloc=2,class=CODE,space=0,delta=1
    21                           	psect	text5,global,reloc=2,class=CODE,space=0,delta=1
    22                           	psect	text6,global,reloc=2,class=CODE,space=0,delta=1
    23                           	psect	text7,global,reloc=2,class=CODE,space=0,delta=1
    24                           	psect	text8,global,reloc=2,class=CODE,space=0,delta=1
    25                           	psect	text9,global,reloc=2,class=CODE,space=0,delta=1
    26                           	psect	text10,global,reloc=2,class=CODE,space=0,delta=1
    27                           	psect	text11,global,reloc=2,class=CODE,space=0,delta=1
    28                           	psect	text12,global,reloc=2,class=CODE,space=0,delta=1
    29                           	psect	text13,global,reloc=2,class=CODE,space=0,delta=1
    30                           	psect	text14,global,reloc=2,class=CODE,space=0,delta=1
    31                           	psect	text15,global,reloc=2,class=CODE,space=0,delta=1
    32                           	psect	text16,global,reloc=2,class=CODE,space=0,delta=1
    33                           	psect	text17,global,reloc=2,class=CODE,space=0,delta=1
    34                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    35                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    36                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    37                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    38   000000                     
    39                           ; Generated 13/12/2024 GMT
    40                           ; 
    41                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    42                           ; All rights reserved.
    43                           ; 
    44                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    45                           ; 
    46                           ; Redistribution and use in source and binary forms, with or without modification, are
    47                           ; permitted provided that the following conditions are met:
    48                           ; 
    49                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    50                           ;        conditions and the following disclaimer.
    51                           ; 
    52                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    53                           ;        of conditions and the following disclaimer in the documentation and/or other
    54                           ;        materials provided with the distribution. Publication is not required when
    55                           ;        this file is used in an embedded application.
    56                           ; 
    57                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    58                           ;        software without specific prior written permission.
    59                           ; 
    60                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    61                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    62                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    63                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    64                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    65                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    66                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    67                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    68                           ; 
    69                           ; 
    70                           ; Code-generator required, PIC18F25K22 Definitions
    71                           ; 
    72                           ; SFR Addresses
    73   000FE0                     bsr             equ	4064
    74   000FE9                     fsr0            equ	4073
    75   000FEA                     fsr0h           equ	4074
    76   000FE9                     fsr0l           equ	4073
    77   000FE1                     fsr1            equ	4065
    78   000FE2                     fsr1h           equ	4066
    79   000FE1                     fsr1l           equ	4065
    80   000FD9                     fsr2            equ	4057
    81   000FDA                     fsr2h           equ	4058
    82   000FD9                     fsr2l           equ	4057
    83   000FEF                     indf0           equ	4079
    84   000FE7                     indf1           equ	4071
    85   000FDF                     indf2           equ	4063
    86   000FF2                     intcon          equ	4082
    87   000000                     nvmcon          equ	0
    88   000FF9                     pcl             equ	4089
    89   000FFA                     pclath          equ	4090
    90   000FFB                     pclatu          equ	4091
    91   000FEB                     plusw0          equ	4075
    92   000FE3                     plusw1          equ	4067
    93   000FDB                     plusw2          equ	4059
    94   000FED                     postdec0        equ	4077
    95   000FE5                     postdec1        equ	4069
    96   000FDD                     postdec2        equ	4061
    97   000FEE                     postinc0        equ	4078
    98   000FE6                     postinc1        equ	4070
    99   000FDE                     postinc2        equ	4062
   100   000FEC                     preinc0         equ	4076
   101   000FE4                     preinc1         equ	4068
   102   000FDC                     preinc2         equ	4060
   103   000FF3                     prod            equ	4083
   104   000FF4                     prodh           equ	4084
   105   000FF3                     prodl           equ	4083
   106   000FD8                     status          equ	4056
   107   000FF5                     tablat          equ	4085
   108   000FF6                     tblptr          equ	4086
   109   000FF7                     tblptrh         equ	4087
   110   000FF6                     tblptrl         equ	4086
   111   000FF8                     tblptru         equ	4088
   112   000FFD                     tosl            equ	4093
   113   000FE8                     wreg            equ	4072
   114   000F38                     ANSELA          equ	3896	;# 
   115   000F39                     ANSELB          equ	3897	;# 
   116   000F3A                     ANSELC          equ	3898	;# 
   117   000F3D                     PMD2            equ	3901	;# 
   118   000F3E                     PMD1            equ	3902	;# 
   119   000F3F                     PMD0            equ	3903	;# 
   120   000F40                     VREFCON2        equ	3904	;# 
   121   000F40                     DACCON1         equ	3904	;# 
   122   000F41                     VREFCON1        equ	3905	;# 
   123   000F41                     DACCON0         equ	3905	;# 
   124   000F42                     VREFCON0        equ	3906	;# 
   125   000F42                     FVRCON          equ	3906	;# 
   126   000F43                     CTMUICON        equ	3907	;# 
   127   000F43                     CTMUICONH       equ	3907	;# 
   128   000F44                     CTMUCONL        equ	3908	;# 
   129   000F44                     CTMUCON1        equ	3908	;# 
   130   000F45                     CTMUCONH        equ	3909	;# 
   131   000F45                     CTMUCON0        equ	3909	;# 
   132   000F46                     SRCON1          equ	3910	;# 
   133   000F47                     SRCON0          equ	3911	;# 
   134   000F48                     CCPTMRS1        equ	3912	;# 
   135   000F49                     CCPTMRS0        equ	3913	;# 
   136   000F4A                     T6CON           equ	3914	;# 
   137   000F4B                     PR6             equ	3915	;# 
   138   000F4C                     TMR6            equ	3916	;# 
   139   000F4D                     T5GCON          equ	3917	;# 
   140   000F4E                     T5CON           equ	3918	;# 
   141   000F4F                     TMR5            equ	3919	;# 
   142   000F4F                     TMR5L           equ	3919	;# 
   143   000F50                     TMR5H           equ	3920	;# 
   144   000F51                     T4CON           equ	3921	;# 
   145   000F52                     PR4             equ	3922	;# 
   146   000F53                     TMR4            equ	3923	;# 
   147   000F54                     CCP5CON         equ	3924	;# 
   148   000F55                     CCPR5           equ	3925	;# 
   149   000F55                     CCPR5L          equ	3925	;# 
   150   000F56                     CCPR5H          equ	3926	;# 
   151   000F57                     CCP4CON         equ	3927	;# 
   152   000F58                     CCPR4           equ	3928	;# 
   153   000F58                     CCPR4L          equ	3928	;# 
   154   000F59                     CCPR4H          equ	3929	;# 
   155   000F5A                     PSTR3CON        equ	3930	;# 
   156   000F5B                     ECCP3AS         equ	3931	;# 
   157   000F5B                     CCP3AS          equ	3931	;# 
   158   000F5C                     PWM3CON         equ	3932	;# 
   159   000F5D                     CCP3CON         equ	3933	;# 
   160   000F5E                     CCPR3           equ	3934	;# 
   161   000F5E                     CCPR3L          equ	3934	;# 
   162   000F5F                     CCPR3H          equ	3935	;# 
   163   000F60                     SLRCON          equ	3936	;# 
   164   000F61                     WPUB            equ	3937	;# 
   165   000F62                     IOCB            equ	3938	;# 
   166   000F63                     PSTR2CON        equ	3939	;# 
   167   000F64                     ECCP2AS         equ	3940	;# 
   168   000F64                     CCP2AS          equ	3940	;# 
   169   000F65                     PWM2CON         equ	3941	;# 
   170   000F66                     CCP2CON         equ	3942	;# 
   171   000F67                     CCPR2           equ	3943	;# 
   172   000F67                     CCPR2L          equ	3943	;# 
   173   000F68                     CCPR2H          equ	3944	;# 
   174   000F69                     SSP2CON3        equ	3945	;# 
   175   000F6A                     SSP2MSK         equ	3946	;# 
   176   000F6B                     SSP2CON2        equ	3947	;# 
   177   000F6C                     SSP2CON1        equ	3948	;# 
   178   000F6D                     SSP2STAT        equ	3949	;# 
   179   000F6E                     SSP2ADD         equ	3950	;# 
   180   000F6F                     SSP2BUF         equ	3951	;# 
   181   000F70                     BAUDCON2        equ	3952	;# 
   182   000F70                     BAUD2CON        equ	3952	;# 
   183   000F71                     RCSTA2          equ	3953	;# 
   184   000F71                     RC2STA          equ	3953	;# 
   185   000F72                     TXSTA2          equ	3954	;# 
   186   000F72                     TX2STA          equ	3954	;# 
   187   000F73                     TXREG2          equ	3955	;# 
   188   000F73                     TX2REG          equ	3955	;# 
   189   000F74                     RCREG2          equ	3956	;# 
   190   000F74                     RC2REG          equ	3956	;# 
   191   000F75                     SPBRG2          equ	3957	;# 
   192   000F75                     SP2BRG          equ	3957	;# 
   193   000F76                     SPBRGH2         equ	3958	;# 
   194   000F76                     SP2BRGH         equ	3958	;# 
   195   000F77                     CM2CON1         equ	3959	;# 
   196   000F77                     CM12CON         equ	3959	;# 
   197   000F78                     CM2CON0         equ	3960	;# 
   198   000F78                     CM2CON          equ	3960	;# 
   199   000F79                     CM1CON0         equ	3961	;# 
   200   000F79                     CM1CON          equ	3961	;# 
   201   000F7A                     PIE4            equ	3962	;# 
   202   000F7B                     PIR4            equ	3963	;# 
   203   000F7C                     IPR4            equ	3964	;# 
   204   000F7D                     PIE5            equ	3965	;# 
   205   000F7E                     PIR5            equ	3966	;# 
   206   000F7F                     IPR5            equ	3967	;# 
   207   000F80                     PORTA           equ	3968	;# 
   208   000F81                     PORTB           equ	3969	;# 
   209   000F82                     PORTC           equ	3970	;# 
   210   000F84                     PORTE           equ	3972	;# 
   211   000F89                     LATA            equ	3977	;# 
   212   000F8A                     LATB            equ	3978	;# 
   213   000F8B                     LATC            equ	3979	;# 
   214   000F92                     TRISA           equ	3986	;# 
   215   000F92                     DDRA            equ	3986	;# 
   216   000F93                     TRISB           equ	3987	;# 
   217   000F93                     DDRB            equ	3987	;# 
   218   000F94                     TRISC           equ	3988	;# 
   219   000F94                     DDRC            equ	3988	;# 
   220   000F96                     TRISE           equ	3990	;# 
   221   000F9B                     OSCTUNE         equ	3995	;# 
   222   000F9C                     HLVDCON         equ	3996	;# 
   223   000F9C                     LVDCON          equ	3996	;# 
   224   000F9D                     PIE1            equ	3997	;# 
   225   000F9E                     PIR1            equ	3998	;# 
   226   000F9F                     IPR1            equ	3999	;# 
   227   000FA0                     PIE2            equ	4000	;# 
   228   000FA1                     PIR2            equ	4001	;# 
   229   000FA2                     IPR2            equ	4002	;# 
   230   000FA3                     PIE3            equ	4003	;# 
   231   000FA4                     PIR3            equ	4004	;# 
   232   000FA5                     IPR3            equ	4005	;# 
   233   000FA6                     EECON1          equ	4006	;# 
   234   000FA7                     EECON2          equ	4007	;# 
   235   000FA8                     EEDATA          equ	4008	;# 
   236   000FA9                     EEADR           equ	4009	;# 
   237   000FAB                     RCSTA1          equ	4011	;# 
   238   000FAB                     RCSTA           equ	4011	;# 
   239   000FAB                     RC1STA          equ	4011	;# 
   240   000FAC                     TXSTA1          equ	4012	;# 
   241   000FAC                     TXSTA           equ	4012	;# 
   242   000FAC                     TX1STA          equ	4012	;# 
   243   000FAD                     TXREG1          equ	4013	;# 
   244   000FAD                     TXREG           equ	4013	;# 
   245   000FAD                     TX1REG          equ	4013	;# 
   246   000FAE                     RCREG1          equ	4014	;# 
   247   000FAE                     RCREG           equ	4014	;# 
   248   000FAE                     RC1REG          equ	4014	;# 
   249   000FAF                     SPBRG1          equ	4015	;# 
   250   000FAF                     SPBRG           equ	4015	;# 
   251   000FAF                     SP1BRG          equ	4015	;# 
   252   000FB0                     SPBRGH1         equ	4016	;# 
   253   000FB0                     SPBRGH          equ	4016	;# 
   254   000FB0                     SP1BRGH         equ	4016	;# 
   255   000FB1                     T3CON           equ	4017	;# 
   256   000FB2                     TMR3            equ	4018	;# 
   257   000FB2                     TMR3L           equ	4018	;# 
   258   000FB3                     TMR3H           equ	4019	;# 
   259   000FB4                     T3GCON          equ	4020	;# 
   260   000FB6                     ECCP1AS         equ	4022	;# 
   261   000FB6                     ECCPAS          equ	4022	;# 
   262   000FB7                     PWM1CON         equ	4023	;# 
   263   000FB7                     PWMCON          equ	4023	;# 
   264   000FB8                     BAUDCON1        equ	4024	;# 
   265   000FB8                     BAUDCON         equ	4024	;# 
   266   000FB8                     BAUDCTL         equ	4024	;# 
   267   000FB8                     BAUD1CON        equ	4024	;# 
   268   000FB9                     PSTR1CON        equ	4025	;# 
   269   000FB9                     PSTRCON         equ	4025	;# 
   270   000FBA                     T2CON           equ	4026	;# 
   271   000FBB                     PR2             equ	4027	;# 
   272   000FBC                     TMR2            equ	4028	;# 
   273   000FBD                     CCP1CON         equ	4029	;# 
   274   000FBE                     CCPR1           equ	4030	;# 
   275   000FBE                     CCPR1L          equ	4030	;# 
   276   000FBF                     CCPR1H          equ	4031	;# 
   277   000FC0                     ADCON2          equ	4032	;# 
   278   000FC1                     ADCON1          equ	4033	;# 
   279   000FC2                     ADCON0          equ	4034	;# 
   280   000FC3                     ADRES           equ	4035	;# 
   281   000FC3                     ADRESL          equ	4035	;# 
   282   000FC4                     ADRESH          equ	4036	;# 
   283   000FC5                     SSP1CON2        equ	4037	;# 
   284   000FC5                     SSPCON2         equ	4037	;# 
   285   000FC6                     SSP1CON1        equ	4038	;# 
   286   000FC6                     SSPCON1         equ	4038	;# 
   287   000FC7                     SSP1STAT        equ	4039	;# 
   288   000FC7                     SSPSTAT         equ	4039	;# 
   289   000FC8                     SSP1ADD         equ	4040	;# 
   290   000FC8                     SSPADD          equ	4040	;# 
   291   000FC9                     SSP1BUF         equ	4041	;# 
   292   000FC9                     SSPBUF          equ	4041	;# 
   293   000FCA                     SSP1MSK         equ	4042	;# 
   294   000FCA                     SSPMSK          equ	4042	;# 
   295   000FCB                     SSP1CON3        equ	4043	;# 
   296   000FCB                     SSPCON3         equ	4043	;# 
   297   000FCC                     T1GCON          equ	4044	;# 
   298   000FCD                     T1CON           equ	4045	;# 
   299   000FCE                     TMR1            equ	4046	;# 
   300   000FCE                     TMR1L           equ	4046	;# 
   301   000FCF                     TMR1H           equ	4047	;# 
   302   000FD0                     RCON            equ	4048	;# 
   303   000FD1                     WDTCON          equ	4049	;# 
   304   000FD2                     OSCCON2         equ	4050	;# 
   305   000FD3                     OSCCON          equ	4051	;# 
   306   000FD5                     T0CON           equ	4053	;# 
   307   000FD6                     TMR0            equ	4054	;# 
   308   000FD6                     TMR0L           equ	4054	;# 
   309   000FD7                     TMR0H           equ	4055	;# 
   310   000FD8                     STATUS          equ	4056	;# 
   311   000FD9                     FSR2            equ	4057	;# 
   312   000FD9                     FSR2L           equ	4057	;# 
   313   000FDA                     FSR2H           equ	4058	;# 
   314   000FDB                     PLUSW2          equ	4059	;# 
   315   000FDC                     PREINC2         equ	4060	;# 
   316   000FDD                     POSTDEC2        equ	4061	;# 
   317   000FDE                     POSTINC2        equ	4062	;# 
   318   000FDF                     INDF2           equ	4063	;# 
   319   000FE0                     BSR             equ	4064	;# 
   320   000FE1                     FSR1            equ	4065	;# 
   321   000FE1                     FSR1L           equ	4065	;# 
   322   000FE2                     FSR1H           equ	4066	;# 
   323   000FE3                     PLUSW1          equ	4067	;# 
   324   000FE4                     PREINC1         equ	4068	;# 
   325   000FE5                     POSTDEC1        equ	4069	;# 
   326   000FE6                     POSTINC1        equ	4070	;# 
   327   000FE7                     INDF1           equ	4071	;# 
   328   000FE8                     WREG            equ	4072	;# 
   329   000FE9                     FSR0            equ	4073	;# 
   330   000FE9                     FSR0L           equ	4073	;# 
   331   000FEA                     FSR0H           equ	4074	;# 
   332   000FEB                     PLUSW0          equ	4075	;# 
   333   000FEC                     PREINC0         equ	4076	;# 
   334   000FED                     POSTDEC0        equ	4077	;# 
   335   000FEE                     POSTINC0        equ	4078	;# 
   336   000FEF                     INDF0           equ	4079	;# 
   337   000FF0                     INTCON3         equ	4080	;# 
   338   000FF1                     INTCON2         equ	4081	;# 
   339   000FF2                     INTCON          equ	4082	;# 
   340   000FF3                     PROD            equ	4083	;# 
   341   000FF3                     PRODL           equ	4083	;# 
   342   000FF4                     PRODH           equ	4084	;# 
   343   000FF5                     TABLAT          equ	4085	;# 
   344   000FF6                     TBLPTR          equ	4086	;# 
   345   000FF6                     TBLPTRL         equ	4086	;# 
   346   000FF7                     TBLPTRH         equ	4087	;# 
   347   000FF8                     TBLPTRU         equ	4088	;# 
   348   000FF9                     PCLAT           equ	4089	;# 
   349   000FF9                     PC              equ	4089	;# 
   350   000FF9                     PCL             equ	4089	;# 
   351   000FFA                     PCLATH          equ	4090	;# 
   352   000FFB                     PCLATU          equ	4091	;# 
   353   000FFC                     STKPTR          equ	4092	;# 
   354   000FFD                     TOS             equ	4093	;# 
   355   000FFD                     TOSL            equ	4093	;# 
   356   000FFE                     TOSH            equ	4094	;# 
   357   000FFF                     TOSU            equ	4095	;# 
   358   000F38                     ANSELA          equ	3896	;# 
   359   000F39                     ANSELB          equ	3897	;# 
   360   000F3A                     ANSELC          equ	3898	;# 
   361   000F3D                     PMD2            equ	3901	;# 
   362   000F3E                     PMD1            equ	3902	;# 
   363   000F3F                     PMD0            equ	3903	;# 
   364   000F40                     VREFCON2        equ	3904	;# 
   365   000F40                     DACCON1         equ	3904	;# 
   366   000F41                     VREFCON1        equ	3905	;# 
   367   000F41                     DACCON0         equ	3905	;# 
   368   000F42                     VREFCON0        equ	3906	;# 
   369   000F42                     FVRCON          equ	3906	;# 
   370   000F43                     CTMUICON        equ	3907	;# 
   371   000F43                     CTMUICONH       equ	3907	;# 
   372   000F44                     CTMUCONL        equ	3908	;# 
   373   000F44                     CTMUCON1        equ	3908	;# 
   374   000F45                     CTMUCONH        equ	3909	;# 
   375   000F45                     CTMUCON0        equ	3909	;# 
   376   000F46                     SRCON1          equ	3910	;# 
   377   000F47                     SRCON0          equ	3911	;# 
   378   000F48                     CCPTMRS1        equ	3912	;# 
   379   000F49                     CCPTMRS0        equ	3913	;# 
   380   000F4A                     T6CON           equ	3914	;# 
   381   000F4B                     PR6             equ	3915	;# 
   382   000F4C                     TMR6            equ	3916	;# 
   383   000F4D                     T5GCON          equ	3917	;# 
   384   000F4E                     T5CON           equ	3918	;# 
   385   000F4F                     TMR5            equ	3919	;# 
   386   000F4F                     TMR5L           equ	3919	;# 
   387   000F50                     TMR5H           equ	3920	;# 
   388   000F51                     T4CON           equ	3921	;# 
   389   000F52                     PR4             equ	3922	;# 
   390   000F53                     TMR4            equ	3923	;# 
   391   000F54                     CCP5CON         equ	3924	;# 
   392   000F55                     CCPR5           equ	3925	;# 
   393   000F55                     CCPR5L          equ	3925	;# 
   394   000F56                     CCPR5H          equ	3926	;# 
   395   000F57                     CCP4CON         equ	3927	;# 
   396   000F58                     CCPR4           equ	3928	;# 
   397   000F58                     CCPR4L          equ	3928	;# 
   398   000F59                     CCPR4H          equ	3929	;# 
   399   000F5A                     PSTR3CON        equ	3930	;# 
   400   000F5B                     ECCP3AS         equ	3931	;# 
   401   000F5B                     CCP3AS          equ	3931	;# 
   402   000F5C                     PWM3CON         equ	3932	;# 
   403   000F5D                     CCP3CON         equ	3933	;# 
   404   000F5E                     CCPR3           equ	3934	;# 
   405   000F5E                     CCPR3L          equ	3934	;# 
   406   000F5F                     CCPR3H          equ	3935	;# 
   407   000F60                     SLRCON          equ	3936	;# 
   408   000F61                     WPUB            equ	3937	;# 
   409   000F62                     IOCB            equ	3938	;# 
   410   000F63                     PSTR2CON        equ	3939	;# 
   411   000F64                     ECCP2AS         equ	3940	;# 
   412   000F64                     CCP2AS          equ	3940	;# 
   413   000F65                     PWM2CON         equ	3941	;# 
   414   000F66                     CCP2CON         equ	3942	;# 
   415   000F67                     CCPR2           equ	3943	;# 
   416   000F67                     CCPR2L          equ	3943	;# 
   417   000F68                     CCPR2H          equ	3944	;# 
   418   000F69                     SSP2CON3        equ	3945	;# 
   419   000F6A                     SSP2MSK         equ	3946	;# 
   420   000F6B                     SSP2CON2        equ	3947	;# 
   421   000F6C                     SSP2CON1        equ	3948	;# 
   422   000F6D                     SSP2STAT        equ	3949	;# 
   423   000F6E                     SSP2ADD         equ	3950	;# 
   424   000F6F                     SSP2BUF         equ	3951	;# 
   425   000F70                     BAUDCON2        equ	3952	;# 
   426   000F70                     BAUD2CON        equ	3952	;# 
   427   000F71                     RCSTA2          equ	3953	;# 
   428   000F71                     RC2STA          equ	3953	;# 
   429   000F72                     TXSTA2          equ	3954	;# 
   430   000F72                     TX2STA          equ	3954	;# 
   431   000F73                     TXREG2          equ	3955	;# 
   432   000F73                     TX2REG          equ	3955	;# 
   433   000F74                     RCREG2          equ	3956	;# 
   434   000F74                     RC2REG          equ	3956	;# 
   435   000F75                     SPBRG2          equ	3957	;# 
   436   000F75                     SP2BRG          equ	3957	;# 
   437   000F76                     SPBRGH2         equ	3958	;# 
   438   000F76                     SP2BRGH         equ	3958	;# 
   439   000F77                     CM2CON1         equ	3959	;# 
   440   000F77                     CM12CON         equ	3959	;# 
   441   000F78                     CM2CON0         equ	3960	;# 
   442   000F78                     CM2CON          equ	3960	;# 
   443   000F79                     CM1CON0         equ	3961	;# 
   444   000F79                     CM1CON          equ	3961	;# 
   445   000F7A                     PIE4            equ	3962	;# 
   446   000F7B                     PIR4            equ	3963	;# 
   447   000F7C                     IPR4            equ	3964	;# 
   448   000F7D                     PIE5            equ	3965	;# 
   449   000F7E                     PIR5            equ	3966	;# 
   450   000F7F                     IPR5            equ	3967	;# 
   451   000F80                     PORTA           equ	3968	;# 
   452   000F81                     PORTB           equ	3969	;# 
   453   000F82                     PORTC           equ	3970	;# 
   454   000F84                     PORTE           equ	3972	;# 
   455   000F89                     LATA            equ	3977	;# 
   456   000F8A                     LATB            equ	3978	;# 
   457   000F8B                     LATC            equ	3979	;# 
   458   000F92                     TRISA           equ	3986	;# 
   459   000F92                     DDRA            equ	3986	;# 
   460   000F93                     TRISB           equ	3987	;# 
   461   000F93                     DDRB            equ	3987	;# 
   462   000F94                     TRISC           equ	3988	;# 
   463   000F94                     DDRC            equ	3988	;# 
   464   000F96                     TRISE           equ	3990	;# 
   465   000F9B                     OSCTUNE         equ	3995	;# 
   466   000F9C                     HLVDCON         equ	3996	;# 
   467   000F9C                     LVDCON          equ	3996	;# 
   468   000F9D                     PIE1            equ	3997	;# 
   469   000F9E                     PIR1            equ	3998	;# 
   470   000F9F                     IPR1            equ	3999	;# 
   471   000FA0                     PIE2            equ	4000	;# 
   472   000FA1                     PIR2            equ	4001	;# 
   473   000FA2                     IPR2            equ	4002	;# 
   474   000FA3                     PIE3            equ	4003	;# 
   475   000FA4                     PIR3            equ	4004	;# 
   476   000FA5                     IPR3            equ	4005	;# 
   477   000FA6                     EECON1          equ	4006	;# 
   478   000FA7                     EECON2          equ	4007	;# 
   479   000FA8                     EEDATA          equ	4008	;# 
   480   000FA9                     EEADR           equ	4009	;# 
   481   000FAB                     RCSTA1          equ	4011	;# 
   482   000FAB                     RCSTA           equ	4011	;# 
   483   000FAB                     RC1STA          equ	4011	;# 
   484   000FAC                     TXSTA1          equ	4012	;# 
   485   000FAC                     TXSTA           equ	4012	;# 
   486   000FAC                     TX1STA          equ	4012	;# 
   487   000FAD                     TXREG1          equ	4013	;# 
   488   000FAD                     TXREG           equ	4013	;# 
   489   000FAD                     TX1REG          equ	4013	;# 
   490   000FAE                     RCREG1          equ	4014	;# 
   491   000FAE                     RCREG           equ	4014	;# 
   492   000FAE                     RC1REG          equ	4014	;# 
   493   000FAF                     SPBRG1          equ	4015	;# 
   494   000FAF                     SPBRG           equ	4015	;# 
   495   000FAF                     SP1BRG          equ	4015	;# 
   496   000FB0                     SPBRGH1         equ	4016	;# 
   497   000FB0                     SPBRGH          equ	4016	;# 
   498   000FB0                     SP1BRGH         equ	4016	;# 
   499   000FB1                     T3CON           equ	4017	;# 
   500   000FB2                     TMR3            equ	4018	;# 
   501   000FB2                     TMR3L           equ	4018	;# 
   502   000FB3                     TMR3H           equ	4019	;# 
   503   000FB4                     T3GCON          equ	4020	;# 
   504   000FB6                     ECCP1AS         equ	4022	;# 
   505   000FB6                     ECCPAS          equ	4022	;# 
   506   000FB7                     PWM1CON         equ	4023	;# 
   507   000FB7                     PWMCON          equ	4023	;# 
   508   000FB8                     BAUDCON1        equ	4024	;# 
   509   000FB8                     BAUDCON         equ	4024	;# 
   510   000FB8                     BAUDCTL         equ	4024	;# 
   511   000FB8                     BAUD1CON        equ	4024	;# 
   512   000FB9                     PSTR1CON        equ	4025	;# 
   513   000FB9                     PSTRCON         equ	4025	;# 
   514   000FBA                     T2CON           equ	4026	;# 
   515   000FBB                     PR2             equ	4027	;# 
   516   000FBC                     TMR2            equ	4028	;# 
   517   000FBD                     CCP1CON         equ	4029	;# 
   518   000FBE                     CCPR1           equ	4030	;# 
   519   000FBE                     CCPR1L          equ	4030	;# 
   520   000FBF                     CCPR1H          equ	4031	;# 
   521   000FC0                     ADCON2          equ	4032	;# 
   522   000FC1                     ADCON1          equ	4033	;# 
   523   000FC2                     ADCON0          equ	4034	;# 
   524   000FC3                     ADRES           equ	4035	;# 
   525   000FC3                     ADRESL          equ	4035	;# 
   526   000FC4                     ADRESH          equ	4036	;# 
   527   000FC5                     SSP1CON2        equ	4037	;# 
   528   000FC5                     SSPCON2         equ	4037	;# 
   529   000FC6                     SSP1CON1        equ	4038	;# 
   530   000FC6                     SSPCON1         equ	4038	;# 
   531   000FC7                     SSP1STAT        equ	4039	;# 
   532   000FC7                     SSPSTAT         equ	4039	;# 
   533   000FC8                     SSP1ADD         equ	4040	;# 
   534   000FC8                     SSPADD          equ	4040	;# 
   535   000FC9                     SSP1BUF         equ	4041	;# 
   536   000FC9                     SSPBUF          equ	4041	;# 
   537   000FCA                     SSP1MSK         equ	4042	;# 
   538   000FCA                     SSPMSK          equ	4042	;# 
   539   000FCB                     SSP1CON3        equ	4043	;# 
   540   000FCB                     SSPCON3         equ	4043	;# 
   541   000FCC                     T1GCON          equ	4044	;# 
   542   000FCD                     T1CON           equ	4045	;# 
   543   000FCE                     TMR1            equ	4046	;# 
   544   000FCE                     TMR1L           equ	4046	;# 
   545   000FCF                     TMR1H           equ	4047	;# 
   546   000FD0                     RCON            equ	4048	;# 
   547   000FD1                     WDTCON          equ	4049	;# 
   548   000FD2                     OSCCON2         equ	4050	;# 
   549   000FD3                     OSCCON          equ	4051	;# 
   550   000FD5                     T0CON           equ	4053	;# 
   551   000FD6                     TMR0            equ	4054	;# 
   552   000FD6                     TMR0L           equ	4054	;# 
   553   000FD7                     TMR0H           equ	4055	;# 
   554   000FD8                     STATUS          equ	4056	;# 
   555   000FD9                     FSR2            equ	4057	;# 
   556   000FD9                     FSR2L           equ	4057	;# 
   557   000FDA                     FSR2H           equ	4058	;# 
   558   000FDB                     PLUSW2          equ	4059	;# 
   559   000FDC                     PREINC2         equ	4060	;# 
   560   000FDD                     POSTDEC2        equ	4061	;# 
   561   000FDE                     POSTINC2        equ	4062	;# 
   562   000FDF                     INDF2           equ	4063	;# 
   563   000FE0                     BSR             equ	4064	;# 
   564   000FE1                     FSR1            equ	4065	;# 
   565   000FE1                     FSR1L           equ	4065	;# 
   566   000FE2                     FSR1H           equ	4066	;# 
   567   000FE3                     PLUSW1          equ	4067	;# 
   568   000FE4                     PREINC1         equ	4068	;# 
   569   000FE5                     POSTDEC1        equ	4069	;# 
   570   000FE6                     POSTINC1        equ	4070	;# 
   571   000FE7                     INDF1           equ	4071	;# 
   572   000FE8                     WREG            equ	4072	;# 
   573   000FE9                     FSR0            equ	4073	;# 
   574   000FE9                     FSR0L           equ	4073	;# 
   575   000FEA                     FSR0H           equ	4074	;# 
   576   000FEB                     PLUSW0          equ	4075	;# 
   577   000FEC                     PREINC0         equ	4076	;# 
   578   000FED                     POSTDEC0        equ	4077	;# 
   579   000FEE                     POSTINC0        equ	4078	;# 
   580   000FEF                     INDF0           equ	4079	;# 
   581   000FF0                     INTCON3         equ	4080	;# 
   582   000FF1                     INTCON2         equ	4081	;# 
   583   000FF2                     INTCON          equ	4082	;# 
   584   000FF3                     PROD            equ	4083	;# 
   585   000FF3                     PRODL           equ	4083	;# 
   586   000FF4                     PRODH           equ	4084	;# 
   587   000FF5                     TABLAT          equ	4085	;# 
   588   000FF6                     TBLPTR          equ	4086	;# 
   589   000FF6                     TBLPTRL         equ	4086	;# 
   590   000FF7                     TBLPTRH         equ	4087	;# 
   591   000FF8                     TBLPTRU         equ	4088	;# 
   592   000FF9                     PCLAT           equ	4089	;# 
   593   000FF9                     PC              equ	4089	;# 
   594   000FF9                     PCL             equ	4089	;# 
   595   000FFA                     PCLATH          equ	4090	;# 
   596   000FFB                     PCLATU          equ	4091	;# 
   597   000FFC                     STKPTR          equ	4092	;# 
   598   000FFD                     TOS             equ	4093	;# 
   599   000FFD                     TOSL            equ	4093	;# 
   600   000FFE                     TOSH            equ	4094	;# 
   601   000FFF                     TOSU            equ	4095	;# 
   602   000F38                     ANSELA          equ	3896	;# 
   603   000F39                     ANSELB          equ	3897	;# 
   604   000F3A                     ANSELC          equ	3898	;# 
   605   000F3D                     PMD2            equ	3901	;# 
   606   000F3E                     PMD1            equ	3902	;# 
   607   000F3F                     PMD0            equ	3903	;# 
   608   000F40                     VREFCON2        equ	3904	;# 
   609   000F40                     DACCON1         equ	3904	;# 
   610   000F41                     VREFCON1        equ	3905	;# 
   611   000F41                     DACCON0         equ	3905	;# 
   612   000F42                     VREFCON0        equ	3906	;# 
   613   000F42                     FVRCON          equ	3906	;# 
   614   000F43                     CTMUICON        equ	3907	;# 
   615   000F43                     CTMUICONH       equ	3907	;# 
   616   000F44                     CTMUCONL        equ	3908	;# 
   617   000F44                     CTMUCON1        equ	3908	;# 
   618   000F45                     CTMUCONH        equ	3909	;# 
   619   000F45                     CTMUCON0        equ	3909	;# 
   620   000F46                     SRCON1          equ	3910	;# 
   621   000F47                     SRCON0          equ	3911	;# 
   622   000F48                     CCPTMRS1        equ	3912	;# 
   623   000F49                     CCPTMRS0        equ	3913	;# 
   624   000F4A                     T6CON           equ	3914	;# 
   625   000F4B                     PR6             equ	3915	;# 
   626   000F4C                     TMR6            equ	3916	;# 
   627   000F4D                     T5GCON          equ	3917	;# 
   628   000F4E                     T5CON           equ	3918	;# 
   629   000F4F                     TMR5            equ	3919	;# 
   630   000F4F                     TMR5L           equ	3919	;# 
   631   000F50                     TMR5H           equ	3920	;# 
   632   000F51                     T4CON           equ	3921	;# 
   633   000F52                     PR4             equ	3922	;# 
   634   000F53                     TMR4            equ	3923	;# 
   635   000F54                     CCP5CON         equ	3924	;# 
   636   000F55                     CCPR5           equ	3925	;# 
   637   000F55                     CCPR5L          equ	3925	;# 
   638   000F56                     CCPR5H          equ	3926	;# 
   639   000F57                     CCP4CON         equ	3927	;# 
   640   000F58                     CCPR4           equ	3928	;# 
   641   000F58                     CCPR4L          equ	3928	;# 
   642   000F59                     CCPR4H          equ	3929	;# 
   643   000F5A                     PSTR3CON        equ	3930	;# 
   644   000F5B                     ECCP3AS         equ	3931	;# 
   645   000F5B                     CCP3AS          equ	3931	;# 
   646   000F5C                     PWM3CON         equ	3932	;# 
   647   000F5D                     CCP3CON         equ	3933	;# 
   648   000F5E                     CCPR3           equ	3934	;# 
   649   000F5E                     CCPR3L          equ	3934	;# 
   650   000F5F                     CCPR3H          equ	3935	;# 
   651   000F60                     SLRCON          equ	3936	;# 
   652   000F61                     WPUB            equ	3937	;# 
   653   000F62                     IOCB            equ	3938	;# 
   654   000F63                     PSTR2CON        equ	3939	;# 
   655   000F64                     ECCP2AS         equ	3940	;# 
   656   000F64                     CCP2AS          equ	3940	;# 
   657   000F65                     PWM2CON         equ	3941	;# 
   658   000F66                     CCP2CON         equ	3942	;# 
   659   000F67                     CCPR2           equ	3943	;# 
   660   000F67                     CCPR2L          equ	3943	;# 
   661   000F68                     CCPR2H          equ	3944	;# 
   662   000F69                     SSP2CON3        equ	3945	;# 
   663   000F6A                     SSP2MSK         equ	3946	;# 
   664   000F6B                     SSP2CON2        equ	3947	;# 
   665   000F6C                     SSP2CON1        equ	3948	;# 
   666   000F6D                     SSP2STAT        equ	3949	;# 
   667   000F6E                     SSP2ADD         equ	3950	;# 
   668   000F6F                     SSP2BUF         equ	3951	;# 
   669   000F70                     BAUDCON2        equ	3952	;# 
   670   000F70                     BAUD2CON        equ	3952	;# 
   671   000F71                     RCSTA2          equ	3953	;# 
   672   000F71                     RC2STA          equ	3953	;# 
   673   000F72                     TXSTA2          equ	3954	;# 
   674   000F72                     TX2STA          equ	3954	;# 
   675   000F73                     TXREG2          equ	3955	;# 
   676   000F73                     TX2REG          equ	3955	;# 
   677   000F74                     RCREG2          equ	3956	;# 
   678   000F74                     RC2REG          equ	3956	;# 
   679   000F75                     SPBRG2          equ	3957	;# 
   680   000F75                     SP2BRG          equ	3957	;# 
   681   000F76                     SPBRGH2         equ	3958	;# 
   682   000F76                     SP2BRGH         equ	3958	;# 
   683   000F77                     CM2CON1         equ	3959	;# 
   684   000F77                     CM12CON         equ	3959	;# 
   685   000F78                     CM2CON0         equ	3960	;# 
   686   000F78                     CM2CON          equ	3960	;# 
   687   000F79                     CM1CON0         equ	3961	;# 
   688   000F79                     CM1CON          equ	3961	;# 
   689   000F7A                     PIE4            equ	3962	;# 
   690   000F7B                     PIR4            equ	3963	;# 
   691   000F7C                     IPR4            equ	3964	;# 
   692   000F7D                     PIE5            equ	3965	;# 
   693   000F7E                     PIR5            equ	3966	;# 
   694   000F7F                     IPR5            equ	3967	;# 
   695   000F80                     PORTA           equ	3968	;# 
   696   000F81                     PORTB           equ	3969	;# 
   697   000F82                     PORTC           equ	3970	;# 
   698   000F84                     PORTE           equ	3972	;# 
   699   000F89                     LATA            equ	3977	;# 
   700   000F8A                     LATB            equ	3978	;# 
   701   000F8B                     LATC            equ	3979	;# 
   702   000F92                     TRISA           equ	3986	;# 
   703   000F92                     DDRA            equ	3986	;# 
   704   000F93                     TRISB           equ	3987	;# 
   705   000F93                     DDRB            equ	3987	;# 
   706   000F94                     TRISC           equ	3988	;# 
   707   000F94                     DDRC            equ	3988	;# 
   708   000F96                     TRISE           equ	3990	;# 
   709   000F9B                     OSCTUNE         equ	3995	;# 
   710   000F9C                     HLVDCON         equ	3996	;# 
   711   000F9C                     LVDCON          equ	3996	;# 
   712   000F9D                     PIE1            equ	3997	;# 
   713   000F9E                     PIR1            equ	3998	;# 
   714   000F9F                     IPR1            equ	3999	;# 
   715   000FA0                     PIE2            equ	4000	;# 
   716   000FA1                     PIR2            equ	4001	;# 
   717   000FA2                     IPR2            equ	4002	;# 
   718   000FA3                     PIE3            equ	4003	;# 
   719   000FA4                     PIR3            equ	4004	;# 
   720   000FA5                     IPR3            equ	4005	;# 
   721   000FA6                     EECON1          equ	4006	;# 
   722   000FA7                     EECON2          equ	4007	;# 
   723   000FA8                     EEDATA          equ	4008	;# 
   724   000FA9                     EEADR           equ	4009	;# 
   725   000FAB                     RCSTA1          equ	4011	;# 
   726   000FAB                     RCSTA           equ	4011	;# 
   727   000FAB                     RC1STA          equ	4011	;# 
   728   000FAC                     TXSTA1          equ	4012	;# 
   729   000FAC                     TXSTA           equ	4012	;# 
   730   000FAC                     TX1STA          equ	4012	;# 
   731   000FAD                     TXREG1          equ	4013	;# 
   732   000FAD                     TXREG           equ	4013	;# 
   733   000FAD                     TX1REG          equ	4013	;# 
   734   000FAE                     RCREG1          equ	4014	;# 
   735   000FAE                     RCREG           equ	4014	;# 
   736   000FAE                     RC1REG          equ	4014	;# 
   737   000FAF                     SPBRG1          equ	4015	;# 
   738   000FAF                     SPBRG           equ	4015	;# 
   739   000FAF                     SP1BRG          equ	4015	;# 
   740   000FB0                     SPBRGH1         equ	4016	;# 
   741   000FB0                     SPBRGH          equ	4016	;# 
   742   000FB0                     SP1BRGH         equ	4016	;# 
   743   000FB1                     T3CON           equ	4017	;# 
   744   000FB2                     TMR3            equ	4018	;# 
   745   000FB2                     TMR3L           equ	4018	;# 
   746   000FB3                     TMR3H           equ	4019	;# 
   747   000FB4                     T3GCON          equ	4020	;# 
   748   000FB6                     ECCP1AS         equ	4022	;# 
   749   000FB6                     ECCPAS          equ	4022	;# 
   750   000FB7                     PWM1CON         equ	4023	;# 
   751   000FB7                     PWMCON          equ	4023	;# 
   752   000FB8                     BAUDCON1        equ	4024	;# 
   753   000FB8                     BAUDCON         equ	4024	;# 
   754   000FB8                     BAUDCTL         equ	4024	;# 
   755   000FB8                     BAUD1CON        equ	4024	;# 
   756   000FB9                     PSTR1CON        equ	4025	;# 
   757   000FB9                     PSTRCON         equ	4025	;# 
   758   000FBA                     T2CON           equ	4026	;# 
   759   000FBB                     PR2             equ	4027	;# 
   760   000FBC                     TMR2            equ	4028	;# 
   761   000FBD                     CCP1CON         equ	4029	;# 
   762   000FBE                     CCPR1           equ	4030	;# 
   763   000FBE                     CCPR1L          equ	4030	;# 
   764   000FBF                     CCPR1H          equ	4031	;# 
   765   000FC0                     ADCON2          equ	4032	;# 
   766   000FC1                     ADCON1          equ	4033	;# 
   767   000FC2                     ADCON0          equ	4034	;# 
   768   000FC3                     ADRES           equ	4035	;# 
   769   000FC3                     ADRESL          equ	4035	;# 
   770   000FC4                     ADRESH          equ	4036	;# 
   771   000FC5                     SSP1CON2        equ	4037	;# 
   772   000FC5                     SSPCON2         equ	4037	;# 
   773   000FC6                     SSP1CON1        equ	4038	;# 
   774   000FC6                     SSPCON1         equ	4038	;# 
   775   000FC7                     SSP1STAT        equ	4039	;# 
   776   000FC7                     SSPSTAT         equ	4039	;# 
   777   000FC8                     SSP1ADD         equ	4040	;# 
   778   000FC8                     SSPADD          equ	4040	;# 
   779   000FC9                     SSP1BUF         equ	4041	;# 
   780   000FC9                     SSPBUF          equ	4041	;# 
   781   000FCA                     SSP1MSK         equ	4042	;# 
   782   000FCA                     SSPMSK          equ	4042	;# 
   783   000FCB                     SSP1CON3        equ	4043	;# 
   784   000FCB                     SSPCON3         equ	4043	;# 
   785   000FCC                     T1GCON          equ	4044	;# 
   786   000FCD                     T1CON           equ	4045	;# 
   787   000FCE                     TMR1            equ	4046	;# 
   788   000FCE                     TMR1L           equ	4046	;# 
   789   000FCF                     TMR1H           equ	4047	;# 
   790   000FD0                     RCON            equ	4048	;# 
   791   000FD1                     WDTCON          equ	4049	;# 
   792   000FD2                     OSCCON2         equ	4050	;# 
   793   000FD3                     OSCCON          equ	4051	;# 
   794   000FD5                     T0CON           equ	4053	;# 
   795   000FD6                     TMR0            equ	4054	;# 
   796   000FD6                     TMR0L           equ	4054	;# 
   797   000FD7                     TMR0H           equ	4055	;# 
   798   000FD8                     STATUS          equ	4056	;# 
   799   000FD9                     FSR2            equ	4057	;# 
   800   000FD9                     FSR2L           equ	4057	;# 
   801   000FDA                     FSR2H           equ	4058	;# 
   802   000FDB                     PLUSW2          equ	4059	;# 
   803   000FDC                     PREINC2         equ	4060	;# 
   804   000FDD                     POSTDEC2        equ	4061	;# 
   805   000FDE                     POSTINC2        equ	4062	;# 
   806   000FDF                     INDF2           equ	4063	;# 
   807   000FE0                     BSR             equ	4064	;# 
   808   000FE1                     FSR1            equ	4065	;# 
   809   000FE1                     FSR1L           equ	4065	;# 
   810   000FE2                     FSR1H           equ	4066	;# 
   811   000FE3                     PLUSW1          equ	4067	;# 
   812   000FE4                     PREINC1         equ	4068	;# 
   813   000FE5                     POSTDEC1        equ	4069	;# 
   814   000FE6                     POSTINC1        equ	4070	;# 
   815   000FE7                     INDF1           equ	4071	;# 
   816   000FE8                     WREG            equ	4072	;# 
   817   000FE9                     FSR0            equ	4073	;# 
   818   000FE9                     FSR0L           equ	4073	;# 
   819   000FEA                     FSR0H           equ	4074	;# 
   820   000FEB                     PLUSW0          equ	4075	;# 
   821   000FEC                     PREINC0         equ	4076	;# 
   822   000FED                     POSTDEC0        equ	4077	;# 
   823   000FEE                     POSTINC0        equ	4078	;# 
   824   000FEF                     INDF0           equ	4079	;# 
   825   000FF0                     INTCON3         equ	4080	;# 
   826   000FF1                     INTCON2         equ	4081	;# 
   827   000FF2                     INTCON          equ	4082	;# 
   828   000FF3                     PROD            equ	4083	;# 
   829   000FF3                     PRODL           equ	4083	;# 
   830   000FF4                     PRODH           equ	4084	;# 
   831   000FF5                     TABLAT          equ	4085	;# 
   832   000FF6                     TBLPTR          equ	4086	;# 
   833   000FF6                     TBLPTRL         equ	4086	;# 
   834   000FF7                     TBLPTRH         equ	4087	;# 
   835   000FF8                     TBLPTRU         equ	4088	;# 
   836   000FF9                     PCLAT           equ	4089	;# 
   837   000FF9                     PC              equ	4089	;# 
   838   000FF9                     PCL             equ	4089	;# 
   839   000FFA                     PCLATH          equ	4090	;# 
   840   000FFB                     PCLATU          equ	4091	;# 
   841   000FFC                     STKPTR          equ	4092	;# 
   842   000FFD                     TOS             equ	4093	;# 
   843   000FFD                     TOSL            equ	4093	;# 
   844   000FFE                     TOSH            equ	4094	;# 
   845   000FFF                     TOSU            equ	4095	;# 
   846   000F38                     ANSELA          equ	3896	;# 
   847   000F39                     ANSELB          equ	3897	;# 
   848   000F3A                     ANSELC          equ	3898	;# 
   849   000F3D                     PMD2            equ	3901	;# 
   850   000F3E                     PMD1            equ	3902	;# 
   851   000F3F                     PMD0            equ	3903	;# 
   852   000F40                     VREFCON2        equ	3904	;# 
   853   000F40                     DACCON1         equ	3904	;# 
   854   000F41                     VREFCON1        equ	3905	;# 
   855   000F41                     DACCON0         equ	3905	;# 
   856   000F42                     VREFCON0        equ	3906	;# 
   857   000F42                     FVRCON          equ	3906	;# 
   858   000F43                     CTMUICON        equ	3907	;# 
   859   000F43                     CTMUICONH       equ	3907	;# 
   860   000F44                     CTMUCONL        equ	3908	;# 
   861   000F44                     CTMUCON1        equ	3908	;# 
   862   000F45                     CTMUCONH        equ	3909	;# 
   863   000F45                     CTMUCON0        equ	3909	;# 
   864   000F46                     SRCON1          equ	3910	;# 
   865   000F47                     SRCON0          equ	3911	;# 
   866   000F48                     CCPTMRS1        equ	3912	;# 
   867   000F49                     CCPTMRS0        equ	3913	;# 
   868   000F4A                     T6CON           equ	3914	;# 
   869   000F4B                     PR6             equ	3915	;# 
   870   000F4C                     TMR6            equ	3916	;# 
   871   000F4D                     T5GCON          equ	3917	;# 
   872   000F4E                     T5CON           equ	3918	;# 
   873   000F4F                     TMR5            equ	3919	;# 
   874   000F4F                     TMR5L           equ	3919	;# 
   875   000F50                     TMR5H           equ	3920	;# 
   876   000F51                     T4CON           equ	3921	;# 
   877   000F52                     PR4             equ	3922	;# 
   878   000F53                     TMR4            equ	3923	;# 
   879   000F54                     CCP5CON         equ	3924	;# 
   880   000F55                     CCPR5           equ	3925	;# 
   881   000F55                     CCPR5L          equ	3925	;# 
   882   000F56                     CCPR5H          equ	3926	;# 
   883   000F57                     CCP4CON         equ	3927	;# 
   884   000F58                     CCPR4           equ	3928	;# 
   885   000F58                     CCPR4L          equ	3928	;# 
   886   000F59                     CCPR4H          equ	3929	;# 
   887   000F5A                     PSTR3CON        equ	3930	;# 
   888   000F5B                     ECCP3AS         equ	3931	;# 
   889   000F5B                     CCP3AS          equ	3931	;# 
   890   000F5C                     PWM3CON         equ	3932	;# 
   891   000F5D                     CCP3CON         equ	3933	;# 
   892   000F5E                     CCPR3           equ	3934	;# 
   893   000F5E                     CCPR3L          equ	3934	;# 
   894   000F5F                     CCPR3H          equ	3935	;# 
   895   000F60                     SLRCON          equ	3936	;# 
   896   000F61                     WPUB            equ	3937	;# 
   897   000F62                     IOCB            equ	3938	;# 
   898   000F63                     PSTR2CON        equ	3939	;# 
   899   000F64                     ECCP2AS         equ	3940	;# 
   900   000F64                     CCP2AS          equ	3940	;# 
   901   000F65                     PWM2CON         equ	3941	;# 
   902   000F66                     CCP2CON         equ	3942	;# 
   903   000F67                     CCPR2           equ	3943	;# 
   904   000F67                     CCPR2L          equ	3943	;# 
   905   000F68                     CCPR2H          equ	3944	;# 
   906   000F69                     SSP2CON3        equ	3945	;# 
   907   000F6A                     SSP2MSK         equ	3946	;# 
   908   000F6B                     SSP2CON2        equ	3947	;# 
   909   000F6C                     SSP2CON1        equ	3948	;# 
   910   000F6D                     SSP2STAT        equ	3949	;# 
   911   000F6E                     SSP2ADD         equ	3950	;# 
   912   000F6F                     SSP2BUF         equ	3951	;# 
   913   000F70                     BAUDCON2        equ	3952	;# 
   914   000F70                     BAUD2CON        equ	3952	;# 
   915   000F71                     RCSTA2          equ	3953	;# 
   916   000F71                     RC2STA          equ	3953	;# 
   917   000F72                     TXSTA2          equ	3954	;# 
   918   000F72                     TX2STA          equ	3954	;# 
   919   000F73                     TXREG2          equ	3955	;# 
   920   000F73                     TX2REG          equ	3955	;# 
   921   000F74                     RCREG2          equ	3956	;# 
   922   000F74                     RC2REG          equ	3956	;# 
   923   000F75                     SPBRG2          equ	3957	;# 
   924   000F75                     SP2BRG          equ	3957	;# 
   925   000F76                     SPBRGH2         equ	3958	;# 
   926   000F76                     SP2BRGH         equ	3958	;# 
   927   000F77                     CM2CON1         equ	3959	;# 
   928   000F77                     CM12CON         equ	3959	;# 
   929   000F78                     CM2CON0         equ	3960	;# 
   930   000F78                     CM2CON          equ	3960	;# 
   931   000F79                     CM1CON0         equ	3961	;# 
   932   000F79                     CM1CON          equ	3961	;# 
   933   000F7A                     PIE4            equ	3962	;# 
   934   000F7B                     PIR4            equ	3963	;# 
   935   000F7C                     IPR4            equ	3964	;# 
   936   000F7D                     PIE5            equ	3965	;# 
   937   000F7E                     PIR5            equ	3966	;# 
   938   000F7F                     IPR5            equ	3967	;# 
   939   000F80                     PORTA           equ	3968	;# 
   940   000F81                     PORTB           equ	3969	;# 
   941   000F82                     PORTC           equ	3970	;# 
   942   000F84                     PORTE           equ	3972	;# 
   943   000F89                     LATA            equ	3977	;# 
   944   000F8A                     LATB            equ	3978	;# 
   945   000F8B                     LATC            equ	3979	;# 
   946   000F92                     TRISA           equ	3986	;# 
   947   000F92                     DDRA            equ	3986	;# 
   948   000F93                     TRISB           equ	3987	;# 
   949   000F93                     DDRB            equ	3987	;# 
   950   000F94                     TRISC           equ	3988	;# 
   951   000F94                     DDRC            equ	3988	;# 
   952   000F96                     TRISE           equ	3990	;# 
   953   000F9B                     OSCTUNE         equ	3995	;# 
   954   000F9C                     HLVDCON         equ	3996	;# 
   955   000F9C                     LVDCON          equ	3996	;# 
   956   000F9D                     PIE1            equ	3997	;# 
   957   000F9E                     PIR1            equ	3998	;# 
   958   000F9F                     IPR1            equ	3999	;# 
   959   000FA0                     PIE2            equ	4000	;# 
   960   000FA1                     PIR2            equ	4001	;# 
   961   000FA2                     IPR2            equ	4002	;# 
   962   000FA3                     PIE3            equ	4003	;# 
   963   000FA4                     PIR3            equ	4004	;# 
   964   000FA5                     IPR3            equ	4005	;# 
   965   000FA6                     EECON1          equ	4006	;# 
   966   000FA7                     EECON2          equ	4007	;# 
   967   000FA8                     EEDATA          equ	4008	;# 
   968   000FA9                     EEADR           equ	4009	;# 
   969   000FAB                     RCSTA1          equ	4011	;# 
   970   000FAB                     RCSTA           equ	4011	;# 
   971   000FAB                     RC1STA          equ	4011	;# 
   972   000FAC                     TXSTA1          equ	4012	;# 
   973   000FAC                     TXSTA           equ	4012	;# 
   974   000FAC                     TX1STA          equ	4012	;# 
   975   000FAD                     TXREG1          equ	4013	;# 
   976   000FAD                     TXREG           equ	4013	;# 
   977   000FAD                     TX1REG          equ	4013	;# 
   978   000FAE                     RCREG1          equ	4014	;# 
   979   000FAE                     RCREG           equ	4014	;# 
   980   000FAE                     RC1REG          equ	4014	;# 
   981   000FAF                     SPBRG1          equ	4015	;# 
   982   000FAF                     SPBRG           equ	4015	;# 
   983   000FAF                     SP1BRG          equ	4015	;# 
   984   000FB0                     SPBRGH1         equ	4016	;# 
   985   000FB0                     SPBRGH          equ	4016	;# 
   986   000FB0                     SP1BRGH         equ	4016	;# 
   987   000FB1                     T3CON           equ	4017	;# 
   988   000FB2                     TMR3            equ	4018	;# 
   989   000FB2                     TMR3L           equ	4018	;# 
   990   000FB3                     TMR3H           equ	4019	;# 
   991   000FB4                     T3GCON          equ	4020	;# 
   992   000FB6                     ECCP1AS         equ	4022	;# 
   993   000FB6                     ECCPAS          equ	4022	;# 
   994   000FB7                     PWM1CON         equ	4023	;# 
   995   000FB7                     PWMCON          equ	4023	;# 
   996   000FB8                     BAUDCON1        equ	4024	;# 
   997   000FB8                     BAUDCON         equ	4024	;# 
   998   000FB8                     BAUDCTL         equ	4024	;# 
   999   000FB8                     BAUD1CON        equ	4024	;# 
  1000   000FB9                     PSTR1CON        equ	4025	;# 
  1001   000FB9                     PSTRCON         equ	4025	;# 
  1002   000FBA                     T2CON           equ	4026	;# 
  1003   000FBB                     PR2             equ	4027	;# 
  1004   000FBC                     TMR2            equ	4028	;# 
  1005   000FBD                     CCP1CON         equ	4029	;# 
  1006   000FBE                     CCPR1           equ	4030	;# 
  1007   000FBE                     CCPR1L          equ	4030	;# 
  1008   000FBF                     CCPR1H          equ	4031	;# 
  1009   000FC0                     ADCON2          equ	4032	;# 
  1010   000FC1                     ADCON1          equ	4033	;# 
  1011   000FC2                     ADCON0          equ	4034	;# 
  1012   000FC3                     ADRES           equ	4035	;# 
  1013   000FC3                     ADRESL          equ	4035	;# 
  1014   000FC4                     ADRESH          equ	4036	;# 
  1015   000FC5                     SSP1CON2        equ	4037	;# 
  1016   000FC5                     SSPCON2         equ	4037	;# 
  1017   000FC6                     SSP1CON1        equ	4038	;# 
  1018   000FC6                     SSPCON1         equ	4038	;# 
  1019   000FC7                     SSP1STAT        equ	4039	;# 
  1020   000FC7                     SSPSTAT         equ	4039	;# 
  1021   000FC8                     SSP1ADD         equ	4040	;# 
  1022   000FC8                     SSPADD          equ	4040	;# 
  1023   000FC9                     SSP1BUF         equ	4041	;# 
  1024   000FC9                     SSPBUF          equ	4041	;# 
  1025   000FCA                     SSP1MSK         equ	4042	;# 
  1026   000FCA                     SSPMSK          equ	4042	;# 
  1027   000FCB                     SSP1CON3        equ	4043	;# 
  1028   000FCB                     SSPCON3         equ	4043	;# 
  1029   000FCC                     T1GCON          equ	4044	;# 
  1030   000FCD                     T1CON           equ	4045	;# 
  1031   000FCE                     TMR1            equ	4046	;# 
  1032   000FCE                     TMR1L           equ	4046	;# 
  1033   000FCF                     TMR1H           equ	4047	;# 
  1034   000FD0                     RCON            equ	4048	;# 
  1035   000FD1                     WDTCON          equ	4049	;# 
  1036   000FD2                     OSCCON2         equ	4050	;# 
  1037   000FD3                     OSCCON          equ	4051	;# 
  1038   000FD5                     T0CON           equ	4053	;# 
  1039   000FD6                     TMR0            equ	4054	;# 
  1040   000FD6                     TMR0L           equ	4054	;# 
  1041   000FD7                     TMR0H           equ	4055	;# 
  1042   000FD8                     STATUS          equ	4056	;# 
  1043   000FD9                     FSR2            equ	4057	;# 
  1044   000FD9                     FSR2L           equ	4057	;# 
  1045   000FDA                     FSR2H           equ	4058	;# 
  1046   000FDB                     PLUSW2          equ	4059	;# 
  1047   000FDC                     PREINC2         equ	4060	;# 
  1048   000FDD                     POSTDEC2        equ	4061	;# 
  1049   000FDE                     POSTINC2        equ	4062	;# 
  1050   000FDF                     INDF2           equ	4063	;# 
  1051   000FE0                     BSR             equ	4064	;# 
  1052   000FE1                     FSR1            equ	4065	;# 
  1053   000FE1                     FSR1L           equ	4065	;# 
  1054   000FE2                     FSR1H           equ	4066	;# 
  1055   000FE3                     PLUSW1          equ	4067	;# 
  1056   000FE4                     PREINC1         equ	4068	;# 
  1057   000FE5                     POSTDEC1        equ	4069	;# 
  1058   000FE6                     POSTINC1        equ	4070	;# 
  1059   000FE7                     INDF1           equ	4071	;# 
  1060   000FE8                     WREG            equ	4072	;# 
  1061   000FE9                     FSR0            equ	4073	;# 
  1062   000FE9                     FSR0L           equ	4073	;# 
  1063   000FEA                     FSR0H           equ	4074	;# 
  1064   000FEB                     PLUSW0          equ	4075	;# 
  1065   000FEC                     PREINC0         equ	4076	;# 
  1066   000FED                     POSTDEC0        equ	4077	;# 
  1067   000FEE                     POSTINC0        equ	4078	;# 
  1068   000FEF                     INDF0           equ	4079	;# 
  1069   000FF0                     INTCON3         equ	4080	;# 
  1070   000FF1                     INTCON2         equ	4081	;# 
  1071   000FF2                     INTCON          equ	4082	;# 
  1072   000FF3                     PROD            equ	4083	;# 
  1073   000FF3                     PRODL           equ	4083	;# 
  1074   000FF4                     PRODH           equ	4084	;# 
  1075   000FF5                     TABLAT          equ	4085	;# 
  1076   000FF6                     TBLPTR          equ	4086	;# 
  1077   000FF6                     TBLPTRL         equ	4086	;# 
  1078   000FF7                     TBLPTRH         equ	4087	;# 
  1079   000FF8                     TBLPTRU         equ	4088	;# 
  1080   000FF9                     PCLAT           equ	4089	;# 
  1081   000FF9                     PC              equ	4089	;# 
  1082   000FF9                     PCL             equ	4089	;# 
  1083   000FFA                     PCLATH          equ	4090	;# 
  1084   000FFB                     PCLATU          equ	4091	;# 
  1085   000FFC                     STKPTR          equ	4092	;# 
  1086   000FFD                     TOS             equ	4093	;# 
  1087   000FFD                     TOSL            equ	4093	;# 
  1088   000FFE                     TOSH            equ	4094	;# 
  1089   000FFF                     TOSU            equ	4095	;# 
  1090   000F38                     ANSELA          equ	3896	;# 
  1091   000F39                     ANSELB          equ	3897	;# 
  1092   000F3A                     ANSELC          equ	3898	;# 
  1093   000F3D                     PMD2            equ	3901	;# 
  1094   000F3E                     PMD1            equ	3902	;# 
  1095   000F3F                     PMD0            equ	3903	;# 
  1096   000F40                     VREFCON2        equ	3904	;# 
  1097   000F40                     DACCON1         equ	3904	;# 
  1098   000F41                     VREFCON1        equ	3905	;# 
  1099   000F41                     DACCON0         equ	3905	;# 
  1100   000F42                     VREFCON0        equ	3906	;# 
  1101   000F42                     FVRCON          equ	3906	;# 
  1102   000F43                     CTMUICON        equ	3907	;# 
  1103   000F43                     CTMUICONH       equ	3907	;# 
  1104   000F44                     CTMUCONL        equ	3908	;# 
  1105   000F44                     CTMUCON1        equ	3908	;# 
  1106   000F45                     CTMUCONH        equ	3909	;# 
  1107   000F45                     CTMUCON0        equ	3909	;# 
  1108   000F46                     SRCON1          equ	3910	;# 
  1109   000F47                     SRCON0          equ	3911	;# 
  1110   000F48                     CCPTMRS1        equ	3912	;# 
  1111   000F49                     CCPTMRS0        equ	3913	;# 
  1112   000F4A                     T6CON           equ	3914	;# 
  1113   000F4B                     PR6             equ	3915	;# 
  1114   000F4C                     TMR6            equ	3916	;# 
  1115   000F4D                     T5GCON          equ	3917	;# 
  1116   000F4E                     T5CON           equ	3918	;# 
  1117   000F4F                     TMR5            equ	3919	;# 
  1118   000F4F                     TMR5L           equ	3919	;# 
  1119   000F50                     TMR5H           equ	3920	;# 
  1120   000F51                     T4CON           equ	3921	;# 
  1121   000F52                     PR4             equ	3922	;# 
  1122   000F53                     TMR4            equ	3923	;# 
  1123   000F54                     CCP5CON         equ	3924	;# 
  1124   000F55                     CCPR5           equ	3925	;# 
  1125   000F55                     CCPR5L          equ	3925	;# 
  1126   000F56                     CCPR5H          equ	3926	;# 
  1127   000F57                     CCP4CON         equ	3927	;# 
  1128   000F58                     CCPR4           equ	3928	;# 
  1129   000F58                     CCPR4L          equ	3928	;# 
  1130   000F59                     CCPR4H          equ	3929	;# 
  1131   000F5A                     PSTR3CON        equ	3930	;# 
  1132   000F5B                     ECCP3AS         equ	3931	;# 
  1133   000F5B                     CCP3AS          equ	3931	;# 
  1134   000F5C                     PWM3CON         equ	3932	;# 
  1135   000F5D                     CCP3CON         equ	3933	;# 
  1136   000F5E                     CCPR3           equ	3934	;# 
  1137   000F5E                     CCPR3L          equ	3934	;# 
  1138   000F5F                     CCPR3H          equ	3935	;# 
  1139   000F60                     SLRCON          equ	3936	;# 
  1140   000F61                     WPUB            equ	3937	;# 
  1141   000F62                     IOCB            equ	3938	;# 
  1142   000F63                     PSTR2CON        equ	3939	;# 
  1143   000F64                     ECCP2AS         equ	3940	;# 
  1144   000F64                     CCP2AS          equ	3940	;# 
  1145   000F65                     PWM2CON         equ	3941	;# 
  1146   000F66                     CCP2CON         equ	3942	;# 
  1147   000F67                     CCPR2           equ	3943	;# 
  1148   000F67                     CCPR2L          equ	3943	;# 
  1149   000F68                     CCPR2H          equ	3944	;# 
  1150   000F69                     SSP2CON3        equ	3945	;# 
  1151   000F6A                     SSP2MSK         equ	3946	;# 
  1152   000F6B                     SSP2CON2        equ	3947	;# 
  1153   000F6C                     SSP2CON1        equ	3948	;# 
  1154   000F6D                     SSP2STAT        equ	3949	;# 
  1155   000F6E                     SSP2ADD         equ	3950	;# 
  1156   000F6F                     SSP2BUF         equ	3951	;# 
  1157   000F70                     BAUDCON2        equ	3952	;# 
  1158   000F70                     BAUD2CON        equ	3952	;# 
  1159   000F71                     RCSTA2          equ	3953	;# 
  1160   000F71                     RC2STA          equ	3953	;# 
  1161   000F72                     TXSTA2          equ	3954	;# 
  1162   000F72                     TX2STA          equ	3954	;# 
  1163   000F73                     TXREG2          equ	3955	;# 
  1164   000F73                     TX2REG          equ	3955	;# 
  1165   000F74                     RCREG2          equ	3956	;# 
  1166   000F74                     RC2REG          equ	3956	;# 
  1167   000F75                     SPBRG2          equ	3957	;# 
  1168   000F75                     SP2BRG          equ	3957	;# 
  1169   000F76                     SPBRGH2         equ	3958	;# 
  1170   000F76                     SP2BRGH         equ	3958	;# 
  1171   000F77                     CM2CON1         equ	3959	;# 
  1172   000F77                     CM12CON         equ	3959	;# 
  1173   000F78                     CM2CON0         equ	3960	;# 
  1174   000F78                     CM2CON          equ	3960	;# 
  1175   000F79                     CM1CON0         equ	3961	;# 
  1176   000F79                     CM1CON          equ	3961	;# 
  1177   000F7A                     PIE4            equ	3962	;# 
  1178   000F7B                     PIR4            equ	3963	;# 
  1179   000F7C                     IPR4            equ	3964	;# 
  1180   000F7D                     PIE5            equ	3965	;# 
  1181   000F7E                     PIR5            equ	3966	;# 
  1182   000F7F                     IPR5            equ	3967	;# 
  1183   000F80                     PORTA           equ	3968	;# 
  1184   000F81                     PORTB           equ	3969	;# 
  1185   000F82                     PORTC           equ	3970	;# 
  1186   000F84                     PORTE           equ	3972	;# 
  1187   000F89                     LATA            equ	3977	;# 
  1188   000F8A                     LATB            equ	3978	;# 
  1189   000F8B                     LATC            equ	3979	;# 
  1190   000F92                     TRISA           equ	3986	;# 
  1191   000F92                     DDRA            equ	3986	;# 
  1192   000F93                     TRISB           equ	3987	;# 
  1193   000F93                     DDRB            equ	3987	;# 
  1194   000F94                     TRISC           equ	3988	;# 
  1195   000F94                     DDRC            equ	3988	;# 
  1196   000F96                     TRISE           equ	3990	;# 
  1197   000F9B                     OSCTUNE         equ	3995	;# 
  1198   000F9C                     HLVDCON         equ	3996	;# 
  1199   000F9C                     LVDCON          equ	3996	;# 
  1200   000F9D                     PIE1            equ	3997	;# 
  1201   000F9E                     PIR1            equ	3998	;# 
  1202   000F9F                     IPR1            equ	3999	;# 
  1203   000FA0                     PIE2            equ	4000	;# 
  1204   000FA1                     PIR2            equ	4001	;# 
  1205   000FA2                     IPR2            equ	4002	;# 
  1206   000FA3                     PIE3            equ	4003	;# 
  1207   000FA4                     PIR3            equ	4004	;# 
  1208   000FA5                     IPR3            equ	4005	;# 
  1209   000FA6                     EECON1          equ	4006	;# 
  1210   000FA7                     EECON2          equ	4007	;# 
  1211   000FA8                     EEDATA          equ	4008	;# 
  1212   000FA9                     EEADR           equ	4009	;# 
  1213   000FAB                     RCSTA1          equ	4011	;# 
  1214   000FAB                     RCSTA           equ	4011	;# 
  1215   000FAB                     RC1STA          equ	4011	;# 
  1216   000FAC                     TXSTA1          equ	4012	;# 
  1217   000FAC                     TXSTA           equ	4012	;# 
  1218   000FAC                     TX1STA          equ	4012	;# 
  1219   000FAD                     TXREG1          equ	4013	;# 
  1220   000FAD                     TXREG           equ	4013	;# 
  1221   000FAD                     TX1REG          equ	4013	;# 
  1222   000FAE                     RCREG1          equ	4014	;# 
  1223   000FAE                     RCREG           equ	4014	;# 
  1224   000FAE                     RC1REG          equ	4014	;# 
  1225   000FAF                     SPBRG1          equ	4015	;# 
  1226   000FAF                     SPBRG           equ	4015	;# 
  1227   000FAF                     SP1BRG          equ	4015	;# 
  1228   000FB0                     SPBRGH1         equ	4016	;# 
  1229   000FB0                     SPBRGH          equ	4016	;# 
  1230   000FB0                     SP1BRGH         equ	4016	;# 
  1231   000FB1                     T3CON           equ	4017	;# 
  1232   000FB2                     TMR3            equ	4018	;# 
  1233   000FB2                     TMR3L           equ	4018	;# 
  1234   000FB3                     TMR3H           equ	4019	;# 
  1235   000FB4                     T3GCON          equ	4020	;# 
  1236   000FB6                     ECCP1AS         equ	4022	;# 
  1237   000FB6                     ECCPAS          equ	4022	;# 
  1238   000FB7                     PWM1CON         equ	4023	;# 
  1239   000FB7                     PWMCON          equ	4023	;# 
  1240   000FB8                     BAUDCON1        equ	4024	;# 
  1241   000FB8                     BAUDCON         equ	4024	;# 
  1242   000FB8                     BAUDCTL         equ	4024	;# 
  1243   000FB8                     BAUD1CON        equ	4024	;# 
  1244   000FB9                     PSTR1CON        equ	4025	;# 
  1245   000FB9                     PSTRCON         equ	4025	;# 
  1246   000FBA                     T2CON           equ	4026	;# 
  1247   000FBB                     PR2             equ	4027	;# 
  1248   000FBC                     TMR2            equ	4028	;# 
  1249   000FBD                     CCP1CON         equ	4029	;# 
  1250   000FBE                     CCPR1           equ	4030	;# 
  1251   000FBE                     CCPR1L          equ	4030	;# 
  1252   000FBF                     CCPR1H          equ	4031	;# 
  1253   000FC0                     ADCON2          equ	4032	;# 
  1254   000FC1                     ADCON1          equ	4033	;# 
  1255   000FC2                     ADCON0          equ	4034	;# 
  1256   000FC3                     ADRES           equ	4035	;# 
  1257   000FC3                     ADRESL          equ	4035	;# 
  1258   000FC4                     ADRESH          equ	4036	;# 
  1259   000FC5                     SSP1CON2        equ	4037	;# 
  1260   000FC5                     SSPCON2         equ	4037	;# 
  1261   000FC6                     SSP1CON1        equ	4038	;# 
  1262   000FC6                     SSPCON1         equ	4038	;# 
  1263   000FC7                     SSP1STAT        equ	4039	;# 
  1264   000FC7                     SSPSTAT         equ	4039	;# 
  1265   000FC8                     SSP1ADD         equ	4040	;# 
  1266   000FC8                     SSPADD          equ	4040	;# 
  1267   000FC9                     SSP1BUF         equ	4041	;# 
  1268   000FC9                     SSPBUF          equ	4041	;# 
  1269   000FCA                     SSP1MSK         equ	4042	;# 
  1270   000FCA                     SSPMSK          equ	4042	;# 
  1271   000FCB                     SSP1CON3        equ	4043	;# 
  1272   000FCB                     SSPCON3         equ	4043	;# 
  1273   000FCC                     T1GCON          equ	4044	;# 
  1274   000FCD                     T1CON           equ	4045	;# 
  1275   000FCE                     TMR1            equ	4046	;# 
  1276   000FCE                     TMR1L           equ	4046	;# 
  1277   000FCF                     TMR1H           equ	4047	;# 
  1278   000FD0                     RCON            equ	4048	;# 
  1279   000FD1                     WDTCON          equ	4049	;# 
  1280   000FD2                     OSCCON2         equ	4050	;# 
  1281   000FD3                     OSCCON          equ	4051	;# 
  1282   000FD5                     T0CON           equ	4053	;# 
  1283   000FD6                     TMR0            equ	4054	;# 
  1284   000FD6                     TMR0L           equ	4054	;# 
  1285   000FD7                     TMR0H           equ	4055	;# 
  1286   000FD8                     STATUS          equ	4056	;# 
  1287   000FD9                     FSR2            equ	4057	;# 
  1288   000FD9                     FSR2L           equ	4057	;# 
  1289   000FDA                     FSR2H           equ	4058	;# 
  1290   000FDB                     PLUSW2          equ	4059	;# 
  1291   000FDC                     PREINC2         equ	4060	;# 
  1292   000FDD                     POSTDEC2        equ	4061	;# 
  1293   000FDE                     POSTINC2        equ	4062	;# 
  1294   000FDF                     INDF2           equ	4063	;# 
  1295   000FE0                     BSR             equ	4064	;# 
  1296   000FE1                     FSR1            equ	4065	;# 
  1297   000FE1                     FSR1L           equ	4065	;# 
  1298   000FE2                     FSR1H           equ	4066	;# 
  1299   000FE3                     PLUSW1          equ	4067	;# 
  1300   000FE4                     PREINC1         equ	4068	;# 
  1301   000FE5                     POSTDEC1        equ	4069	;# 
  1302   000FE6                     POSTINC1        equ	4070	;# 
  1303   000FE7                     INDF1           equ	4071	;# 
  1304   000FE8                     WREG            equ	4072	;# 
  1305   000FE9                     FSR0            equ	4073	;# 
  1306   000FE9                     FSR0L           equ	4073	;# 
  1307   000FEA                     FSR0H           equ	4074	;# 
  1308   000FEB                     PLUSW0          equ	4075	;# 
  1309   000FEC                     PREINC0         equ	4076	;# 
  1310   000FED                     POSTDEC0        equ	4077	;# 
  1311   000FEE                     POSTINC0        equ	4078	;# 
  1312   000FEF                     INDF0           equ	4079	;# 
  1313   000FF0                     INTCON3         equ	4080	;# 
  1314   000FF1                     INTCON2         equ	4081	;# 
  1315   000FF2                     INTCON          equ	4082	;# 
  1316   000FF3                     PROD            equ	4083	;# 
  1317   000FF3                     PRODL           equ	4083	;# 
  1318   000FF4                     PRODH           equ	4084	;# 
  1319   000FF5                     TABLAT          equ	4085	;# 
  1320   000FF6                     TBLPTR          equ	4086	;# 
  1321   000FF6                     TBLPTRL         equ	4086	;# 
  1322   000FF7                     TBLPTRH         equ	4087	;# 
  1323   000FF8                     TBLPTRU         equ	4088	;# 
  1324   000FF9                     PCLAT           equ	4089	;# 
  1325   000FF9                     PC              equ	4089	;# 
  1326   000FF9                     PCL             equ	4089	;# 
  1327   000FFA                     PCLATH          equ	4090	;# 
  1328   000FFB                     PCLATU          equ	4091	;# 
  1329   000FFC                     STKPTR          equ	4092	;# 
  1330   000FFD                     TOS             equ	4093	;# 
  1331   000FFD                     TOSL            equ	4093	;# 
  1332   000FFE                     TOSH            equ	4094	;# 
  1333   000FFF                     TOSU            equ	4095	;# 
  1334   000F38                     ANSELA          equ	3896	;# 
  1335   000F39                     ANSELB          equ	3897	;# 
  1336   000F3A                     ANSELC          equ	3898	;# 
  1337   000F3D                     PMD2            equ	3901	;# 
  1338   000F3E                     PMD1            equ	3902	;# 
  1339   000F3F                     PMD0            equ	3903	;# 
  1340   000F40                     VREFCON2        equ	3904	;# 
  1341   000F40                     DACCON1         equ	3904	;# 
  1342   000F41                     VREFCON1        equ	3905	;# 
  1343   000F41                     DACCON0         equ	3905	;# 
  1344   000F42                     VREFCON0        equ	3906	;# 
  1345   000F42                     FVRCON          equ	3906	;# 
  1346   000F43                     CTMUICON        equ	3907	;# 
  1347   000F43                     CTMUICONH       equ	3907	;# 
  1348   000F44                     CTMUCONL        equ	3908	;# 
  1349   000F44                     CTMUCON1        equ	3908	;# 
  1350   000F45                     CTMUCONH        equ	3909	;# 
  1351   000F45                     CTMUCON0        equ	3909	;# 
  1352   000F46                     SRCON1          equ	3910	;# 
  1353   000F47                     SRCON0          equ	3911	;# 
  1354   000F48                     CCPTMRS1        equ	3912	;# 
  1355   000F49                     CCPTMRS0        equ	3913	;# 
  1356   000F4A                     T6CON           equ	3914	;# 
  1357   000F4B                     PR6             equ	3915	;# 
  1358   000F4C                     TMR6            equ	3916	;# 
  1359   000F4D                     T5GCON          equ	3917	;# 
  1360   000F4E                     T5CON           equ	3918	;# 
  1361   000F4F                     TMR5            equ	3919	;# 
  1362   000F4F                     TMR5L           equ	3919	;# 
  1363   000F50                     TMR5H           equ	3920	;# 
  1364   000F51                     T4CON           equ	3921	;# 
  1365   000F52                     PR4             equ	3922	;# 
  1366   000F53                     TMR4            equ	3923	;# 
  1367   000F54                     CCP5CON         equ	3924	;# 
  1368   000F55                     CCPR5           equ	3925	;# 
  1369   000F55                     CCPR5L          equ	3925	;# 
  1370   000F56                     CCPR5H          equ	3926	;# 
  1371   000F57                     CCP4CON         equ	3927	;# 
  1372   000F58                     CCPR4           equ	3928	;# 
  1373   000F58                     CCPR4L          equ	3928	;# 
  1374   000F59                     CCPR4H          equ	3929	;# 
  1375   000F5A                     PSTR3CON        equ	3930	;# 
  1376   000F5B                     ECCP3AS         equ	3931	;# 
  1377   000F5B                     CCP3AS          equ	3931	;# 
  1378   000F5C                     PWM3CON         equ	3932	;# 
  1379   000F5D                     CCP3CON         equ	3933	;# 
  1380   000F5E                     CCPR3           equ	3934	;# 
  1381   000F5E                     CCPR3L          equ	3934	;# 
  1382   000F5F                     CCPR3H          equ	3935	;# 
  1383   000F60                     SLRCON          equ	3936	;# 
  1384   000F61                     WPUB            equ	3937	;# 
  1385   000F62                     IOCB            equ	3938	;# 
  1386   000F63                     PSTR2CON        equ	3939	;# 
  1387   000F64                     ECCP2AS         equ	3940	;# 
  1388   000F64                     CCP2AS          equ	3940	;# 
  1389   000F65                     PWM2CON         equ	3941	;# 
  1390   000F66                     CCP2CON         equ	3942	;# 
  1391   000F67                     CCPR2           equ	3943	;# 
  1392   000F67                     CCPR2L          equ	3943	;# 
  1393   000F68                     CCPR2H          equ	3944	;# 
  1394   000F69                     SSP2CON3        equ	3945	;# 
  1395   000F6A                     SSP2MSK         equ	3946	;# 
  1396   000F6B                     SSP2CON2        equ	3947	;# 
  1397   000F6C                     SSP2CON1        equ	3948	;# 
  1398   000F6D                     SSP2STAT        equ	3949	;# 
  1399   000F6E                     SSP2ADD         equ	3950	;# 
  1400   000F6F                     SSP2BUF         equ	3951	;# 
  1401   000F70                     BAUDCON2        equ	3952	;# 
  1402   000F70                     BAUD2CON        equ	3952	;# 
  1403   000F71                     RCSTA2          equ	3953	;# 
  1404   000F71                     RC2STA          equ	3953	;# 
  1405   000F72                     TXSTA2          equ	3954	;# 
  1406   000F72                     TX2STA          equ	3954	;# 
  1407   000F73                     TXREG2          equ	3955	;# 
  1408   000F73                     TX2REG          equ	3955	;# 
  1409   000F74                     RCREG2          equ	3956	;# 
  1410   000F74                     RC2REG          equ	3956	;# 
  1411   000F75                     SPBRG2          equ	3957	;# 
  1412   000F75                     SP2BRG          equ	3957	;# 
  1413   000F76                     SPBRGH2         equ	3958	;# 
  1414   000F76                     SP2BRGH         equ	3958	;# 
  1415   000F77                     CM2CON1         equ	3959	;# 
  1416   000F77                     CM12CON         equ	3959	;# 
  1417   000F78                     CM2CON0         equ	3960	;# 
  1418   000F78                     CM2CON          equ	3960	;# 
  1419   000F79                     CM1CON0         equ	3961	;# 
  1420   000F79                     CM1CON          equ	3961	;# 
  1421   000F7A                     PIE4            equ	3962	;# 
  1422   000F7B                     PIR4            equ	3963	;# 
  1423   000F7C                     IPR4            equ	3964	;# 
  1424   000F7D                     PIE5            equ	3965	;# 
  1425   000F7E                     PIR5            equ	3966	;# 
  1426   000F7F                     IPR5            equ	3967	;# 
  1427   000F80                     PORTA           equ	3968	;# 
  1428   000F81                     PORTB           equ	3969	;# 
  1429   000F82                     PORTC           equ	3970	;# 
  1430   000F84                     PORTE           equ	3972	;# 
  1431   000F89                     LATA            equ	3977	;# 
  1432   000F8A                     LATB            equ	3978	;# 
  1433   000F8B                     LATC            equ	3979	;# 
  1434   000F92                     TRISA           equ	3986	;# 
  1435   000F92                     DDRA            equ	3986	;# 
  1436   000F93                     TRISB           equ	3987	;# 
  1437   000F93                     DDRB            equ	3987	;# 
  1438   000F94                     TRISC           equ	3988	;# 
  1439   000F94                     DDRC            equ	3988	;# 
  1440   000F96                     TRISE           equ	3990	;# 
  1441   000F9B                     OSCTUNE         equ	3995	;# 
  1442   000F9C                     HLVDCON         equ	3996	;# 
  1443   000F9C                     LVDCON          equ	3996	;# 
  1444   000F9D                     PIE1            equ	3997	;# 
  1445   000F9E                     PIR1            equ	3998	;# 
  1446   000F9F                     IPR1            equ	3999	;# 
  1447   000FA0                     PIE2            equ	4000	;# 
  1448   000FA1                     PIR2            equ	4001	;# 
  1449   000FA2                     IPR2            equ	4002	;# 
  1450   000FA3                     PIE3            equ	4003	;# 
  1451   000FA4                     PIR3            equ	4004	;# 
  1452   000FA5                     IPR3            equ	4005	;# 
  1453   000FA6                     EECON1          equ	4006	;# 
  1454   000FA7                     EECON2          equ	4007	;# 
  1455   000FA8                     EEDATA          equ	4008	;# 
  1456   000FA9                     EEADR           equ	4009	;# 
  1457   000FAB                     RCSTA1          equ	4011	;# 
  1458   000FAB                     RCSTA           equ	4011	;# 
  1459   000FAB                     RC1STA          equ	4011	;# 
  1460   000FAC                     TXSTA1          equ	4012	;# 
  1461   000FAC                     TXSTA           equ	4012	;# 
  1462   000FAC                     TX1STA          equ	4012	;# 
  1463   000FAD                     TXREG1          equ	4013	;# 
  1464   000FAD                     TXREG           equ	4013	;# 
  1465   000FAD                     TX1REG          equ	4013	;# 
  1466   000FAE                     RCREG1          equ	4014	;# 
  1467   000FAE                     RCREG           equ	4014	;# 
  1468   000FAE                     RC1REG          equ	4014	;# 
  1469   000FAF                     SPBRG1          equ	4015	;# 
  1470   000FAF                     SPBRG           equ	4015	;# 
  1471   000FAF                     SP1BRG          equ	4015	;# 
  1472   000FB0                     SPBRGH1         equ	4016	;# 
  1473   000FB0                     SPBRGH          equ	4016	;# 
  1474   000FB0                     SP1BRGH         equ	4016	;# 
  1475   000FB1                     T3CON           equ	4017	;# 
  1476   000FB2                     TMR3            equ	4018	;# 
  1477   000FB2                     TMR3L           equ	4018	;# 
  1478   000FB3                     TMR3H           equ	4019	;# 
  1479   000FB4                     T3GCON          equ	4020	;# 
  1480   000FB6                     ECCP1AS         equ	4022	;# 
  1481   000FB6                     ECCPAS          equ	4022	;# 
  1482   000FB7                     PWM1CON         equ	4023	;# 
  1483   000FB7                     PWMCON          equ	4023	;# 
  1484   000FB8                     BAUDCON1        equ	4024	;# 
  1485   000FB8                     BAUDCON         equ	4024	;# 
  1486   000FB8                     BAUDCTL         equ	4024	;# 
  1487   000FB8                     BAUD1CON        equ	4024	;# 
  1488   000FB9                     PSTR1CON        equ	4025	;# 
  1489   000FB9                     PSTRCON         equ	4025	;# 
  1490   000FBA                     T2CON           equ	4026	;# 
  1491   000FBB                     PR2             equ	4027	;# 
  1492   000FBC                     TMR2            equ	4028	;# 
  1493   000FBD                     CCP1CON         equ	4029	;# 
  1494   000FBE                     CCPR1           equ	4030	;# 
  1495   000FBE                     CCPR1L          equ	4030	;# 
  1496   000FBF                     CCPR1H          equ	4031	;# 
  1497   000FC0                     ADCON2          equ	4032	;# 
  1498   000FC1                     ADCON1          equ	4033	;# 
  1499   000FC2                     ADCON0          equ	4034	;# 
  1500   000FC3                     ADRES           equ	4035	;# 
  1501   000FC3                     ADRESL          equ	4035	;# 
  1502   000FC4                     ADRESH          equ	4036	;# 
  1503   000FC5                     SSP1CON2        equ	4037	;# 
  1504   000FC5                     SSPCON2         equ	4037	;# 
  1505   000FC6                     SSP1CON1        equ	4038	;# 
  1506   000FC6                     SSPCON1         equ	4038	;# 
  1507   000FC7                     SSP1STAT        equ	4039	;# 
  1508   000FC7                     SSPSTAT         equ	4039	;# 
  1509   000FC8                     SSP1ADD         equ	4040	;# 
  1510   000FC8                     SSPADD          equ	4040	;# 
  1511   000FC9                     SSP1BUF         equ	4041	;# 
  1512   000FC9                     SSPBUF          equ	4041	;# 
  1513   000FCA                     SSP1MSK         equ	4042	;# 
  1514   000FCA                     SSPMSK          equ	4042	;# 
  1515   000FCB                     SSP1CON3        equ	4043	;# 
  1516   000FCB                     SSPCON3         equ	4043	;# 
  1517   000FCC                     T1GCON          equ	4044	;# 
  1518   000FCD                     T1CON           equ	4045	;# 
  1519   000FCE                     TMR1            equ	4046	;# 
  1520   000FCE                     TMR1L           equ	4046	;# 
  1521   000FCF                     TMR1H           equ	4047	;# 
  1522   000FD0                     RCON            equ	4048	;# 
  1523   000FD1                     WDTCON          equ	4049	;# 
  1524   000FD2                     OSCCON2         equ	4050	;# 
  1525   000FD3                     OSCCON          equ	4051	;# 
  1526   000FD5                     T0CON           equ	4053	;# 
  1527   000FD6                     TMR0            equ	4054	;# 
  1528   000FD6                     TMR0L           equ	4054	;# 
  1529   000FD7                     TMR0H           equ	4055	;# 
  1530   000FD8                     STATUS          equ	4056	;# 
  1531   000FD9                     FSR2            equ	4057	;# 
  1532   000FD9                     FSR2L           equ	4057	;# 
  1533   000FDA                     FSR2H           equ	4058	;# 
  1534   000FDB                     PLUSW2          equ	4059	;# 
  1535   000FDC                     PREINC2         equ	4060	;# 
  1536   000FDD                     POSTDEC2        equ	4061	;# 
  1537   000FDE                     POSTINC2        equ	4062	;# 
  1538   000FDF                     INDF2           equ	4063	;# 
  1539   000FE0                     BSR             equ	4064	;# 
  1540   000FE1                     FSR1            equ	4065	;# 
  1541   000FE1                     FSR1L           equ	4065	;# 
  1542   000FE2                     FSR1H           equ	4066	;# 
  1543   000FE3                     PLUSW1          equ	4067	;# 
  1544   000FE4                     PREINC1         equ	4068	;# 
  1545   000FE5                     POSTDEC1        equ	4069	;# 
  1546   000FE6                     POSTINC1        equ	4070	;# 
  1547   000FE7                     INDF1           equ	4071	;# 
  1548   000FE8                     WREG            equ	4072	;# 
  1549   000FE9                     FSR0            equ	4073	;# 
  1550   000FE9                     FSR0L           equ	4073	;# 
  1551   000FEA                     FSR0H           equ	4074	;# 
  1552   000FEB                     PLUSW0          equ	4075	;# 
  1553   000FEC                     PREINC0         equ	4076	;# 
  1554   000FED                     POSTDEC0        equ	4077	;# 
  1555   000FEE                     POSTINC0        equ	4078	;# 
  1556   000FEF                     INDF0           equ	4079	;# 
  1557   000FF0                     INTCON3         equ	4080	;# 
  1558   000FF1                     INTCON2         equ	4081	;# 
  1559   000FF2                     INTCON          equ	4082	;# 
  1560   000FF3                     PROD            equ	4083	;# 
  1561   000FF3                     PRODL           equ	4083	;# 
  1562   000FF4                     PRODH           equ	4084	;# 
  1563   000FF5                     TABLAT          equ	4085	;# 
  1564   000FF6                     TBLPTR          equ	4086	;# 
  1565   000FF6                     TBLPTRL         equ	4086	;# 
  1566   000FF7                     TBLPTRH         equ	4087	;# 
  1567   000FF8                     TBLPTRU         equ	4088	;# 
  1568   000FF9                     PCLAT           equ	4089	;# 
  1569   000FF9                     PC              equ	4089	;# 
  1570   000FF9                     PCL             equ	4089	;# 
  1571   000FFA                     PCLATH          equ	4090	;# 
  1572   000FFB                     PCLATU          equ	4091	;# 
  1573   000FFC                     STKPTR          equ	4092	;# 
  1574   000FFD                     TOS             equ	4093	;# 
  1575   000FFD                     TOSL            equ	4093	;# 
  1576   000FFE                     TOSH            equ	4094	;# 
  1577   000FFF                     TOSU            equ	4095	;# 
  1578   000F38                     ANSELA          equ	3896	;# 
  1579   000F39                     ANSELB          equ	3897	;# 
  1580   000F3A                     ANSELC          equ	3898	;# 
  1581   000F3D                     PMD2            equ	3901	;# 
  1582   000F3E                     PMD1            equ	3902	;# 
  1583   000F3F                     PMD0            equ	3903	;# 
  1584   000F40                     VREFCON2        equ	3904	;# 
  1585   000F40                     DACCON1         equ	3904	;# 
  1586   000F41                     VREFCON1        equ	3905	;# 
  1587   000F41                     DACCON0         equ	3905	;# 
  1588   000F42                     VREFCON0        equ	3906	;# 
  1589   000F42                     FVRCON          equ	3906	;# 
  1590   000F43                     CTMUICON        equ	3907	;# 
  1591   000F43                     CTMUICONH       equ	3907	;# 
  1592   000F44                     CTMUCONL        equ	3908	;# 
  1593   000F44                     CTMUCON1        equ	3908	;# 
  1594   000F45                     CTMUCONH        equ	3909	;# 
  1595   000F45                     CTMUCON0        equ	3909	;# 
  1596   000F46                     SRCON1          equ	3910	;# 
  1597   000F47                     SRCON0          equ	3911	;# 
  1598   000F48                     CCPTMRS1        equ	3912	;# 
  1599   000F49                     CCPTMRS0        equ	3913	;# 
  1600   000F4A                     T6CON           equ	3914	;# 
  1601   000F4B                     PR6             equ	3915	;# 
  1602   000F4C                     TMR6            equ	3916	;# 
  1603   000F4D                     T5GCON          equ	3917	;# 
  1604   000F4E                     T5CON           equ	3918	;# 
  1605   000F4F                     TMR5            equ	3919	;# 
  1606   000F4F                     TMR5L           equ	3919	;# 
  1607   000F50                     TMR5H           equ	3920	;# 
  1608   000F51                     T4CON           equ	3921	;# 
  1609   000F52                     PR4             equ	3922	;# 
  1610   000F53                     TMR4            equ	3923	;# 
  1611   000F54                     CCP5CON         equ	3924	;# 
  1612   000F55                     CCPR5           equ	3925	;# 
  1613   000F55                     CCPR5L          equ	3925	;# 
  1614   000F56                     CCPR5H          equ	3926	;# 
  1615   000F57                     CCP4CON         equ	3927	;# 
  1616   000F58                     CCPR4           equ	3928	;# 
  1617   000F58                     CCPR4L          equ	3928	;# 
  1618   000F59                     CCPR4H          equ	3929	;# 
  1619   000F5A                     PSTR3CON        equ	3930	;# 
  1620   000F5B                     ECCP3AS         equ	3931	;# 
  1621   000F5B                     CCP3AS          equ	3931	;# 
  1622   000F5C                     PWM3CON         equ	3932	;# 
  1623   000F5D                     CCP3CON         equ	3933	;# 
  1624   000F5E                     CCPR3           equ	3934	;# 
  1625   000F5E                     CCPR3L          equ	3934	;# 
  1626   000F5F                     CCPR3H          equ	3935	;# 
  1627   000F60                     SLRCON          equ	3936	;# 
  1628   000F61                     WPUB            equ	3937	;# 
  1629   000F62                     IOCB            equ	3938	;# 
  1630   000F63                     PSTR2CON        equ	3939	;# 
  1631   000F64                     ECCP2AS         equ	3940	;# 
  1632   000F64                     CCP2AS          equ	3940	;# 
  1633   000F65                     PWM2CON         equ	3941	;# 
  1634   000F66                     CCP2CON         equ	3942	;# 
  1635   000F67                     CCPR2           equ	3943	;# 
  1636   000F67                     CCPR2L          equ	3943	;# 
  1637   000F68                     CCPR2H          equ	3944	;# 
  1638   000F69                     SSP2CON3        equ	3945	;# 
  1639   000F6A                     SSP2MSK         equ	3946	;# 
  1640   000F6B                     SSP2CON2        equ	3947	;# 
  1641   000F6C                     SSP2CON1        equ	3948	;# 
  1642   000F6D                     SSP2STAT        equ	3949	;# 
  1643   000F6E                     SSP2ADD         equ	3950	;# 
  1644   000F6F                     SSP2BUF         equ	3951	;# 
  1645   000F70                     BAUDCON2        equ	3952	;# 
  1646   000F70                     BAUD2CON        equ	3952	;# 
  1647   000F71                     RCSTA2          equ	3953	;# 
  1648   000F71                     RC2STA          equ	3953	;# 
  1649   000F72                     TXSTA2          equ	3954	;# 
  1650   000F72                     TX2STA          equ	3954	;# 
  1651   000F73                     TXREG2          equ	3955	;# 
  1652   000F73                     TX2REG          equ	3955	;# 
  1653   000F74                     RCREG2          equ	3956	;# 
  1654   000F74                     RC2REG          equ	3956	;# 
  1655   000F75                     SPBRG2          equ	3957	;# 
  1656   000F75                     SP2BRG          equ	3957	;# 
  1657   000F76                     SPBRGH2         equ	3958	;# 
  1658   000F76                     SP2BRGH         equ	3958	;# 
  1659   000F77                     CM2CON1         equ	3959	;# 
  1660   000F77                     CM12CON         equ	3959	;# 
  1661   000F78                     CM2CON0         equ	3960	;# 
  1662   000F78                     CM2CON          equ	3960	;# 
  1663   000F79                     CM1CON0         equ	3961	;# 
  1664   000F79                     CM1CON          equ	3961	;# 
  1665   000F7A                     PIE4            equ	3962	;# 
  1666   000F7B                     PIR4            equ	3963	;# 
  1667   000F7C                     IPR4            equ	3964	;# 
  1668   000F7D                     PIE5            equ	3965	;# 
  1669   000F7E                     PIR5            equ	3966	;# 
  1670   000F7F                     IPR5            equ	3967	;# 
  1671   000F80                     PORTA           equ	3968	;# 
  1672   000F81                     PORTB           equ	3969	;# 
  1673   000F82                     PORTC           equ	3970	;# 
  1674   000F84                     PORTE           equ	3972	;# 
  1675   000F89                     LATA            equ	3977	;# 
  1676   000F8A                     LATB            equ	3978	;# 
  1677   000F8B                     LATC            equ	3979	;# 
  1678   000F92                     TRISA           equ	3986	;# 
  1679   000F92                     DDRA            equ	3986	;# 
  1680   000F93                     TRISB           equ	3987	;# 
  1681   000F93                     DDRB            equ	3987	;# 
  1682   000F94                     TRISC           equ	3988	;# 
  1683   000F94                     DDRC            equ	3988	;# 
  1684   000F96                     TRISE           equ	3990	;# 
  1685   000F9B                     OSCTUNE         equ	3995	;# 
  1686   000F9C                     HLVDCON         equ	3996	;# 
  1687   000F9C                     LVDCON          equ	3996	;# 
  1688   000F9D                     PIE1            equ	3997	;# 
  1689   000F9E                     PIR1            equ	3998	;# 
  1690   000F9F                     IPR1            equ	3999	;# 
  1691   000FA0                     PIE2            equ	4000	;# 
  1692   000FA1                     PIR2            equ	4001	;# 
  1693   000FA2                     IPR2            equ	4002	;# 
  1694   000FA3                     PIE3            equ	4003	;# 
  1695   000FA4                     PIR3            equ	4004	;# 
  1696   000FA5                     IPR3            equ	4005	;# 
  1697   000FA6                     EECON1          equ	4006	;# 
  1698   000FA7                     EECON2          equ	4007	;# 
  1699   000FA8                     EEDATA          equ	4008	;# 
  1700   000FA9                     EEADR           equ	4009	;# 
  1701   000FAB                     RCSTA1          equ	4011	;# 
  1702   000FAB                     RCSTA           equ	4011	;# 
  1703   000FAB                     RC1STA          equ	4011	;# 
  1704   000FAC                     TXSTA1          equ	4012	;# 
  1705   000FAC                     TXSTA           equ	4012	;# 
  1706   000FAC                     TX1STA          equ	4012	;# 
  1707   000FAD                     TXREG1          equ	4013	;# 
  1708   000FAD                     TXREG           equ	4013	;# 
  1709   000FAD                     TX1REG          equ	4013	;# 
  1710   000FAE                     RCREG1          equ	4014	;# 
  1711   000FAE                     RCREG           equ	4014	;# 
  1712   000FAE                     RC1REG          equ	4014	;# 
  1713   000FAF                     SPBRG1          equ	4015	;# 
  1714   000FAF                     SPBRG           equ	4015	;# 
  1715   000FAF                     SP1BRG          equ	4015	;# 
  1716   000FB0                     SPBRGH1         equ	4016	;# 
  1717   000FB0                     SPBRGH          equ	4016	;# 
  1718   000FB0                     SP1BRGH         equ	4016	;# 
  1719   000FB1                     T3CON           equ	4017	;# 
  1720   000FB2                     TMR3            equ	4018	;# 
  1721   000FB2                     TMR3L           equ	4018	;# 
  1722   000FB3                     TMR3H           equ	4019	;# 
  1723   000FB4                     T3GCON          equ	4020	;# 
  1724   000FB6                     ECCP1AS         equ	4022	;# 
  1725   000FB6                     ECCPAS          equ	4022	;# 
  1726   000FB7                     PWM1CON         equ	4023	;# 
  1727   000FB7                     PWMCON          equ	4023	;# 
  1728   000FB8                     BAUDCON1        equ	4024	;# 
  1729   000FB8                     BAUDCON         equ	4024	;# 
  1730   000FB8                     BAUDCTL         equ	4024	;# 
  1731   000FB8                     BAUD1CON        equ	4024	;# 
  1732   000FB9                     PSTR1CON        equ	4025	;# 
  1733   000FB9                     PSTRCON         equ	4025	;# 
  1734   000FBA                     T2CON           equ	4026	;# 
  1735   000FBB                     PR2             equ	4027	;# 
  1736   000FBC                     TMR2            equ	4028	;# 
  1737   000FBD                     CCP1CON         equ	4029	;# 
  1738   000FBE                     CCPR1           equ	4030	;# 
  1739   000FBE                     CCPR1L          equ	4030	;# 
  1740   000FBF                     CCPR1H          equ	4031	;# 
  1741   000FC0                     ADCON2          equ	4032	;# 
  1742   000FC1                     ADCON1          equ	4033	;# 
  1743   000FC2                     ADCON0          equ	4034	;# 
  1744   000FC3                     ADRES           equ	4035	;# 
  1745   000FC3                     ADRESL          equ	4035	;# 
  1746   000FC4                     ADRESH          equ	4036	;# 
  1747   000FC5                     SSP1CON2        equ	4037	;# 
  1748   000FC5                     SSPCON2         equ	4037	;# 
  1749   000FC6                     SSP1CON1        equ	4038	;# 
  1750   000FC6                     SSPCON1         equ	4038	;# 
  1751   000FC7                     SSP1STAT        equ	4039	;# 
  1752   000FC7                     SSPSTAT         equ	4039	;# 
  1753   000FC8                     SSP1ADD         equ	4040	;# 
  1754   000FC8                     SSPADD          equ	4040	;# 
  1755   000FC9                     SSP1BUF         equ	4041	;# 
  1756   000FC9                     SSPBUF          equ	4041	;# 
  1757   000FCA                     SSP1MSK         equ	4042	;# 
  1758   000FCA                     SSPMSK          equ	4042	;# 
  1759   000FCB                     SSP1CON3        equ	4043	;# 
  1760   000FCB                     SSPCON3         equ	4043	;# 
  1761   000FCC                     T1GCON          equ	4044	;# 
  1762   000FCD                     T1CON           equ	4045	;# 
  1763   000FCE                     TMR1            equ	4046	;# 
  1764   000FCE                     TMR1L           equ	4046	;# 
  1765   000FCF                     TMR1H           equ	4047	;# 
  1766   000FD0                     RCON            equ	4048	;# 
  1767   000FD1                     WDTCON          equ	4049	;# 
  1768   000FD2                     OSCCON2         equ	4050	;# 
  1769   000FD3                     OSCCON          equ	4051	;# 
  1770   000FD5                     T0CON           equ	4053	;# 
  1771   000FD6                     TMR0            equ	4054	;# 
  1772   000FD6                     TMR0L           equ	4054	;# 
  1773   000FD7                     TMR0H           equ	4055	;# 
  1774   000FD8                     STATUS          equ	4056	;# 
  1775   000FD9                     FSR2            equ	4057	;# 
  1776   000FD9                     FSR2L           equ	4057	;# 
  1777   000FDA                     FSR2H           equ	4058	;# 
  1778   000FDB                     PLUSW2          equ	4059	;# 
  1779   000FDC                     PREINC2         equ	4060	;# 
  1780   000FDD                     POSTDEC2        equ	4061	;# 
  1781   000FDE                     POSTINC2        equ	4062	;# 
  1782   000FDF                     INDF2           equ	4063	;# 
  1783   000FE0                     BSR             equ	4064	;# 
  1784   000FE1                     FSR1            equ	4065	;# 
  1785   000FE1                     FSR1L           equ	4065	;# 
  1786   000FE2                     FSR1H           equ	4066	;# 
  1787   000FE3                     PLUSW1          equ	4067	;# 
  1788   000FE4                     PREINC1         equ	4068	;# 
  1789   000FE5                     POSTDEC1        equ	4069	;# 
  1790   000FE6                     POSTINC1        equ	4070	;# 
  1791   000FE7                     INDF1           equ	4071	;# 
  1792   000FE8                     WREG            equ	4072	;# 
  1793   000FE9                     FSR0            equ	4073	;# 
  1794   000FE9                     FSR0L           equ	4073	;# 
  1795   000FEA                     FSR0H           equ	4074	;# 
  1796   000FEB                     PLUSW0          equ	4075	;# 
  1797   000FEC                     PREINC0         equ	4076	;# 
  1798   000FED                     POSTDEC0        equ	4077	;# 
  1799   000FEE                     POSTINC0        equ	4078	;# 
  1800   000FEF                     INDF0           equ	4079	;# 
  1801   000FF0                     INTCON3         equ	4080	;# 
  1802   000FF1                     INTCON2         equ	4081	;# 
  1803   000FF2                     INTCON          equ	4082	;# 
  1804   000FF3                     PROD            equ	4083	;# 
  1805   000FF3                     PRODL           equ	4083	;# 
  1806   000FF4                     PRODH           equ	4084	;# 
  1807   000FF5                     TABLAT          equ	4085	;# 
  1808   000FF6                     TBLPTR          equ	4086	;# 
  1809   000FF6                     TBLPTRL         equ	4086	;# 
  1810   000FF7                     TBLPTRH         equ	4087	;# 
  1811   000FF8                     TBLPTRU         equ	4088	;# 
  1812   000FF9                     PCLAT           equ	4089	;# 
  1813   000FF9                     PC              equ	4089	;# 
  1814   000FF9                     PCL             equ	4089	;# 
  1815   000FFA                     PCLATH          equ	4090	;# 
  1816   000FFB                     PCLATU          equ	4091	;# 
  1817   000FFC                     STKPTR          equ	4092	;# 
  1818   000FFD                     TOS             equ	4093	;# 
  1819   000FFD                     TOSL            equ	4093	;# 
  1820   000FFE                     TOSH            equ	4094	;# 
  1821   000FFF                     TOSU            equ	4095	;# 
  1822                           
  1823 ;; Function _INT0_DefaultInterruptHandler is unused but had its address taken
  1824   000000                     _INT0_DefaultInterruptHandler equ	0
  1825                           
  1826 ;; Function _INT1_DefaultInterruptHandler is unused but had its address taken
  1827   000000                     _INT1_DefaultInterruptHandler equ	0
  1828                           
  1829 ;; Function _INT2_DefaultInterruptHandler is unused but had its address taken
  1830   000000                     _INT2_DefaultInterruptHandler equ	0
  1831                           
  1832 ;; Function _TMR1_DefaultOverflowCallback is unused but had its address taken
  1833   000000                     _TMR1_DefaultOverflowCallback equ	0
  1834                           
  1835 ;; Function _TMR1_DefaultGateCallback is unused but had its address taken
  1836   000000                     _TMR1_DefaultGateCallback equ	0
  1837                           
  1838 ;; Function _TMR0_DefaultOverflowCallback is unused but had its address taken
  1839   000000                     _TMR0_DefaultOverflowCallback equ	0
  1840                           
  1841                           	psect	idataCOMRAM
  1842   0008C0                     __pidataCOMRAM:
  1843                           	callstack 0
  1844                           
  1845                           ;initializer for main@F5836
  1846   0008C0  3240               	dw	12864
  1847   0008C2  2F70               	dw	12144
  1848   0008C4  2CD0               	dw	11472
  1849   0008C6  2A40               	dw	10816
  1850   0008C8  27E0               	dw	10208
  1851   0008CA  25A0               	dw	9632
  1852   0008CC  2380               	dw	9088
  1853   0008CE  2190               	dw	8592
  1854   0008D0  1FB0               	dw	8112
  1855   0008D2  1DE0               	dw	7648
  1856   0008D4  1C40               	dw	7232
  1857   0008D6  1AA0               	dw	6816
  1858   0008D8  1920               	dw	6432
  1859   0008DA  17C0               	dw	6080
  1860   0008DC  1660               	dw	5728
  1861   0008DE  1520               	dw	5408
  1862   0008E0  13F0               	dw	5104
  1863   0008E2  12D0               	dw	4816
  1864   0008E4  11D0               	dw	4560
  1865   0008E6  10C0               	dw	4288
  1866   0008E8  0FD0               	dw	4048
  1867   0008EA  0EF0               	dw	3824
  1868   0008EC  0E20               	dw	3616
  1869   0008EE  0D50               	dw	3408
  1870                           
  1871                           	psect	idataBANK0
  1872   0007A0                     __pidataBANK0:
  1873                           	callstack 0
  1874                           
  1875                           ;initializer for main@F5838
  1876   0007A0  0010               	dw	16
  1877   0007A2  0010               	dw	16
  1878   0007A4  000B               	dw	11
  1879   0007A6  000B               	dw	11
  1880   0007A8  000D               	dw	13
  1881   0007AA  000D               	dw	13
  1882   0007AC  000B               	dw	11
  1883   0007AE  0009               	dw	9
  1884   0007B0  0009               	dw	9
  1885   0007B2  0008               	dw	8
  1886   0007B4  0008               	dw	8
  1887   0007B6  0006               	dw	6
  1888   0007B8  0006               	dw	6
  1889   0007BA  0010               	dw	16
  1890   0007BC  000B               	dw	11
  1891   0007BE  000B               	dw	11
  1892   0007C0  0009               	dw	9
  1893   0007C2  0009               	dw	9
  1894   0007C4  0008               	dw	8
  1895   0007C6  0008               	dw	8
  1896   0007C8  0006               	dw	6
  1897   0007CA  000B               	dw	11
  1898   0007CC  000B               	dw	11
  1899   0007CE  0009               	dw	9
  1900   0007D0  0009               	dw	9
  1901   0007D2  0008               	dw	8
  1902   0007D4  0008               	dw	8
  1903   0007D6  0006               	dw	6
  1904   0007D8  0010               	dw	16
  1905   0007DA  0010               	dw	16
  1906   0007DC  000B               	dw	11
  1907   0007DE  000B               	dw	11
  1908   0007E0  000D               	dw	13
  1909   0007E2  000D               	dw	13
  1910   0007E4  000B               	dw	11
  1911   0007E6  0009               	dw	9
  1912   0007E8  0009               	dw	9
  1913   0007EA  0008               	dw	8
  1914   0007EC  0008               	dw	8
  1915   0007EE  0006               	dw	6
  1916   0007F0  0006               	dw	6
  1917   0007F2  0010               	dw	16
  1918                           
  1919                           	psect	idataBANK2
  1920   0007F4                     __pidataBANK2:
  1921                           	callstack 0
  1922                           
  1923                           ;initializer for main@F5840
  1924   0007F4  3D09               	dw	15625
  1925   0007F6  3D09               	dw	15625
  1926   0007F8  3D09               	dw	15625
  1927   0007FA  3D09               	dw	15625
  1928   0007FC  3D09               	dw	15625
  1929   0007FE  3D09               	dw	15625
  1930   000800  7A12               	dw	31250
  1931   000802  3D09               	dw	15625
  1932   000804  3D09               	dw	15625
  1933   000806  3D09               	dw	15625
  1934   000808  3D09               	dw	15625
  1935   00080A  3D09               	dw	15625
  1936   00080C  3D09               	dw	15625
  1937   00080E  7A12               	dw	31250
  1938   000810  3D09               	dw	15625
  1939   000812  3D09               	dw	15625
  1940   000814  3D09               	dw	15625
  1941   000816  3D09               	dw	15625
  1942   000818  3D09               	dw	15625
  1943   00081A  3D09               	dw	15625
  1944   00081C  7A12               	dw	31250
  1945   00081E  3D09               	dw	15625
  1946   000820  3D09               	dw	15625
  1947   000822  3D09               	dw	15625
  1948   000824  3D09               	dw	15625
  1949   000826  3D09               	dw	15625
  1950   000828  3D09               	dw	15625
  1951   00082A  7A12               	dw	31250
  1952   00082C  3D09               	dw	15625
  1953   00082E  3D09               	dw	15625
  1954   000830  3D09               	dw	15625
  1955   000832  3D09               	dw	15625
  1956   000834  3D09               	dw	15625
  1957   000836  3D09               	dw	15625
  1958   000838  7A12               	dw	31250
  1959   00083A  3D09               	dw	15625
  1960   00083C  3D09               	dw	15625
  1961   00083E  3D09               	dw	15625
  1962   000840  3D09               	dw	15625
  1963   000842  3D09               	dw	15625
  1964   000844  3D09               	dw	15625
  1965   000846  7A12               	dw	31250
  1966                           
  1967                           	psect	nvCOMRAM
  1968   000031                     __pnvCOMRAM:
  1969                           	callstack 0
  1970   000031                     _TMR0_OverflowCallback:
  1971                           	callstack 0
  1972   000031                     	ds	2
  1973   000033                     _TMR1_GateCallback:
  1974                           	callstack 0
  1975   000033                     	ds	2
  1976   000035                     _TMR1_OverflowCallback:
  1977                           	callstack 0
  1978   000035                     	ds	2
  1979   000037                     _INT2_InterruptHandler:
  1980                           	callstack 0
  1981   000037                     	ds	2
  1982   000039                     _INT1_InterruptHandler:
  1983                           	callstack 0
  1984   000039                     	ds	2
  1985   00003B                     _INT0_InterruptHandler:
  1986                           	callstack 0
  1987   00003B                     	ds	2
  1988   000F3D                     _PMD2           set	3901
  1989   000F3E                     _PMD1           set	3902
  1990   000F3F                     _PMD0           set	3903
  1991   000F3A                     _ANSELC         set	3898
  1992   000F39                     _ANSELB         set	3897
  1993   000F38                     _ANSELA         set	3896
  1994   000FD5                     _T0CON          set	4053
  1995   000FD6                     _TMR0L          set	4054
  1996   000FD7                     _TMR0H          set	4055
  1997   000FD5                     _T0CONbits      set	4053
  1998   000F8A                     _LATBbits       set	3978
  1999   000FCC                     _T1GCONbits     set	4044
  2000   000FA3                     _PIE3bits       set	4003
  2001   000F9D                     _PIE1bits       set	3997
  2002   000FCD                     _T1CON          set	4045
  2003   000FA4                     _PIR3bits       set	4004
  2004   000F9E                     _PIR1bits       set	3998
  2005   000FCC                     _T1GCON         set	4044
  2006   000FCE                     _TMR1L          set	4046
  2007   000FCF                     _TMR1H          set	4047
  2008   000FCD                     _T1CONbits      set	4045
  2009   000FF0                     _INTCON3bits    set	4080
  2010   000FF1                     _INTCON2bits    set	4081
  2011   000FD0                     _RCONbits       set	4048
  2012   000FF2                     _INTCONbits     set	4082
  2013   000F62                     _IOCB           set	3938
  2014   000F61                     _WPUB           set	3937
  2015   000F96                     _TRISE          set	3990
  2016   000F94                     _TRISC          set	3988
  2017   000F93                     _TRISB          set	3987
  2018   000F92                     _TRISA          set	3986
  2019   000F8B                     _LATC           set	3979
  2020   000F8A                     _LATB           set	3978
  2021   000F89                     _LATA           set	3977
  2022   000F9B                     _OSCTUNE        set	3995
  2023   000FD2                     _OSCCON2        set	4050
  2024   000FD3                     _OSCCON         set	4051
  2025                           
  2026                           ; #config settings
  2027                           
  2028                           	psect	cinit
  2029   00072E                     __pcinit:
  2030                           	callstack 0
  2031   00072E                     start_initialization:
  2032                           	callstack 0
  2033   00072E                     __initialization:
  2034                           	callstack 0
  2035                           
  2036                           ; Initialize objects allocated to BANK2 (84 bytes)
  2037                           ; load TBLPTR registers with __pidataBANK2
  2038   00072E  0EF4               	movlw	low __pidataBANK2
  2039   000730  6EF6               	movwf	tblptrl,c
  2040   000732  0E07               	movlw	high __pidataBANK2
  2041   000734  6EF7               	movwf	tblptrh,c
  2042   000736  0E00               	movlw	low (__pidataBANK2 shr (0+16))
  2043   000738  6EF8               	movwf	tblptru,c
  2044   00073A  EE02  F000         	lfsr	0,__pdataBANK2
  2045   00073E  EE10 F054          	lfsr	1,84
  2046   000742                     copy_data0:
  2047   000742  0009               	tblrd		*+
  2048   000744  CFF5 FFEE          	movff	tablat,postinc0
  2049   000748  50E5               	movf	postdec1,w,c
  2050   00074A  50E1               	movf	fsr1l,w,c
  2051   00074C  E1FA               	bnz	copy_data0
  2052                           
  2053                           ; Initialize objects allocated to BANK0 (84 bytes)
  2054                           ; load TBLPTR registers with __pidataBANK0
  2055   00074E  0EA0               	movlw	low __pidataBANK0
  2056   000750  6EF6               	movwf	tblptrl,c
  2057   000752  0E07               	movlw	high __pidataBANK0
  2058   000754  6EF7               	movwf	tblptrh,c
  2059   000756  0E00               	movlw	low (__pidataBANK0 shr (0+16))
  2060   000758  6EF8               	movwf	tblptru,c
  2061   00075A  EE00  F060         	lfsr	0,__pdataBANK0
  2062   00075E  EE10 F054          	lfsr	1,84
  2063   000762                     copy_data1:
  2064   000762  0009               	tblrd		*+
  2065   000764  CFF5 FFEE          	movff	tablat,postinc0
  2066   000768  50E5               	movf	postdec1,w,c
  2067   00076A  50E1               	movf	fsr1l,w,c
  2068   00076C  E1FA               	bnz	copy_data1
  2069                           
  2070                           ; Initialize objects allocated to COMRAM (48 bytes)
  2071                           ; load TBLPTR registers with __pidataCOMRAM
  2072   00076E  0EC0               	movlw	low __pidataCOMRAM
  2073   000770  6EF6               	movwf	tblptrl,c
  2074   000772  0E08               	movlw	high __pidataCOMRAM
  2075   000774  6EF7               	movwf	tblptrh,c
  2076   000776  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
  2077   000778  6EF8               	movwf	tblptru,c
  2078   00077A  EE00  F001         	lfsr	0,__pdataCOMRAM
  2079   00077E  EE10 F030          	lfsr	1,48
  2080   000782                     copy_data2:
  2081   000782  0009               	tblrd		*+
  2082   000784  CFF5 FFEE          	movff	tablat,postinc0
  2083   000788  50E5               	movf	postdec1,w,c
  2084   00078A  50E1               	movf	fsr1l,w,c
  2085   00078C  E1FA               	bnz	copy_data2
  2086                           
  2087                           ; Clear objects allocated to COMRAM (4 bytes)
  2088   00078E  6A47               	clrf	(__pbssCOMRAM+3)& (0+255),c
  2089   000790  6A46               	clrf	(__pbssCOMRAM+2)& (0+255),c
  2090   000792  6A45               	clrf	(__pbssCOMRAM+1)& (0+255),c
  2091   000794  6A44               	clrf	__pbssCOMRAM& (0+255),c
  2092   000796                     end_of_initialization:
  2093                           	callstack 0
  2094   000796                     __end_of__initialization:
  2095                           	callstack 0
  2096   000796  0E00               	movlw	low (__Lmediumconst shr (0+16))
  2097   000798  6EF8               	movwf	tblptru,c
  2098   00079A  0100               	movlb	0
  2099   00079C  EF01  F003         	goto	_main	;jump to C main() function
  2100                           
  2101                           	psect	bssCOMRAM
  2102   000044                     __pbssCOMRAM:
  2103                           	callstack 0
  2104   000044                     _tmr0PeriodCount:
  2105                           	callstack 0
  2106   000044                     	ds	2
  2107   000046                     _timer1ReloadVal:
  2108                           	callstack 0
  2109   000046                     	ds	2
  2110                           
  2111                           	psect	dataCOMRAM
  2112   000001                     __pdataCOMRAM:
  2113                           	callstack 0
  2114   000001                     main@F5836:
  2115                           	callstack 0
  2116   000001                     	ds	48
  2117                           
  2118                           	psect	dataBANK0
  2119   000060                     __pdataBANK0:
  2120                           	callstack 0
  2121   000060                     main@F5838:
  2122                           	callstack 0
  2123   000060                     	ds	84
  2124                           
  2125                           	psect	dataBANK2
  2126   000200                     __pdataBANK2:
  2127                           	callstack 0
  2128   000200                     main@F5840:
  2129                           	callstack 0
  2130   000200                     	ds	84
  2131                           
  2132                           	psect	cstackBANK1
  2133   000100                     __pcstackBANK1:
  2134                           	callstack 0
  2135   000100                     main@notes:
  2136                           	callstack 0
  2137                           
  2138                           ; 84 bytes @ 0x0
  2139   000100                     	ds	84
  2140   000154                     main@durations:
  2141                           	callstack 0
  2142                           
  2143                           ; 84 bytes @ 0x54
  2144   000154                     	ds	84
  2145   0001A8                     main@scale:
  2146                           	callstack 0
  2147                           
  2148                           ; 48 bytes @ 0xA8
  2149   0001A8                     	ds	48
  2150   0001D8                     main@i:
  2151                           	callstack 0
  2152                           
  2153                           ; 2 bytes @ 0xD8
  2154   0001D8                     	ds	2
  2155                           
  2156                           	psect	cstackCOMRAM
  2157   00003D                     __pcstackCOMRAM:
  2158                           	callstack 0
  2159   00003D                     INT0_SetInterruptHandler@InterruptHandler:
  2160                           	callstack 0
  2161   00003D                     INT1_SetInterruptHandler@InterruptHandler:
  2162                           	callstack 0
  2163   00003D                     INT2_SetInterruptHandler@InterruptHandler:
  2164                           	callstack 0
  2165   00003D                     TMR1_CounterSet@timerVal:
  2166                           	callstack 0
  2167   00003D                     TMR0_CounterSet@counterValue:
  2168                           	callstack 0
  2169   00003D                     TMR0_OverflowCallbackRegister@callbackHandler:
  2170                           	callstack 0
  2171   00003D                     ??_TMR1_Initialize:
  2172   00003D                     
  2173                           ; 1 bytes @ 0x0
  2174   00003D                     	ds	2
  2175   00003F                     TMR1_CounterSet@onState:
  2176                           	callstack 0
  2177   00003F                     
  2178                           ; 1 bytes @ 0x2
  2179   00003F                     	ds	1
  2180   000040                     ??_main:
  2181                           
  2182                           ; 1 bytes @ 0x3
  2183   000040                     	ds	4
  2184                           
  2185 ;;
  2186 ;;Main: autosize = 0, tempsize = 4, incstack = 0, save=0
  2187 ;;
  2188 ;; *************** function _main *****************
  2189 ;; Defined at:
  2190 ;;		line 48 in file "main.c"
  2191 ;; Parameters:    Size  Location     Type
  2192 ;;		None
  2193 ;; Auto vars:     Size  Location     Type
  2194 ;;  i               2  216[BANK1 ] int 
  2195 ;;  durations      84   84[BANK1 ] unsigned short [42]
  2196 ;;  notes          84    0[BANK1 ] unsigned short [42]
  2197 ;;  scale          48  168[BANK1 ] unsigned short [24]
  2198 ;; Return value:  Size  Location     Type
  2199 ;;                  1    wreg      void 
  2200 ;; Registers used:
  2201 ;;		wreg, fsr1l, fsr1h, fsr2l, fsr2h, status,2, status,0, cstack
  2202 ;; Tracked objects:
  2203 ;;		On entry : 0/0
  2204 ;;		On exit  : 0/0
  2205 ;;		Unchanged: 0/0
  2206 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2207 ;;      Params:         0       0       0       0       0       0       0
  2208 ;;      Locals:         0       0     218       0       0       0       0
  2209 ;;      Temps:          4       0       0       0       0       0       0
  2210 ;;      Totals:         4       0     218       0       0       0       0
  2211 ;;Total ram usage:      222 bytes
  2212 ;; Hardware stack levels required when called: 3
  2213 ;; This function calls:
  2214 ;;		_SYSTEM_Initialize
  2215 ;;		_TMR0_CounterSet
  2216 ;;		_TMR0_OverflowStatusClear
  2217 ;;		_TMR0_OverflowStatusGet
  2218 ;;		_TMR1_CounterSet
  2219 ;;		_TMR1_OverflowStatusClear
  2220 ;;		_TMR1_OverflowStatusGet
  2221 ;; This function is called by:
  2222 ;;		Startup code after reset
  2223 ;; This function uses a non-reentrant model
  2224 ;;
  2225                           
  2226                           	psect	text0
  2227   000602                     __ptext0:
  2228                           	callstack 0
  2229   000602                     _main:
  2230                           	callstack 28
  2231   000602                     
  2232                           ;main.c: 50:     uint16_t scale[2 * 12] = {
  2233   000602  EE20  F001         	lfsr	2,main@F5836
  2234   000606  EE11  F0A8         	lfsr	1,main@scale
  2235   00060A  0E2F               	movlw	47
  2236   00060C                     u391:
  2237   00060C  CFDB FFE3          	movff	plusw2,plusw1
  2238   000610  06E8               	decf	wreg,f,c
  2239   000612  E2FC               	bc	u391
  2240                           
  2241                           ;main.c: 77:     uint16_t notes[42] = {
  2242   000614  EE20  F060         	lfsr	2,main@F5838
  2243   000618  EE11  F000         	lfsr	1,main@notes
  2244   00061C  0E53               	movlw	83
  2245   00061E                     u401:
  2246   00061E  CFDB FFE3          	movff	plusw2,plusw1
  2247   000622  06E8               	decf	wreg,f,c
  2248   000624  E2FC               	bc	u401
  2249                           
  2250                           ;main.c: 86:     uint16_t durations[42] = {
  2251   000626  EE22  F000         	lfsr	2,main@F5840
  2252   00062A  EE11  F054         	lfsr	1,main@durations
  2253   00062E  0E53               	movlw	83
  2254   000630                     u411:
  2255   000630  CFDB FFE3          	movff	plusw2,plusw1
  2256   000634  06E8               	decf	wreg,f,c
  2257   000636  E2FC               	bc	u411
  2258   000638                     
  2259                           ;main.c: 96:     SYSTEM_Initialize();
  2260   000638  ECB5  F004         	call	_SYSTEM_Initialize	;wreg free
  2261   00063C                     
  2262                           ;main.c: 101:             for (int i = 0; i < 42; i++) {
  2263   00063C  0E00               	movlw	0
  2264   00063E  0101               	movlb	1	; () banked
  2265   000640  6FD9               	movwf	(main@i+1)& (0+255),b
  2266   000642  0E00               	movlw	0
  2267   000644  6FD8               	movwf	main@i& (0+255),b
  2268   000646                     l1382:
  2269                           
  2270                           ; BSR set to: 1
  2271                           ;main.c: 102:                 TMR0_OverflowStatusClear();
  2272   000646  ECFD  F004         	call	_TMR0_OverflowStatusClear	;wreg free
  2273   00064A                     
  2274                           ;main.c: 103:                 TMR0_CounterSet((65535U) - durations[i]);
  2275   00064A  90D8               	bcf	status,0,c
  2276   00064C  0101               	movlb	1	; () banked
  2277   00064E  35D8               	rlcf	main@i& (0+255),w,b
  2278   000650  6ED9               	movwf	fsr2l,c
  2279   000652  35D9               	rlcf	(main@i+1)& (0+255),w,b
  2280   000654  6EDA               	movwf	fsr2h,c
  2281   000656  0E54               	movlw	low main@durations
  2282   000658  26D9               	addwf	fsr2l,f,c
  2283   00065A  0E01               	movlw	high main@durations
  2284   00065C  22DA               	addwfc	fsr2h,f,c
  2285   00065E  CFDE F040          	movff	postinc2,??_main
  2286   000662  CFDD F041          	movff	postdec2,??_main+1
  2287   000666  1C40               	comf	??_main^0,w,c
  2288   000668  6E3D               	movwf	TMR0_CounterSet@counterValue^0,c
  2289   00066A  1C41               	comf	(??_main+1)^0,w,c
  2290   00066C  6E3E               	movwf	(TMR0_CounterSet@counterValue+1)^0,c
  2291   00066E  ECDD  F004         	call	_TMR0_CounterSet	;wreg free
  2292                           
  2293                           ;main.c: 105:                 while (TMR0_OverflowStatusGet() == 0) {
  2294   000672  EF7A  F003         	goto	l1394
  2295   000676                     l1386:
  2296                           
  2297                           ;main.c: 106:                     TMR1_OverflowStatusClear();
  2298   000676  ECFB  F004         	call	_TMR1_OverflowStatusClear	;wreg free
  2299   00067A                     
  2300                           ;main.c: 107:                     TMR1_CounterSet((65535U) - scale[notes[i]]);
  2301   00067A  90D8               	bcf	status,0,c
  2302   00067C  0101               	movlb	1	; () banked
  2303   00067E  35D8               	rlcf	main@i& (0+255),w,b
  2304   000680  6ED9               	movwf	fsr2l,c
  2305   000682  35D9               	rlcf	(main@i+1)& (0+255),w,b
  2306   000684  6EDA               	movwf	fsr2h,c
  2307   000686  0E00               	movlw	low main@notes
  2308   000688  26D9               	addwf	fsr2l,f,c
  2309   00068A  0E01               	movlw	high main@notes
  2310   00068C  22DA               	addwfc	fsr2h,f,c
  2311   00068E  CFDE F040          	movff	postinc2,??_main
  2312   000692  CFDD F041          	movff	postdec2,??_main+1
  2313   000696  90D8               	bcf	status,0,c
  2314   000698  3640               	rlcf	??_main^0,f,c
  2315   00069A  3641               	rlcf	(??_main+1)^0,f,c
  2316   00069C  0EA8               	movlw	low main@scale
  2317   00069E  2440               	addwf	??_main^0,w,c
  2318   0006A0  6ED9               	movwf	fsr2l,c
  2319   0006A2  0E01               	movlw	high main@scale
  2320   0006A4  2041               	addwfc	(??_main+1)^0,w,c
  2321   0006A6  6EDA               	movwf	fsr2h,c
  2322   0006A8  CFDE F042          	movff	postinc2,??_main+2
  2323   0006AC  CFDD F043          	movff	postdec2,??_main+3
  2324   0006B0  1C42               	comf	(??_main+2)^0,w,c
  2325   0006B2  6E3D               	movwf	TMR1_CounterSet@timerVal^0,c
  2326   0006B4  1C43               	comf	(??_main+3)^0,w,c
  2327   0006B6  6E3E               	movwf	(TMR1_CounterSet@timerVal+1)^0,c
  2328   0006B8  EC24  F004         	call	_TMR1_CounterSet	;wreg free
  2329   0006BC                     l1390:
  2330   0006BC  ECC2  F004         	call	_TMR1_OverflowStatusGet	;wreg free
  2331   0006C0  0900               	iorlw	0
  2332   0006C2  B4D8               	btfsc	status,2,c
  2333   0006C4  EF66  F003         	goto	u421
  2334   0006C8  EF68  F003         	goto	u420
  2335   0006CC                     u421:
  2336   0006CC  EF5E  F003         	goto	l1390
  2337   0006D0                     u420:
  2338   0006D0  BA8A               	btfsc	138,5,c	;volatile
  2339   0006D2  EF6D  F003         	goto	u431
  2340   0006D6  EF70  F003         	goto	u430
  2341   0006DA                     u431:
  2342   0006DA  0E01               	movlw	1
  2343   0006DC  EF71  F003         	goto	u436
  2344   0006E0                     u430:
  2345   0006E0  0E00               	movlw	0
  2346   0006E2                     u436:
  2347   0006E2  0AFF               	xorlw	255
  2348   0006E4  6E40               	movwf	??_main^0,c
  2349   0006E6  3A40               	swapf	??_main^0,f,c
  2350   0006E8  4640               	rlncf	??_main^0,f,c
  2351   0006EA  508A               	movf	138,w,c	;volatile
  2352   0006EC  1840               	xorwf	??_main^0,w,c
  2353   0006EE  0BDF               	andlw	-33
  2354   0006F0  1840               	xorwf	??_main^0,w,c
  2355   0006F2  6E8A               	movwf	138,c	;volatile
  2356   0006F4                     l1394:
  2357                           
  2358                           ;main.c: 105:                 while (TMR0_OverflowStatusGet() == 0) {
  2359   0006F4  ECCC  F004         	call	_TMR0_OverflowStatusGet	;wreg free
  2360   0006F8  0900               	iorlw	0
  2361   0006FA  B4D8               	btfsc	status,2,c
  2362   0006FC  EF82  F003         	goto	u441
  2363   000700  EF84  F003         	goto	u440
  2364   000704                     u441:
  2365   000704  EF3B  F003         	goto	l1386
  2366   000708                     u440:
  2367   000708                     
  2368                           ;main.c: 112:             }
  2369   000708  0101               	movlb	1	; () banked
  2370   00070A  4BD8               	infsnz	main@i& (0+255),f,b
  2371   00070C  2BD9               	incf	(main@i+1)& (0+255),f,b
  2372   00070E                     
  2373                           ; BSR set to: 1
  2374   00070E  BFD9               	btfsc	(main@i+1)& (0+255),7,b
  2375   000710  EF93  F003         	goto	u451
  2376   000714  51D9               	movf	(main@i+1)& (0+255),w,b
  2377   000716  E109               	bnz	u450
  2378   000718  0E2A               	movlw	42
  2379   00071A  5DD8               	subwf	main@i& (0+255),w,b
  2380   00071C  A0D8               	btfss	status,0,c
  2381   00071E  EF93  F003         	goto	u451
  2382   000722  EF95  F003         	goto	u450
  2383   000726                     u451:
  2384   000726  EF23  F003         	goto	l1382
  2385   00072A                     u450:
  2386   00072A                     
  2387                           ; BSR set to: 1
  2388   00072A  EFFE  F03F         	goto	start
  2389   00072E                     __end_of_main:
  2390                           	callstack 0
  2391                           
  2392 ;; *************** function _TMR1_OverflowStatusGet *****************
  2393 ;; Defined at:
  2394 ;;		line 173 in file "mcc_generated_files/timer/src/tmr1.c"
  2395 ;; Parameters:    Size  Location     Type
  2396 ;;		None
  2397 ;; Auto vars:     Size  Location     Type
  2398 ;;		None
  2399 ;; Return value:  Size  Location     Type
  2400 ;;                  1    wreg      _Bool 
  2401 ;; Registers used:
  2402 ;;		wreg
  2403 ;; Tracked objects:
  2404 ;;		On entry : 0/0
  2405 ;;		On exit  : 0/0
  2406 ;;		Unchanged: 0/0
  2407 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2408 ;;      Params:         0       0       0       0       0       0       0
  2409 ;;      Locals:         0       0       0       0       0       0       0
  2410 ;;      Temps:          0       0       0       0       0       0       0
  2411 ;;      Totals:         0       0       0       0       0       0       0
  2412 ;;Total ram usage:        0 bytes
  2413 ;; Hardware stack levels used: 1
  2414 ;; This function calls:
  2415 ;;		Nothing
  2416 ;; This function is called by:
  2417 ;;		_main
  2418 ;; This function uses a non-reentrant model
  2419 ;;
  2420                           
  2421                           	psect	text1
  2422   000984                     __ptext1:
  2423                           	callstack 0
  2424   000984                     _TMR1_OverflowStatusGet:
  2425                           	callstack 30
  2426   000984                     
  2427                           ;mcc_generated_files/timer/src/tmr1.c: 175:     return(PIR1bits.TMR1IF);
  2428   000984  B09E               	btfsc	158,0,c	;volatile
  2429   000986  EFC7  F004         	goto	u311
  2430   00098A  EFCA  F004         	goto	u310
  2431   00098E                     u311:
  2432   00098E  0E01               	movlw	1
  2433   000990  EFCB  F004         	goto	u316
  2434   000994                     u310:
  2435   000994  0E00               	movlw	0
  2436   000996                     u316:
  2437   000996  0012               	return		;funcret
  2438   000998                     __end_of_TMR1_OverflowStatusGet:
  2439                           	callstack 0
  2440                           
  2441 ;; *************** function _TMR1_OverflowStatusClear *****************
  2442 ;; Defined at:
  2443 ;;		line 178 in file "mcc_generated_files/timer/src/tmr1.c"
  2444 ;; Parameters:    Size  Location     Type
  2445 ;;		None
  2446 ;; Auto vars:     Size  Location     Type
  2447 ;;		None
  2448 ;; Return value:  Size  Location     Type
  2449 ;;                  1    wreg      void 
  2450 ;; Registers used:
  2451 ;;		None
  2452 ;; Tracked objects:
  2453 ;;		On entry : 0/0
  2454 ;;		On exit  : 0/0
  2455 ;;		Unchanged: 0/0
  2456 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2457 ;;      Params:         0       0       0       0       0       0       0
  2458 ;;      Locals:         0       0       0       0       0       0       0
  2459 ;;      Temps:          0       0       0       0       0       0       0
  2460 ;;      Totals:         0       0       0       0       0       0       0
  2461 ;;Total ram usage:        0 bytes
  2462 ;; Hardware stack levels used: 1
  2463 ;; This function calls:
  2464 ;;		Nothing
  2465 ;; This function is called by:
  2466 ;;		_main
  2467 ;; This function uses a non-reentrant model
  2468 ;;
  2469                           
  2470                           	psect	text2
  2471   0009F6                     __ptext2:
  2472                           	callstack 0
  2473   0009F6                     _TMR1_OverflowStatusClear:
  2474                           	callstack 30
  2475   0009F6                     
  2476                           ;mcc_generated_files/timer/src/tmr1.c: 180:     PIR1bits.TMR1IF = 0U;
  2477   0009F6  909E               	bcf	158,0,c	;volatile
  2478   0009F8  0012               	return		;funcret
  2479   0009FA                     __end_of_TMR1_OverflowStatusClear:
  2480                           	callstack 0
  2481                           
  2482 ;; *************** function _TMR1_CounterSet *****************
  2483 ;; Defined at:
  2484 ;;		line 122 in file "mcc_generated_files/timer/src/tmr1.c"
  2485 ;; Parameters:    Size  Location     Type
  2486 ;;  timerVal        2    0[COMRAM] unsigned short 
  2487 ;; Auto vars:     Size  Location     Type
  2488 ;;  onState         1    2[COMRAM] _Bool 
  2489 ;; Return value:  Size  Location     Type
  2490 ;;                  1    wreg      void 
  2491 ;; Registers used:
  2492 ;;		wreg, status,2
  2493 ;; Tracked objects:
  2494 ;;		On entry : 0/0
  2495 ;;		On exit  : 0/0
  2496 ;;		Unchanged: 0/0
  2497 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2498 ;;      Params:         2       0       0       0       0       0       0
  2499 ;;      Locals:         1       0       0       0       0       0       0
  2500 ;;      Temps:          0       0       0       0       0       0       0
  2501 ;;      Totals:         3       0       0       0       0       0       0
  2502 ;;Total ram usage:        3 bytes
  2503 ;; Hardware stack levels used: 1
  2504 ;; This function calls:
  2505 ;;		Nothing
  2506 ;; This function is called by:
  2507 ;;		_main
  2508 ;;		_TMR1_Reload
  2509 ;;		_TMR1_Tasks
  2510 ;; This function uses a non-reentrant model
  2511 ;;
  2512                           
  2513                           	psect	text3
  2514   000848                     __ptext3:
  2515                           	callstack 0
  2516   000848                     _TMR1_CounterSet:
  2517                           	callstack 30
  2518   000848                     
  2519                           ;mcc_generated_files/timer/src/tmr1.c: 122: void TMR1_CounterSet(uint16_t timerVal);mcc_
      +                          generated_files/timer/src/tmr1.c: 123: {;mcc_generated_files/timer/src/tmr1.c: 124:     
      +                          if (1U == T1CONbits.T1SYNC)
  2520   000848  A4CD               	btfss	205,2,c	;volatile
  2521   00084A  EF29  F004         	goto	u281
  2522   00084E  EF2B  F004         	goto	u280
  2523   000852                     u281:
  2524   000852  EF41  F004         	goto	l1332
  2525   000856                     u280:
  2526   000856                     
  2527                           ;mcc_generated_files/timer/src/tmr1.c: 125:     {;mcc_generated_files/timer/src/tmr1.c: 
      +                          126:      _Bool onState = T1CONbits.TMR1ON;
  2528   000856  B0CD               	btfsc	205,0,c	;volatile
  2529   000858  EF30  F004         	goto	u291
  2530   00085C  EF33  F004         	goto	u290
  2531   000860                     u291:
  2532   000860  0E01               	movlw	1
  2533   000862  EF34  F004         	goto	u296
  2534   000866                     u290:
  2535   000866  0E00               	movlw	0
  2536   000868                     u296:
  2537   000868  6E3F               	movwf	TMR1_CounterSet@onState^0,c
  2538   00086A                     
  2539                           ;mcc_generated_files/timer/src/tmr1.c: 128:         T1CONbits.TMR1ON = 0U;
  2540   00086A  90CD               	bcf	205,0,c	;volatile
  2541                           
  2542                           ;mcc_generated_files/timer/src/tmr1.c: 130:         TMR1H = (uint8_t)(timerVal >> 8U);
  2543   00086C  503E               	movf	(TMR1_CounterSet@timerVal+1)^0,w,c
  2544   00086E  6ECF               	movwf	207,c	;volatile
  2545   000870                     
  2546                           ;mcc_generated_files/timer/src/tmr1.c: 131:         TMR1L = (uint8_t)timerVal;
  2547   000870  C03D  FFCE         	movff	TMR1_CounterSet@timerVal,4046	;volatile
  2548   000874                     
  2549                           ;mcc_generated_files/timer/src/tmr1.c: 133:         T1CONbits.TMR1ON = onState;
  2550   000874  B03F               	btfsc	TMR1_CounterSet@onState^0,0,c
  2551   000876  D002               	bra	u305
  2552   000878  90CD               	bcf	205,0,c	;volatile
  2553   00087A  D001               	bra	u306
  2554   00087C                     u305:
  2555   00087C  80CD               	bsf	205,0,c	;volatile
  2556   00087E                     u306:
  2557                           
  2558                           ;mcc_generated_files/timer/src/tmr1.c: 134:     }
  2559   00087E  EF45  F004         	goto	l189
  2560   000882                     l1332:
  2561                           
  2562                           ;mcc_generated_files/timer/src/tmr1.c: 136:     {;mcc_generated_files/timer/src/tmr1.c: 
      +                          137:         TMR1H = (uint8_t)(timerVal >> 8U);
  2563   000882  503E               	movf	(TMR1_CounterSet@timerVal+1)^0,w,c
  2564   000884  6ECF               	movwf	207,c	;volatile
  2565   000886                     
  2566                           ;mcc_generated_files/timer/src/tmr1.c: 138:         TMR1L = (uint8_t)timerVal;
  2567   000886  C03D  FFCE         	movff	TMR1_CounterSet@timerVal,4046	;volatile
  2568   00088A                     l189:
  2569   00088A  0012               	return		;funcret
  2570   00088C                     __end_of_TMR1_CounterSet:
  2571                           	callstack 0
  2572                           
  2573 ;; *************** function _TMR0_OverflowStatusGet *****************
  2574 ;; Defined at:
  2575 ;;		line 139 in file "mcc_generated_files/timer/src/tmr0.c"
  2576 ;; Parameters:    Size  Location     Type
  2577 ;;		None
  2578 ;; Auto vars:     Size  Location     Type
  2579 ;;		None
  2580 ;; Return value:  Size  Location     Type
  2581 ;;                  1    wreg      _Bool 
  2582 ;; Registers used:
  2583 ;;		wreg
  2584 ;; Tracked objects:
  2585 ;;		On entry : 0/0
  2586 ;;		On exit  : 0/0
  2587 ;;		Unchanged: 0/0
  2588 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2589 ;;      Params:         0       0       0       0       0       0       0
  2590 ;;      Locals:         0       0       0       0       0       0       0
  2591 ;;      Temps:          0       0       0       0       0       0       0
  2592 ;;      Totals:         0       0       0       0       0       0       0
  2593 ;;Total ram usage:        0 bytes
  2594 ;; Hardware stack levels used: 1
  2595 ;; This function calls:
  2596 ;;		Nothing
  2597 ;; This function is called by:
  2598 ;;		_main
  2599 ;; This function uses a non-reentrant model
  2600 ;;
  2601                           
  2602                           	psect	text4
  2603   000998                     __ptext4:
  2604                           	callstack 0
  2605   000998                     _TMR0_OverflowStatusGet:
  2606                           	callstack 30
  2607   000998                     
  2608                           ;mcc_generated_files/timer/src/tmr0.c: 141:     return INTCONbits.TMR0IF;
  2609   000998  B4F2               	btfsc	242,2,c	;volatile
  2610   00099A  EFD1  F004         	goto	u321
  2611   00099E  EFD4  F004         	goto	u320
  2612   0009A2                     u321:
  2613   0009A2  0E01               	movlw	1
  2614   0009A4  EFD5  F004         	goto	u326
  2615   0009A8                     u320:
  2616   0009A8  0E00               	movlw	0
  2617   0009AA                     u326:
  2618   0009AA  0012               	return		;funcret
  2619   0009AC                     __end_of_TMR0_OverflowStatusGet:
  2620                           	callstack 0
  2621                           
  2622 ;; *************** function _TMR0_OverflowStatusClear *****************
  2623 ;; Defined at:
  2624 ;;		line 144 in file "mcc_generated_files/timer/src/tmr0.c"
  2625 ;; Parameters:    Size  Location     Type
  2626 ;;		None
  2627 ;; Auto vars:     Size  Location     Type
  2628 ;;		None
  2629 ;; Return value:  Size  Location     Type
  2630 ;;                  1    wreg      void 
  2631 ;; Registers used:
  2632 ;;		None
  2633 ;; Tracked objects:
  2634 ;;		On entry : 0/0
  2635 ;;		On exit  : 0/0
  2636 ;;		Unchanged: 0/0
  2637 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2638 ;;      Params:         0       0       0       0       0       0       0
  2639 ;;      Locals:         0       0       0       0       0       0       0
  2640 ;;      Temps:          0       0       0       0       0       0       0
  2641 ;;      Totals:         0       0       0       0       0       0       0
  2642 ;;Total ram usage:        0 bytes
  2643 ;; Hardware stack levels used: 1
  2644 ;; This function calls:
  2645 ;;		Nothing
  2646 ;; This function is called by:
  2647 ;;		_main
  2648 ;; This function uses a non-reentrant model
  2649 ;;
  2650                           
  2651                           	psect	text5
  2652   0009FA                     __ptext5:
  2653                           	callstack 0
  2654   0009FA                     _TMR0_OverflowStatusClear:
  2655                           	callstack 30
  2656   0009FA                     
  2657                           ;mcc_generated_files/timer/src/tmr0.c: 146:     INTCONbits.TMR0IF = 0;
  2658   0009FA  94F2               	bcf	242,2,c	;volatile
  2659   0009FC  0012               	return		;funcret
  2660   0009FE                     __end_of_TMR0_OverflowStatusClear:
  2661                           	callstack 0
  2662                           
  2663 ;; *************** function _TMR0_CounterSet *****************
  2664 ;; Defined at:
  2665 ;;		line 101 in file "mcc_generated_files/timer/src/tmr0.c"
  2666 ;; Parameters:    Size  Location     Type
  2667 ;;  counterValue    2    0[COMRAM] unsigned short 
  2668 ;; Auto vars:     Size  Location     Type
  2669 ;;		None
  2670 ;; Return value:  Size  Location     Type
  2671 ;;                  1    wreg      void 
  2672 ;; Registers used:
  2673 ;;		wreg, status,2
  2674 ;; Tracked objects:
  2675 ;;		On entry : 0/0
  2676 ;;		On exit  : 0/0
  2677 ;;		Unchanged: 0/0
  2678 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2679 ;;      Params:         2       0       0       0       0       0       0
  2680 ;;      Locals:         0       0       0       0       0       0       0
  2681 ;;      Temps:          0       0       0       0       0       0       0
  2682 ;;      Totals:         2       0       0       0       0       0       0
  2683 ;;Total ram usage:        2 bytes
  2684 ;; Hardware stack levels used: 1
  2685 ;; This function calls:
  2686 ;;		Nothing
  2687 ;; This function is called by:
  2688 ;;		_main
  2689 ;; This function uses a non-reentrant model
  2690 ;;
  2691                           
  2692                           	psect	text6
  2693   0009BA                     __ptext6:
  2694                           	callstack 0
  2695   0009BA                     _TMR0_CounterSet:
  2696                           	callstack 30
  2697   0009BA                     
  2698                           ;mcc_generated_files/timer/src/tmr0.c: 101: void TMR0_CounterSet(uint16_t counterValue);
      +                          mcc_generated_files/timer/src/tmr0.c: 102: {;mcc_generated_files/timer/src/tmr0.c: 103: 
      +                              TMR0H = (uint8_t)(counterValue >> 8);
  2699   0009BA  503E               	movf	(TMR0_CounterSet@counterValue+1)^0,w,c
  2700   0009BC  6ED7               	movwf	215,c	;volatile
  2701   0009BE                     
  2702                           ;mcc_generated_files/timer/src/tmr0.c: 104:     TMR0L = (uint8_t)(counterValue);
  2703   0009BE  C03D  FFD6         	movff	TMR0_CounterSet@counterValue,4054	;volatile
  2704   0009C2  0012               	return		;funcret
  2705   0009C4                     __end_of_TMR0_CounterSet:
  2706                           	callstack 0
  2707                           
  2708 ;; *************** function _SYSTEM_Initialize *****************
  2709 ;; Defined at:
  2710 ;;		line 47 in file "mcc_generated_files/system/src/system.c"
  2711 ;; Parameters:    Size  Location     Type
  2712 ;;		None
  2713 ;; Auto vars:     Size  Location     Type
  2714 ;;		None
  2715 ;; Return value:  Size  Location     Type
  2716 ;;                  1    wreg      void 
  2717 ;; Registers used:
  2718 ;;		wreg, status,2, status,0, cstack
  2719 ;; Tracked objects:
  2720 ;;		On entry : 0/0
  2721 ;;		On exit  : 0/0
  2722 ;;		Unchanged: 0/0
  2723 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2724 ;;      Params:         0       0       0       0       0       0       0
  2725 ;;      Locals:         0       0       0       0       0       0       0
  2726 ;;      Temps:          0       0       0       0       0       0       0
  2727 ;;      Totals:         0       0       0       0       0       0       0
  2728 ;;Total ram usage:        0 bytes
  2729 ;; Hardware stack levels used: 1
  2730 ;; Hardware stack levels required when called: 2
  2731 ;; This function calls:
  2732 ;;		_CLOCK_Initialize
  2733 ;;		_INTERRUPT_Initialize
  2734 ;;		_PIN_MANAGER_Initialize
  2735 ;;		_PMD_Initialize
  2736 ;;		_TMR0_Initialize
  2737 ;;		_TMR1_Initialize
  2738 ;; This function is called by:
  2739 ;;		_main
  2740 ;; This function uses a non-reentrant model
  2741 ;;
  2742                           
  2743                           	psect	text7
  2744   00096A                     __ptext7:
  2745                           	callstack 0
  2746   00096A                     _SYSTEM_Initialize:
  2747                           	callstack 28
  2748   00096A                     
  2749                           ;mcc_generated_files/system/src/system.c: 49:     CLOCK_Initialize();
  2750   00096A  ECD6  F004         	call	_CLOCK_Initialize	;wreg free
  2751                           
  2752                           ;mcc_generated_files/system/src/system.c: 50:     PIN_MANAGER_Initialize();
  2753   00096E  EC8F  F004         	call	_PIN_MANAGER_Initialize	;wreg free
  2754   000972                     
  2755                           ;mcc_generated_files/system/src/system.c: 51:     TMR0_Initialize();
  2756   000972  ECA4  F004         	call	_TMR0_Initialize	;wreg free
  2757   000976                     
  2758                           ;mcc_generated_files/system/src/system.c: 52:     TMR1_Initialize();
  2759   000976  EC78  F004         	call	_TMR1_Initialize	;wreg free
  2760   00097A                     
  2761                           ;mcc_generated_files/system/src/system.c: 53:     PMD_Initialize();
  2762   00097A  ECE7  F004         	call	_PMD_Initialize	;wreg free
  2763   00097E                     
  2764                           ;mcc_generated_files/system/src/system.c: 54:     INTERRUPT_Initialize();
  2765   00097E  EC46  F004         	call	_INTERRUPT_Initialize	;wreg free
  2766   000982  0012               	return		;funcret
  2767   000984                     __end_of_SYSTEM_Initialize:
  2768                           	callstack 0
  2769                           
  2770 ;; *************** function _TMR1_Initialize *****************
  2771 ;; Defined at:
  2772 ;;		line 53 in file "mcc_generated_files/timer/src/tmr1.c"
  2773 ;; Parameters:    Size  Location     Type
  2774 ;;		None
  2775 ;; Auto vars:     Size  Location     Type
  2776 ;;		None
  2777 ;; Return value:  Size  Location     Type
  2778 ;;                  1    wreg      void 
  2779 ;; Registers used:
  2780 ;;		wreg, status,2, status,0
  2781 ;; Tracked objects:
  2782 ;;		On entry : 0/0
  2783 ;;		On exit  : 0/0
  2784 ;;		Unchanged: 0/0
  2785 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2786 ;;      Params:         0       0       0       0       0       0       0
  2787 ;;      Locals:         0       0       0       0       0       0       0
  2788 ;;      Temps:          2       0       0       0       0       0       0
  2789 ;;      Totals:         2       0       0       0       0       0       0
  2790 ;;Total ram usage:        2 bytes
  2791 ;; Hardware stack levels used: 1
  2792 ;; This function calls:
  2793 ;;		Nothing
  2794 ;; This function is called by:
  2795 ;;		_SYSTEM_Initialize
  2796 ;; This function uses a non-reentrant model
  2797 ;;
  2798                           
  2799                           	psect	text8
  2800   0008F0                     __ptext8:
  2801                           	callstack 0
  2802   0008F0                     _TMR1_Initialize:
  2803                           	callstack 29
  2804   0008F0                     
  2805                           ;mcc_generated_files/timer/src/tmr1.c: 55:     T1CONbits.TMR1ON = 0U;
  2806   0008F0  90CD               	bcf	205,0,c	;volatile
  2807                           
  2808                           ;mcc_generated_files/timer/src/tmr1.c: 57:     TMR1H = 0x0;
  2809   0008F2  6ACF               	clrf	207,c	;volatile
  2810                           
  2811                           ;mcc_generated_files/timer/src/tmr1.c: 58:     TMR1L = 0x0;
  2812   0008F4  6ACE               	clrf	206,c	;volatile
  2813   0008F6                     
  2814                           ;mcc_generated_files/timer/src/tmr1.c: 60:     timer1ReloadVal=((uint16_t)TMR1H << 8U) |
      +                           TMR1L;
  2815   0008F6  50CF               	movf	207,w,c	;volatile
  2816   0008F8  6E3D               	movwf	??_TMR1_Initialize^0,c
  2817   0008FA  50CE               	movf	206,w,c	;volatile
  2818   0008FC  6E46               	movwf	_timer1ReloadVal^0,c	;volatile
  2819   0008FE  C03D  F047         	movff	??_TMR1_Initialize,_timer1ReloadVal+1	;volatile
  2820   000902                     
  2821                           ;mcc_generated_files/timer/src/tmr1.c: 62:     T1GCON = (0 << 0x0)
  2822   000902  6ACC               	clrf	204,c	;volatile
  2823   000904                     
  2824                           ;mcc_generated_files/timer/src/tmr1.c: 68:     TMR1_OverflowCallback =TMR1_DefaultOverfl
      +                          owCallback;
  2825   000904  0E00               	movlw	0
  2826   000906  6E35               	movwf	_TMR1_OverflowCallback^0,c
  2827   000908  0E00               	movlw	0
  2828   00090A  6E36               	movwf	(_TMR1_OverflowCallback+1)^0,c
  2829   00090C                     
  2830                           ;mcc_generated_files/timer/src/tmr1.c: 69:     TMR1_GateCallback = TMR1_DefaultGateCallb
      +                          ack;
  2831   00090C  0E00               	movlw	0
  2832   00090E  6E33               	movwf	_TMR1_GateCallback^0,c
  2833   000910  0E00               	movlw	0
  2834   000912  6E34               	movwf	(_TMR1_GateCallback+1)^0,c
  2835   000914                     
  2836                           ;mcc_generated_files/timer/src/tmr1.c: 72:  PIR1bits.TMR1IF = 0U;
  2837   000914  909E               	bcf	158,0,c	;volatile
  2838   000916                     
  2839                           ;mcc_generated_files/timer/src/tmr1.c: 73:  PIR3bits.TMR1GIF = 0U;
  2840   000916  90A4               	bcf	164,0,c	;volatile
  2841                           
  2842                           ;mcc_generated_files/timer/src/tmr1.c: 75:     T1CON = (1 << 0x0)
  2843   000918  0E05               	movlw	5
  2844   00091A  6ECD               	movwf	205,c	;volatile
  2845   00091C  0012               	return		;funcret
  2846   00091E                     __end_of_TMR1_Initialize:
  2847                           	callstack 0
  2848                           
  2849 ;; *************** function _TMR0_Initialize *****************
  2850 ;; Defined at:
  2851 ;;		line 48 in file "mcc_generated_files/timer/src/tmr0.c"
  2852 ;; Parameters:    Size  Location     Type
  2853 ;;		None
  2854 ;; Auto vars:     Size  Location     Type
  2855 ;;		None
  2856 ;; Return value:  Size  Location     Type
  2857 ;;                  1    wreg      void 
  2858 ;; Registers used:
  2859 ;;		wreg, status,2, status,0, cstack
  2860 ;; Tracked objects:
  2861 ;;		On entry : 0/0
  2862 ;;		On exit  : 0/0
  2863 ;;		Unchanged: 0/0
  2864 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2865 ;;      Params:         0       0       0       0       0       0       0
  2866 ;;      Locals:         0       0       0       0       0       0       0
  2867 ;;      Temps:          0       0       0       0       0       0       0
  2868 ;;      Totals:         0       0       0       0       0       0       0
  2869 ;;Total ram usage:        0 bytes
  2870 ;; Hardware stack levels used: 1
  2871 ;; Hardware stack levels required when called: 1
  2872 ;; This function calls:
  2873 ;;		_TMR0_OverflowCallbackRegister
  2874 ;; This function is called by:
  2875 ;;		_SYSTEM_Initialize
  2876 ;; This function uses a non-reentrant model
  2877 ;;
  2878                           
  2879                           	psect	text9
  2880   000948                     __ptext9:
  2881                           	callstack 0
  2882   000948                     _TMR0_Initialize:
  2883                           	callstack 28
  2884   000948                     
  2885                           ;mcc_generated_files/timer/src/tmr0.c: 51:     T0CONbits.T08BIT = 0;
  2886   000948  9CD5               	bcf	213,6,c	;volatile
  2887                           
  2888                           ;mcc_generated_files/timer/src/tmr0.c: 52:     TMR0H = 0x0;
  2889   00094A  6AD7               	clrf	215,c	;volatile
  2890                           
  2891                           ;mcc_generated_files/timer/src/tmr0.c: 53:     TMR0L = 0x0;
  2892   00094C  6AD6               	clrf	214,c	;volatile
  2893   00094E                     
  2894                           ;mcc_generated_files/timer/src/tmr0.c: 54:     tmr0PeriodCount = 0U;
  2895   00094E  0E00               	movlw	0
  2896   000950  6E45               	movwf	(_tmr0PeriodCount+1)^0,c	;volatile
  2897   000952  0E00               	movlw	0
  2898   000954  6E44               	movwf	_tmr0PeriodCount^0,c	;volatile
  2899   000956                     
  2900                           ;mcc_generated_files/timer/src/tmr0.c: 55:     TMR0_OverflowCallbackRegister(TMR0_Defaul
      +                          tOverflowCallback);
  2901   000956  0E00               	movlw	0
  2902   000958  6E3D               	movwf	TMR0_OverflowCallbackRegister@callbackHandler^0,c
  2903   00095A  0E00               	movlw	0
  2904   00095C  6E3E               	movwf	(TMR0_OverflowCallbackRegister@callbackHandler+1)^0,c
  2905   00095E  ECE2  F004         	call	_TMR0_OverflowCallbackRegister	;wreg free
  2906   000962                     
  2907                           ;mcc_generated_files/timer/src/tmr0.c: 57:     INTCONbits.TMR0IF = 0;
  2908   000962  94F2               	bcf	242,2,c	;volatile
  2909   000964                     
  2910                           ;mcc_generated_files/timer/src/tmr0.c: 59:     T0CON = (7 << 0x0)
  2911   000964  0E97               	movlw	151
  2912   000966  6ED5               	movwf	213,c	;volatile
  2913   000968  0012               	return		;funcret
  2914   00096A                     __end_of_TMR0_Initialize:
  2915                           	callstack 0
  2916                           
  2917 ;; *************** function _TMR0_OverflowCallbackRegister *****************
  2918 ;; Defined at:
  2919 ;;		line 129 in file "mcc_generated_files/timer/src/tmr0.c"
  2920 ;; Parameters:    Size  Location     Type
  2921 ;;  callbackHand    2    0[COMRAM] PTR FTN()void 
  2922 ;;		 -> TMR0_DefaultOverflowCallback(1), 
  2923 ;; Auto vars:     Size  Location     Type
  2924 ;;		None
  2925 ;; Return value:  Size  Location     Type
  2926 ;;                  1    wreg      void 
  2927 ;; Registers used:
  2928 ;;		wreg, status,2, status,0
  2929 ;; Tracked objects:
  2930 ;;		On entry : 0/0
  2931 ;;		On exit  : 0/0
  2932 ;;		Unchanged: 0/0
  2933 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2934 ;;      Params:         2       0       0       0       0       0       0
  2935 ;;      Locals:         0       0       0       0       0       0       0
  2936 ;;      Temps:          0       0       0       0       0       0       0
  2937 ;;      Totals:         2       0       0       0       0       0       0
  2938 ;;Total ram usage:        2 bytes
  2939 ;; Hardware stack levels used: 1
  2940 ;; This function calls:
  2941 ;;		Nothing
  2942 ;; This function is called by:
  2943 ;;		_TMR0_Initialize
  2944 ;; This function uses a non-reentrant model
  2945 ;;
  2946                           
  2947                           	psect	text10
  2948   0009C4                     __ptext10:
  2949                           	callstack 0
  2950   0009C4                     _TMR0_OverflowCallbackRegister:
  2951                           	callstack 28
  2952   0009C4                     
  2953                           ;mcc_generated_files/timer/src/tmr0.c: 129: void TMR0_OverflowCallbackRegister(void (* c
      +                          allbackHandler)(void));mcc_generated_files/timer/src/tmr0.c: 130: {;mcc_generated_files/
      +                          timer/src/tmr0.c: 131:     TMR0_OverflowCallback = callbackHandler;
  2954   0009C4  C03D  F031         	movff	TMR0_OverflowCallbackRegister@callbackHandler,_TMR0_OverflowCallback
  2955   0009C8  C03E  F032         	movff	TMR0_OverflowCallbackRegister@callbackHandler+1,_TMR0_OverflowCallback+1
  2956   0009CC  0012               	return		;funcret
  2957   0009CE                     __end_of_TMR0_OverflowCallbackRegister:
  2958                           	callstack 0
  2959                           
  2960 ;; *************** function _PMD_Initialize *****************
  2961 ;; Defined at:
  2962 ;;		line 57 in file "mcc_generated_files/system/src/system.c"
  2963 ;; Parameters:    Size  Location     Type
  2964 ;;		None
  2965 ;; Auto vars:     Size  Location     Type
  2966 ;;		None
  2967 ;; Return value:  Size  Location     Type
  2968 ;;                  1    wreg      void 
  2969 ;; Registers used:
  2970 ;;		None
  2971 ;; Tracked objects:
  2972 ;;		On entry : 0/0
  2973 ;;		On exit  : 0/0
  2974 ;;		Unchanged: 0/0
  2975 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2976 ;;      Params:         0       0       0       0       0       0       0
  2977 ;;      Locals:         0       0       0       0       0       0       0
  2978 ;;      Temps:          0       0       0       0       0       0       0
  2979 ;;      Totals:         0       0       0       0       0       0       0
  2980 ;;Total ram usage:        0 bytes
  2981 ;; Hardware stack levels used: 1
  2982 ;; This function calls:
  2983 ;;		Nothing
  2984 ;; This function is called by:
  2985 ;;		_SYSTEM_Initialize
  2986 ;; This function uses a non-reentrant model
  2987 ;;
  2988                           
  2989                           	psect	text11
  2990   0009CE                     __ptext11:
  2991                           	callstack 0
  2992   0009CE                     _PMD_Initialize:
  2993                           	callstack 29
  2994   0009CE                     
  2995                           ;mcc_generated_files/system/src/system.c: 60:     PMD0 = 0x0;
  2996   0009CE  010F               	movlb	15	; () banked
  2997   0009D0  6B3F               	clrf	63,b	;volatile
  2998                           
  2999                           ;mcc_generated_files/system/src/system.c: 62:     PMD1 = 0x0;
  3000   0009D2  6B3E               	clrf	62,b	;volatile
  3001                           
  3002                           ;mcc_generated_files/system/src/system.c: 64:     PMD2 = 0x0;
  3003   0009D4  6B3D               	clrf	61,b	;volatile
  3004   0009D6                     
  3005                           ; BSR set to: 15
  3006   0009D6  0012               	return		;funcret
  3007   0009D8                     __end_of_PMD_Initialize:
  3008                           	callstack 0
  3009                           
  3010 ;; *************** function _PIN_MANAGER_Initialize *****************
  3011 ;; Defined at:
  3012 ;;		line 38 in file "mcc_generated_files/system/src/pins.c"
  3013 ;; Parameters:    Size  Location     Type
  3014 ;;		None
  3015 ;; Auto vars:     Size  Location     Type
  3016 ;;		None
  3017 ;; Return value:  Size  Location     Type
  3018 ;;                  1    wreg      void 
  3019 ;; Registers used:
  3020 ;;		wreg, status,2
  3021 ;; Tracked objects:
  3022 ;;		On entry : 0/0
  3023 ;;		On exit  : 0/0
  3024 ;;		Unchanged: 0/0
  3025 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  3026 ;;      Params:         0       0       0       0       0       0       0
  3027 ;;      Locals:         0       0       0       0       0       0       0
  3028 ;;      Temps:          0       0       0       0       0       0       0
  3029 ;;      Totals:         0       0       0       0       0       0       0
  3030 ;;Total ram usage:        0 bytes
  3031 ;; Hardware stack levels used: 1
  3032 ;; This function calls:
  3033 ;;		Nothing
  3034 ;; This function is called by:
  3035 ;;		_SYSTEM_Initialize
  3036 ;; This function uses a non-reentrant model
  3037 ;;
  3038                           
  3039                           	psect	text12
  3040   00091E                     __ptext12:
  3041                           	callstack 0
  3042   00091E                     _PIN_MANAGER_Initialize:
  3043                           	callstack 29
  3044   00091E                     
  3045                           ;mcc_generated_files/system/src/pins.c: 43:     LATA = 0x0;
  3046   00091E  6A89               	clrf	137,c	;volatile
  3047                           
  3048                           ;mcc_generated_files/system/src/pins.c: 44:     LATB = 0x0;
  3049   000920  6A8A               	clrf	138,c	;volatile
  3050                           
  3051                           ;mcc_generated_files/system/src/pins.c: 45:     LATC = 0x0;
  3052   000922  6A8B               	clrf	139,c	;volatile
  3053                           
  3054                           ;mcc_generated_files/system/src/pins.c: 53:     TRISA = 0xFF;
  3055   000924  6892               	setf	146,c	;volatile
  3056   000926                     
  3057                           ;mcc_generated_files/system/src/pins.c: 54:     TRISB = 0xDF;
  3058   000926  0EDF               	movlw	223
  3059   000928  6E93               	movwf	147,c	;volatile
  3060   00092A                     
  3061                           ;mcc_generated_files/system/src/pins.c: 55:     TRISC = 0xFF;
  3062   00092A  6894               	setf	148,c	;volatile
  3063                           
  3064                           ;mcc_generated_files/system/src/pins.c: 56:     TRISE = 0x80;
  3065   00092C  0E80               	movlw	128
  3066   00092E  6E96               	movwf	150,c	;volatile
  3067                           
  3068                           ;mcc_generated_files/system/src/pins.c: 61:     ANSELA = 0x23;
  3069   000930  0E23               	movlw	35
  3070   000932  010F               	movlb	15	; () banked
  3071   000934  6F38               	movwf	56,b	;volatile
  3072                           
  3073                           ;mcc_generated_files/system/src/pins.c: 62:     ANSELB = 0x1F;
  3074   000936  0E1F               	movlw	31
  3075   000938  6F39               	movwf	57,b	;volatile
  3076                           
  3077                           ;mcc_generated_files/system/src/pins.c: 63:     ANSELC = 0xFC;
  3078   00093A  0EFC               	movlw	252
  3079   00093C  6F3A               	movwf	58,b	;volatile
  3080   00093E                     
  3081                           ; BSR set to: 15
  3082                           ;mcc_generated_files/system/src/pins.c: 68:     WPUB = 0xFF;
  3083   00093E  6861               	setf	97,c	;volatile
  3084                           
  3085                           ;mcc_generated_files/system/src/pins.c: 89:     IOCB = 0xF0;
  3086   000940  0EF0               	movlw	240
  3087   000942  6E62               	movwf	98,c	;volatile
  3088   000944                     
  3089                           ; BSR set to: 15
  3090                           ;mcc_generated_files/system/src/pins.c: 93:     INTCONbits.RBIE = 1;
  3091   000944  86F2               	bsf	242,3,c	;volatile
  3092   000946                     
  3093                           ; BSR set to: 15
  3094   000946  0012               	return		;funcret
  3095   000948                     __end_of_PIN_MANAGER_Initialize:
  3096                           	callstack 0
  3097                           
  3098 ;; *************** function _INTERRUPT_Initialize *****************
  3099 ;; Defined at:
  3100 ;;		line 42 in file "mcc_generated_files/system/src/interrupt.c"
  3101 ;; Parameters:    Size  Location     Type
  3102 ;;		None
  3103 ;; Auto vars:     Size  Location     Type
  3104 ;;		None
  3105 ;; Return value:  Size  Location     Type
  3106 ;;                  1    wreg      void 
  3107 ;; Registers used:
  3108 ;;		wreg, status,2, status,0, cstack
  3109 ;; Tracked objects:
  3110 ;;		On entry : 0/0
  3111 ;;		On exit  : 0/0
  3112 ;;		Unchanged: 0/0
  3113 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  3114 ;;      Params:         0       0       0       0       0       0       0
  3115 ;;      Locals:         0       0       0       0       0       0       0
  3116 ;;      Temps:          0       0       0       0       0       0       0
  3117 ;;      Totals:         0       0       0       0       0       0       0
  3118 ;;Total ram usage:        0 bytes
  3119 ;; Hardware stack levels used: 1
  3120 ;; Hardware stack levels required when called: 1
  3121 ;; This function calls:
  3122 ;;		_INT0_SetInterruptHandler
  3123 ;;		_INT1_SetInterruptHandler
  3124 ;;		_INT2_SetInterruptHandler
  3125 ;; This function is called by:
  3126 ;;		_SYSTEM_Initialize
  3127 ;; This function uses a non-reentrant model
  3128 ;;
  3129                           
  3130                           	psect	text13
  3131   00088C                     __ptext13:
  3132                           	callstack 0
  3133   00088C                     _INTERRUPT_Initialize:
  3134                           	callstack 28
  3135   00088C                     
  3136                           ;mcc_generated_files/system/src/interrupt.c: 45:     RCONbits.IPEN = 0;
  3137   00088C  9ED0               	bcf	208,7,c	;volatile
  3138                           
  3139                           ;mcc_generated_files/system/src/interrupt.c: 49:     (INTCONbits.INT0IF = 0);
  3140   00088E  92F2               	bcf	242,1,c	;volatile
  3141                           
  3142                           ;mcc_generated_files/system/src/interrupt.c: 50:     (INTCON2bits.INTEDG0 = 1);
  3143   000890  8CF1               	bsf	241,6,c	;volatile
  3144   000892                     
  3145                           ;mcc_generated_files/system/src/interrupt.c: 52:     INT0_SetInterruptHandler(INT0_Defau
      +                          ltInterruptHandler);
  3146   000892  0E00               	movlw	0
  3147   000894  6E3D               	movwf	INT0_SetInterruptHandler@InterruptHandler^0,c
  3148   000896  0E00               	movlw	0
  3149   000898  6E3E               	movwf	(INT0_SetInterruptHandler@InterruptHandler+1)^0,c
  3150   00089A  ECF6  F004         	call	_INT0_SetInterruptHandler	;wreg free
  3151   00089E                     
  3152                           ;mcc_generated_files/system/src/interrupt.c: 57:     (INTCON3bits.INT1IF = 0);
  3153   00089E  90F0               	bcf	240,0,c	;volatile
  3154   0008A0                     
  3155                           ;mcc_generated_files/system/src/interrupt.c: 58:     (INTCON2bits.INTEDG1 = 1);
  3156   0008A0  8AF1               	bsf	241,5,c	;volatile
  3157                           
  3158                           ;mcc_generated_files/system/src/interrupt.c: 60:     INT1_SetInterruptHandler(INT1_Defau
      +                          ltInterruptHandler);
  3159   0008A2  0E00               	movlw	0
  3160   0008A4  6E3D               	movwf	INT1_SetInterruptHandler@InterruptHandler^0,c
  3161   0008A6  0E00               	movlw	0
  3162   0008A8  6E3E               	movwf	(INT1_SetInterruptHandler@InterruptHandler+1)^0,c
  3163   0008AA  ECF1  F004         	call	_INT1_SetInterruptHandler	;wreg free
  3164   0008AE                     
  3165                           ;mcc_generated_files/system/src/interrupt.c: 65:     (INTCON3bits.INT2IF = 0);
  3166   0008AE  92F0               	bcf	240,1,c	;volatile
  3167   0008B0                     
  3168                           ;mcc_generated_files/system/src/interrupt.c: 66:     (INTCON2bits.INTEDG2 = 1);
  3169   0008B0  88F1               	bsf	241,4,c	;volatile
  3170                           
  3171                           ;mcc_generated_files/system/src/interrupt.c: 68:     INT2_SetInterruptHandler(INT2_Defau
      +                          ltInterruptHandler);
  3172   0008B2  0E00               	movlw	0
  3173   0008B4  6E3D               	movwf	INT2_SetInterruptHandler@InterruptHandler^0,c
  3174   0008B6  0E00               	movlw	0
  3175   0008B8  6E3E               	movwf	(INT2_SetInterruptHandler@InterruptHandler+1)^0,c
  3176   0008BA  ECEC  F004         	call	_INT2_SetInterruptHandler	;wreg free
  3177   0008BE  0012               	return		;funcret
  3178   0008C0                     __end_of_INTERRUPT_Initialize:
  3179                           	callstack 0
  3180                           
  3181 ;; *************** function _INT2_SetInterruptHandler *****************
  3182 ;; Defined at:
  3183 ;;		line 144 in file "mcc_generated_files/system/src/interrupt.c"
  3184 ;; Parameters:    Size  Location     Type
  3185 ;;  InterruptHan    2    0[COMRAM] PTR FTN()void 
  3186 ;;		 -> INT2_DefaultInterruptHandler(1), 
  3187 ;; Auto vars:     Size  Location     Type
  3188 ;;		None
  3189 ;; Return value:  Size  Location     Type
  3190 ;;                  1    wreg      void 
  3191 ;; Registers used:
  3192 ;;		wreg, status,2, status,0
  3193 ;; Tracked objects:
  3194 ;;		On entry : 0/0
  3195 ;;		On exit  : 0/0
  3196 ;;		Unchanged: 0/0
  3197 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  3198 ;;      Params:         2       0       0       0       0       0       0
  3199 ;;      Locals:         0       0       0       0       0       0       0
  3200 ;;      Temps:          0       0       0       0       0       0       0
  3201 ;;      Totals:         2       0       0       0       0       0       0
  3202 ;;Total ram usage:        2 bytes
  3203 ;; Hardware stack levels used: 1
  3204 ;; This function calls:
  3205 ;;		Nothing
  3206 ;; This function is called by:
  3207 ;;		_INTERRUPT_Initialize
  3208 ;; This function uses a non-reentrant model
  3209 ;;
  3210                           
  3211                           	psect	text14
  3212   0009D8                     __ptext14:
  3213                           	callstack 0
  3214   0009D8                     _INT2_SetInterruptHandler:
  3215                           	callstack 28
  3216   0009D8                     
  3217                           ;mcc_generated_files/system/src/interrupt.c: 145:     INT2_InterruptHandler = InterruptH
      +                          andler;
  3218   0009D8  C03D  F037         	movff	INT2_SetInterruptHandler@InterruptHandler,_INT2_InterruptHandler
  3219   0009DC  C03E  F038         	movff	INT2_SetInterruptHandler@InterruptHandler+1,_INT2_InterruptHandler+1
  3220   0009E0  0012               	return		;funcret
  3221   0009E2                     __end_of_INT2_SetInterruptHandler:
  3222                           	callstack 0
  3223                           
  3224 ;; *************** function _INT1_SetInterruptHandler *****************
  3225 ;; Defined at:
  3226 ;;		line 118 in file "mcc_generated_files/system/src/interrupt.c"
  3227 ;; Parameters:    Size  Location     Type
  3228 ;;  InterruptHan    2    0[COMRAM] PTR FTN()void 
  3229 ;;		 -> INT1_DefaultInterruptHandler(1), 
  3230 ;; Auto vars:     Size  Location     Type
  3231 ;;		None
  3232 ;; Return value:  Size  Location     Type
  3233 ;;                  1    wreg      void 
  3234 ;; Registers used:
  3235 ;;		wreg, status,2, status,0
  3236 ;; Tracked objects:
  3237 ;;		On entry : 0/0
  3238 ;;		On exit  : 0/0
  3239 ;;		Unchanged: 0/0
  3240 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  3241 ;;      Params:         2       0       0       0       0       0       0
  3242 ;;      Locals:         0       0       0       0       0       0       0
  3243 ;;      Temps:          0       0       0       0       0       0       0
  3244 ;;      Totals:         2       0       0       0       0       0       0
  3245 ;;Total ram usage:        2 bytes
  3246 ;; Hardware stack levels used: 1
  3247 ;; This function calls:
  3248 ;;		Nothing
  3249 ;; This function is called by:
  3250 ;;		_INTERRUPT_Initialize
  3251 ;; This function uses a non-reentrant model
  3252 ;;
  3253                           
  3254                           	psect	text15
  3255   0009E2                     __ptext15:
  3256                           	callstack 0
  3257   0009E2                     _INT1_SetInterruptHandler:
  3258                           	callstack 28
  3259   0009E2                     
  3260                           ;mcc_generated_files/system/src/interrupt.c: 119:     INT1_InterruptHandler = InterruptH
      +                          andler;
  3261   0009E2  C03D  F039         	movff	INT1_SetInterruptHandler@InterruptHandler,_INT1_InterruptHandler
  3262   0009E6  C03E  F03A         	movff	INT1_SetInterruptHandler@InterruptHandler+1,_INT1_InterruptHandler+1
  3263   0009EA  0012               	return		;funcret
  3264   0009EC                     __end_of_INT1_SetInterruptHandler:
  3265                           	callstack 0
  3266                           
  3267 ;; *************** function _INT0_SetInterruptHandler *****************
  3268 ;; Defined at:
  3269 ;;		line 92 in file "mcc_generated_files/system/src/interrupt.c"
  3270 ;; Parameters:    Size  Location     Type
  3271 ;;  InterruptHan    2    0[COMRAM] PTR FTN()void 
  3272 ;;		 -> INT0_DefaultInterruptHandler(1), 
  3273 ;; Auto vars:     Size  Location     Type
  3274 ;;		None
  3275 ;; Return value:  Size  Location     Type
  3276 ;;                  1    wreg      void 
  3277 ;; Registers used:
  3278 ;;		wreg, status,2, status,0
  3279 ;; Tracked objects:
  3280 ;;		On entry : 0/0
  3281 ;;		On exit  : 0/0
  3282 ;;		Unchanged: 0/0
  3283 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  3284 ;;      Params:         2       0       0       0       0       0       0
  3285 ;;      Locals:         0       0       0       0       0       0       0
  3286 ;;      Temps:          0       0       0       0       0       0       0
  3287 ;;      Totals:         2       0       0       0       0       0       0
  3288 ;;Total ram usage:        2 bytes
  3289 ;; Hardware stack levels used: 1
  3290 ;; This function calls:
  3291 ;;		Nothing
  3292 ;; This function is called by:
  3293 ;;		_INTERRUPT_Initialize
  3294 ;; This function uses a non-reentrant model
  3295 ;;
  3296                           
  3297                           	psect	text16
  3298   0009EC                     __ptext16:
  3299                           	callstack 0
  3300   0009EC                     _INT0_SetInterruptHandler:
  3301                           	callstack 28
  3302   0009EC                     
  3303                           ;mcc_generated_files/system/src/interrupt.c: 93:     INT0_InterruptHandler = InterruptHa
      +                          ndler;
  3304   0009EC  C03D  F03B         	movff	INT0_SetInterruptHandler@InterruptHandler,_INT0_InterruptHandler
  3305   0009F0  C03E  F03C         	movff	INT0_SetInterruptHandler@InterruptHandler+1,_INT0_InterruptHandler+1
  3306   0009F4  0012               	return		;funcret
  3307   0009F6                     __end_of_INT0_SetInterruptHandler:
  3308                           	callstack 0
  3309                           
  3310 ;; *************** function _CLOCK_Initialize *****************
  3311 ;; Defined at:
  3312 ;;		line 39 in file "mcc_generated_files/system/src/clock.c"
  3313 ;; Parameters:    Size  Location     Type
  3314 ;;		None
  3315 ;; Auto vars:     Size  Location     Type
  3316 ;;		None
  3317 ;; Return value:  Size  Location     Type
  3318 ;;                  1    wreg      void 
  3319 ;; Registers used:
  3320 ;;		wreg, status,2
  3321 ;; Tracked objects:
  3322 ;;		On entry : 0/0
  3323 ;;		On exit  : 0/0
  3324 ;;		Unchanged: 0/0
  3325 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  3326 ;;      Params:         0       0       0       0       0       0       0
  3327 ;;      Locals:         0       0       0       0       0       0       0
  3328 ;;      Temps:          0       0       0       0       0       0       0
  3329 ;;      Totals:         0       0       0       0       0       0       0
  3330 ;;Total ram usage:        0 bytes
  3331 ;; Hardware stack levels used: 1
  3332 ;; This function calls:
  3333 ;;		Nothing
  3334 ;; This function is called by:
  3335 ;;		_SYSTEM_Initialize
  3336 ;; This function uses a non-reentrant model
  3337 ;;
  3338                           
  3339                           	psect	text17
  3340   0009AC                     __ptext17:
  3341                           	callstack 0
  3342   0009AC                     _CLOCK_Initialize:
  3343                           	callstack 29
  3344   0009AC                     
  3345                           ;mcc_generated_files/system/src/clock.c: 41:     OSCCON = (0 << 0x0)
  3346   0009AC  0E70               	movlw	112
  3347   0009AE  6ED3               	movwf	211,c	;volatile
  3348                           
  3349                           ;mcc_generated_files/system/src/clock.c: 44:     OSCCON2 = (1 << 0x2)
  3350   0009B0  0E04               	movlw	4
  3351   0009B2  6ED2               	movwf	210,c	;volatile
  3352                           
  3353                           ;mcc_generated_files/system/src/clock.c: 47:     OSCTUNE = (0 << 0x0)
  3354   0009B4  0E40               	movlw	64
  3355   0009B6  6E9B               	movwf	155,c	;volatile
  3356   0009B8  0012               	return		;funcret
  3357   0009BA                     __end_of_CLOCK_Initialize:
  3358                           	callstack 0
  3359                           
  3360                           	psect	smallconst
  3361   000600                     __psmallconst:
  3362                           	callstack 0
  3363   000600  00                 	db	0
  3364   000601  00                 	db	0	; dummy byte at the end
  3365   000600                     __smallconst    set	__psmallconst
  3366   000600                     __mediumconst   set	__psmallconst
  3367   000002                     __activetblptr  equ	2
  3368                           
  3369                           	psect	rparam
  3370   000001                     ___rparam_used  equ	1
  3371   000000                     ___param_bank   equ	0
  3372   000000                     __Lparam        equ	__Lrparam
  3373   000000                     __Hparam        equ	__Hrparam
  3374                           
  3375                           	psect	config
  3376                           
  3377                           ; Padding undefined space
  3378   300000                     	org	3145728
  3379   300000  FF                 	db	255
  3380                           
  3381                           ;Config register CONFIG1H @ 0x300001
  3382                           ;	Oscillator Selection bits
  3383                           ;	FOSC = INTIO67, Internal oscillator block
  3384                           ;	4X PLL Enable
  3385                           ;	PLLCFG = OFF, Oscillator used directly
  3386                           ;	Primary clock enable bit
  3387                           ;	PRICLKEN = ON, Primary clock enabled
  3388                           ;	Fail-Safe Clock Monitor Enable bit
  3389                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  3390                           ;	Internal/External Oscillator Switchover bit
  3391                           ;	IESO = OFF, Oscillator Switchover mode disabled
  3392   300001                     	org	3145729
  3393   300001  28                 	db	40
  3394                           
  3395                           ;Config register CONFIG2L @ 0x300002
  3396                           ;	Power-up Timer Enable bit
  3397                           ;	PWRTEN = OFF, Power up timer disabled
  3398                           ;	Brown-out Reset Enable bits
  3399                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
  3400                           ;	Brown Out Reset Voltage bits
  3401                           ;	BORV = 190, VBOR set to 1.90 V nominal
  3402   300002                     	org	3145730
  3403   300002  1F                 	db	31
  3404                           
  3405                           ;Config register CONFIG2H @ 0x300003
  3406                           ;	Watchdog Timer Enable bits
  3407                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
  3408                           ;	Watchdog Timer Postscale Select bits
  3409                           ;	WDTPS = 32768, 1:32768
  3410   300003                     	org	3145731
  3411   300003  3C                 	db	60
  3412                           
  3413                           ; Padding undefined space
  3414   300004                     	org	3145732
  3415   300004  FF                 	db	255
  3416                           
  3417                           ;Config register CONFIG3H @ 0x300005
  3418                           ;	CCP2 MUX bit
  3419                           ;	CCP2MX = PORTC1, CCP2 input/output is multiplexed with RC1
  3420                           ;	PORTB A/D Enable bit
  3421                           ;	PBADEN = ON, PORTB<5:0> pins are configured as analog input channels on Reset
  3422                           ;	P3A/CCP3 Mux bit
  3423                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
  3424                           ;	HFINTOSC Fast Start-up
  3425                           ;	HFOFST = ON, HFINTOSC output and ready status are not delayed by the oscillator stable
      +                           status
  3426                           ;	Timer3 Clock input mux bit
  3427                           ;	T3CMX = PORTC0, T3CKI is on RC0
  3428                           ;	ECCP2 B output mux bit
  3429                           ;	P2BMX = PORTB5, P2B is on RB5
  3430                           ;	MCLR Pin Enable bit
  3431                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
  3432   300005                     	org	3145733
  3433   300005  BF                 	db	191
  3434                           
  3435                           ;Config register CONFIG4L @ 0x300006
  3436                           ;	Stack Full/Underflow Reset Enable bit
  3437                           ;	STVREN = ON, Stack full/underflow will cause Reset
  3438                           ;	Single-Supply ICSP Enable bit
  3439                           ;	LVP = ON, Single-Supply ICSP enabled if MCLRE is also 1
  3440                           ;	Extended Instruction Set Enable bit
  3441                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
  3442                           ;	Background Debug
  3443                           ;	DEBUG = 0x1, unprogrammed default
  3444   300006                     	org	3145734
  3445   300006  85                 	db	133
  3446                           
  3447                           ; Padding undefined space
  3448   300007                     	org	3145735
  3449   300007  FF                 	db	255
  3450                           
  3451                           ;Config register CONFIG5L @ 0x300008
  3452                           ;	Code Protection Block 0
  3453                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
  3454                           ;	Code Protection Block 1
  3455                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
  3456                           ;	Code Protection Block 2
  3457                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
  3458                           ;	Code Protection Block 3
  3459                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
  3460   300008                     	org	3145736
  3461   300008  0F                 	db	15
  3462                           
  3463                           ;Config register CONFIG5H @ 0x300009
  3464                           ;	Boot Block Code Protection bit
  3465                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
  3466                           ;	Data EEPROM Code Protection bit
  3467                           ;	CPD = OFF, Data EEPROM not code-protected
  3468   300009                     	org	3145737
  3469   300009  C0                 	db	192
  3470                           
  3471                           ;Config register CONFIG6L @ 0x30000A
  3472                           ;	Write Protection Block 0
  3473                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
  3474                           ;	Write Protection Block 1
  3475                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
  3476                           ;	Write Protection Block 2
  3477                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
  3478                           ;	Write Protection Block 3
  3479                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
  3480   30000A                     	org	3145738
  3481   30000A  0F                 	db	15
  3482                           
  3483                           ;Config register CONFIG6H @ 0x30000B
  3484                           ;	Configuration Register Write Protection bit
  3485                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
  3486                           ;	Boot Block Write Protection bit
  3487                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
  3488                           ;	Data EEPROM Write Protection bit
  3489                           ;	WRTD = OFF, Data EEPROM not write-protected
  3490   30000B                     	org	3145739
  3491   30000B  E0                 	db	224
  3492                           
  3493                           ;Config register CONFIG7L @ 0x30000C
  3494                           ;	Table Read Protection Block 0
  3495                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
  3496                           ;	Table Read Protection Block 1
  3497                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
  3498                           ;	Table Read Protection Block 2
  3499                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
  3500                           ;	Table Read Protection Block 3
  3501                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
  3502   30000C                     	org	3145740
  3503   30000C  0F                 	db	15
  3504                           
  3505                           ;Config register CONFIG7H @ 0x30000D
  3506                           ;	Boot Block Table Read Protection bit
  3507                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
  3508   30000D                     	org	3145741
  3509   30000D  40                 	db	64
  3510                           tosu	equ	0xFFF
  3511                           tosh	equ	0xFFE
  3512                           tosl	equ	0xFFD
  3513                           stkptr	equ	0xFFC
  3514                           pclatu	equ	0xFFB
  3515                           pclath	equ	0xFFA
  3516                           pcl	equ	0xFF9
  3517                           tblptru	equ	0xFF8
  3518                           tblptrh	equ	0xFF7
  3519                           tblptrl	equ	0xFF6
  3520                           tablat	equ	0xFF5
  3521                           prodh	equ	0xFF4
  3522                           prodl	equ	0xFF3
  3523                           indf0	equ	0xFEF
  3524                           postinc0	equ	0xFEE
  3525                           postdec0	equ	0xFED
  3526                           preinc0	equ	0xFEC
  3527                           plusw0	equ	0xFEB
  3528                           fsr0h	equ	0xFEA
  3529                           fsr0l	equ	0xFE9
  3530                           wreg	equ	0xFE8
  3531                           indf1	equ	0xFE7
  3532                           postinc1	equ	0xFE6
  3533                           postdec1	equ	0xFE5
  3534                           preinc1	equ	0xFE4
  3535                           plusw1	equ	0xFE3
  3536                           fsr1h	equ	0xFE2
  3537                           fsr1l	equ	0xFE1
  3538                           bsr	equ	0xFE0
  3539                           indf2	equ	0xFDF
  3540                           postinc2	equ	0xFDE
  3541                           postdec2	equ	0xFDD
  3542                           preinc2	equ	0xFDC
  3543                           plusw2	equ	0xFDB
  3544                           fsr2h	equ	0xFDA
  3545                           fsr2l	equ	0xFD9
  3546                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        216
    BSS         4
    Persistent  12
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      7      71
    BANK0           160      0      84
    BANK1           256    218     218
    BANK2           256      0      84
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    INT0_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT0_DefaultInterruptHandler(), NULL(), 

    INT0_SetInterruptHandler@InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT0_DefaultInterruptHandler(), 

    INT1_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT1_DefaultInterruptHandler(), NULL(), 

    INT1_SetInterruptHandler@InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT1_DefaultInterruptHandler(), 

    INT2_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT2_DefaultInterruptHandler(), NULL(), 

    INT2_SetInterruptHandler@InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT2_DefaultInterruptHandler(), 

    TMR0_OverflowCallback	PTR FTN()void  size(2) Largest target is 1
		 -> TMR0_DefaultOverflowCallback(), NULL(), 

    TMR0_OverflowCallbackRegister@callbackHandler	PTR FTN()void  size(2) Largest target is 1
		 -> TMR0_DefaultOverflowCallback(), 

    TMR1_GateCallback	PTR FTN()void  size(2) Largest target is 1
		 -> TMR1_DefaultGateCallback(), NULL(), 

    TMR1_OverflowCallback	PTR FTN()void  size(2) Largest target is 1
		 -> TMR1_DefaultOverflowCallback(), NULL(), 


Critical Paths under _main in COMRAM

    _main->_TMR1_CounterSet
    _SYSTEM_Initialize->_TMR1_Initialize
    _TMR0_Initialize->_TMR0_OverflowCallbackRegister
    _INTERRUPT_Initialize->_INT0_SetInterruptHandler
    _INTERRUPT_Initialize->_INT1_SetInterruptHandler
    _INTERRUPT_Initialize->_INT2_SetInterruptHandler

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                               222   222      0     413
                                              3 COMRAM     4     4      0
                                              0 BANK1    218   218      0
                  _SYSTEM_Initialize
                    _TMR0_CounterSet
           _TMR0_OverflowStatusClear
             _TMR0_OverflowStatusGet
                    _TMR1_CounterSet
           _TMR1_OverflowStatusClear
             _TMR1_OverflowStatusGet
 ---------------------------------------------------------------------------------
 (1) _TMR1_OverflowStatusGet                               0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _TMR1_OverflowStatusClear                             0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _TMR1_CounterSet                                      3     1      2     114
                                              0 COMRAM     3     1      2
 ---------------------------------------------------------------------------------
 (1) _TMR0_OverflowStatusGet                               0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _TMR0_OverflowStatusClear                             0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _TMR0_CounterSet                                      2     0      2      45
                                              0 COMRAM     2     0      2
 ---------------------------------------------------------------------------------
 (1) _SYSTEM_Initialize                                    0     0      0      92
                   _CLOCK_Initialize
               _INTERRUPT_Initialize
             _PIN_MANAGER_Initialize
                     _PMD_Initialize
                    _TMR0_Initialize
                    _TMR1_Initialize
 ---------------------------------------------------------------------------------
 (2) _TMR1_Initialize                                      2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 (2) _TMR0_Initialize                                      0     0      0      23
      _TMR0_OverflowCallbackRegister
 ---------------------------------------------------------------------------------
 (3) _TMR0_OverflowCallbackRegister                        2     0      2      23
                                              0 COMRAM     2     0      2
 ---------------------------------------------------------------------------------
 (2) _PMD_Initialize                                       0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _PIN_MANAGER_Initialize                               0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _INTERRUPT_Initialize                                 0     0      0      69
           _INT0_SetInterruptHandler
           _INT1_SetInterruptHandler
           _INT2_SetInterruptHandler
 ---------------------------------------------------------------------------------
 (3) _INT2_SetInterruptHandler                             2     0      2      23
                                              0 COMRAM     2     0      2
 ---------------------------------------------------------------------------------
 (3) _INT1_SetInterruptHandler                             2     0      2      23
                                              0 COMRAM     2     0      2
 ---------------------------------------------------------------------------------
 (3) _INT0_SetInterruptHandler                             2     0      2      23
                                              0 COMRAM     2     0      2
 ---------------------------------------------------------------------------------
 (2) _CLOCK_Initialize                                     0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _SYSTEM_Initialize
     _CLOCK_Initialize
     _INTERRUPT_Initialize
       _INT0_SetInterruptHandler
       _INT1_SetInterruptHandler
       _INT2_SetInterruptHandler
     _PIN_MANAGER_Initialize
     _PMD_Initialize
     _TMR0_Initialize
       _TMR0_OverflowCallbackRegister
     _TMR1_Initialize
   _TMR0_CounterSet
   _TMR0_OverflowStatusClear
   _TMR0_OverflowStatusGet
   _TMR1_CounterSet
   _TMR1_OverflowStatusClear
   _TMR1_OverflowStatusGet

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            1535      0       0      0.0%
BITBANK5           256      0       0      0.0%
BANK5              256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0      84     32.8%
BITBANK1           256      0       0      0.0%
BANK1              256    218     218     85.2%
BITBANK0           160      0       0      0.0%
BANK0              160      0      84     52.5%
BITCOMRAM           95      0       0      0.0%
COMRAM              95      7      71     74.7%
BITBIGSFRh          89      0       0      0.0%
BITBIGSFRlllh       38      0       0      0.0%
BITBIGSFRllllh      34      0       0      0.0%
BITBIGSFRllh        20      0       0      0.0%
BITBIGSFRlh          4      0       0      0.0%
BITBIGSFRlllll       2      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0     457      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Thu Sep 18 19:32:35 2025

                     ?_TMR0_OverflowStatusGet 003D                                             l9 09B8  
                                          l38 0946                                            l76 08BE  
                                          l86 09F4                                            l99 09EA  
                                         l112 09E0                                           l210 0996  
                                         l213 09F8                                           l311 09C2  
                                         l136 0982                                           l139 09D6  
                                         l172 091C                                           l332 09AA  
                                         l326 09CC                                           l335 09FC  
                                         l275 072A                                           l189 088A  
                                         l296 0968                                           u310 0994  
                                         u311 098E                                           u320 09A8  
                                         u321 09A2                                           u305 087C  
                                         u401 061E                                           u306 087E  
                                         u411 0630                                           u316 0996  
                                         u420 06D0                                           u421 06CC  
                                         u326 09AA                                           u430 06E0  
                                         u431 06DA                                           u280 0856  
                                         u440 0708                                           u281 0852  
                                         u441 0704                                           u290 0866  
                                         u450 072A                                           u291 0860  
                                         u451 0726                                           u436 06E2  
                                         u391 060C                                           u296 0868  
                  ??_INT0_SetInterruptHandler 003F                               _timer1ReloadVal 0046  
                                         wreg 0FE8                                          l1300 0902  
                                        l1310 09CE                                          l1302 0904  
                                        l1304 090C                                          l1320 097E  
                                        l1312 096A                                          l1306 0914  
                                        l1314 0972                                          l1330 0874  
                                        l1322 0848                                          l1260 09C4  
                                        l1308 0916                                          l1316 0976  
                                        l1324 0856                                          l1332 0882  
                                        l1340 09F6                                          l1262 09AC  
                                        l1254 09EC                                          l1270 093E  
                                        l1318 097A                                          l1342 09FA  
                                        l1334 0886                                          l1326 086A  
                                        l1256 09E2                                          l1280 08A0  
                                        l1272 0944                                          l1264 091E  
                                        l1344 09BA                                          l1328 0870  
                                        l1336 0984                                          l1258 09D8  
                                        l1282 08AE                                          l1274 088C  
                                        l1266 0926                                          l1290 0956  
                                        l1346 09BE                                          l1284 08B0  
                                        l1276 0892                                          l1268 092A  
                                        l1292 0962                                          l1348 0998  
                                        l1372 0602                                          l1278 089E  
                                        l1294 0964                                          l1286 0948  
                                        l1390 06BC                                          l1382 0646  
                                        l1374 0638                                          l1288 094E  
                                        l1296 08F0                                          l1392 06D0  
                                        l1384 064A                                          l1376 063C  
                                        l1298 08F6                                          l1386 0676  
                                        l1394 06F4                                          l1396 0708  
                                        l1388 067A                                          l1398 070E  
                                        _IOCB 0F62                                          _LATA 0F89  
                                        _LATB 0F8A                                          _LATC 0F8B  
                                        _PMD0 0F3F                                          _PMD1 0F3E  
                                        _PMD2 0F3D                                          _WPUB 0F61  
                                        _main 0602                                          fsr2h 0FDA  
                                        fsr1l 0FE1                                          fsr2l 0FD9  
                     __end_of_TMR0_CounterSet 09C4                     ?_INT2_SetInterruptHandler 003D  
                                        start 7FFC                __end_of_TMR0_OverflowStatusGet 09AC  
                                ___param_bank 0000                       __end_of_TMR0_Initialize 096A  
                      _TMR1_OverflowStatusGet 0984                                         ?_main 003D  
                                       _T0CON 0FD5                                         _T1CON 0FCD  
                     __end_of_TMR1_CounterSet 088C                                         _TMR0H 0FD7  
                                       _TMR1H 0FCF                                         _TMR0L 0FD6  
                                       _TMR1L 0FCE                                         _TRISA 0F92  
                                       _TRISB 0F93                                         _TRISC 0F94  
                                       _TRISE 0F96                                         main@i 01D8  
                    _INT1_SetInterruptHandler 09E2                       __end_of_TMR1_Initialize 091E  
                             _tmr0PeriodCount 0044                                         tablat 0FF5  
                                       plusw1 0FE3                                         plusw2 0FDB  
                                       status 0FD8                               __initialization 072E  
                                __end_of_main 072E                                        ??_main 0040  
                               __activetblptr 0002  TMR0_OverflowCallbackRegister@callbackHandler 003D  
                                      _ANSELA 0F38              __end_of_TMR1_OverflowStatusClear 09FA  
                                      _ANSELB 0F39                                        _ANSELC 0F3A  
                                      _T1GCON 0FCC                                        _OSCCON 0FD3  
                               main@durations 0154                              ?_TMR0_CounterSet 003D  
                 TMR0_CounterSet@counterValue 003D                              ?_TMR0_Initialize 003D  
                                      isa$std 0001                             ?_CLOCK_Initialize 003D  
                            ?_TMR1_CounterSet 003D                                _PMD_Initialize 09CE  
                _INT2_DefaultInterruptHandler 0000                                  __pdataCOMRAM 0001  
                          ??_CLOCK_Initialize 003D                                  __mediumconst 0600  
                                      tblptrh 0FF7                                        tblptrl 0FF6  
                                      tblptru 0FF8                    ??_TMR0_OverflowStatusClear 003D  
    INT2_SetInterruptHandler@InterruptHandler 003D      INT1_SetInterruptHandler@InterruptHandler 003D  
    INT0_SetInterruptHandler@InterruptHandler 003D                              ?_TMR1_Initialize 003D  
                           _SYSTEM_Initialize 096A                                    __accesstop 0060  
                     __end_of__initialization 0796                            ?_SYSTEM_Initialize 003D  
                               ___rparam_used 0001                                __pcstackCOMRAM 003D  
                                __pidataBANK0 07A0                                  __pidataBANK2 07F4  
                         ??_SYSTEM_Initialize 003F                        __end_of_PMD_Initialize 09D8  
            __end_of_INT2_SetInterruptHandler 09E2                     __end_of_SYSTEM_Initialize 0984  
                       _INT0_InterruptHandler 003B                                    __pnvCOMRAM 0031  
                       _TMR0_OverflowCallback 0031                      _TMR1_OverflowStatusClear 09F6  
                     ?_TMR1_OverflowStatusGet 003D                               ?_PMD_Initialize 003D  
                  ??_INT1_SetInterruptHandler 003F                                       _OSCCON2 0FD2  
                                     _OSCTUNE 0F9B                     ?_INT0_SetInterruptHandler 003D  
                                     __Hparam 0000                __end_of_TMR1_OverflowStatusGet 0998  
                                     __Lparam 0000                                  __psmallconst 0600  
                                     __pcinit 072E                                       __ramtop 0600  
                                     __ptext0 0602                                       __ptext1 0984  
                                     __ptext2 09F6                                       __ptext3 0848  
                                     __ptext4 0998                                       __ptext5 09FA  
                                     __ptext6 09BA                                       __ptext7 096A  
                                     __ptext8 08F0                                       __ptext9 0948  
                                   _T0CONbits 0FD5                                     _T1CONbits 0FCD  
                      TMR1_CounterSet@onState 003F                      ??_PIN_MANAGER_Initialize 003D  
                        end_of_initialization 0796                      _INT2_SetInterruptHandler 09D8  
                               __Lmediumconst 0000                                       postdec1 0FE5  
                                     postdec2 0FDD                                       postinc0 0FEE  
                                     postinc2 0FDE                         _INT1_InterruptHandler 0039  
                       _TMR1_OverflowCallback 0035         __end_of_TMR0_OverflowCallbackRegister 09CE  
               _TMR0_OverflowCallbackRegister 09C4                      ??_TMR0_OverflowStatusGet 003D  
                _TMR0_DefaultOverflowCallback 0000                  __end_of_INTERRUPT_Initialize 08C0  
                _INT0_DefaultInterruptHandler 0000                                 __pidataCOMRAM 08C0  
                         start_initialization 072E                    ??_TMR1_OverflowStatusClear 003D  
                   ?_TMR0_OverflowStatusClear 003D                              ??_PMD_Initialize 003D  
                    _TMR1_DefaultGateCallback 0000                                   __pdataBANK0 0060  
                                 __pdataBANK2 0200                                   __pbssCOMRAM 0044  
            __end_of_INT0_SetInterruptHandler 09F6                                 __pcstackBANK1 0100  
              ?_TMR0_OverflowCallbackRegister 003D                             _TMR1_GateCallback 0033  
                       _INT2_InterruptHandler 0037                        _PIN_MANAGER_Initialize 091E  
                                 __smallconst 0600                    ??_INT2_SetInterruptHandler 003F  
                           ??_TMR0_CounterSet 003F                          _INTERRUPT_Initialize 088C  
                            _CLOCK_Initialize 09AC                             ??_TMR0_Initialize 003F  
                                    _LATBbits 0F8A                     ?_INT1_SetInterruptHandler 003D  
                                    _PIE1bits 0F9D                                      _PIE3bits 0FA3  
                           ??_TMR1_CounterSet 003F                                      _PIR1bits 0F9E  
                                    _PIR3bits 0FA4                                      _RCONbits 0FD0  
                                   main@F5840 0200                                     main@F5836 0001  
                                   main@F5838 0060                        _TMR0_OverflowStatusGet 0998  
                           ??_TMR1_Initialize 003D                                     main@scale 01A8  
                                   main@notes 0100                                   _INTCON2bits 0FF1  
                                 _INTCON3bits 0FF0                                     copy_data0 0742  
                                   copy_data1 0762                                     copy_data2 0782  
                       ?_INTERRUPT_Initialize 003D                      _INT0_SetInterruptHandler 09EC  
                                    __Hrparam 0000                                      __Lrparam 0000  
                                    __ptext10 09C4                                      __ptext11 09CE  
                                    __ptext12 091E                                      __ptext13 088C  
                                  _T1GCONbits 0FCC                                      __ptext14 09D8  
                                    __ptext15 09E2                                      __ptext16 09EC  
                                    __ptext17 09AC              __end_of_TMR0_OverflowStatusClear 09FE  
                    ??_TMR1_OverflowStatusGet 003D                  _TMR1_DefaultOverflowCallback 0000  
                                    isa$xinst 0000                       TMR1_CounterSet@timerVal 003D  
                _INT1_DefaultInterruptHandler 0000                                    _INTCONbits 0FF2  
                      ??_INTERRUPT_Initialize 003F                       ?_PIN_MANAGER_Initialize 003D  
             ??_TMR0_OverflowCallbackRegister 003F                     ?_TMR1_OverflowStatusClear 003D  
                             _TMR0_CounterSet 09BA                      __end_of_CLOCK_Initialize 09BA  
                             _TMR0_Initialize 0948              __end_of_INT1_SetInterruptHandler 09EC  
                             _TMR1_CounterSet 0848                __end_of_PIN_MANAGER_Initialize 0948  
                    _TMR0_OverflowStatusClear 09FA                               _TMR1_Initialize 08F0  
