// Seed: 323082696
module module_0 (
    output uwire id_0,
    input wire id_1,
    output wire id_2,
    input supply1 id_3,
    input tri id_4,
    output tri id_5,
    input supply1 id_6,
    input uwire id_7
);
  wire id_9;
  always disable id_10;
  assign id_5 = 1;
  module_2 modCall_1 (
      id_5,
      id_7,
      id_4,
      id_1,
      id_5
  );
  genvar id_11;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output supply0 id_2,
    output supply1 id_3
);
  assign id_0 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    output uwire id_0,
    input  wor   id_1,
    input  wire  id_2,
    input  wor   id_3,
    output wire  id_4
);
  wire id_6;
  ;
  assign module_0.id_0 = 0;
endmodule
