#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Aug 27 19:05:40 2024
# Process ID: 1464
# Current directory: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent608 C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.xpr
# Log file: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/vivado.log
# Journal file: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5\vivado.jou
# Running On        :ULAT-LB-D302-02
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22000
# Processor Detail  :Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz
# CPU Frequency     :3192 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16948 MB
# Swap memory       :2550 MB
# Total Virtual     :19498 MB
# Available Virtual :6055 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 1692.121 ; gain = 246.914
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/synth_1/top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Aug 27 19:32:27 2024] Launched synth_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/synth_1/runme.log
[Tue Aug 27 19:32:27 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
reset_run synth_1
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Project 1-1161] Replacing file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/synth_1/top.dcp
ERROR: [Common 17-39] 'reset_runs' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
launch_runs synth_1 -jobs 6
[Tue Aug 27 19:39:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 6
[Tue Aug 27 19:40:36 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

launch_runs impl_1 -jobs 6
[Tue Aug 27 19:40:43 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

launch_runs impl_1 -jobs 6
[Tue Aug 27 19:47:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Aug 27 19:48:34 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2015.621 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2103.789 ; gain = 0.262
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.426 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2690.426 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2690.426 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.426 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2690.426 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2690.426 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2690.426 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2796.758 ; gain = 1104.637
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 08 2024-18:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A156A
set_property PROGRAM.FILE {C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]'
undo
INFO: [Common 17-17] undo 'set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]'
undo
INFO: [Common 17-17] undo 'set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Aug 27 20:25:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/synth_1/runme.log
[Tue Aug 27 20:25:42 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Aug 27 20:28:59 2024] Launched synth_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/synth_1/runme.log
[Tue Aug 27 20:28:59 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5A156A
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_5\project_5.srcs\sources_1\new\Clock_divider.v:]
exit
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting Vivado at Tue Aug 27 21:14:42 2024...
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         close [ open C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.srcs/sources_1/new/clock_divider.v w ]
add_files C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.srcs/sources_1/new/clock_divider.v
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
launch_runs impl_1 -jobs 6
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
launch_runs impl_1 -jobs 6
[Tue Aug 27 19:20:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/synth_1/runme.log
[Tue Aug 27 19:20:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2051.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2135.898 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.609 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2732.609 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2732.609 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.609 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2732.609 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2732.609 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2732.609 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2839.223 ; gain = 993.191
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Aug 27 19:22:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.0
  **** Build date : Mar  6 2024 at 20:50:54
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 08 2024-18:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2844.098 ; gain = 4.875
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A156A
set_property PROGRAM.FILE {C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Tue Aug 27 19:28:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/synth_1/top.dcp to C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination
2. Failed to delete one or more files in run directory C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 6
[Tue Aug 27 19:28:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/synth_1/runme.log
[Tue Aug 27 19:28:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 6
[Tue Aug 27 19:34:07 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination
2. Failed to delete one or more files in run directory C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/synth_1

launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'top' [C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.srcs/sources_1/new/top.v:31]
[Tue Aug 27 19:34:14 2024] Launched synth_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 6
[Tue Aug 27 19:35:41 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.srcs/sources_1/new/clock_divider.v] -no_script -reset -force -quiet
remove_files  C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.srcs/sources_1/new/clock_divider.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/synth_1/top.dcp
launch_runs impl_1 -jobs 6
[Tue Aug 27 19:50:46 2024] Launched synth_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/synth_1/runme.log
[Tue Aug 27 19:50:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Aug 27 19:52:43 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Aug 27 19:53:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/synth_1/runme.log
[Tue Aug 27 19:53:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
add_files -norecurse C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.srcs/sources_1/new/clock_divider.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
[Tue Aug 27 20:01:11 2024] Launched synth_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/synth_1/runme.log
[Tue Aug 27 20:01:11 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/impl_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run impl_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
launch_runs impl_1 -jobs 6
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
[Tue Aug 27 20:02:14 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/impl_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination
2. Failed to delete one or more files in run directory C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/synth_1

launch_runs impl_1 -jobs 6
[Tue Aug 27 20:02:21 2024] Launched synth_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/synth_1/runme.log
[Tue Aug 27 20:02:21 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Aug 27 20:04:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_7/project_7.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\laboratorio\Downloads\Projectos_FPGA-main\project_7\project_7.srcs\sources_1\new\top.v:]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5A156A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 27 21:16:20 2024...
