{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742861152429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742861152429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 20:05:52 2025 " "Processing started: Mon Mar 24 20:05:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742861152429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742861152429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742861152429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742861152617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742861152617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742861158554 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742861158554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742861158554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine-SM " "Found design unit 1: State_Machine-SM" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742861158554 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine " "Found entity 1: State_Machine" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742861158554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742861158554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742861158570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pb_filters.vhd 2 1 " "Using design file pb_filters.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PB_filters-ckt " "Found design unit 1: PB_filters-ckt" {  } { { "pb_filters.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/pb_filters.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742861158570 ""} { "Info" "ISGN_ENTITY_NAME" "1 PB_filters " "Found entity 1: PB_filters" {  } { { "pb_filters.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/pb_filters.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742861158570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742861158570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pb_filters pb_filters:INST0 " "Elaborating entity \"pb_filters\" for hierarchy \"pb_filters:INST0\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST0" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742861158570 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg4 pb_filters.vhd(38) " "VHDL Process Statement warning at pb_filters.vhd(38): signal \"sreg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pb_filters.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/pb_filters.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158570 "|LogicalStep_Lab4_top|pb_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg3 pb_filters.vhd(40) " "VHDL Process Statement warning at pb_filters.vhd(40): signal \"sreg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pb_filters.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/pb_filters.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158570 "|LogicalStep_Lab4_top|pb_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg2 pb_filters.vhd(41) " "VHDL Process Statement warning at pb_filters.vhd(41): signal \"sreg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pb_filters.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/pb_filters.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158570 "|LogicalStep_Lab4_top|pb_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg1 pb_filters.vhd(42) " "VHDL Process Statement warning at pb_filters.vhd(42): signal \"sreg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pb_filters.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/pb_filters.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158570 "|LogicalStep_Lab4_top|pb_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg0 pb_filters.vhd(43) " "VHDL Process Statement warning at pb_filters.vhd(43): signal \"sreg0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pb_filters.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/pb_filters.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158570 "|LogicalStep_Lab4_top|pb_filters:INST0"}
{ "Warning" "WSGN_SEARCH_FILE" "pb_inverters.vhd 2 1 " "Using design file pb_inverters.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PB_inverters-ckt " "Found design unit 1: PB_inverters-ckt" {  } { { "pb_inverters.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/pb_inverters.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742861158585 ""} { "Info" "ISGN_ENTITY_NAME" "1 PB_inverters " "Found entity 1: PB_inverters" {  } { { "pb_inverters.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/pb_inverters.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742861158585 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742861158585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pb_inverters pb_inverters:INST1 " "Elaborating entity \"pb_inverters\" for hierarchy \"pb_inverters:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742861158585 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.vhd 2 1 " "Using design file clock_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_generator-rtl " "Found design unit 1: Clock_generator-rtl" {  } { { "clock_generator.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/clock_generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742861158585 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_generator " "Found entity 1: Clock_generator" {  } { { "clock_generator.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/clock_generator.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742861158585 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742861158585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:INST3 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:INST3\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST3" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742861158585 ""}
{ "Warning" "WSGN_SEARCH_FILE" "synchronizer.vhd 2 1 " "Using design file synchronizer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-circuit " "Found design unit 1: synchronizer-circuit" {  } { { "synchronizer.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/synchronizer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742861158585 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742861158585 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742861158585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:INSTMID " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:INSTMID\"" {  } { { "LogicalStep_Lab4_top.vhd" "INSTMID" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742861158585 ""}
{ "Warning" "WSGN_SEARCH_FILE" "holding_register.vhd 2 1 " "Using design file holding_register.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 holding_register-circuit " "Found design unit 1: holding_register-circuit" {  } { { "holding_register.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/holding_register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742861158601 ""} { "Info" "ISGN_ENTITY_NAME" "1 holding_register " "Found entity 1: holding_register" {  } { { "holding_register.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/holding_register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742861158601 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "holding_register holding_register:INSTNSHR " "Elaborating entity \"holding_register\" for hierarchy \"holding_register:INSTNSHR\"" {  } { { "LogicalStep_Lab4_top.vhd" "INSTNSHR" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Machine State_Machine:INSTSM " "Elaborating entity \"State_Machine\" for hierarchy \"State_Machine:INSTSM\"" {  } { { "LogicalStep_Lab4_top.vhd" "INSTSM" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ew_request State_Machine.vhd(64) " "VHDL Process Statement warning at State_Machine.vhd(64): signal \"ew_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 "|LogicalStep_Lab4_top|State_Machine:INSTSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ns_request State_Machine.vhd(64) " "VHDL Process Statement warning at State_Machine.vhd(64): signal \"ns_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 "|LogicalStep_Lab4_top|State_Machine:INSTSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ew_request State_Machine.vhd(73) " "VHDL Process Statement warning at State_Machine.vhd(73): signal \"ew_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 "|LogicalStep_Lab4_top|State_Machine:INSTSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ns_request State_Machine.vhd(73) " "VHDL Process Statement warning at State_Machine.vhd(73): signal \"ns_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 "|LogicalStep_Lab4_top|State_Machine:INSTSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ns_request State_Machine.vhd(106) " "VHDL Process Statement warning at State_Machine.vhd(106): signal \"ns_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 "|LogicalStep_Lab4_top|State_Machine:INSTSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ew_request State_Machine.vhd(106) " "VHDL Process Statement warning at State_Machine.vhd(106): signal \"ew_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 "|LogicalStep_Lab4_top|State_Machine:INSTSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ns_request State_Machine.vhd(115) " "VHDL Process Statement warning at State_Machine.vhd(115): signal \"ns_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 "|LogicalStep_Lab4_top|State_Machine:INSTSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ew_request State_Machine.vhd(115) " "VHDL Process Statement warning at State_Machine.vhd(115): signal \"ew_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 "|LogicalStep_Lab4_top|State_Machine:INSTSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_0 State_Machine.vhd(144) " "VHDL Process Statement warning at State_Machine.vhd(144): signal \"sw_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 "|LogicalStep_Lab4_top|State_Machine:INSTSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blink_sig State_Machine.vhd(166) " "VHDL Process Statement warning at State_Machine.vhd(166): signal \"blink_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 "|LogicalStep_Lab4_top|State_Machine:INSTSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blink_sig State_Machine.vhd(228) " "VHDL Process Statement warning at State_Machine.vhd(228): signal \"blink_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 "|LogicalStep_Lab4_top|State_Machine:INSTSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_0 State_Machine.vhd(263) " "VHDL Process Statement warning at State_Machine.vhd(263): signal \"sw_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 "|LogicalStep_Lab4_top|State_Machine:INSTSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blink_sig State_Machine.vhd(278) " "VHDL Process Statement warning at State_Machine.vhd(278): signal \"blink_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 "|LogicalStep_Lab4_top|State_Machine:INSTSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blink_sig State_Machine.vhd(285) " "VHDL Process Statement warning at State_Machine.vhd(285): signal \"blink_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 "|LogicalStep_Lab4_top|State_Machine:INSTSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ew_clear State_Machine.vhd(154) " "VHDL Process Statement warning at State_Machine.vhd(154): inferring latch(es) for signal or variable \"ew_clear\", which holds its previous value in one or more paths through the process" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 "|LogicalStep_Lab4_top|State_Machine:INSTSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ew_clear State_Machine.vhd(154) " "Inferred latch for \"ew_clear\" at State_Machine.vhd(154)" {  } { { "State_Machine.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/State_Machine.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 "|LogicalStep_Lab4_top|State_Machine:INSTSM"}
{ "Warning" "WSGN_SEARCH_FILE" "segment7_mux.vhd 2 1 " "Using design file segment7_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742861158601 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742861158601 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INSTLIGHTS " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INSTLIGHTS\"" {  } { { "LogicalStep_Lab4_top.vhd" "INSTLIGHTS" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742861158601 ""}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "segment7_mux:INSTLIGHTS\|DOUT\[1\] seg7_data\[1\] " "Reduced fanout from the always-enabled open-drain buffer \"segment7_mux:INSTLIGHTS\|DOUT\[1\]\" to the output pin \"seg7_data\[1\]\" to GND" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/segment7_mux.vhd" 57 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1742861158851 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "segment7_mux:INSTLIGHTS\|DOUT\[5\] seg7_data\[5\] " "Reduced fanout from the always-enabled open-drain buffer \"segment7_mux:INSTLIGHTS\|DOUT\[5\]\" to the output pin \"seg7_data\[5\]\" to GND" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/segment7_mux.vhd" 57 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1742861158851 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Analysis & Synthesis" 0 -1 1742861158851 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[1\] GND " "Pin \"seg7_data\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742861158866 "|LogicalStep_Lab4_top|seg7_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[2\] GND " "Pin \"seg7_data\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742861158866 "|LogicalStep_Lab4_top|seg7_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[4\] GND " "Pin \"seg7_data\[4\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742861158866 "|LogicalStep_Lab4_top|seg7_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[5\] GND " "Pin \"seg7_data\[5\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742861158866 "|LogicalStep_Lab4_top|seg7_data[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742861158866 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742861158898 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742861159148 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742861159148 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb_n\[2\] " "No output dependent on input pin \"pb_n\[2\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742861159163 "|LogicalStep_Lab4_top|pb_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb_n\[3\] " "No output dependent on input pin \"pb_n\[3\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742861159163 "|LogicalStep_Lab4_top|pb_n[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742861159163 "|LogicalStep_Lab4_top|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742861159163 "|LogicalStep_Lab4_top|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742861159163 "|LogicalStep_Lab4_top|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742861159163 "|LogicalStep_Lab4_top|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742861159163 "|LogicalStep_Lab4_top|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742861159163 "|LogicalStep_Lab4_top|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/b3ruan/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742861159163 "|LogicalStep_Lab4_top|sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742861159163 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742861159163 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742861159163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742861159163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742861159163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742861159179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 20:05:59 2025 " "Processing ended: Mon Mar 24 20:05:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742861159179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742861159179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742861159179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742861159179 ""}
