Assembler report for LogicalStep
Tue Jan 14 14:55:18 2020
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: P:/ECE222/LogicalStep_RISCV/output_files/LogicalStep.sof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Tue Jan 14 14:55:18 2020 ;
; Revision Name         ; LogicalStep                           ;
; Top-level Entity Name ; LogicalStep                           ;
; Family                ; MAX 10                                ;
; Device                ; 10M08SAE144C8G                        ;
+-----------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                       ;
+-----------------------------------------------------------------------------+------------+---------------+
; Option                                                                      ; Setting    ; Default Value ;
+-----------------------------------------------------------------------------+------------+---------------+
; Use smart compilation                                                       ; Off        ; Off           ;
; Use configuration device                                                    ; Off        ; On            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On         ; On            ;
; Enable compact report table                                                 ; Off        ; Off           ;
; Enable OCT_DONE                                                             ; Off        ; On            ;
; Generate compressed bitstreams                                              ; On         ; On            ;
; Compression mode                                                            ; Off        ; Off           ;
; Clock source for configuration device                                       ; Internal   ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ     ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1          ; 1             ;
; Auto user code                                                              ; On         ; On            ;
; Configuration device                                                        ; Auto       ; Auto          ;
; Configuration device auto user code                                         ; Off        ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off        ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off        ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off        ; Off           ;
; Hexadecimal Output File start address                                       ; 0          ; 0             ;
; Hexadecimal Output File count direction                                     ; Up         ; Up            ;
; Release clears before tri-states                                            ; Off        ; Off           ;
; Auto-restart configuration after error                                      ; On         ; On            ;
; Power On Reset scheme                                                       ; Instant ON ; Instant ON    ;
; Set IO to weak pull-up prior to usermode                                    ; On         ; On            ;
; Set SPI IO pins to weak pull-up prior to usermode                           ; On         ; On            ;
; Verify protect                                                              ; Off        ; Off           ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off        ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off        ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off        ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On         ; On            ;
; In-System Programming Default Clamp State                                   ; Tri-state  ; Tri-state     ;
+-----------------------------------------------------------------------------+------------+---------------+


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed     ;
+--------+------------------------+--------------+


+----------------------------------------------------------+
; Assembler Generated Files                                ;
+----------------------------------------------------------+
; File Name                                                ;
+----------------------------------------------------------+
; P:/ECE222/LogicalStep_RISCV/output_files/LogicalStep.sof ;
+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Assembler Device Options: P:/ECE222/LogicalStep_RISCV/output_files/LogicalStep.sof ;
+----------------+-------------------------------------------------------------------+
; Option         ; Setting                                                           ;
+----------------+-------------------------------------------------------------------+
; Device         ; 10M08SAE144C8G                                                    ;
; JTAG usercode  ; 0x004A002A                                                        ;
; Checksum       ; 0x004A002A                                                        ;
+----------------+-------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Jan 14 14:55:08 2020
Info: Command: quartus_asm LogicalStep
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4901 megabytes
    Info: Processing ended: Tue Jan 14 14:55:18 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:02


