// Seed: 3319293903
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout reg id_1;
  always begin : LABEL_0
    $unsigned(46);
    ;
    id_1 <= id_3;
  end
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd47,
    parameter id_8 = 32'd43
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout reg id_5;
  output wand id_4;
  inout wire id_3;
  inout wire _id_2;
  input logic [7:0] id_1;
  logic id_6 = id_1[id_2] > -1;
  task id_7(input logic _id_8[1 : 'b0 -  -1 'd0]);
    begin : LABEL_0
      if (1 ? -1 : ~-1 ? 1 : 1) #1 id_7 = id_6;
      id_5 = id_2;
      id_6 = new;
    end
  endtask
  module_0 modCall_1 (
      id_5,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_4 = -1;
  always_latch begin : LABEL_1
    force id_7[id_8] = -1'b0;
  end
  assign id_5 = 1;
  assign id_8 = id_5;
endmodule
