
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	-stylus -log /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/work/innovus/ -file /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/layout.tcl 
Date:		Mon Feb 10 09:31:20 2025
Host:		cinova05.lesc.ufc.br (x86_64 w/Linux 4.18.0-553.36.1.el8_10.x86_64) (14cores*20cpus*13th Gen Intel(R) Core(TM) i5-13500 24576KB)
OS:		Rocky Linux release 8.10 (Green Obsidian)

License:
		[09:31:20.201593] Configured Lic search path (21.01-s002): 5280@192.168.0.10

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


Create and set the environment variable TMPDIR to /tmp/innovus_temp_22964_cinova05.lesc.ufc.br_cinovador_4ErGwB.

Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[INFO] Loading PVS 23.11 fill procedures

**INFO:  MMMC transition support version v31-84 

#@ Processing -files option
@innovus 1> source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/layout.tcl
#@ Begin verbose source (pre): source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/layout.tcl
@file 1:
@file 2: #-----------------------------------------------------------------------------
@file 3: # Initial configurations
@file 4: #-----------------------------------------------------------------------------
@file 5: # see file ${PROJECT_DIR}/backend/synthesis/scripts/run_first.tcl
@file 6:
@file 7: #-----------------------------------------------------------------------------
@file 8: # (!) same as $DESIGNS.tcl (!) Main Custom Variables Design Dependent (set local)
@file 9: #-----------------------------------------------------------------------------
@file 10: set PROJECT_DIR $env(PROJECT_DIR)
@file 11: set TECH_DIR $env(TECH_DIR)
@file 12: set LIB_DIR $env(LIB_DIR)
@file 13: set DESIGNS $env(DESIGNS)
@file 14: set HDL_NAME $env(HDL_NAME)
@file 15: set INTERCONNECT_MODE ple
@file 16:
@file 17: #-----------------------------------------------------------------------------
@file 18: # (!) same as $DESIGNS.tcl (!) MAIN Custom Variables to be used in SDC (constraints file)
@file 19: #-----------------------------------------------------------------------------
@file 20: set MAIN_CLOCK_NAME clk
@file 21: set MAIN_RST_NAME rst_n
@file 22: set BEST_LIB_OPERATING_CONDITION PVT_1P32V_0C
@file 23: set WORST_LIB_OPERATING_CONDITION PVT_0P9V_125C
@file 24: set period_clk 100.0  ;
@file 24: # (100 ns = 10 MHz) (10 ns = 100 MHz) (2 ns = 500 MHz) (1 ns = 1 GHz)
@file 25: set clk_uncertainty 0.05 ;
@file 25: # ns ("a guess")
@file 26: set clk_latency 0.10 ;
@file 26: # ns ("a guess")
@file 27: set in_delay 0.30 ;
@file 27: # ns
@file 28: set out_delay 0.30;
@file 28: #ns
@file 29: set out_load 0.045 ;
@file 29: #pF
@file 30: set slew "146 164 264 252" ;
@file 30: #minimum rise, minimum fall, maximum rise and maximum fall
@file 31: set slew_min_rise 0.146 ;
@file 31: # ns
@file 32: set slew_min_fall 0.164 ;
@file 32: # ns
@file 33: set slew_max_rise 0.264 ;
@file 33: # ns
@file 34: set slew_max_fall 0.252 ;
@file 34: # ns
@file 35:
@file 36: # set TECH_DIR /home/tools/cadence/gpdk;
@file 37: # set LIB_DIR ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing
@file 38: # # set PROJECT_DIR /home/cinovador/Downloads/somador_fisico/somador
@file 39: # set PROJECT_DIR $env(PROJECT_DIR)
@file 40: # set BACKEND_DIR $env(PROJECT_DIR)/backend
@file 41: # set LAYOUT_DIR  $BACKEND_DIR/layout
@file 42: # set DESIGNS "somador"
@file 43:
@file 44: #-----------------------------------------------------------------------------
@file 45: # Load Path File
@file 46: #-----------------------------------------------------------------------------
@file 47: source ${PROJECT_DIR}/backend/synthesis/scripts/common/path.tcl
#@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/scripts/common/path.tcl (pre)
@file 1:
@file 2: #-----------------------------------------------------------------------------
@file 3: # Common path variables (directory structure dependent)
@file 4: #-----------------------------------------------------------------------------
@file 5: set BACKEND_DIR ${PROJECT_DIR}/backend
@file 6: set SYNT_DIR ${BACKEND_DIR}/synthesis
@file 7: set SCRIPT_DIR ${SYNT_DIR}/scripts
@file 8: set RPT_DIR ${SYNT_DIR}/reports
@file 9: set DEV_DIR ${SYNT_DIR}/deliverables
@file 10: set LAYOUT_DIR ${BACKEND_DIR}/layout
@file 11:
@file 12: #-----------------------------------------------------------------------------
@file 13: # Setting rtl search directories
@file 14: #-----------------------------------------------------------------------------
@file 15: set FRONTEND_DIR ${PROJECT_DIR}/frontend
@file 16: set OTHERS ""
@file 17: lappend FRONTEND_DIR $OTHERS
@file 18:
@file 19: #-----------------------------------------------------------------------------
@file 20: # Setting technology directories - Uncomment the line from your university and comment out the lines from the others universities
@file 21: #-----------------------------------------------------------------------------
@file 22: # set LIB_DIR ${TECH_DIR}/gsclib045_svt_v4.4/gsclib045/timing
@file 23: # The following set is only for UFC guys
@file 24: set LIB_DIR ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing
@file 25:
@file 26: # The following set is only for UFCG guys
@file 27: # set LIB_DIR ${TECH_DIR}/gsclib045_all_v4_4/gsclib045/timing
@file 28:
@file 29: # The following set is only for UFSM guys
@file 30: # set LIB_DIR ${TECH_DIR}/gsclib045_all_v4.7/gsclib045/timing
@file 31:
@file 32: ##########################################################
@file 33: ############### Setting the LEF_DIR PATH
@file 34: # set LEF_DIR ${TECH_DIR}/gsclib045_svt_v4.4/gsclib045/lef
@file 35: # The following set is only for UFC guys
@file 36: set LEF_DIR ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef
@file 37:
@file 38: # The following set is only for UFCG guys
@file 39: # set LEF_DIR ${TECH_DIR}/gsclib045_all_v4_4/gsclib045/lef
@file 40:
@file 41: # The following set is only for UFSM guys
@file 42: # set LEF_DIR ${TECH_DIR}/gsclib045_all_v4.7/gsclib045/lef
@file 43:
@file 44:
@file 45: ################ appeding the LEF_DIR path
@file 46: # lappend LEF_DIR ${TECH_DIR}/giolib045_v3.3/lef
@file 47:
@file 48: # UFC guys
@file 49: # lappend LEF_DIR ${TECH_DIR}/giolib045_v3.3/lef
@file 50:
@file 51: #UFCG guys
#@ End verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/scripts/common/path.tcl
@file 48:
@file 49: #-----------------------------------------------------------------------------
@file 50: # set tech files to be used in ".globals" and ".view"
@file 51: #-----------------------------------------------------------------------------
@file 52: set WORST_LIST ${LIB_DIR}/slow_vdd1v0_basicCells.lib
@file 53: set BEST_LIST ${LIB_DIR}/fast_vdd1v2_basicCells.lib
@file 54: set LEF_INIT "${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef" ;
@file 54: # LEF_LIST
@file 55: set CAP_MAX ${TECH_DIR}/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl
@file 56: set CAP_MIN ${TECH_DIR}/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl
@file 57: set QRC_LIST ${TECH_DIR}/gpdk045_v_6_0/qrc/rcworst/qrcTechFile
@file 58:
@file 59: #-----------------------------------------------------------------------------
@file 60: # set power nets
@file 61: #-----------------------------------------------------------------------------
@file 62: set NET_ZERO VSS
@file 63: set NET_ONE VDD
@file 64:
@file 65: #-----------------------------------------------------------------------------
@file 66: # Loads the design main files (netlist, LEFs, timing libraries)
@file 67: #-----------------------------------------------------------------------------
@file 68: source ${LAYOUT_DIR}/scripts/${DESIGNS}.globals
#@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/ieee754multiplier.globals (pre)
@file 1: set defHierChar {/}
@file 2: set delaycal_input_transition_delay {0.1ps}
@file 3: set fpIsMaxIoHeight 0
@file 4: set init_design_settop 0
@file 5: set init_gnd_net $NET_ZERO
@file 6: set init_lef_file $LEF_INIT
@file 7: set init_mmmc_file ${BACKEND_DIR}/layout/scripts/${DESIGNS}.view
@file 8: set init_oa_search_lib {}
@file 9: set init_pwr_net $NET_ONE
@file 10: set init_verilog ${BACKEND_DIR}/synthesis/deliverables/${DESIGNS}.v
@file 11: set lsgOCPGainMult 1.000000
@file 12:
#@ End verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/ieee754multiplier.globals
@file 69:
@file 70: # #-----------------------------------------------------------------------------
@file 71: # # Initiates the design files loaded above
@file 72: # #-----------------------------------------------------------------------------
@file 73: # init_design
@file 74:
@file 75:
@file 76: #-----------------------------------------------------------------------------
@file 77: # Initiates the design files (netlist, LEFs, timing libraries)
@file 78: #-----------------------------------------------------------------------------
@@file 79: set_db init_power_nets $NET_ONE
@@file 80: set_db init_ground_nets $NET_ZERO
@@file 81: read_mmmc ${LAYOUT_DIR}/scripts/${DESIGNS}.view
#@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/ieee754multiplier.view (pre)
@file 1: # timing libraries
@@file 2: create_library_set -name fast -timing $BEST_LIST
@@file 3: create_library_set -name slow -timing $WORST_LIST
@file 4:
@file 5: # capacitance files
@@file 6: create_rc_corner -name rc_best -cap_table $CAP_MIN -T 0
@@file 7: create_rc_corner -name rc_worst -cap_table $CAP_MAX -T 125
@file 8:
@file 9: # operating conditions
@@file 10: create_opcond -name oc_slow -process {1.0} -voltage {0.90} -temperature {125}
@@file 11: create_opcond -name oc_fast -process {1.0} -voltage {1.32} -temperature {0}
@file 12:
@file 13: # timing conditions
@@file 14: create_timing_condition -name slow_timing -library_sets [list slow] -opcond oc_slow
@@file 15: create_timing_condition -name fast_timing -library_sets [list fast] -opcond oc_fast
@file 16:
@file 17: # creating delay corners
@@file 18: create_delay_corner -name slow_max -timing_condition slow_timing -rc_corner rc_worst
@@file 19: create_delay_corner -name fast_min -timing_condition fast_timing -rc_corner rc_best
@file 20:
@file 21: # adding constraints
@@file 22: create_constraint_mode -name normal_genus_slow_max -sdc_files ${PROJECT_DIR}/backend/synthesis/constraints/$DESIGNS.sdc
@file 23:
@file 24: # creating analysis views
@@file 25: create_analysis_view -name analysis_normal_slow_max -constraint_mode {normal_genus_slow_max} -delay_corner slow_max
@@file 26: create_analysis_view -name analysis_normal_fast_min -constraint_mode {normal_genus_slow_max} -delay_corner fast_min
@file 27:
@file 28: # defining which views to use in hold and setup analyses
@@file 29: set_analysis_view -setup [list analysis_normal_slow_max] -hold [list analysis_normal_fast_min]
#@ End verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/ieee754multiplier.view
Reading slow timing library '/home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
Reading fast timing library '/home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
Read 489 cells in library 'fast_vdd1v2' 
@@file 82: read_physical -lef $LEF_INIT

Loading LEF file /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

@@file 83: read_netlist ${BACKEND_DIR}/synthesis/deliverables/${DESIGNS}.v
#% Begin Load netlist data ... (date=02/10 09:31:43, mem=1031.4M)
*** Begin netlist parsing (mem=1236.4M) ***
Created 489 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/deliverables/ieee754multiplier.v'

*** Memory Usage v#1 (Current mem = 1239.359M, initial mem = 491.887M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1239.4M) ***
#% End Load netlist data ... (date=02/10 09:31:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1045.9M, current mem=1045.9M)
Top level cell is ieee754multiplier.
Hooked 978 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell ieee754multiplier ...
*** Netlist is unique.
** info: there are 1073 modules.
** info: there are 1356 stdCell insts.

*** Memory Usage v#1 (Current mem = 1302.773M, initial mem = 491.887M) ***
@@file 84: init_design
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl ...
Cap table was created using Encounter 09.11-s082_1.
Process name: gpdk045.
**WARN: (IMPEXT-2662):	Cap table /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
Reading Capacitance Table File /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl ...
Cap table was created using Encounter 09.11-s082_1.
Process name: gpdk045.
**WARN: (IMPEXT-2662):	Cap table /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
Summary of Active RC-Corners : 
 
 Analysis View: analysis_normal_slow_max
    RC-Corner Name        : rc_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: analysis_normal_fast_min
    RC-Corner Name        : rc_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : '/home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/constraints/ieee754multiplier.sdc' ...
Current (total cpu=0:00:13.3, real=0:00:24.0, peak res=1347.1M, current mem=1347.1M)
ieee754multiplier
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'rst_n' (File /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/constraints/ieee754multiplier.sdc, Line 18).

**ERROR: (TCLCMD-917):	Cannot find 'nets' that match 'rst_n' (File /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/constraints/ieee754multiplier.sdc, Line 18).

**ERROR: (TCLCMD-917):	Cannot find 'nets' that match '' (File /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/constraints/ieee754multiplier.sdc, Line 18).

INFO (CTE): Reading of timing constraints file /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/constraints/ieee754multiplier.sdc completed, with 1 Warnings and 2 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1441.1M, current mem=1441.1M)
Current (total cpu=0:00:13.4, real=0:00:24.0, peak res=1441.1M, current mem=1441.1M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
@@file 85: connect_global_net $NET_ONE -type pg_pin -pin_base_name $NET_ONE -inst_base_name *
@@file 86: connect_global_net $NET_ZERO -type pg_pin -pin_base_name $NET_ZERO -inst_base_name *
@file 87:
@file 88: #-----------------------------------------------------------------------------
@file 89: # Tells Innovus the technology being used
@file 90: #-----------------------------------------------------------------------------
@file 91: # setDesignMode -process 45
@@file 92: set_db design_process_node 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
@file 93:
@file 94: #-----------------------------------------------------------------------------
@file 95: # Specify floorplan
@file 96: #-----------------------------------------------------------------------------
@@file 97: create_floorplan -core_margins_by die -site CoreSite -core_density_size 1 0.7 2.5 2.5 2.5 2.5
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :2.6
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :2.66
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :2.6
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :2.66
Adjusting core size to PlacementGrid : width :73.4 height : 70.11
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
@file 98: # graphical
@file 99:
@file 100: # floorplan: aims aspect ratio = 1 and moves IO pads 8.0 microns from the outside edge of the core core box. core utilization = 0.85
@file 101:
@file 102: #-----------------------------------------------------------------------------
@file 103: # Add ring (Power planning)
@file 104: #-----------------------------------------------------------------------------
@file 105: # graphical or command
@@file 106: set_db add_rings_skip_shared_inner_ring none
@@file 107: set_db add_rings_avoid_short 1
add_rings command will avoid shorts while creating rings.
@@file 108: set_db add_rings_ignore_rows 0
add_rings command will consider rows while creating rings.
@@file 109: set_db add_rings_extend_over_row 0
add_rings command will disallow rings to go over rows.
@@file 110: add_rings -type core_rings -jog_distance 0.6 -threshold 0.6 -nets "$NET_ONE $NET_ZERO" -follow core -layer {bottom Metal11 top Metal11 right Metal10 left Metal10} -width 0.7 -spacing 0.4 -offset 0.6
#% Begin add_rings (date=02/10 09:31:44, mem=1466.8M)


viaInitial starts at Mon Feb 10 09:31:44 2025
viaInitial ends at Mon Feb 10 09:31:44 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=02/10 09:31:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1470.4M, current mem=1470.4M)
@file 111:
@file 112: #-----------------------------------------------------------------------------
@file 113: # Add stripes (Power planning)
@file 114: #-----------------------------------------------------------------------------
@file 115: # graphical or command
@@file 116: add_stripes -block_ring_top_layer_limit Metal11 -max_same_layer_jog_length 0.44 -pad_core_ring_bottom_layer_limit Metal9 -set_to_set_distance 7 -pad_core_ring_top_layer_limit Metal11 -spacing 0.4 -layer Metal10 -block_ring_bottom_layer_limit Metal9 -width 0.22 -start_offset 1 -nets "$NET_ONE $NET_ZERO"
#% Begin add_stripes (date=02/10 09:31:44, mem=1470.4M)

Initialize fgc environment(mem: 1704.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
Stripe generation is complete.
vias are now being generated.
add_stripes created 22 wires.
ViaGen created 44 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|       22       |       NA       |
|  Via10 |       44       |        0       |
+--------+----------------+----------------+
#% End add_stripes (date=02/10 09:31:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1471.9M, current mem=1471.9M)
@file 117:
@file 118: #-----------------------------------------------------------------------------
@file 119: # Sroute
@file 120: #-----------------------------------------------------------------------------
@file 121: # graphical or command
@@file 122: route_special -connect core_pin -layer_change_range { Metal1(1) Metal11(11) } -block_pin_target nearest_target -core_pin_target first_after_row_end -allow_jogging 1 -crossover_via_layer_range { Metal1(1) Metal11(11) } -nets "$NET_ONE $NET_ZERO" -allow_layer_change 1 -target_via_layer_range { Metal1(1) Metal11(11) }
#% Begin route_special (date=02/10 09:31:44, mem=1471.9M)
**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Mon Feb 10 09:31:44 2025 ***
SPECIAL ROUTE ran on directory: /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend
SPECIAL ROUTE ran on machine: cinova05.lesc.ufc.br (Linux 4.18.0-553.36.1.el8_10.x86_64 x86_64 2.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3225.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 55 used
Read in 55 components
  55 core components: 55 unplaced, 0 placed, 0 fixed
Read in 98 logical pins
Read in 98 nets
Read in 2 special nets, 2 routed
Read in 110 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (31.60, 71.00) (31.82, 71.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (38.60, 71.00) (38.82, 71.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (45.60, 71.00) (45.82, 71.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (52.60, 71.00) (52.82, 71.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (59.60, 71.00) (59.82, 71.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (66.60, 71.00) (66.82, 71.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (73.60, 71.00) (73.82, 71.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (3.60, 71.00) (3.82, 71.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (10.60, 71.00) (10.82, 71.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (17.60, 71.00) (17.82, 71.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (24.60, 71.00) (24.82, 71.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (31.60, 67.58) (31.82, 67.70).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (38.60, 67.58) (38.82, 67.70).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (45.60, 67.58) (45.82, 67.70).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (52.60, 67.58) (52.82, 67.70).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (59.60, 67.58) (59.82, 67.70).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (66.60, 67.58) (66.82, 67.70).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (73.60, 67.58) (73.82, 67.70).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (3.60, 67.58) (3.82, 67.70).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (10.60, 67.58) (10.82, 67.70).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 84
  Number of Followpin connections: 42
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3227.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

route_special created 126 wires.
ViaGen created 756 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       126      |       NA       |
|  Via1  |       84       |        0       |
|  Via2  |       84       |        0       |
|  Via3  |       84       |        0       |
|  Via4  |       84       |        0       |
|  Via5  |       84       |        0       |
|  Via6  |       84       |        0       |
|  Via7  |       84       |        0       |
|  Via8  |       84       |        0       |
|  Via9  |       84       |        0       |
+--------+----------------+----------------+
#% End route_special (date=02/10 09:31:44, total cpu=0:00:00.2, real=0:00:00.0, peak res=1496.8M, current mem=1480.9M)
@file 123:
@file 124:
@file 125: #-----------------------------------------------------------------------------
@file 126: # Save Design: 01_power.enc
@file 127: #-----------------------------------------------------------------------------
@file 128: # graphical or command
@@file 129: write_db 01_power.enc
slow_timing fast_timing
#% Begin save design ... (date=02/10 09:31:44, mem=1484.0M)
% Begin Save ccopt configuration ... (date=02/10 09:31:44, mem=1484.0M)
% End Save ccopt configuration ... (date=02/10 09:31:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1485.3M, current mem=1485.3M)
% Begin Save netlist data ... (date=02/10 09:31:44, mem=1485.3M)
Writing Binary DB to 01_power.enc.tmp/ieee754multiplier.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/10 09:31:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1485.9M, current mem=1485.9M)
Saving symbol-table file ...
Saving congestion map file 01_power.enc.tmp/ieee754multiplier.route.congmap.gz ...
% Begin Save AAE data ... (date=02/10 09:31:44, mem=1485.9M)
Saving AAE Data ...
% End Save AAE data ... (date=02/10 09:31:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1485.9M, current mem=1485.9M)
Saving preference file 01_power.enc.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=02/10 09:31:45, mem=1488.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/10 09:31:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1488.5M, current mem=1488.5M)
Saving PG file 01_power.enc.tmp/ieee754multiplier.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Feb 10 09:31:45 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1710.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/10 09:31:45, mem=1488.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/10 09:31:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1489.2M, current mem=1489.2M)
% Begin Save routing data ... (date=02/10 09:31:45, mem=1489.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1710.1M) ***
% End Save routing data ... (date=02/10 09:31:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1489.3M, current mem=1489.3M)
Saving property file 01_power.enc.tmp/ieee754multiplier.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1713.1M) ***
% Begin Save power constraints data ... (date=02/10 09:31:45, mem=1490.9M)
% End Save power constraints data ... (date=02/10 09:31:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1490.9M, current mem=1490.9M)
rc_best rc_worst
Generated self-contained design 01_power.enc.tmp
#% End save design ... (date=02/10 09:31:45, total cpu=0:00:00.7, real=0:00:01.0, peak res=1520.1M, current mem=1492.6M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 130:
@file 131:
@file 132: #-----------------------------------------------------------------------------
@file 133: # Placement
@file 134: #-----------------------------------------------------------------------------
@file 135: # graphical or command
@@file 136: set_db place_global_place_io_pins 1
@@file 137: set_db place_global_reorder_scan 0
@@file 138: place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:14.5/0:00:15.4 (0.9), mem = 1743.3M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting place_design default flow ***
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 37 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.22964 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1807.21 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: ieee754multiplier
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1818.73)
Total number of fetched objects 1632
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1945.81 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1945.81 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1928.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.5 mem=1936.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.5 mem=1936.3M) ***
No user-set net weight.
Net fanout histogram:
2		: 1375 (84.3%) nets
3		: 112 (6.9%) nets
4     -	14	: 74 (4.5%) nets
15    -	39	: 71 (4.4%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=1319 (0 fixed + 1319 movable) #buf cell=0 #inv cell=86 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1632 #term=5385 #term/net=3.30, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=98
stdCell: 1319 single + 0 double + 0 multi
Total standard cell length = 2.0278 (mm), area = 0.0035 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.674.
Density for the design = 0.674.
       = stdcell_area 10139 sites (3468 um^2) / alloc_area 15047 sites (5146 um^2).
Pin Density = 0.3579.
            = total # of pins 5385 / total area 15047.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.260e-11 (2.05e-11 2.21e-11)
              Est.  stn bbox = 4.479e-11 (2.14e-11 2.34e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1942.8M
Iteration  2: Total net bbox = 4.260e-11 (2.05e-11 2.21e-11)
              Est.  stn bbox = 4.479e-11 (2.14e-11 2.34e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1942.8M
Iteration  3: Total net bbox = 1.148e+01 (8.29e+00 3.19e+00)
              Est.  stn bbox = 1.439e+01 (1.04e+01 3.97e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1947.1M
Active setup views:
    analysis_normal_slow_max
Iteration  4: Total net bbox = 1.039e+04 (5.43e+03 4.96e+03)
              Est.  stn bbox = 1.369e+04 (7.22e+03 6.47e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1947.1M
Iteration  5: Total net bbox = 1.296e+04 (6.46e+03 6.50e+03)
              Est.  stn bbox = 1.753e+04 (8.74e+03 8.78e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1947.1M
Iteration  6: Total net bbox = 1.328e+04 (6.66e+03 6.62e+03)
              Est.  stn bbox = 1.778e+04 (8.91e+03 8.87e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1949.0M

Iteration  7: Total net bbox = 1.389e+04 (7.14e+03 6.75e+03)
              Est.  stn bbox = 1.879e+04 (9.73e+03 9.06e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1949.0M
Iteration  8: Total net bbox = 1.389e+04 (7.14e+03 6.75e+03)
              Est.  stn bbox = 1.879e+04 (9.73e+03 9.06e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1949.0M
Iteration  9: Total net bbox = 1.423e+04 (7.26e+03 6.97e+03)
              Est.  stn bbox = 1.900e+04 (9.74e+03 9.26e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1949.0M
Iteration 10: Total net bbox = 1.424e+04 (7.19e+03 7.05e+03)
              Est.  stn bbox = 1.905e+04 (9.71e+03 9.34e+03)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1949.0M
Iteration 11: Total net bbox = 1.424e+04 (7.19e+03 7.05e+03)
              Est.  stn bbox = 1.905e+04 (9.71e+03 9.34e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1949.0M
*** cost = 1.424e+04 (7.19e+03 7.05e+03) (cpu for global=0:00:01.4) real=0:00:03.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:00.9 real: 0:00:00.9
Core Placement runtime cpu: 0:00:01.0 real: 0:00:03.0
*** Starting place_detail (0:00:17.6 mem=1949.0M) ***
Total net bbox length = 1.427e+04 (7.172e+03 7.098e+03) (ext = 6.870e+02)
Move report: Detail placement moves 1319 insts, mean move: 1.33 um, max move: 5.86 um 
	Max move on inst (mul_34_36_g10105__7098): (46.64, 19.77) --> (44.20, 16.34)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1976.1MB
Summary Report:
Instances move: 1319 (out of 1319 movable)
Instances flipped: 0
Mean displacement: 1.33 um
Max displacement: 5.86 um (Instance: mul_34_36_g10105__7098) (46.6365, 19.7675) -> (44.2, 16.34)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X1
Total net bbox length = 1.494e+04 (7.323e+03 7.617e+03) (ext = 6.774e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1976.1MB
*** Finished place_detail (0:00:17.6 mem=1976.1M) ***
*** End of Placement (cpu=0:00:02.2, real=0:00:04.0, mem=1973.1M) ***
default core: bins with density > 0.750 =  8.00 % ( 2 / 25 )
Density distribution unevenness ratio = 3.710%
*** Free Virtual Timing Model ...(mem=1973.1M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.22964 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ieee754multiplier
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1973.09)
Total number of fetched objects 1632
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2004.79 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2004.79 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1562 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1562
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1632 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1632
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1632 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.753776e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.21 seconds, mem = 2003.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5287 
[NR-eGR]  Metal2   (2V)          7740   7600 
[NR-eGR]  Metal3   (3H)          8357    595 
[NR-eGR]  Metal4   (4V)          2099    157 
[NR-eGR]  Metal5   (5H)           559     11 
[NR-eGR]  Metal6   (6V)             0      9 
[NR-eGR]  Metal7   (7H)            32      5 
[NR-eGR]  Metal8   (8V)            10      5 
[NR-eGR]  Metal9   (9H)             4      2 
[NR-eGR]  Metal10  (10V)            3      2 
[NR-eGR]  Metal11  (11H)           20      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        18825  13673 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 14902um
[NR-eGR] Total length: 18825um, number of vias: 13673
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 97um, number of vias: 63
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2003.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing place_design default flow ***
***** Total cpu  0:0:4
***** Total real time  0:0:5
**place_design ... cpu = 0: 0: 4, real = 0: 0: 5, mem = 1946.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
*** Message Summary: 2 warning(s), 0 error(s)

      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :           32
Multi-Bit FF Count           :            0
Total Bit Count              :           32
Total FF Count               :           32
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :        6.656
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops               32                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          18.13             30                                      place_design
*** placeDesign #1 [finish] : cpu/real = 0:00:03.7/0:00:04.9 (0.8), totSession cpu/real = 0:00:18.1/0:00:20.3 (0.9), mem = 1946.3M
@file 139:
@file 140:
@file 141: #-----------------------------------------------------------------------------
@file 142: # Save Design: 02_placement.enc
@file 143: #-----------------------------------------------------------------------------
@file 144: # graphical or command
@@file 145: write_db 02_placement.enc
slow_timing fast_timing
#% Begin save design ... (date=02/10 09:31:50, mem=1628.2M)
% Begin Save ccopt configuration ... (date=02/10 09:31:50, mem=1628.2M)
% End Save ccopt configuration ... (date=02/10 09:31:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1628.2M, current mem=1628.2M)
% Begin Save netlist data ... (date=02/10 09:31:50, mem=1628.2M)
Writing Binary DB to 02_placement.enc.tmp/ieee754multiplier.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/10 09:31:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1628.5M, current mem=1628.5M)
Saving symbol-table file ...
Saving congestion map file 02_placement.enc.tmp/ieee754multiplier.route.congmap.gz ...
% Begin Save AAE data ... (date=02/10 09:31:51, mem=1628.7M)
Saving AAE Data ...
% End Save AAE data ... (date=02/10 09:31:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1628.7M, current mem=1628.7M)
Saving preference file 02_placement.enc.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=02/10 09:31:51, mem=1631.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/10 09:31:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1631.4M, current mem=1631.4M)
Saving PG file 02_placement.enc.tmp/ieee754multiplier.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Feb 10 09:31:51 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1946.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/10 09:31:51, mem=1631.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/10 09:31:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1631.4M, current mem=1631.4M)
% Begin Save routing data ... (date=02/10 09:31:51, mem=1631.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1946.8M) ***
% End Save routing data ... (date=02/10 09:31:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1631.4M, current mem=1631.4M)
Saving property file 02_placement.enc.tmp/ieee754multiplier.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1949.8M) ***
% Begin Save power constraints data ... (date=02/10 09:31:51, mem=1631.4M)
% End Save power constraints data ... (date=02/10 09:31:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1631.4M, current mem=1631.4M)
rc_best rc_worst
Generated self-contained design 02_placement.enc.tmp
#% End save design ... (date=02/10 09:31:52, total cpu=0:00:00.7, real=0:00:02.0, peak res=1662.2M, current mem=1632.5M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 146:
@file 147:
@file 148: #-----------------------------------------------------------------------------
@file 149: # Extract RC
@file 150: #-----------------------------------------------------------------------------
@file 151: # graphical or command
@@file 152: set_db extract_rc_engine pre_route
@@file 153: extract_rc ;
Extraction called for design 'ieee754multiplier' of instances=1319 and nets=1634 using extraction engine 'pre_route' .
pre_route RC Extraction called for design ieee754multiplier.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1960.922M)
@file 153: # generates RC database for timing analysis and signal integrity (SI) anaysis
@file 154:
@file 155:
@file 156: #-----------------------------------------------------------------------------
@file 157: # preCTS optimization
@file 158: #-----------------------------------------------------------------------------
@file 159: #set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load false
@file 160: #opt_design -pre_cts
@file 161:
@file 162:
@file 163: #-----------------------------------------------------------------------------
@file 164: # Pre-CTS timing verification
@file 165: #-----------------------------------------------------------------------------
@@file 166: set_db timing_analysis_type best_case_worst_case
@@file 167: time_design -pre_cts
AAE DB initialization (MEM=1932.3 CPU=0:00:00.0 REAL=0:00:00.0) 
*** time_design #1 [begin] : totSession cpu/real = 0:00:18.9/0:00:21.5 (0.9), mem = 1932.3M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1932.3M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ieee754multiplier
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1957.13)
Total number of fetched objects 1632
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2033.45 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2033.45 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:19.2 mem=2025.4M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 analysis_normal_slow_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 87.997  |   N/A   | 87.997  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   96    |   N/A   |   96    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     33 (65)      |   -0.969   |     33 (65)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.382%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.44 sec
Total Real time: 1.0 sec
Total Memory Usage: 1998.878906 Mbytes
*** time_design #1 [finish] : cpu/real = 0:00:00.4/0:00:00.9 (0.5), totSession cpu/real = 0:00:19.3/0:00:22.4 (0.9), mem = 1998.9M
@file 168:
@file 169:
@file 170: #-----------------------------------------------------------------------------
@file 171: # CTS - Clock Concurrent Optimization Flow
@file 172: #-----------------------------------------------------------------------------
@@file 173: get_db clock_trees
@@file 174: create_clock_tree_spec ;
Creating clock tree spec for modes (timing configs): normal_genus_slow_max
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 32 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/normal_genus_slow_max was created. It contains 32 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
@file 174: # creates a database cts spec
@@file 175: get_db clock_trees
@@file 176: ccopt_design ;
#% Begin ccopt_design (date=02/10 09:31:53, mem=1638.9M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:00:19.4/0:00:22.5 (0.9), mem = 1978.4M
Runtime...
**INFO: User's settings:
delaycal_default_net_delay                               1000ps
delaycal_default_net_load                                0.5pf
delaycal_enable_high_fanout                              true
delaycal_ignore_net_load                                 false
delaycal_input_transition_delay                          0.1ps
delaycal_socv_accuracy_mode                              low
delaycal_use_default_delay_limit                         1000
setAnalysisMode -cts                                     postCTS
setAnalysisMode -virtualIPO                              false
setDelayCalMode -engine                                  aae
design_process_node                                      45
extract_rc_coupling_cap_threshold                        0.1
extract_rc_engine                                        pre_route
extract_rc_relative_cap_threshold                        1.0
extract_rc_shrink_factor                                 1.0
extract_rc_total_cap_threshold                           0.0
opt_preserve_all_sequential                              true
place_global_place_io_pins                               true
place_global_reorder_scan                                false
route_design_extract_third_party_compatible              false
getAnalysisMode -cts                                     postCTS
getAnalysisMode -virtualIPO                              false
getDelayCalMode -engine                                  aae
getIlmMode -keepHighFanoutCriticalInsts                  false
get_power_analysis_mode -report_power_quiet              false
getAnalysisMode -cts                                     postCTS
getAnalysisMode -virtualIPO                              false
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1978.4M, init mem=1978.4M)
*info: Placed = 1319          
*info: Unplaced = 0           
Placement Density:67.38%(3468/5146)
Placement Density (including fixed std cells):67.38%(3468/5146)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1978.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:24.1/0:00:27.2 (0.9), mem = 1980.2M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 32 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 32 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1980.15 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1562 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1562
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1632 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1632
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1632 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.753776e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5287 
[NR-eGR]  Metal2   (2V)          7740   7600 
[NR-eGR]  Metal3   (3H)          8357    595 
[NR-eGR]  Metal4   (4V)          2099    157 
[NR-eGR]  Metal5   (5H)           559     11 
[NR-eGR]  Metal6   (6V)             0      9 
[NR-eGR]  Metal7   (7H)            32      5 
[NR-eGR]  Metal8   (8V)            10      5 
[NR-eGR]  Metal9   (9H)             4      2 
[NR-eGR]  Metal10  (10V)            3      2 
[NR-eGR]  Metal11  (11H)           20      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        18825  13673 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 14902um
[NR-eGR] Total length: 18825um, number of vias: 13673
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 97um, number of vias: 63
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.11 sec, Curr Mem: 1980.15 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    cts_route_type is set for at least one object
    cts_skew_group_target_insertion_delay is set for at least one object
  No private non-default attributes
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default attributes:
  Public non-default attributes:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    cts_route_type (leaf): default_route_type_leaf (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default attributes
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 5137.524um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner slow_max:setup, late and power domain auto-default:
  Slew time target (leaf):    0.084ns
  Slew time target (trunk):   0.084ns
  Slew time target (top):     0.085ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.094ns
  Buffer max distance: 91.599um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=91.599um, saturatedSlew=0.073ns, speed=718.987um per ns, cellArea=26.136um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=59.659um, saturatedSlew=0.070ns, speed=876.050um per ns, cellArea=22.930um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=337.872um, saturatedSlew=0.077ns, speed=1009.779um per ns, cellArea=44.538um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=338.261um, saturatedSlew=0.077ns, speed=1011.244um per ns, cellArea=40.442um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for slow_max:setup.late...
Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group clk/normal_genus_slow_max:
  Sources:                     pin clk
  Total number of sinks:       32
  Delay constrained sinks:     32
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_max:setup.late:
  Skew target:                 0.094ns
  Insertion delay target:      0.100ns
Primary reporting skew groups are:
skew_group clk/normal_genus_slow_max with 32 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      1
    101          1000                      0
   1001         10000                      0
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk            32
---------------------


No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.4 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting place_detail (0:00:24.7 mem=1982.9M) ***
Total net bbox length = 1.490e+04 (7.310e+03 7.592e+03) (ext = 6.404e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1998.9MB
Summary Report:
Instances move: 0 (out of 1319 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.490e+04 (7.310e+03 7.592e+03) (ext = 6.404e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1998.9MB
*** Finished place_detail (0:00:24.7 mem=1998.9M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 32).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for slow_max:setup.late...
    Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1633 (unrouted=2, trialRouted=1631, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1434 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1632 nets ( ignored 1631 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.892000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5287 
[NR-eGR]  Metal2   (2V)          7739   7595 
[NR-eGR]  Metal3   (3H)          8355    595 
[NR-eGR]  Metal4   (4V)          2099    157 
[NR-eGR]  Metal5   (5H)           559     11 
[NR-eGR]  Metal6   (6V)             0      9 
[NR-eGR]  Metal7   (7H)            32      5 
[NR-eGR]  Metal8   (8V)            10      5 
[NR-eGR]  Metal9   (9H)             4      2 
[NR-eGR]  Metal10  (10V)            3      2 
[NR-eGR]  Metal11  (11H)           20      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        18823  13668 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 14902um
[NR-eGR] Total length: 18823um, number of vias: 13668
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 95um, number of vias: 58
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0    32 
[NR-eGR]  Metal2   (2V)            63    24 
[NR-eGR]  Metal3   (3H)            31     2 
[NR-eGR]  Metal4   (4V)             1     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total           95    58 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 72um
[NR-eGR] Total length: 95um, number of vias: 58
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 95um, number of vias: 58
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.09 sec, Curr Mem: 2000.84 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1633 (unrouted=2, trialRouted=1631, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:24.9/0:00:28.1 (0.9), mem = 2000.8M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1562 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1562
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 38
[NR-eGR] Read 1632 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1631
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1631 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.744884e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 2000.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5287 
[NR-eGR]  Metal2   (2V)          7716   7587 
[NR-eGR]  Metal3   (3H)          8334    608 
[NR-eGR]  Metal4   (4V)          2114    155 
[NR-eGR]  Metal5   (5H)           556     13 
[NR-eGR]  Metal6   (6V)             0     11 
[NR-eGR]  Metal7   (7H)            58      7 
[NR-eGR]  Metal8   (8V)            14      5 
[NR-eGR]  Metal9   (9H)             4      2 
[NR-eGR]  Metal10  (10V)            3      2 
[NR-eGR]  Metal11  (11H)           20      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        18820  13677 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 14902um
[NR-eGR] Total length: 18820um, number of vias: 13677
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2000.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.4), totSession cpu/real = 0:00:24.9/0:00:28.2 (0.9), mem = 2000.8M
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'ieee754multiplier' of instances=1319 and nets=1634 using extraction engine 'pre_route' .
pre_route RC Extraction called for design ieee754multiplier.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2000.840M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_max:setup.late...
  Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:00.4 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:00.6 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 52 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk/normal_genus_slow_max from 0.052ns to 0.000ns.
Type 'man IMPCCOPT-1059' for more detail.
      
      Slackened skew group targets:
      
      -------------------------------------------------------------------------
      Skew group                   Desired    Slackened    Desired    Slackened
                                   Target     Target       Target     Target
                                   Max ID     Max ID       Skew       Skew
      -------------------------------------------------------------------------
      clk/normal_genus_slow_max       -           -         0.052       0.000
      -------------------------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 2 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 52 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Clock tree timing engine global stage delay update for slow_max:setup.late...
  Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
  Primary reporting skew groups before polishing:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
  Skew group summary before polishing:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.000pF fall=0.000pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Clock Only Refine Place.
*** Starting place_detail (0:00:25.9 mem=2001.0M) ***
Total net bbox length = 1.490e+04 (7.310e+03 7.592e+03) (ext = 6.404e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2001.0MB
Summary Report:
Instances move: 0 (out of 1319 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.490e+04 (7.310e+03 7.592e+03) (ext = 6.404e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2001.0MB
*** Finished place_detail (0:00:25.9 mem=2001.0M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 32).
  Restoring place_status_cts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.7 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1633 (unrouted=2, trialRouted=1631, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1434 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1632 nets ( ignored 1631 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.892000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5287 
[NR-eGR]  Metal2   (2V)          7716   7587 
[NR-eGR]  Metal3   (3H)          8334    608 
[NR-eGR]  Metal4   (4V)          2114    155 
[NR-eGR]  Metal5   (5H)           556     13 
[NR-eGR]  Metal6   (6V)             0     11 
[NR-eGR]  Metal7   (7H)            58      7 
[NR-eGR]  Metal8   (8V)            14      5 
[NR-eGR]  Metal9   (9H)             4      2 
[NR-eGR]  Metal10  (10V)            3      2 
[NR-eGR]  Metal11  (11H)           20      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        18820  13677 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 14902um
[NR-eGR] Total length: 18820um, number of vias: 13677
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 95um, number of vias: 58
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0    32 
[NR-eGR]  Metal2   (2V)            63    24 
[NR-eGR]  Metal3   (3H)            31     2 
[NR-eGR]  Metal4   (4V)             1     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total           95    58 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 72um
[NR-eGR] Total length: 95um, number of vias: 58
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 95um, number of vias: 58
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.09 sec, Curr Mem: 2001.00 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1633 (unrouted=2, trialRouted=1631, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'ieee754multiplier' of instances=1319 and nets=1634 using extraction engine 'pre_route' .
pre_route RC Extraction called for design ieee754multiplier.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2000.996M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow_max:setup.late...
        Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
        Primary reporting skew groups before routing clock trees:
          skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Single Pass Refine Place.
*** Starting place_detail (0:00:26.2 mem=2001.2M) ***
Total net bbox length = 1.490e+04 (7.310e+03 7.592e+03) (ext = 6.404e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2001.2MB
Summary Report:
Instances move: 0 (out of 1319 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.490e+04 (7.310e+03 7.592e+03) (ext = 6.404e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2001.2MB
*** Finished place_detail (0:00:26.2 mem=2001.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 32).
  Restoring place_status_cts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1633 (unrouted=2, trialRouted=1631, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1434 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1632 nets ( ignored 1631 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.892000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5287 
[NR-eGR]  Metal2   (2V)          7716   7587 
[NR-eGR]  Metal3   (3H)          8334    608 
[NR-eGR]  Metal4   (4V)          2114    155 
[NR-eGR]  Metal5   (5H)           556     13 
[NR-eGR]  Metal6   (6V)             0     11 
[NR-eGR]  Metal7   (7H)            58      7 
[NR-eGR]  Metal8   (8V)            14      5 
[NR-eGR]  Metal9   (9H)             4      2 
[NR-eGR]  Metal10  (10V)            3      2 
[NR-eGR]  Metal11  (11H)           20      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        18820  13677 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 14902um
[NR-eGR] Total length: 18820um, number of vias: 13677
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 95um, number of vias: 58
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0    32 
[NR-eGR]  Metal2   (2V)            63    24 
[NR-eGR]  Metal3   (3H)            31     2 
[NR-eGR]  Metal4   (4V)             1     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total           95    58 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 72um
[NR-eGR] Total length: 95um, number of vias: 58
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 95um, number of vias: 58
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 2001.15 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Mon Feb 10 09:32:00 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=1)
#num needed restored net=0
#need_extraction net=0 (total=1634)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total wire length = 95 um.
#Total half perimeter of net bounding box = 72 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 63 um.
#Total wire length on LAYER Metal3 = 31 um.
#Total wire length on LAYER Metal4 = 1 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 58
#Up-Via Summary (total 58):
#           
#-----------------------
# Metal1             32
# Metal2             24
# Metal3              2
#-----------------------
#                    58 
#
#Start routing data preparation on Mon Feb 10 09:32:00 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1632 nets.
#Voltage range [0.900 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1664.86 (MB), peak = 1700.32 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1669.59 (MB), peak = 1700.32 (MB)
#Data initialization: cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.7 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     1375 ( 2         pin),    112 ( 3         pin),     25 ( 4         pin),
#        4 ( 5         pin),      2 ( 6         pin),     14 ( 7         pin),
#        1 ( 8         pin),     24 ( 9         pin),      9 (10-19      pin),
#       54 (20-29      pin),     12 (30-39      pin),      0 (>=2000     pin).
#Total: 1634 nets, 1632 non-trivial nets, 1 fully global routed, 1 clock,
#       1 net (1 automatically) has layer range, 1 net has priority.
#
#Nets in 1 layer range:
#  *(Metal3, -------) :        1 ( 0.1%)
#
#1 net selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.46 (MB)
#Total memory = 1673.79 (MB)
#Peak memory = 1700.32 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 22
#  Total number of overlap segments     =  0 (  0.0%)
#  Total number of assigned segments    =  8 ( 36.4%)
#  Total number of shifted segments     =  0 (  0.0%)
#  Average movement of shifted segments =  0.00 tracks
#
#  Total number of overlaps             =  0
#  Total length of overlaps             =  0 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total wire length = 95 um.
#Total half perimeter of net bounding box = 72 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 64 um.
#Total wire length on LAYER Metal3 = 31 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 53
#Up-Via Summary (total 53):
#           
#-----------------------
# Metal1             32
# Metal2             21
#-----------------------
#                    53 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.59 (MB)
#Total memory = 1672.25 (MB)
#Peak memory = 1700.32 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1676.32 (MB), peak = 1704.55 (MB)
#Complete Detail Routing.
#Total wire length = 93 um.
#Total half perimeter of net bounding box = 72 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 64 um.
#Total wire length on LAYER Metal3 = 30 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 47
#Up-Via Summary (total 47):
#           
#-----------------------
# Metal1             32
# Metal2             15
#-----------------------
#                    47 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.07 (MB)
#Total memory = 1676.32 (MB)
#Peak memory = 1704.55 (MB)
#Skip updating routing design signature in db-snapshot flow
#route_detail Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.07 (MB)
#Total memory = 1676.32 (MB)
#Peak memory = 1704.55 (MB)
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 23.91 (MB)
#Total memory = 1681.86 (MB)
#Peak memory = 1704.55 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Mon Feb 10 09:32:01 2025
#
        NanoRoute done. (took cpu=0:00:01.4 real=0:00:01.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   NanoRoute
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2017.98 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1562 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1562
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 26
[NR-eGR] Read 1632 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1631
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1631 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.744884e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5287 
[NR-eGR]  Metal2   (2V)          7716   7578 
[NR-eGR]  Metal3   (3H)          8333    606 
[NR-eGR]  Metal4   (4V)          2114    155 
[NR-eGR]  Metal5   (5H)           556     13 
[NR-eGR]  Metal6   (6V)             0     11 
[NR-eGR]  Metal7   (7H)            58      7 
[NR-eGR]  Metal8   (8V)            14      5 
[NR-eGR]  Metal9   (9H)             4      2 
[NR-eGR]  Metal10  (10V)            3      2 
[NR-eGR]  Metal11  (11H)           20      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        18819  13666 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 14902um
[NR-eGR] Total length: 18819um, number of vias: 13666
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.11 sec, Curr Mem: 2017.98 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1633 (unrouted=2, trialRouted=1631, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.6 real=0:00:01.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'ieee754multiplier' of instances=1319 and nets=1634 using extraction engine 'pre_route' .
pre_route RC Extraction called for design ieee754multiplier.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2017.980M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_max:setup.late...
  Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:01.6 real=0:00:01.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Upsizing To Fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 52 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk/normal_genus_slow_max from 0.052ns to 0.000ns.
Type 'man IMPCCOPT-1059' for more detail.
      
      Slackened skew group targets:
      
      -------------------------------------------------------------------------
      Skew group                   Desired    Slackened    Desired    Slackened
                                   Target     Target       Target     Target
                                   Max ID     Max ID       Skew       Skew
      -------------------------------------------------------------------------
      clk/normal_genus_slow_max       -           -         0.052       0.000
      -------------------------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Buffering to fix DRVs
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1633 (unrouted=2, trialRouted=1631, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_max:setup.late...
  Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
  Primary reporting skew groups after post-conditioning:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PostConditioning
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     0      0.000       0.000
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         0      0.000       0.000
  -------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              32
  Enable Latch          0
  Load Capacitance      0
  Antenna Diode         0
  Node Sink             0
  Total                32
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf        0.000
  Total       0.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.000    0.000    0.000
  Total    0.000    0.000    0.000
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.000     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.084       1       0.000       0.000      0.000    0.000    {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner            Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_max:setup.late    clk/normal_genus_slow_max    0.000     0.000     0.000       0.094         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner            Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_max:setup.late    clk/normal_genus_slow_max    0.000     0.000     0.000       0.094         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ieee754multiplier
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2085.33)
Total number of fetched objects 1632
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 1632
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2098.29 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2098.29 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.1, Propagated Latency: 0
	 Executing: set_clock_latency -source -early -min -rise 0.1 [get_pins clk]
	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.1, Propagated Latency: 0
	 Executing: set_clock_latency -source -late -min -rise 0.1 [get_pins clk]
	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.1, Propagated Latency: 0
	 Executing: set_clock_latency -source -early -min -fall 0.1 [get_pins clk]
	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.1, Propagated Latency: 0
	 Executing: set_clock_latency -source -late -min -fall 0.1 [get_pins clk]
	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.1, Propagated Latency: 0
	 Executing: set_clock_latency -source -early -max -rise 0.1 [get_pins clk]
	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.1, Propagated Latency: 0
	 Executing: set_clock_latency -source -late -max -rise 0.1 [get_pins clk]
	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.1, Propagated Latency: 0
	 Executing: set_clock_latency -source -early -max -fall 0.1 [get_pins clk]
	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.1, Propagated Latency: 0
	 Executing: set_clock_latency -source -late -max -fall 0.1 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.3)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
Primary reporting skew groups after update timingGraph:
  skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:00:09.0 real=0:00:09.4)
Runtime Summary
===============
Clock Runtime:  (44%) Core CTS           2.01 (Init 0.42, Construction 0.42, Implementation 0.69, eGRPC 0.17, PostConditioning 0.13, Other 0.20)
Clock Runtime:  (41%) CTS services       1.88 (RefinePlace 0.13, EarlyGlobalClock 0.27, NanoRoute 1.44, ExtractRC 0.04, TimingAnalysis 0.00)
Clock Runtime:  (14%) Other CTS          0.68 (Init 0.12, CongRepair/EGR-DP 0.23, TimingUpdate 0.32, Other 0.00)
Clock Runtime: (100%) Total              4.57

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.4/0:00:04.7 (0.9), totSession cpu/real = 0:00:28.4/0:00:31.9 (0.9), mem = 1985.1M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1691.9M, totSessionCpu=0:00:28 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:28.4/0:00:32.0 (0.9), mem = 1985.1M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**opt_design ... cpu = 0:00:00, real = 0:00:01, mem = 1719.4M, totSessionCpu=0:00:29 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2009.2M)

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells

Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ieee754multiplier
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2168.12)
Total number of fetched objects 1632
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2171.2 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2171.2 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:29.8 mem=2171.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 analysis_normal_slow_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 87.997  |   N/A   | 87.997  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   96    |   N/A   |   96    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     33 (65)      |   -0.919   |     33 (65)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.382%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1843.0M, totSessionCpu=0:00:30 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:29.8/0:00:33.3 (0.9), mem = 2134.5M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
#optDebug: fT-E <X 2 0 0 1>
-congRepairInPostCTS false                 # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.2
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:29.8/0:00:33.3 (0.9), mem = 2134.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (2.7), totSession cpu/real = 0:00:29.8/0:00:33.3 (0.9), mem = 2134.5M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2134.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2134.5M) ***
*** Starting optimizing excluded clock nets MEM= 2134.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2134.5M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:29.9/0:00:33.4 (0.9), mem = 2134.5M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:00:29.9/0:00:33.4 (0.9), mem = 2129.6M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:30.0/0:00:33.5 (0.9), mem = 2145.6M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    99|   914|    -0.97|     0|     0|     0.00|     0|     0|     0|     0|    88.00|     0.00|       0|       0|       0| 67.38%|          |         |
|    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    87.82|     0.00|      80|       5|       2| 71.81%| 0:00:01.0|  2267.1M|
|    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    87.82|     0.00|       0|       0|       0| 71.81%| 0:00:00.0|  2267.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 65 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    65 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2267.1M) ***

*** Starting place_detail (0:00:31.2 mem=2252.1M) ***
Total net bbox length = 1.511e+04 (7.443e+03 7.670e+03) (ext = 4.543e+02)
Move report: Detail placement moves 245 insts, mean move: 1.66 um, max move: 12.84 um 
	Max move on inst (FE_OFC77_input_b_3): (75.00, 45.41) --> (69.00, 52.25)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2255.1MB
Summary Report:
Instances move: 245 (out of 1404 movable)
Instances flipped: 0
Mean displacement: 1.66 um
Max displacement: 12.84 um (Instance: FE_OFC77_input_b_3) (75, 45.41) -> (69, 52.25)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.531e+04 (7.467e+03 7.844e+03) (ext = 6.334e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2255.1MB
*** Finished place_detail (0:00:31.3 mem=2255.1M) ***
*** maximum move = 12.84 um ***
*** Finished re-routing un-routed nets (2252.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2252.1M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:31.3/0:00:34.8 (0.9), mem = 2169.1M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 1861.4M, totSessionCpu=0:00:31 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:31.3/0:00:34.8 (0.9), mem = 2169.1M
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+------------------------+---------+-------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |       Worst View       |Pathgroup|     End Point     |
+--------+--------+---------+------------+--------+------------------------+---------+-------------------+
|   0.000|   0.000|   71.81%|   0:00:00.0| 2228.3M|analysis_normal_slow_max|       NA| NA                |
+--------+--------+---------+------------+--------+------------------------+---------+-------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2228.3M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2228.3M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:31.8/0:00:35.3 (0.9), mem = 2169.2M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:31.8/0:00:35.3 (0.9), mem = 2226.4M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 71.81
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.81%|        -|   0.100|   0.000|   0:00:00.0| 2228.5M|
|   71.81%|        0|   0.100|   0.000|   0:00:00.0| 2229.5M|
|   71.81%|        0|   0.100|   0.000|   0:00:00.0| 2229.5M|
|   70.99%|       23|   0.100|   0.000|   0:00:00.0| 2255.1M|
|   69.35%|      117|   0.100|   0.000|   0:00:00.0| 2255.1M|
|   69.30%|        4|   0.100|   0.000|   0:00:00.0| 2255.1M|
|   69.30%|        0|   0.100|   0.000|   0:00:00.0| 2255.1M|
|   69.30%|        0|   0.100|   0.000|   0:00:00.0| 2255.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 69.30
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:32.7/0:00:36.3 (0.9), mem = 2255.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2174.98M, totSessionCpu=0:00:33).

Active setup views:
 analysis_normal_slow_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:32.8/0:00:36.3 (0.9), mem = 2226.4M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.30
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.30%|        -|   0.000|   0.000|   0:00:00.0| 2232.4M|
|   69.11%|       14|   0.000|   0.000|   0:00:00.0| 2266.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.11
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:33.7/0:00:37.2 (0.9), mem = 2266.1M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2179.97M, totSessionCpu=0:00:34).
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:33.7/0:00:37.3 (0.9), mem = 2237.2M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 69.11
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.11%|        -|   0.083|   0.000|   0:00:00.0| 2237.2M|
|   69.11%|        0|   0.083|   0.000|   0:00:00.0| 2237.2M|
|   69.11%|        0|   0.083|   0.000|   0:00:00.0| 2237.2M|
|   69.11%|        0|   0.083|   0.000|   0:00:00.0| 2237.2M|
|   69.11%|        0|   0.083|   0.000|   0:00:01.0| 2237.2M|
|   69.11%|        0|   0.083|   0.000|   0:00:00.0| 2237.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 69.11
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:01.0) **
*** Starting place_detail (0:00:33.9 mem=2237.2M) ***
Total net bbox length = 1.519e+04 (7.386e+03 7.799e+03) (ext = 5.739e+02)
Move report: Detail placement moves 19 insts, mean move: 1.26 um, max move: 4.11 um 
	Max move on inst (FE_OFC60_input_b_5): (55.00, 71.06) --> (57.40, 69.35)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2241.3MB
Summary Report:
Instances move: 19 (out of 1384 movable)
Instances flipped: 0
Mean displacement: 1.26 um
Max displacement: 4.11 um (Instance: FE_OFC60_input_b_5) (55, 71.06) -> (57.4, 69.35)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.519e+04 (7.392e+03 7.799e+03) (ext = 5.793e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2241.3MB
*** Finished place_detail (0:00:33.9 mem=2241.3M) ***
*** maximum move = 4.11 um ***
*** Finished re-routing un-routed nets (2238.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2238.3M) ***
*** AreaOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:34.0/0:00:37.5 (0.9), mem = 2238.3M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2181.18M, totSessionCpu=0:00:34).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting place_detail (0:00:34.0 mem=2181.2M) ***
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
**WARN: AAE based timing driven is off.
Move report: Detail placement moves 572 insts, mean move: 2.65 um, max move: 26.33 um 
	Max move on inst (FE_OFC10_input_a_10): (53.40, 36.86) --> (74.60, 31.73)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2184.2MB
Summary Report:
Instances move: 572 (out of 1384 movable)
Instances flipped: 0
Mean displacement: 2.65 um
Max displacement: 26.33 um (Instance: FE_OFC10_input_a_10) (53.4, 36.86) -> (74.6, 31.73)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: INVX3
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2184.2MB
*** Finished place_detail (0:00:34.2 mem=2184.2M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ieee754multiplier
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2173.24)
Total number of fetched objects 1697
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2181.67 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2181.67 CPU=0:00:00.1 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1562 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1562
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 26
[NR-eGR] Read 1697 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1696
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1696 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.727784e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5417 
[NR-eGR]  Metal2   (2V)          7403   7501 
[NR-eGR]  Metal3   (3H)          8375    674 
[NR-eGR]  Metal4   (4V)          2261    136 
[NR-eGR]  Metal5   (5H)           571     11 
[NR-eGR]  Metal6   (6V)             5      9 
[NR-eGR]  Metal7   (7H)            17      9 
[NR-eGR]  Metal8   (8V)             2      5 
[NR-eGR]  Metal9   (9H)             1      2 
[NR-eGR]  Metal10  (10V)            2      2 
[NR-eGR]  Metal11  (11H)           12      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        18650  13766 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 14784um
[NR-eGR] Total length: 18650um, number of vias: 13766
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.13 sec, Curr Mem: 2133.16 MB )
Extraction called for design 'ieee754multiplier' of instances=1384 and nets=1699 using extraction engine 'pre_route' .
pre_route RC Extraction called for design ieee754multiplier.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2133.156M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:34.6/0:00:38.2 (0.9), mem = 2152.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:34.6/0:00:38.2 (0.9), mem = 2152.2M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ieee754multiplier
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2161.75)
Total number of fetched objects 1697
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2178.35 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2178.35 CPU=0:00:00.1 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:34.9/0:00:38.5 (0.9), mem = 2178.4M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    68|   280|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    87.61|     0.00|       0|       0|       0| 69.11%|          |         |
|    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    87.61|     0.00|      24|       0|       3| 69.97%| 0:00:00.0|  2276.4M|
|    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    87.61|     0.00|       0|       0|       0| 69.97%| 0:00:00.0|  2276.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 65 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    65 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2276.4M) ***

*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:35.7/0:00:39.4 (0.9), mem = 2173.3M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:00:35.8 mem=2173.3M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 3.412%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2173.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 28 insts, mean move: 3.91 um, max move: 10.64 um 
	Max move on inst (FE_OFC58_input_a_22): (2.60, 35.15) --> (6.40, 41.99)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2176.4MB
Summary Report:
Instances move: 28 (out of 1408 movable)
Instances flipped: 0
Mean displacement: 3.91 um
Max displacement: 10.64 um (Instance: FE_OFC58_input_a_22) (2.6, 35.15) -> (6.4, 41.99)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2176.4MB
*** Finished place_detail (0:00:35.8 mem=2176.4M) ***
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 1721 nets : 

Active setup views:
 analysis_normal_slow_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'ieee754multiplier' of instances=1408 and nets=1723 using extraction engine 'pre_route' .
pre_route RC Extraction called for design ieee754multiplier.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2202.043M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ieee754multiplier
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2211.56)
Total number of fetched objects 1721
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2199.38 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2199.38 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:36.1 mem=2199.4M)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 1872.9M, totSessionCpu=0:00:36 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 analysis_normal_slow_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 87.608  |   N/A   | 87.608  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   96    |   N/A   |   96    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.974%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 1873.8M, totSessionCpu=0:00:36 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns         87.608 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :           32
Multi-Bit FF Count           :            0
Total Bit Count              :           32
Total FF Count               :           32
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :        6.656
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops               32                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           7.89              9          0.000 ns         87.608 ns  opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for slow_max:setup.early...
Clock tree timing engine global stage delay update for slow_max:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for slow_max:setup.late...
Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast_min:hold.early...
Clock tree timing engine global stage delay update for fast_min:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast_min:hold.late...
Clock tree timing engine global stage delay update for fast_min:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :           32
Multi-Bit FF Count           :            0
Total Bit Count              :           32
Total FF Count               :           32
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :        6.656
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops               32                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          12.39             14          0.000 ns         87.608 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
WARNING   IMPEXT-6166          5  Capacitance table file(s) without the EX...
WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 19 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:17.1/0:00:18.1 (0.9), totSession cpu/real = 0:00:36.5/0:00:40.7 (0.9), mem = 2157.8M
#% End ccopt_design (date=02/10 09:32:11, total cpu=0:00:17.2, real=0:00:18.0, peak res=1910.7M, current mem=1763.3M)
@file 176: # creates the clock tree
@file 177: #delete_clock_tree_spec ;# removes the already loaded cts specification (reset_cts_config)
@file 178:
@file 179:
@file 180: #-----------------------------------------------------------------------------
@file 181: # Post-CTS timing verification
@file 182: #-----------------------------------------------------------------------------
@@file 183: set_db timing_analysis_type best_case_worst_case
@@file 184: set_db timing_analysis_clock_propagation_mode sdc_control
@@file 185: time_design -post_cts
*** time_design #2 [begin] : totSession cpu/real = 0:00:36.6/0:00:40.7 (0.9), mem = 2055.8M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2055.8M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 analysis_normal_slow_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 87.608  |   N/A   | 87.608  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   96    |   N/A   |   96    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.974%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.16 sec
Total Real time: 0.0 sec
Total Memory Usage: 2056.003906 Mbytes
*** time_design #2 [finish] : cpu/real = 0:00:00.2/0:00:00.7 (0.2), totSession cpu/real = 0:00:36.7/0:00:41.4 (0.9), mem = 2056.0M
@@file 186: time_design -post_cts -hold
*** time_design #3 [begin] : totSession cpu/real = 0:00:36.7/0:00:41.4 (0.9), mem = 2056.0M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2040.5M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ieee754multiplier
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2058.03)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 1721
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2090.46 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2090.46 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:37.0 mem=2090.5M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 analysis_normal_fast_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.270  |   N/A   |  0.270  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   96    |   N/A   |   96    |
+--------------------+---------+---------+---------+

Density: 69.974%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.35 sec
Total Real time: 1.0 sec
Total Memory Usage: 2025.960938 Mbytes
*** time_design #3 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:37.1/0:00:41.7 (0.9), mem = 2026.0M
@file 187:
@file 188: #-----------------------------------------------------------------------------
@file 189: # postCTS optimization
@file 190: #-----------------------------------------------------------------------------
@file 191: #opt_design -post_cts
@file 192:
@file 193:
@file 194: #-----------------------------------------------------------------------------
@file 195: # Save Design: 03_cts.enc
@file 196: #-----------------------------------------------------------------------------
@file 197: # graphical or command
@@file 198: write_db 03_cts.enc
slow_timing fast_timing
#% Begin save design ... (date=02/10 09:32:12, mem=1730.3M)
% Begin Save ccopt configuration ... (date=02/10 09:32:12, mem=1730.3M)
% End Save ccopt configuration ... (date=02/10 09:32:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1730.8M, current mem=1730.8M)
% Begin Save netlist data ... (date=02/10 09:32:12, mem=1730.8M)
Writing Binary DB to 03_cts.enc.tmp/ieee754multiplier.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/10 09:32:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1730.8M, current mem=1730.8M)
Saving symbol-table file ...
Saving congestion map file 03_cts.enc.tmp/ieee754multiplier.route.congmap.gz ...
% Begin Save AAE data ... (date=02/10 09:32:12, mem=1731.1M)
Saving AAE Data ...
% End Save AAE data ... (date=02/10 09:32:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1731.1M, current mem=1731.1M)
Saving preference file 03_cts.enc.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=02/10 09:32:13, mem=1766.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/10 09:32:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1766.3M, current mem=1766.3M)
Saving PG file 03_cts.enc.tmp/ieee754multiplier.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Feb 10 09:32:13 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2030.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/10 09:32:13, mem=1766.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/10 09:32:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1766.3M, current mem=1766.3M)
% Begin Save routing data ... (date=02/10 09:32:13, mem=1766.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2030.2M) ***
% End Save routing data ... (date=02/10 09:32:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1766.3M, current mem=1766.3M)
Saving property file 03_cts.enc.tmp/ieee754multiplier.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2033.2M) ***
#Saving pin access data to file 03_cts.enc.tmp/ieee754multiplier.apa ...
#
% Begin Save power constraints data ... (date=02/10 09:32:13, mem=1766.3M)
% End Save power constraints data ... (date=02/10 09:32:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1766.3M, current mem=1766.3M)
rc_best rc_worst
Generated self-contained design 03_cts.enc.tmp
#% End save design ... (date=02/10 09:32:13, total cpu=0:00:00.9, real=0:00:01.0, peak res=1767.2M, current mem=1767.2M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 199: # graphical
@file 200:
@file 201: #-----------------------------------------------------------------------------
@file 202: # Power nets (Power planning) creating power, grounds rings and stripes
@file 203: #-----------------------------------------------------------------------------
@file 204: # graphical
@file 205:
@file 206:
@file 207: #-----------------------------------------------------------------------------
@file 208: # Power nets (Power planning) creating power, grounds rings and stripes
@file 209: #-----------------------------------------------------------------------------
@file 210: # graphical
@file 211:
@file 212:
@file 213: #-----------------------------------------------------------------------------
@file 214: # Add Ring (Power planning)
@file 215: #-----------------------------------------------------------------------------
@file 216: # graphical
@file 217:
@file 218:
@file 219: #-----------------------------------------------------------------------------
@file 220: # Sroute
@file 221: #-----------------------------------------------------------------------------
@file 222: # graphical
@file 223:
@file 224:
@file 225: #-----------------------------------------------------------------------------
@file 226: # Save Design: 01_power.enc
@file 227: #-----------------------------------------------------------------------------
@file 228: # graphical
@file 229:
@@file 230: gui_show
#@ End verbose source: /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/layout.tcl
@innovus 2> gui_pan 1.93900 2.19500
@innovus 3> gui_pan 5.78500 5.10450
@innovus 4> gui_pan 16.43650 20.33700
@innovus 5> gui_pan 23.45550 31.10900
@innovus 6> 
--------------------------------------------------------------------------------
Exiting Innovus on Mon Feb 10 09:32:36 2025
  Total CPU time:     0:00:46
  Total real time:    0:01:17
  Peak memory (main): 1868.28MB


*** Memory Usage v#1 (Current mem = 2279.461M, initial mem = 491.887M) ***
*** Message Summary: 513 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:00:42.2, real=0:01:16, mem=2279.5M) ---
