
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu3' (Linux_x86_64 version 5.15.0-92-generic) on Wed May 21 12:55:48 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project matrix_add 
INFO: [HLS 200-10] Opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp' to the project
INFO: [HLS 200-1510] Running: set_top matrix_add 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 43677
WARNING: [HLS 200-40] Cannot find source file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/cim_conv/cimconv_fast.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.34 seconds. CPU system time: 1.51 seconds. Elapsed time: 18.98 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ceil_div(int, int)' into 'matrix_add(int, int, int, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][224], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][224], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][224])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'int hls::min<int>(int, int)' into 'matrix_add(int, int, int, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][224], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][224], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][224])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp:35:0)
INFO: [HLS 214-241] Aggregating bram variable 'out' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'in2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'in1' with compact=bit mode in 16-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.38 seconds. CPU system time: 0.67 seconds. Elapsed time: 3.12 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.219 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp:17) in function 'matrix_add_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp:57) in function 'matrix_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp:68) in function 'matrix_add' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.250 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp:16:33) in function 'matrix_add_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp:15:28) in function 'matrix_add_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp:56:45) in function 'matrix_add'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp:55:41) in function 'matrix_add'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp:67:45) in function 'matrix_add'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp:66:41) in function 'matrix_add'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_47_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp:47:37) in function 'matrix_add' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp:44:33) in function 'matrix_add'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp:41:29) in function 'matrix_add'.
INFO: [HLS 200-472] Inferring partial write operation for 'localOut' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp:18:33)
INFO: [HLS 200-472] Inferring partial write operation for 'localIn1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp:58:45)
INFO: [HLS 200-472] Inferring partial write operation for 'localIn2.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/matrix_add/matrix_add_human.cpp:59:45)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_add_Pipeline_VITIS_LOOP_55_4_VITIS_LOOP_56_5_VITIS_LOOP_57_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_4_VITIS_LOOP_56_5_VITIS_LOOP_57_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_55_4_VITIS_LOOP_56_5_VITIS_LOOP_57_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.284 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_add_kernel_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.285 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_add_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.285 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_add_Pipeline_VITIS_LOOP_66_7_VITIS_LOOP_67_8_VITIS_LOOP_68_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_7_VITIS_LOOP_67_8_VITIS_LOOP_68_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_66_7_VITIS_LOOP_67_8_VITIS_LOOP_68_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_add_Pipeline_VITIS_LOOP_55_4_VITIS_LOOP_56_5_VITIS_LOOP_57_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_add_Pipeline_VITIS_LOOP_55_4_VITIS_LOOP_56_5_VITIS_LOOP_57_6' pipeline 'VITIS_LOOP_55_4_VITIS_LOOP_56_5_VITIS_LOOP_57_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_add_Pipeline_VITIS_LOOP_55_4_VITIS_LOOP_56_5_VITIS_LOOP_57_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_add_kernel_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_add_kernel_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline 'VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_add_kernel_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_add_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_add_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_add_Pipeline_VITIS_LOOP_66_7_VITIS_LOOP_67_8_VITIS_LOOP_68_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_add_Pipeline_VITIS_LOOP_66_7_VITIS_LOOP_67_8_VITIS_LOOP_68_9' pipeline 'VITIS_LOOP_66_7_VITIS_LOOP_67_8_VITIS_LOOP_68_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_add_Pipeline_VITIS_LOOP_66_7_VITIS_LOOP_67_8_VITIS_LOOP_68_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_add/C' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_add/H' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_add/W' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_add/in1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_add/in2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_add/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_add' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_60ns_89_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_30ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_add'.
INFO: [RTMG 210-278] Implementing memory 'matrix_add_localIn1_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.97 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.302 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_add.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_add.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.26 seconds. CPU system time: 2.42 seconds. Elapsed time: 26.39 seconds; current allocated memory: 106.371 MB.
INFO: [HLS 200-112] Total CPU user time: 25.68 seconds. Total CPU system time: 3.01 seconds. Total elapsed time: 39.39 seconds; peak allocated memory: 1.302 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed May 21 12:56:27 2025...
