-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_t_e
--
-- Generated
--  by:  wig
--  on:  Thu Nov  6 15:59:09 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\autoopen.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_t_e-rtl-a.vhd,v 1.1 2004/04/06 11:19:50 wig Exp $
-- $Date: 2004/04/06 11:19:50 $
-- $Log: inst_t_e-rtl-a.vhd,v $
-- Revision 1.1  2004/04/06 11:19:50  wig
-- Adding result/autoopen
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.31 2003/10/23 12:13:17 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.17 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_t_e
--
architecture rtl of inst_t_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_a_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_a_e
			p_mix_s_aio17_gc	: inout	std_ulogic;
			p_mix_s_ao11_go	: out	std_ulogic_vector(7 downto 0);
			p_mix_s_ao3_go	: out	std_ulogic;
			s_ai14	: in	std_ulogic_vector(7 downto 0);
			s_ai16	: out	std_ulogic_vector(7 downto 0);
			s_ai6	: in	std_ulogic;
			s_ai8	: out	std_ulogic;
			s_aio18	: inout	std_ulogic;
			s_aio19	: inout	std_ulogic;
			s_ao1	: out	std_ulogic;
			s_ao12	: out	std_ulogic_vector(7 downto 0);
			s_ao13	: out	std_ulogic_vector(7 downto 0);
			s_ao4	: out	std_ulogic;
			s_ao5	: out	std_ulogic;
			s_ao9	: in	std_ulogic_vector(7 downto 0);
			s_outname	: out	std_ulogic
		-- End of Generated Port for Entity inst_a_e
		);
	end component;
	-- ---------

	component inst_e_e	-- 
		-- No Generated Generics
		-- Generated Generics for Entity inst_e_e
		-- End of Generated Generics for Entity inst_e_e
		port (
		-- Generated Port for Entity inst_e_e
			p_mix_s_eo3_go	: out	std_ulogic;
			s_eo1	: out	std_ulogic;
			s_eo2	: out	std_ulogic;
			s_eo4	: out	std_ulogic;
			s_eo5	: out	std_ulogic;
			s_outname	: in	std_ulogic
		-- End of Generated Port for Entity inst_e_e
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			--  __I_OUT_OPEN signal	s_ao1	: std_ulogic; 
			--  __I_OUT_OPEN signal	s_ao12	: std_ulogic_vector(7 downto 0); 
			--  __I_OUT_OPEN signal	s_ao4	: std_ulogic; 
			signal	s_ao9	: std_ulogic_vector(7 downto 0); 
			--  __I_OUT_OPEN signal	s_eo1	: std_ulogic; 
			--  __I_OUT_OPEN signal	s_eo2	: std_ulogic; 
			--  __I_OUT_OPEN signal	s_eo4	: std_ulogic; 
			signal	s_outname	: std_ulogic; 
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_a
		inst_a: inst_a_e
		port map (
			p_mix_s_aio17_gc => s_aio17,
			p_mix_s_ao11_go => s_ao11,
			p_mix_s_ao3_go => s_ao3,
			s_ai14 => s_ai14,
			s_ai16 => s_ai16,
			s_ai6 => s_ai6,
			s_ai8 => s_ai8,
			s_aio18 => s_aio18,
			s_aio19 => s_aio19,
			s_ao1 => open, -- __I_OUT_OPEN
			s_ao12 => open, -- __I_OUT_OPEN
			s_ao13 => s_ao13,
			s_ao4 => open, -- __I_OUT_OPEN
			s_ao5 => s_ao5,
			s_ao9 => s_ao9,
			s_outname => s_outname
		);
		-- End of Generated Instance Port Map for inst_a

		-- Generated Instance Port Map for inst_e
		inst_e: inst_e_e
		port map (
			p_mix_s_eo3_go => s_eo3,
			s_eo1 => open, -- __I_OUT_OPEN
			s_eo2 => open, -- __I_OUT_OPEN
			s_eo4 => open, -- __I_OUT_OPEN
			s_eo5 => s_eo5,
			s_outname => s_outname
		);
		-- End of Generated Instance Port Map for inst_e



end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
