set moduleName latnrm_Pipeline_VITIS_LOOP_33_3
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set C_modelName {latnrm_Pipeline_VITIS_LOOP_33_3}
set C_modelType { void 0 }
set C_modelArgList {
	{ int_state_V_load_31 int 32 regular  }
	{ int_state_V_load_30 int 32 regular  }
	{ int_state_V_load_29 int 32 regular  }
	{ int_state_V_load_28 int 32 regular  }
	{ int_state_V_load_27 int 32 regular  }
	{ int_state_V_load_26 int 32 regular  }
	{ int_state_V_load_25 int 32 regular  }
	{ int_state_V_load_24 int 32 regular  }
	{ int_state_V_load_23 int 32 regular  }
	{ int_state_V_load_22 int 32 regular  }
	{ int_state_V_load_21 int 32 regular  }
	{ int_state_V_load_20 int 32 regular  }
	{ int_state_V_load_19 int 32 regular  }
	{ int_state_V_load_18 int 32 regular  }
	{ int_state_V_load_17 int 32 regular  }
	{ int_state_V_load_16 int 32 regular  }
	{ int_state_V_load_15 int 32 regular  }
	{ int_state_V_load_14 int 32 regular  }
	{ int_state_V_load_13 int 32 regular  }
	{ int_state_V_load_12 int 32 regular  }
	{ int_state_V_load_11 int 32 regular  }
	{ int_state_V_load_10 int 32 regular  }
	{ int_state_V_load_9 int 32 regular  }
	{ int_state_V_load_8 int 32 regular  }
	{ int_state_V_load_7 int 32 regular  }
	{ int_state_V_load_6 int 32 regular  }
	{ int_state_V_load_5 int 32 regular  }
	{ int_state_V_load_4 int 32 regular  }
	{ int_state_V_load_3 int 32 regular  }
	{ int_state_V_load_2 int 32 regular  }
	{ int_state_V_load_1 int 32 regular  }
	{ data int 32 regular {array 64 { 1 3 } 1 1 }  }
	{ r_V_5 int 32 regular  }
	{ r_V_7 int 32 regular  }
	{ r_V_12 int 32 regular  }
	{ r_V_17 int 32 regular  }
	{ r_V_22 int 32 regular  }
	{ r_V_27 int 32 regular  }
	{ r_V_32 int 32 regular  }
	{ r_V_37 int 32 regular  }
	{ r_V_42 int 32 regular  }
	{ r_V_47 int 32 regular  }
	{ r_V_52 int 32 regular  }
	{ r_V_57 int 32 regular  }
	{ r_V_62 int 32 regular  }
	{ r_V_67 int 32 regular  }
	{ r_V_72 int 32 regular  }
	{ r_V_77 int 32 regular  }
	{ r_V_82 int 32 regular  }
	{ r_V_87 int 32 regular  }
	{ r_V_92 int 32 regular  }
	{ r_V_97 int 32 regular  }
	{ r_V_102 int 32 regular  }
	{ r_V_107 int 32 regular  }
	{ r_V_112 int 32 regular  }
	{ r_V_117 int 32 regular  }
	{ r_V_122 int 32 regular  }
	{ r_V_127 int 32 regular  }
	{ r_V_132 int 32 regular  }
	{ r_V_137 int 32 regular  }
	{ r_V_142 int 32 regular  }
	{ r_V_147 int 32 regular  }
	{ r_V_152 int 32 regular  }
	{ r_V_156 int 32 regular  }
	{ conv7_i_1 int 32 regular  }
	{ sext_ln33 int 48 regular  }
	{ conv7_i_2 int 32 regular  }
	{ conv7_i_3 int 32 regular  }
	{ conv7_i_4 int 32 regular  }
	{ conv7_i_5 int 32 regular  }
	{ conv7_i_6 int 32 regular  }
	{ conv7_i_7 int 32 regular  }
	{ conv7_i_8 int 32 regular  }
	{ conv7_i_9 int 32 regular  }
	{ conv7_i_10 int 32 regular  }
	{ conv7_i_11 int 32 regular  }
	{ conv7_i_12 int 32 regular  }
	{ conv7_i_13 int 32 regular  }
	{ conv7_i_14 int 32 regular  }
	{ conv7_i_15 int 32 regular  }
	{ conv7_i_16 int 32 regular  }
	{ conv7_i_17 int 32 regular  }
	{ conv7_i_18 int 32 regular  }
	{ conv7_i_19 int 32 regular  }
	{ conv7_i_20 int 32 regular  }
	{ conv7_i_21 int 32 regular  }
	{ conv7_i_22 int 32 regular  }
	{ conv7_i_23 int 32 regular  }
	{ conv7_i_24 int 32 regular  }
	{ conv7_i_25 int 32 regular  }
	{ conv7_i_26 int 32 regular  }
	{ conv7_i_27 int 32 regular  }
	{ conv7_i_28 int 32 regular  }
	{ conv7_i_29 int 32 regular  }
	{ conv7_i_30 int 32 regular  }
	{ conv7_i_31 int 32 regular  }
	{ outa int 32 regular {array 64 { 0 3 } 0 1 }  }
	{ right_V_30_out int 32 regular {pointer 1}  }
	{ right_V_29_out int 32 regular {pointer 1}  }
	{ right_V_28_out int 32 regular {pointer 1}  }
	{ right_V_27_out int 32 regular {pointer 1}  }
	{ right_V_26_out int 32 regular {pointer 1}  }
	{ right_V_25_out int 32 regular {pointer 1}  }
	{ right_V_24_out int 32 regular {pointer 1}  }
	{ right_V_23_out int 32 regular {pointer 1}  }
	{ right_V_22_out int 32 regular {pointer 1}  }
	{ right_V_21_out int 32 regular {pointer 1}  }
	{ right_V_20_out int 32 regular {pointer 1}  }
	{ right_V_19_out int 32 regular {pointer 1}  }
	{ right_V_18_out int 32 regular {pointer 1}  }
	{ right_V_17_out int 32 regular {pointer 1}  }
	{ right_V_16_out int 32 regular {pointer 1}  }
	{ right_V_15_out int 32 regular {pointer 1}  }
	{ right_V_14_out int 32 regular {pointer 1}  }
	{ right_V_13_out int 32 regular {pointer 1}  }
	{ right_V_12_out int 32 regular {pointer 1}  }
	{ right_V_11_out int 32 regular {pointer 1}  }
	{ right_V_10_out int 32 regular {pointer 1}  }
	{ right_V_9_out int 32 regular {pointer 1}  }
	{ right_V_8_out int 32 regular {pointer 1}  }
	{ right_V_7_out int 32 regular {pointer 1}  }
	{ right_V_6_out int 32 regular {pointer 1}  }
	{ right_V_5_out int 32 regular {pointer 1}  }
	{ right_V_4_out int 32 regular {pointer 1}  }
	{ right_V_3_out int 32 regular {pointer 1}  }
	{ right_V_2_out int 32 regular {pointer 1}  }
	{ right_V_1_out int 32 regular {pointer 1}  }
	{ right_V_out int 32 regular {pointer 1}  }
	{ bottom_V_out int 32 regular {pointer 1}  }
	{ conv7_i158_30_phi_out int 32 regular {pointer 1}  }
	{ conv7_i491_30_phi_out int 32 regular {pointer 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "int_state_V_load_31", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_30", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_29", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_28", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_27", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_26", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_25", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_24", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_23", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_22", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_21", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_20", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_19", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_18", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_17", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_16", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_15", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_14", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_13", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_12", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_11", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_10", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_9", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_8", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_7", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_6", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_5", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_4", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_3", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_2", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "int_state_V_load_1", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "data", "interface" : "memory", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_5", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_7", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_12", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_17", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_22", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_27", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_32", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_37", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_42", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_47", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_52", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_57", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_62", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_67", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_72", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_77", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_82", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_87", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_92", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_97", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_102", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_107", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_112", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_117", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_122", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_127", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_132", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_137", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_142", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_147", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_152", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "r_V_156", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_1", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "sext_ln33", "interface" : "wire", "bitwidth" : 48, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_2", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_3", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_4", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_5", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_6", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_7", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_8", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_9", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_10", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_11", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_12", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_13", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_14", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_15", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_16", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_17", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_18", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_19", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_20", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_21", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_22", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_23", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_24", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_25", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_26", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_27", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_28", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_29", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_30", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_31", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "outa", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_30_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_29_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_28_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_27_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_26_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_25_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_24_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_23_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_22_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_21_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_20_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_19_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_18_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_17_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_16_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_15_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_14_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_13_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_12_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_11_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_10_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_9_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_8_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_7_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_6_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_5_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_4_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_3_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_2_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_1_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "right_V_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "bottom_V_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "conv7_i158_30_phi_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "conv7_i491_30_phi_out", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 179
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ int_state_V_load_31 sc_in sc_lv 32 signal 0 } 
	{ int_state_V_load_30 sc_in sc_lv 32 signal 1 } 
	{ int_state_V_load_29 sc_in sc_lv 32 signal 2 } 
	{ int_state_V_load_28 sc_in sc_lv 32 signal 3 } 
	{ int_state_V_load_27 sc_in sc_lv 32 signal 4 } 
	{ int_state_V_load_26 sc_in sc_lv 32 signal 5 } 
	{ int_state_V_load_25 sc_in sc_lv 32 signal 6 } 
	{ int_state_V_load_24 sc_in sc_lv 32 signal 7 } 
	{ int_state_V_load_23 sc_in sc_lv 32 signal 8 } 
	{ int_state_V_load_22 sc_in sc_lv 32 signal 9 } 
	{ int_state_V_load_21 sc_in sc_lv 32 signal 10 } 
	{ int_state_V_load_20 sc_in sc_lv 32 signal 11 } 
	{ int_state_V_load_19 sc_in sc_lv 32 signal 12 } 
	{ int_state_V_load_18 sc_in sc_lv 32 signal 13 } 
	{ int_state_V_load_17 sc_in sc_lv 32 signal 14 } 
	{ int_state_V_load_16 sc_in sc_lv 32 signal 15 } 
	{ int_state_V_load_15 sc_in sc_lv 32 signal 16 } 
	{ int_state_V_load_14 sc_in sc_lv 32 signal 17 } 
	{ int_state_V_load_13 sc_in sc_lv 32 signal 18 } 
	{ int_state_V_load_12 sc_in sc_lv 32 signal 19 } 
	{ int_state_V_load_11 sc_in sc_lv 32 signal 20 } 
	{ int_state_V_load_10 sc_in sc_lv 32 signal 21 } 
	{ int_state_V_load_9 sc_in sc_lv 32 signal 22 } 
	{ int_state_V_load_8 sc_in sc_lv 32 signal 23 } 
	{ int_state_V_load_7 sc_in sc_lv 32 signal 24 } 
	{ int_state_V_load_6 sc_in sc_lv 32 signal 25 } 
	{ int_state_V_load_5 sc_in sc_lv 32 signal 26 } 
	{ int_state_V_load_4 sc_in sc_lv 32 signal 27 } 
	{ int_state_V_load_3 sc_in sc_lv 32 signal 28 } 
	{ int_state_V_load_2 sc_in sc_lv 32 signal 29 } 
	{ int_state_V_load_1 sc_in sc_lv 32 signal 30 } 
	{ data_address0 sc_out sc_lv 6 signal 31 } 
	{ data_ce0 sc_out sc_logic 1 signal 31 } 
	{ data_q0 sc_in sc_lv 32 signal 31 } 
	{ r_V_5 sc_in sc_lv 32 signal 32 } 
	{ r_V_7 sc_in sc_lv 32 signal 33 } 
	{ r_V_12 sc_in sc_lv 32 signal 34 } 
	{ r_V_17 sc_in sc_lv 32 signal 35 } 
	{ r_V_22 sc_in sc_lv 32 signal 36 } 
	{ r_V_27 sc_in sc_lv 32 signal 37 } 
	{ r_V_32 sc_in sc_lv 32 signal 38 } 
	{ r_V_37 sc_in sc_lv 32 signal 39 } 
	{ r_V_42 sc_in sc_lv 32 signal 40 } 
	{ r_V_47 sc_in sc_lv 32 signal 41 } 
	{ r_V_52 sc_in sc_lv 32 signal 42 } 
	{ r_V_57 sc_in sc_lv 32 signal 43 } 
	{ r_V_62 sc_in sc_lv 32 signal 44 } 
	{ r_V_67 sc_in sc_lv 32 signal 45 } 
	{ r_V_72 sc_in sc_lv 32 signal 46 } 
	{ r_V_77 sc_in sc_lv 32 signal 47 } 
	{ r_V_82 sc_in sc_lv 32 signal 48 } 
	{ r_V_87 sc_in sc_lv 32 signal 49 } 
	{ r_V_92 sc_in sc_lv 32 signal 50 } 
	{ r_V_97 sc_in sc_lv 32 signal 51 } 
	{ r_V_102 sc_in sc_lv 32 signal 52 } 
	{ r_V_107 sc_in sc_lv 32 signal 53 } 
	{ r_V_112 sc_in sc_lv 32 signal 54 } 
	{ r_V_117 sc_in sc_lv 32 signal 55 } 
	{ r_V_122 sc_in sc_lv 32 signal 56 } 
	{ r_V_127 sc_in sc_lv 32 signal 57 } 
	{ r_V_132 sc_in sc_lv 32 signal 58 } 
	{ r_V_137 sc_in sc_lv 32 signal 59 } 
	{ r_V_142 sc_in sc_lv 32 signal 60 } 
	{ r_V_147 sc_in sc_lv 32 signal 61 } 
	{ r_V_152 sc_in sc_lv 32 signal 62 } 
	{ r_V_156 sc_in sc_lv 32 signal 63 } 
	{ conv7_i_1 sc_in sc_lv 32 signal 64 } 
	{ sext_ln33 sc_in sc_lv 48 signal 65 } 
	{ conv7_i_2 sc_in sc_lv 32 signal 66 } 
	{ conv7_i_3 sc_in sc_lv 32 signal 67 } 
	{ conv7_i_4 sc_in sc_lv 32 signal 68 } 
	{ conv7_i_5 sc_in sc_lv 32 signal 69 } 
	{ conv7_i_6 sc_in sc_lv 32 signal 70 } 
	{ conv7_i_7 sc_in sc_lv 32 signal 71 } 
	{ conv7_i_8 sc_in sc_lv 32 signal 72 } 
	{ conv7_i_9 sc_in sc_lv 32 signal 73 } 
	{ conv7_i_10 sc_in sc_lv 32 signal 74 } 
	{ conv7_i_11 sc_in sc_lv 32 signal 75 } 
	{ conv7_i_12 sc_in sc_lv 32 signal 76 } 
	{ conv7_i_13 sc_in sc_lv 32 signal 77 } 
	{ conv7_i_14 sc_in sc_lv 32 signal 78 } 
	{ conv7_i_15 sc_in sc_lv 32 signal 79 } 
	{ conv7_i_16 sc_in sc_lv 32 signal 80 } 
	{ conv7_i_17 sc_in sc_lv 32 signal 81 } 
	{ conv7_i_18 sc_in sc_lv 32 signal 82 } 
	{ conv7_i_19 sc_in sc_lv 32 signal 83 } 
	{ conv7_i_20 sc_in sc_lv 32 signal 84 } 
	{ conv7_i_21 sc_in sc_lv 32 signal 85 } 
	{ conv7_i_22 sc_in sc_lv 32 signal 86 } 
	{ conv7_i_23 sc_in sc_lv 32 signal 87 } 
	{ conv7_i_24 sc_in sc_lv 32 signal 88 } 
	{ conv7_i_25 sc_in sc_lv 32 signal 89 } 
	{ conv7_i_26 sc_in sc_lv 32 signal 90 } 
	{ conv7_i_27 sc_in sc_lv 32 signal 91 } 
	{ conv7_i_28 sc_in sc_lv 32 signal 92 } 
	{ conv7_i_29 sc_in sc_lv 32 signal 93 } 
	{ conv7_i_30 sc_in sc_lv 32 signal 94 } 
	{ conv7_i_31 sc_in sc_lv 32 signal 95 } 
	{ outa_address0 sc_out sc_lv 6 signal 96 } 
	{ outa_ce0 sc_out sc_logic 1 signal 96 } 
	{ outa_we0 sc_out sc_logic 1 signal 96 } 
	{ outa_d0 sc_out sc_lv 32 signal 96 } 
	{ right_V_30_out sc_out sc_lv 32 signal 97 } 
	{ right_V_30_out_ap_vld sc_out sc_logic 1 outvld 97 } 
	{ right_V_29_out sc_out sc_lv 32 signal 98 } 
	{ right_V_29_out_ap_vld sc_out sc_logic 1 outvld 98 } 
	{ right_V_28_out sc_out sc_lv 32 signal 99 } 
	{ right_V_28_out_ap_vld sc_out sc_logic 1 outvld 99 } 
	{ right_V_27_out sc_out sc_lv 32 signal 100 } 
	{ right_V_27_out_ap_vld sc_out sc_logic 1 outvld 100 } 
	{ right_V_26_out sc_out sc_lv 32 signal 101 } 
	{ right_V_26_out_ap_vld sc_out sc_logic 1 outvld 101 } 
	{ right_V_25_out sc_out sc_lv 32 signal 102 } 
	{ right_V_25_out_ap_vld sc_out sc_logic 1 outvld 102 } 
	{ right_V_24_out sc_out sc_lv 32 signal 103 } 
	{ right_V_24_out_ap_vld sc_out sc_logic 1 outvld 103 } 
	{ right_V_23_out sc_out sc_lv 32 signal 104 } 
	{ right_V_23_out_ap_vld sc_out sc_logic 1 outvld 104 } 
	{ right_V_22_out sc_out sc_lv 32 signal 105 } 
	{ right_V_22_out_ap_vld sc_out sc_logic 1 outvld 105 } 
	{ right_V_21_out sc_out sc_lv 32 signal 106 } 
	{ right_V_21_out_ap_vld sc_out sc_logic 1 outvld 106 } 
	{ right_V_20_out sc_out sc_lv 32 signal 107 } 
	{ right_V_20_out_ap_vld sc_out sc_logic 1 outvld 107 } 
	{ right_V_19_out sc_out sc_lv 32 signal 108 } 
	{ right_V_19_out_ap_vld sc_out sc_logic 1 outvld 108 } 
	{ right_V_18_out sc_out sc_lv 32 signal 109 } 
	{ right_V_18_out_ap_vld sc_out sc_logic 1 outvld 109 } 
	{ right_V_17_out sc_out sc_lv 32 signal 110 } 
	{ right_V_17_out_ap_vld sc_out sc_logic 1 outvld 110 } 
	{ right_V_16_out sc_out sc_lv 32 signal 111 } 
	{ right_V_16_out_ap_vld sc_out sc_logic 1 outvld 111 } 
	{ right_V_15_out sc_out sc_lv 32 signal 112 } 
	{ right_V_15_out_ap_vld sc_out sc_logic 1 outvld 112 } 
	{ right_V_14_out sc_out sc_lv 32 signal 113 } 
	{ right_V_14_out_ap_vld sc_out sc_logic 1 outvld 113 } 
	{ right_V_13_out sc_out sc_lv 32 signal 114 } 
	{ right_V_13_out_ap_vld sc_out sc_logic 1 outvld 114 } 
	{ right_V_12_out sc_out sc_lv 32 signal 115 } 
	{ right_V_12_out_ap_vld sc_out sc_logic 1 outvld 115 } 
	{ right_V_11_out sc_out sc_lv 32 signal 116 } 
	{ right_V_11_out_ap_vld sc_out sc_logic 1 outvld 116 } 
	{ right_V_10_out sc_out sc_lv 32 signal 117 } 
	{ right_V_10_out_ap_vld sc_out sc_logic 1 outvld 117 } 
	{ right_V_9_out sc_out sc_lv 32 signal 118 } 
	{ right_V_9_out_ap_vld sc_out sc_logic 1 outvld 118 } 
	{ right_V_8_out sc_out sc_lv 32 signal 119 } 
	{ right_V_8_out_ap_vld sc_out sc_logic 1 outvld 119 } 
	{ right_V_7_out sc_out sc_lv 32 signal 120 } 
	{ right_V_7_out_ap_vld sc_out sc_logic 1 outvld 120 } 
	{ right_V_6_out sc_out sc_lv 32 signal 121 } 
	{ right_V_6_out_ap_vld sc_out sc_logic 1 outvld 121 } 
	{ right_V_5_out sc_out sc_lv 32 signal 122 } 
	{ right_V_5_out_ap_vld sc_out sc_logic 1 outvld 122 } 
	{ right_V_4_out sc_out sc_lv 32 signal 123 } 
	{ right_V_4_out_ap_vld sc_out sc_logic 1 outvld 123 } 
	{ right_V_3_out sc_out sc_lv 32 signal 124 } 
	{ right_V_3_out_ap_vld sc_out sc_logic 1 outvld 124 } 
	{ right_V_2_out sc_out sc_lv 32 signal 125 } 
	{ right_V_2_out_ap_vld sc_out sc_logic 1 outvld 125 } 
	{ right_V_1_out sc_out sc_lv 32 signal 126 } 
	{ right_V_1_out_ap_vld sc_out sc_logic 1 outvld 126 } 
	{ right_V_out sc_out sc_lv 32 signal 127 } 
	{ right_V_out_ap_vld sc_out sc_logic 1 outvld 127 } 
	{ bottom_V_out sc_out sc_lv 32 signal 128 } 
	{ bottom_V_out_ap_vld sc_out sc_logic 1 outvld 128 } 
	{ conv7_i158_30_phi_out sc_out sc_lv 32 signal 129 } 
	{ conv7_i158_30_phi_out_ap_vld sc_out sc_logic 1 outvld 129 } 
	{ conv7_i491_30_phi_out sc_out sc_lv 32 signal 130 } 
	{ conv7_i491_30_phi_out_ap_vld sc_out sc_logic 1 outvld 130 } 
	{ grp_fu_4824_p_din0 sc_out sc_lv 32 signal -1 } 
	{ grp_fu_4824_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_4824_p_ce sc_out sc_logic 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "int_state_V_load_31", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_31", "role": "default" }} , 
 	{ "name": "int_state_V_load_30", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_30", "role": "default" }} , 
 	{ "name": "int_state_V_load_29", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_29", "role": "default" }} , 
 	{ "name": "int_state_V_load_28", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_28", "role": "default" }} , 
 	{ "name": "int_state_V_load_27", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_27", "role": "default" }} , 
 	{ "name": "int_state_V_load_26", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_26", "role": "default" }} , 
 	{ "name": "int_state_V_load_25", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_25", "role": "default" }} , 
 	{ "name": "int_state_V_load_24", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_24", "role": "default" }} , 
 	{ "name": "int_state_V_load_23", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_23", "role": "default" }} , 
 	{ "name": "int_state_V_load_22", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_22", "role": "default" }} , 
 	{ "name": "int_state_V_load_21", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_21", "role": "default" }} , 
 	{ "name": "int_state_V_load_20", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_20", "role": "default" }} , 
 	{ "name": "int_state_V_load_19", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_19", "role": "default" }} , 
 	{ "name": "int_state_V_load_18", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_18", "role": "default" }} , 
 	{ "name": "int_state_V_load_17", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_17", "role": "default" }} , 
 	{ "name": "int_state_V_load_16", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_16", "role": "default" }} , 
 	{ "name": "int_state_V_load_15", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_15", "role": "default" }} , 
 	{ "name": "int_state_V_load_14", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_14", "role": "default" }} , 
 	{ "name": "int_state_V_load_13", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_13", "role": "default" }} , 
 	{ "name": "int_state_V_load_12", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_12", "role": "default" }} , 
 	{ "name": "int_state_V_load_11", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_11", "role": "default" }} , 
 	{ "name": "int_state_V_load_10", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_10", "role": "default" }} , 
 	{ "name": "int_state_V_load_9", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_9", "role": "default" }} , 
 	{ "name": "int_state_V_load_8", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_8", "role": "default" }} , 
 	{ "name": "int_state_V_load_7", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_7", "role": "default" }} , 
 	{ "name": "int_state_V_load_6", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_6", "role": "default" }} , 
 	{ "name": "int_state_V_load_5", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_5", "role": "default" }} , 
 	{ "name": "int_state_V_load_4", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_4", "role": "default" }} , 
 	{ "name": "int_state_V_load_3", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_3", "role": "default" }} , 
 	{ "name": "int_state_V_load_2", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_2", "role": "default" }} , 
 	{ "name": "int_state_V_load_1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_state_V_load_1", "role": "default" }} , 
 	{ "name": "data_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data", "role": "address0" }} , 
 	{ "name": "data_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "data", "role": "ce0" }} , 
 	{ "name": "data_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "data", "role": "q0" }} , 
 	{ "name": "r_V_5", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_5", "role": "default" }} , 
 	{ "name": "r_V_7", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_7", "role": "default" }} , 
 	{ "name": "r_V_12", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_12", "role": "default" }} , 
 	{ "name": "r_V_17", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_17", "role": "default" }} , 
 	{ "name": "r_V_22", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_22", "role": "default" }} , 
 	{ "name": "r_V_27", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_27", "role": "default" }} , 
 	{ "name": "r_V_32", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_32", "role": "default" }} , 
 	{ "name": "r_V_37", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_37", "role": "default" }} , 
 	{ "name": "r_V_42", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_42", "role": "default" }} , 
 	{ "name": "r_V_47", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_47", "role": "default" }} , 
 	{ "name": "r_V_52", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_52", "role": "default" }} , 
 	{ "name": "r_V_57", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_57", "role": "default" }} , 
 	{ "name": "r_V_62", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_62", "role": "default" }} , 
 	{ "name": "r_V_67", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_67", "role": "default" }} , 
 	{ "name": "r_V_72", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_72", "role": "default" }} , 
 	{ "name": "r_V_77", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_77", "role": "default" }} , 
 	{ "name": "r_V_82", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_82", "role": "default" }} , 
 	{ "name": "r_V_87", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_87", "role": "default" }} , 
 	{ "name": "r_V_92", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_92", "role": "default" }} , 
 	{ "name": "r_V_97", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_97", "role": "default" }} , 
 	{ "name": "r_V_102", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_102", "role": "default" }} , 
 	{ "name": "r_V_107", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_107", "role": "default" }} , 
 	{ "name": "r_V_112", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_112", "role": "default" }} , 
 	{ "name": "r_V_117", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_117", "role": "default" }} , 
 	{ "name": "r_V_122", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_122", "role": "default" }} , 
 	{ "name": "r_V_127", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_127", "role": "default" }} , 
 	{ "name": "r_V_132", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_132", "role": "default" }} , 
 	{ "name": "r_V_137", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_137", "role": "default" }} , 
 	{ "name": "r_V_142", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_142", "role": "default" }} , 
 	{ "name": "r_V_147", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_147", "role": "default" }} , 
 	{ "name": "r_V_152", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_152", "role": "default" }} , 
 	{ "name": "r_V_156", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_V_156", "role": "default" }} , 
 	{ "name": "conv7_i_1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_1", "role": "default" }} , 
 	{ "name": "sext_ln33", "direction": "in", "datatype": "sc_lv", "bitwidth":48, "type": "signal", "bundle":{"name": "sext_ln33", "role": "default" }} , 
 	{ "name": "conv7_i_2", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_2", "role": "default" }} , 
 	{ "name": "conv7_i_3", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_3", "role": "default" }} , 
 	{ "name": "conv7_i_4", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_4", "role": "default" }} , 
 	{ "name": "conv7_i_5", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_5", "role": "default" }} , 
 	{ "name": "conv7_i_6", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_6", "role": "default" }} , 
 	{ "name": "conv7_i_7", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_7", "role": "default" }} , 
 	{ "name": "conv7_i_8", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_8", "role": "default" }} , 
 	{ "name": "conv7_i_9", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_9", "role": "default" }} , 
 	{ "name": "conv7_i_10", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_10", "role": "default" }} , 
 	{ "name": "conv7_i_11", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_11", "role": "default" }} , 
 	{ "name": "conv7_i_12", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_12", "role": "default" }} , 
 	{ "name": "conv7_i_13", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_13", "role": "default" }} , 
 	{ "name": "conv7_i_14", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_14", "role": "default" }} , 
 	{ "name": "conv7_i_15", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_15", "role": "default" }} , 
 	{ "name": "conv7_i_16", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_16", "role": "default" }} , 
 	{ "name": "conv7_i_17", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_17", "role": "default" }} , 
 	{ "name": "conv7_i_18", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_18", "role": "default" }} , 
 	{ "name": "conv7_i_19", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_19", "role": "default" }} , 
 	{ "name": "conv7_i_20", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_20", "role": "default" }} , 
 	{ "name": "conv7_i_21", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_21", "role": "default" }} , 
 	{ "name": "conv7_i_22", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_22", "role": "default" }} , 
 	{ "name": "conv7_i_23", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_23", "role": "default" }} , 
 	{ "name": "conv7_i_24", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_24", "role": "default" }} , 
 	{ "name": "conv7_i_25", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_25", "role": "default" }} , 
 	{ "name": "conv7_i_26", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_26", "role": "default" }} , 
 	{ "name": "conv7_i_27", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_27", "role": "default" }} , 
 	{ "name": "conv7_i_28", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_28", "role": "default" }} , 
 	{ "name": "conv7_i_29", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_29", "role": "default" }} , 
 	{ "name": "conv7_i_30", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_30", "role": "default" }} , 
 	{ "name": "conv7_i_31", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i_31", "role": "default" }} , 
 	{ "name": "outa_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "outa", "role": "address0" }} , 
 	{ "name": "outa_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outa", "role": "ce0" }} , 
 	{ "name": "outa_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outa", "role": "we0" }} , 
 	{ "name": "outa_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "outa", "role": "d0" }} , 
 	{ "name": "right_V_30_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_30_out", "role": "default" }} , 
 	{ "name": "right_V_30_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_30_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_29_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_29_out", "role": "default" }} , 
 	{ "name": "right_V_29_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_29_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_28_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_28_out", "role": "default" }} , 
 	{ "name": "right_V_28_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_28_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_27_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_27_out", "role": "default" }} , 
 	{ "name": "right_V_27_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_27_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_26_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_26_out", "role": "default" }} , 
 	{ "name": "right_V_26_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_26_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_25_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_25_out", "role": "default" }} , 
 	{ "name": "right_V_25_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_25_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_24_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_24_out", "role": "default" }} , 
 	{ "name": "right_V_24_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_24_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_23_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_23_out", "role": "default" }} , 
 	{ "name": "right_V_23_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_23_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_22_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_22_out", "role": "default" }} , 
 	{ "name": "right_V_22_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_22_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_21_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_21_out", "role": "default" }} , 
 	{ "name": "right_V_21_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_21_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_20_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_20_out", "role": "default" }} , 
 	{ "name": "right_V_20_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_20_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_19_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_19_out", "role": "default" }} , 
 	{ "name": "right_V_19_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_19_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_18_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_18_out", "role": "default" }} , 
 	{ "name": "right_V_18_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_18_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_17_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_17_out", "role": "default" }} , 
 	{ "name": "right_V_17_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_17_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_16_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_16_out", "role": "default" }} , 
 	{ "name": "right_V_16_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_16_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_15_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_15_out", "role": "default" }} , 
 	{ "name": "right_V_15_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_15_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_14_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_14_out", "role": "default" }} , 
 	{ "name": "right_V_14_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_14_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_13_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_13_out", "role": "default" }} , 
 	{ "name": "right_V_13_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_13_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_12_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_12_out", "role": "default" }} , 
 	{ "name": "right_V_12_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_12_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_11_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_11_out", "role": "default" }} , 
 	{ "name": "right_V_11_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_11_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_10_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_10_out", "role": "default" }} , 
 	{ "name": "right_V_10_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_10_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_9_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_9_out", "role": "default" }} , 
 	{ "name": "right_V_9_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_9_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_8_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_8_out", "role": "default" }} , 
 	{ "name": "right_V_8_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_8_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_7_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_7_out", "role": "default" }} , 
 	{ "name": "right_V_7_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_7_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_6_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_6_out", "role": "default" }} , 
 	{ "name": "right_V_6_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_6_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_5_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_5_out", "role": "default" }} , 
 	{ "name": "right_V_5_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_5_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_4_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_4_out", "role": "default" }} , 
 	{ "name": "right_V_4_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_4_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_3_out", "role": "default" }} , 
 	{ "name": "right_V_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_3_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_2_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_2_out", "role": "default" }} , 
 	{ "name": "right_V_2_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_2_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_1_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_1_out", "role": "default" }} , 
 	{ "name": "right_V_1_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_1_out", "role": "ap_vld" }} , 
 	{ "name": "right_V_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "right_V_out", "role": "default" }} , 
 	{ "name": "right_V_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "right_V_out", "role": "ap_vld" }} , 
 	{ "name": "bottom_V_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "bottom_V_out", "role": "default" }} , 
 	{ "name": "bottom_V_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "bottom_V_out", "role": "ap_vld" }} , 
 	{ "name": "conv7_i158_30_phi_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i158_30_phi_out", "role": "default" }} , 
 	{ "name": "conv7_i158_30_phi_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "conv7_i158_30_phi_out", "role": "ap_vld" }} , 
 	{ "name": "conv7_i491_30_phi_out", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "conv7_i491_30_phi_out", "role": "default" }} , 
 	{ "name": "conv7_i491_30_phi_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "conv7_i491_30_phi_out", "role": "ap_vld" }} , 
 	{ "name": "grp_fu_4824_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "grp_fu_4824_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_4824_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_4824_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_4824_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_4824_p_ce", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40", "41", "42", "43", "44", "45", "46", "47", "48", "49", "50", "51", "52", "53", "54", "55", "56", "57", "58", "59", "60", "61", "62", "63", "64", "65", "66", "67", "68", "69", "70", "71", "72", "73", "74", "75", "76", "77", "78", "79", "80", "81", "82", "83", "84", "85", "86", "87", "88", "89", "90", "91", "92", "93", "94", "95", "96", "97", "98", "99", "100", "101", "102", "103", "104", "105", "106", "107", "108", "109", "110", "111", "112", "113", "114", "115", "116", "117", "118", "119", "120", "121", "122", "123", "124", "125", "126", "127", "128", "129", "130", "131", "132", "133", "134", "135", "136", "137", "138", "139", "140", "141", "142", "143", "144", "145", "146", "147", "148", "149", "150", "151", "152", "153", "154"],
		"CDFG" : "latnrm_Pipeline_VITIS_LOOP_33_3",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "69", "EstimateLatencyMax" : "69",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "int_state_V_load_31", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_30", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_29", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_28", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_27", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_26", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_25", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "int_state_V_load_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "data", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "r_V_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_27", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_32", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_37", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_42", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_47", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_52", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_57", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_62", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_67", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_72", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_77", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_82", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_87", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_92", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_97", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_102", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_107", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_112", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_117", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_122", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_127", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_132", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_137", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_142", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_147", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_152", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_V_156", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "sext_ln33", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_25", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_26", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_27", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_28", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_29", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_30", "Type" : "None", "Direction" : "I"},
			{"Name" : "conv7_i_31", "Type" : "None", "Direction" : "I"},
			{"Name" : "outa", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "right_V_30_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_29_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_28_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_27_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_26_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_25_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_24_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_23_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_22_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_21_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_20_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_19_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_18_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_17_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_16_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_15_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_14_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_13_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_12_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_11_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_10_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_9_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_8_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_7_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_6_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_5_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_4_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_2_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_1_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "right_V_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "bottom_V_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "conv7_i158_30_phi_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "conv7_i491_30_phi_out", "Type" : "Vld", "Direction" : "O"}],
		"Loop" : [
			{"Name" : "VITIS_LOOP_33_3", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "1", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter4", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "QuitState" : "ap_ST_fsm_pp0_stage0", "QuitStateIter" : "ap_enable_reg_pp0_iter3", "QuitStateBlock" : "ap_block_pp0_stage0_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U117", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U118", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U119", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U120", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U121", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U122", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U123", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U124", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U125", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U126", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U127", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U128", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U129", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U130", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U131", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U132", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U133", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U134", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U135", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U136", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U137", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U138", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U139", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U140", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U141", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U142", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U143", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U144", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U145", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U146", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U147", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U148", "Parent" : "0"},
	{"ID" : "33", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U149", "Parent" : "0"},
	{"ID" : "34", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U150", "Parent" : "0"},
	{"ID" : "35", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U151", "Parent" : "0"},
	{"ID" : "36", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U152", "Parent" : "0"},
	{"ID" : "37", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U153", "Parent" : "0"},
	{"ID" : "38", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U154", "Parent" : "0"},
	{"ID" : "39", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U155", "Parent" : "0"},
	{"ID" : "40", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U156", "Parent" : "0"},
	{"ID" : "41", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U157", "Parent" : "0"},
	{"ID" : "42", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U158", "Parent" : "0"},
	{"ID" : "43", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U159", "Parent" : "0"},
	{"ID" : "44", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U160", "Parent" : "0"},
	{"ID" : "45", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U161", "Parent" : "0"},
	{"ID" : "46", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U162", "Parent" : "0"},
	{"ID" : "47", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U163", "Parent" : "0"},
	{"ID" : "48", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U164", "Parent" : "0"},
	{"ID" : "49", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U165", "Parent" : "0"},
	{"ID" : "50", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U166", "Parent" : "0"},
	{"ID" : "51", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U167", "Parent" : "0"},
	{"ID" : "52", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U168", "Parent" : "0"},
	{"ID" : "53", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U169", "Parent" : "0"},
	{"ID" : "54", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U170", "Parent" : "0"},
	{"ID" : "55", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U171", "Parent" : "0"},
	{"ID" : "56", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U172", "Parent" : "0"},
	{"ID" : "57", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U173", "Parent" : "0"},
	{"ID" : "58", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U174", "Parent" : "0"},
	{"ID" : "59", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U175", "Parent" : "0"},
	{"ID" : "60", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U176", "Parent" : "0"},
	{"ID" : "61", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U177", "Parent" : "0"},
	{"ID" : "62", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U178", "Parent" : "0"},
	{"ID" : "63", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U179", "Parent" : "0"},
	{"ID" : "64", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U180", "Parent" : "0"},
	{"ID" : "65", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U181", "Parent" : "0"},
	{"ID" : "66", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U182", "Parent" : "0"},
	{"ID" : "67", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U183", "Parent" : "0"},
	{"ID" : "68", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U184", "Parent" : "0"},
	{"ID" : "69", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U185", "Parent" : "0"},
	{"ID" : "70", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U186", "Parent" : "0"},
	{"ID" : "71", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U187", "Parent" : "0"},
	{"ID" : "72", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U188", "Parent" : "0"},
	{"ID" : "73", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U189", "Parent" : "0"},
	{"ID" : "74", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U190", "Parent" : "0"},
	{"ID" : "75", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U191", "Parent" : "0"},
	{"ID" : "76", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U192", "Parent" : "0"},
	{"ID" : "77", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U193", "Parent" : "0"},
	{"ID" : "78", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U194", "Parent" : "0"},
	{"ID" : "79", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U195", "Parent" : "0"},
	{"ID" : "80", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U196", "Parent" : "0"},
	{"ID" : "81", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U197", "Parent" : "0"},
	{"ID" : "82", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U198", "Parent" : "0"},
	{"ID" : "83", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U199", "Parent" : "0"},
	{"ID" : "84", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U200", "Parent" : "0"},
	{"ID" : "85", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U201", "Parent" : "0"},
	{"ID" : "86", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U202", "Parent" : "0"},
	{"ID" : "87", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U203", "Parent" : "0"},
	{"ID" : "88", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U204", "Parent" : "0"},
	{"ID" : "89", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U205", "Parent" : "0"},
	{"ID" : "90", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U206", "Parent" : "0"},
	{"ID" : "91", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U207", "Parent" : "0"},
	{"ID" : "92", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U208", "Parent" : "0"},
	{"ID" : "93", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U209", "Parent" : "0"},
	{"ID" : "94", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U210", "Parent" : "0"},
	{"ID" : "95", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U211", "Parent" : "0"},
	{"ID" : "96", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U212", "Parent" : "0"},
	{"ID" : "97", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U213", "Parent" : "0"},
	{"ID" : "98", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U214", "Parent" : "0"},
	{"ID" : "99", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U215", "Parent" : "0"},
	{"ID" : "100", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U216", "Parent" : "0"},
	{"ID" : "101", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U217", "Parent" : "0"},
	{"ID" : "102", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U218", "Parent" : "0"},
	{"ID" : "103", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U219", "Parent" : "0"},
	{"ID" : "104", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U220", "Parent" : "0"},
	{"ID" : "105", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U221", "Parent" : "0"},
	{"ID" : "106", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U222", "Parent" : "0"},
	{"ID" : "107", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U223", "Parent" : "0"},
	{"ID" : "108", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U224", "Parent" : "0"},
	{"ID" : "109", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U225", "Parent" : "0"},
	{"ID" : "110", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U226", "Parent" : "0"},
	{"ID" : "111", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U227", "Parent" : "0"},
	{"ID" : "112", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U228", "Parent" : "0"},
	{"ID" : "113", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U229", "Parent" : "0"},
	{"ID" : "114", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U230", "Parent" : "0"},
	{"ID" : "115", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U231", "Parent" : "0"},
	{"ID" : "116", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U232", "Parent" : "0"},
	{"ID" : "117", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U233", "Parent" : "0"},
	{"ID" : "118", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U234", "Parent" : "0"},
	{"ID" : "119", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U235", "Parent" : "0"},
	{"ID" : "120", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U236", "Parent" : "0"},
	{"ID" : "121", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U237", "Parent" : "0"},
	{"ID" : "122", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U238", "Parent" : "0"},
	{"ID" : "123", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U239", "Parent" : "0"},
	{"ID" : "124", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U240", "Parent" : "0"},
	{"ID" : "125", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U241", "Parent" : "0"},
	{"ID" : "126", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U242", "Parent" : "0"},
	{"ID" : "127", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U243", "Parent" : "0"},
	{"ID" : "128", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U244", "Parent" : "0"},
	{"ID" : "129", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U245", "Parent" : "0"},
	{"ID" : "130", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U246", "Parent" : "0"},
	{"ID" : "131", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U247", "Parent" : "0"},
	{"ID" : "132", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U248", "Parent" : "0"},
	{"ID" : "133", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U249", "Parent" : "0"},
	{"ID" : "134", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U250", "Parent" : "0"},
	{"ID" : "135", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U251", "Parent" : "0"},
	{"ID" : "136", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U252", "Parent" : "0"},
	{"ID" : "137", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U253", "Parent" : "0"},
	{"ID" : "138", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U254", "Parent" : "0"},
	{"ID" : "139", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U255", "Parent" : "0"},
	{"ID" : "140", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U256", "Parent" : "0"},
	{"ID" : "141", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U257", "Parent" : "0"},
	{"ID" : "142", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U258", "Parent" : "0"},
	{"ID" : "143", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U259", "Parent" : "0"},
	{"ID" : "144", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U260", "Parent" : "0"},
	{"ID" : "145", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U261", "Parent" : "0"},
	{"ID" : "146", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U262", "Parent" : "0"},
	{"ID" : "147", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U263", "Parent" : "0"},
	{"ID" : "148", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U264", "Parent" : "0"},
	{"ID" : "149", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U265", "Parent" : "0"},
	{"ID" : "150", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U266", "Parent" : "0"},
	{"ID" : "151", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U267", "Parent" : "0"},
	{"ID" : "152", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U268", "Parent" : "0"},
	{"ID" : "153", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_32s_32s_64_1_1_U269", "Parent" : "0"},
	{"ID" : "154", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	latnrm_Pipeline_VITIS_LOOP_33_3 {
		int_state_V_load_31 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_30 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_29 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_28 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_27 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_26 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_25 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_24 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_23 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_22 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_21 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_20 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_19 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_18 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_17 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_16 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_15 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_14 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_13 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_12 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_11 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_10 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_9 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_8 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_7 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_6 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_5 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_4 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_3 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_2 {Type I LastRead 0 FirstWrite -1}
		int_state_V_load_1 {Type I LastRead 0 FirstWrite -1}
		data {Type I LastRead 0 FirstWrite -1}
		r_V_5 {Type I LastRead 0 FirstWrite -1}
		r_V_7 {Type I LastRead 0 FirstWrite -1}
		r_V_12 {Type I LastRead 0 FirstWrite -1}
		r_V_17 {Type I LastRead 0 FirstWrite -1}
		r_V_22 {Type I LastRead 0 FirstWrite -1}
		r_V_27 {Type I LastRead 0 FirstWrite -1}
		r_V_32 {Type I LastRead 0 FirstWrite -1}
		r_V_37 {Type I LastRead 0 FirstWrite -1}
		r_V_42 {Type I LastRead 0 FirstWrite -1}
		r_V_47 {Type I LastRead 0 FirstWrite -1}
		r_V_52 {Type I LastRead 0 FirstWrite -1}
		r_V_57 {Type I LastRead 0 FirstWrite -1}
		r_V_62 {Type I LastRead 0 FirstWrite -1}
		r_V_67 {Type I LastRead 0 FirstWrite -1}
		r_V_72 {Type I LastRead 0 FirstWrite -1}
		r_V_77 {Type I LastRead 0 FirstWrite -1}
		r_V_82 {Type I LastRead 0 FirstWrite -1}
		r_V_87 {Type I LastRead 0 FirstWrite -1}
		r_V_92 {Type I LastRead 0 FirstWrite -1}
		r_V_97 {Type I LastRead 0 FirstWrite -1}
		r_V_102 {Type I LastRead 0 FirstWrite -1}
		r_V_107 {Type I LastRead 0 FirstWrite -1}
		r_V_112 {Type I LastRead 0 FirstWrite -1}
		r_V_117 {Type I LastRead 0 FirstWrite -1}
		r_V_122 {Type I LastRead 0 FirstWrite -1}
		r_V_127 {Type I LastRead 0 FirstWrite -1}
		r_V_132 {Type I LastRead 0 FirstWrite -1}
		r_V_137 {Type I LastRead 0 FirstWrite -1}
		r_V_142 {Type I LastRead 0 FirstWrite -1}
		r_V_147 {Type I LastRead 0 FirstWrite -1}
		r_V_152 {Type I LastRead 0 FirstWrite -1}
		r_V_156 {Type I LastRead 0 FirstWrite -1}
		conv7_i_1 {Type I LastRead 0 FirstWrite -1}
		sext_ln33 {Type I LastRead 0 FirstWrite -1}
		conv7_i_2 {Type I LastRead 0 FirstWrite -1}
		conv7_i_3 {Type I LastRead 0 FirstWrite -1}
		conv7_i_4 {Type I LastRead 0 FirstWrite -1}
		conv7_i_5 {Type I LastRead 0 FirstWrite -1}
		conv7_i_6 {Type I LastRead 0 FirstWrite -1}
		conv7_i_7 {Type I LastRead 0 FirstWrite -1}
		conv7_i_8 {Type I LastRead 0 FirstWrite -1}
		conv7_i_9 {Type I LastRead 0 FirstWrite -1}
		conv7_i_10 {Type I LastRead 0 FirstWrite -1}
		conv7_i_11 {Type I LastRead 0 FirstWrite -1}
		conv7_i_12 {Type I LastRead 0 FirstWrite -1}
		conv7_i_13 {Type I LastRead 0 FirstWrite -1}
		conv7_i_14 {Type I LastRead 0 FirstWrite -1}
		conv7_i_15 {Type I LastRead 0 FirstWrite -1}
		conv7_i_16 {Type I LastRead 0 FirstWrite -1}
		conv7_i_17 {Type I LastRead 0 FirstWrite -1}
		conv7_i_18 {Type I LastRead 0 FirstWrite -1}
		conv7_i_19 {Type I LastRead 0 FirstWrite -1}
		conv7_i_20 {Type I LastRead 0 FirstWrite -1}
		conv7_i_21 {Type I LastRead 0 FirstWrite -1}
		conv7_i_22 {Type I LastRead 0 FirstWrite -1}
		conv7_i_23 {Type I LastRead 0 FirstWrite -1}
		conv7_i_24 {Type I LastRead 0 FirstWrite -1}
		conv7_i_25 {Type I LastRead 0 FirstWrite -1}
		conv7_i_26 {Type I LastRead 0 FirstWrite -1}
		conv7_i_27 {Type I LastRead 0 FirstWrite -1}
		conv7_i_28 {Type I LastRead 0 FirstWrite -1}
		conv7_i_29 {Type I LastRead 0 FirstWrite -1}
		conv7_i_30 {Type I LastRead 0 FirstWrite -1}
		conv7_i_31 {Type I LastRead 0 FirstWrite -1}
		outa {Type O LastRead -1 FirstWrite 4}
		right_V_30_out {Type O LastRead -1 FirstWrite 3}
		right_V_29_out {Type O LastRead -1 FirstWrite 3}
		right_V_28_out {Type O LastRead -1 FirstWrite 3}
		right_V_27_out {Type O LastRead -1 FirstWrite 3}
		right_V_26_out {Type O LastRead -1 FirstWrite 3}
		right_V_25_out {Type O LastRead -1 FirstWrite 3}
		right_V_24_out {Type O LastRead -1 FirstWrite 3}
		right_V_23_out {Type O LastRead -1 FirstWrite 3}
		right_V_22_out {Type O LastRead -1 FirstWrite 3}
		right_V_21_out {Type O LastRead -1 FirstWrite 3}
		right_V_20_out {Type O LastRead -1 FirstWrite 3}
		right_V_19_out {Type O LastRead -1 FirstWrite 3}
		right_V_18_out {Type O LastRead -1 FirstWrite 3}
		right_V_17_out {Type O LastRead -1 FirstWrite 3}
		right_V_16_out {Type O LastRead -1 FirstWrite 3}
		right_V_15_out {Type O LastRead -1 FirstWrite 3}
		right_V_14_out {Type O LastRead -1 FirstWrite 3}
		right_V_13_out {Type O LastRead -1 FirstWrite 3}
		right_V_12_out {Type O LastRead -1 FirstWrite 3}
		right_V_11_out {Type O LastRead -1 FirstWrite 3}
		right_V_10_out {Type O LastRead -1 FirstWrite 3}
		right_V_9_out {Type O LastRead -1 FirstWrite 3}
		right_V_8_out {Type O LastRead -1 FirstWrite 3}
		right_V_7_out {Type O LastRead -1 FirstWrite 3}
		right_V_6_out {Type O LastRead -1 FirstWrite 3}
		right_V_5_out {Type O LastRead -1 FirstWrite 3}
		right_V_4_out {Type O LastRead -1 FirstWrite 3}
		right_V_3_out {Type O LastRead -1 FirstWrite 3}
		right_V_2_out {Type O LastRead -1 FirstWrite 3}
		right_V_1_out {Type O LastRead -1 FirstWrite 3}
		right_V_out {Type O LastRead -1 FirstWrite 3}
		bottom_V_out {Type O LastRead -1 FirstWrite 3}
		conv7_i158_30_phi_out {Type O LastRead -1 FirstWrite 3}
		conv7_i491_30_phi_out {Type O LastRead -1 FirstWrite 3}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "69", "Max" : "69"}
	, {"Name" : "Interval", "Min" : "69", "Max" : "69"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	int_state_V_load_31 { ap_none {  { int_state_V_load_31 in_data 0 32 } } }
	int_state_V_load_30 { ap_none {  { int_state_V_load_30 in_data 0 32 } } }
	int_state_V_load_29 { ap_none {  { int_state_V_load_29 in_data 0 32 } } }
	int_state_V_load_28 { ap_none {  { int_state_V_load_28 in_data 0 32 } } }
	int_state_V_load_27 { ap_none {  { int_state_V_load_27 in_data 0 32 } } }
	int_state_V_load_26 { ap_none {  { int_state_V_load_26 in_data 0 32 } } }
	int_state_V_load_25 { ap_none {  { int_state_V_load_25 in_data 0 32 } } }
	int_state_V_load_24 { ap_none {  { int_state_V_load_24 in_data 0 32 } } }
	int_state_V_load_23 { ap_none {  { int_state_V_load_23 in_data 0 32 } } }
	int_state_V_load_22 { ap_none {  { int_state_V_load_22 in_data 0 32 } } }
	int_state_V_load_21 { ap_none {  { int_state_V_load_21 in_data 0 32 } } }
	int_state_V_load_20 { ap_none {  { int_state_V_load_20 in_data 0 32 } } }
	int_state_V_load_19 { ap_none {  { int_state_V_load_19 in_data 0 32 } } }
	int_state_V_load_18 { ap_none {  { int_state_V_load_18 in_data 0 32 } } }
	int_state_V_load_17 { ap_none {  { int_state_V_load_17 in_data 0 32 } } }
	int_state_V_load_16 { ap_none {  { int_state_V_load_16 in_data 0 32 } } }
	int_state_V_load_15 { ap_none {  { int_state_V_load_15 in_data 0 32 } } }
	int_state_V_load_14 { ap_none {  { int_state_V_load_14 in_data 0 32 } } }
	int_state_V_load_13 { ap_none {  { int_state_V_load_13 in_data 0 32 } } }
	int_state_V_load_12 { ap_none {  { int_state_V_load_12 in_data 0 32 } } }
	int_state_V_load_11 { ap_none {  { int_state_V_load_11 in_data 0 32 } } }
	int_state_V_load_10 { ap_none {  { int_state_V_load_10 in_data 0 32 } } }
	int_state_V_load_9 { ap_none {  { int_state_V_load_9 in_data 0 32 } } }
	int_state_V_load_8 { ap_none {  { int_state_V_load_8 in_data 0 32 } } }
	int_state_V_load_7 { ap_none {  { int_state_V_load_7 in_data 0 32 } } }
	int_state_V_load_6 { ap_none {  { int_state_V_load_6 in_data 0 32 } } }
	int_state_V_load_5 { ap_none {  { int_state_V_load_5 in_data 0 32 } } }
	int_state_V_load_4 { ap_none {  { int_state_V_load_4 in_data 0 32 } } }
	int_state_V_load_3 { ap_none {  { int_state_V_load_3 in_data 0 32 } } }
	int_state_V_load_2 { ap_none {  { int_state_V_load_2 in_data 0 32 } } }
	int_state_V_load_1 { ap_none {  { int_state_V_load_1 in_data 0 32 } } }
	data { ap_memory {  { data_address0 mem_address 1 6 }  { data_ce0 mem_ce 1 1 }  { data_q0 in_data 0 32 } } }
	r_V_5 { ap_none {  { r_V_5 in_data 0 32 } } }
	r_V_7 { ap_none {  { r_V_7 in_data 0 32 } } }
	r_V_12 { ap_none {  { r_V_12 in_data 0 32 } } }
	r_V_17 { ap_none {  { r_V_17 in_data 0 32 } } }
	r_V_22 { ap_none {  { r_V_22 in_data 0 32 } } }
	r_V_27 { ap_none {  { r_V_27 in_data 0 32 } } }
	r_V_32 { ap_none {  { r_V_32 in_data 0 32 } } }
	r_V_37 { ap_none {  { r_V_37 in_data 0 32 } } }
	r_V_42 { ap_none {  { r_V_42 in_data 0 32 } } }
	r_V_47 { ap_none {  { r_V_47 in_data 0 32 } } }
	r_V_52 { ap_none {  { r_V_52 in_data 0 32 } } }
	r_V_57 { ap_none {  { r_V_57 in_data 0 32 } } }
	r_V_62 { ap_none {  { r_V_62 in_data 0 32 } } }
	r_V_67 { ap_none {  { r_V_67 in_data 0 32 } } }
	r_V_72 { ap_none {  { r_V_72 in_data 0 32 } } }
	r_V_77 { ap_none {  { r_V_77 in_data 0 32 } } }
	r_V_82 { ap_none {  { r_V_82 in_data 0 32 } } }
	r_V_87 { ap_none {  { r_V_87 in_data 0 32 } } }
	r_V_92 { ap_none {  { r_V_92 in_data 0 32 } } }
	r_V_97 { ap_none {  { r_V_97 in_data 0 32 } } }
	r_V_102 { ap_none {  { r_V_102 in_data 0 32 } } }
	r_V_107 { ap_none {  { r_V_107 in_data 0 32 } } }
	r_V_112 { ap_none {  { r_V_112 in_data 0 32 } } }
	r_V_117 { ap_none {  { r_V_117 in_data 0 32 } } }
	r_V_122 { ap_none {  { r_V_122 in_data 0 32 } } }
	r_V_127 { ap_none {  { r_V_127 in_data 0 32 } } }
	r_V_132 { ap_none {  { r_V_132 in_data 0 32 } } }
	r_V_137 { ap_none {  { r_V_137 in_data 0 32 } } }
	r_V_142 { ap_none {  { r_V_142 in_data 0 32 } } }
	r_V_147 { ap_none {  { r_V_147 in_data 0 32 } } }
	r_V_152 { ap_none {  { r_V_152 in_data 0 32 } } }
	r_V_156 { ap_none {  { r_V_156 in_data 0 32 } } }
	conv7_i_1 { ap_none {  { conv7_i_1 in_data 0 32 } } }
	sext_ln33 { ap_none {  { sext_ln33 in_data 0 48 } } }
	conv7_i_2 { ap_none {  { conv7_i_2 in_data 0 32 } } }
	conv7_i_3 { ap_none {  { conv7_i_3 in_data 0 32 } } }
	conv7_i_4 { ap_none {  { conv7_i_4 in_data 0 32 } } }
	conv7_i_5 { ap_none {  { conv7_i_5 in_data 0 32 } } }
	conv7_i_6 { ap_none {  { conv7_i_6 in_data 0 32 } } }
	conv7_i_7 { ap_none {  { conv7_i_7 in_data 0 32 } } }
	conv7_i_8 { ap_none {  { conv7_i_8 in_data 0 32 } } }
	conv7_i_9 { ap_none {  { conv7_i_9 in_data 0 32 } } }
	conv7_i_10 { ap_none {  { conv7_i_10 in_data 0 32 } } }
	conv7_i_11 { ap_none {  { conv7_i_11 in_data 0 32 } } }
	conv7_i_12 { ap_none {  { conv7_i_12 in_data 0 32 } } }
	conv7_i_13 { ap_none {  { conv7_i_13 in_data 0 32 } } }
	conv7_i_14 { ap_none {  { conv7_i_14 in_data 0 32 } } }
	conv7_i_15 { ap_none {  { conv7_i_15 in_data 0 32 } } }
	conv7_i_16 { ap_none {  { conv7_i_16 in_data 0 32 } } }
	conv7_i_17 { ap_none {  { conv7_i_17 in_data 0 32 } } }
	conv7_i_18 { ap_none {  { conv7_i_18 in_data 0 32 } } }
	conv7_i_19 { ap_none {  { conv7_i_19 in_data 0 32 } } }
	conv7_i_20 { ap_none {  { conv7_i_20 in_data 0 32 } } }
	conv7_i_21 { ap_none {  { conv7_i_21 in_data 0 32 } } }
	conv7_i_22 { ap_none {  { conv7_i_22 in_data 0 32 } } }
	conv7_i_23 { ap_none {  { conv7_i_23 in_data 0 32 } } }
	conv7_i_24 { ap_none {  { conv7_i_24 in_data 0 32 } } }
	conv7_i_25 { ap_none {  { conv7_i_25 in_data 0 32 } } }
	conv7_i_26 { ap_none {  { conv7_i_26 in_data 0 32 } } }
	conv7_i_27 { ap_none {  { conv7_i_27 in_data 0 32 } } }
	conv7_i_28 { ap_none {  { conv7_i_28 in_data 0 32 } } }
	conv7_i_29 { ap_none {  { conv7_i_29 in_data 0 32 } } }
	conv7_i_30 { ap_none {  { conv7_i_30 in_data 0 32 } } }
	conv7_i_31 { ap_none {  { conv7_i_31 in_data 0 32 } } }
	outa { ap_memory {  { outa_address0 mem_address 1 6 }  { outa_ce0 mem_ce 1 1 }  { outa_we0 mem_we 1 1 }  { outa_d0 mem_din 1 32 } } }
	right_V_30_out { ap_vld {  { right_V_30_out out_data 1 32 }  { right_V_30_out_ap_vld out_vld 1 1 } } }
	right_V_29_out { ap_vld {  { right_V_29_out out_data 1 32 }  { right_V_29_out_ap_vld out_vld 1 1 } } }
	right_V_28_out { ap_vld {  { right_V_28_out out_data 1 32 }  { right_V_28_out_ap_vld out_vld 1 1 } } }
	right_V_27_out { ap_vld {  { right_V_27_out out_data 1 32 }  { right_V_27_out_ap_vld out_vld 1 1 } } }
	right_V_26_out { ap_vld {  { right_V_26_out out_data 1 32 }  { right_V_26_out_ap_vld out_vld 1 1 } } }
	right_V_25_out { ap_vld {  { right_V_25_out out_data 1 32 }  { right_V_25_out_ap_vld out_vld 1 1 } } }
	right_V_24_out { ap_vld {  { right_V_24_out out_data 1 32 }  { right_V_24_out_ap_vld out_vld 1 1 } } }
	right_V_23_out { ap_vld {  { right_V_23_out out_data 1 32 }  { right_V_23_out_ap_vld out_vld 1 1 } } }
	right_V_22_out { ap_vld {  { right_V_22_out out_data 1 32 }  { right_V_22_out_ap_vld out_vld 1 1 } } }
	right_V_21_out { ap_vld {  { right_V_21_out out_data 1 32 }  { right_V_21_out_ap_vld out_vld 1 1 } } }
	right_V_20_out { ap_vld {  { right_V_20_out out_data 1 32 }  { right_V_20_out_ap_vld out_vld 1 1 } } }
	right_V_19_out { ap_vld {  { right_V_19_out out_data 1 32 }  { right_V_19_out_ap_vld out_vld 1 1 } } }
	right_V_18_out { ap_vld {  { right_V_18_out out_data 1 32 }  { right_V_18_out_ap_vld out_vld 1 1 } } }
	right_V_17_out { ap_vld {  { right_V_17_out out_data 1 32 }  { right_V_17_out_ap_vld out_vld 1 1 } } }
	right_V_16_out { ap_vld {  { right_V_16_out out_data 1 32 }  { right_V_16_out_ap_vld out_vld 1 1 } } }
	right_V_15_out { ap_vld {  { right_V_15_out out_data 1 32 }  { right_V_15_out_ap_vld out_vld 1 1 } } }
	right_V_14_out { ap_vld {  { right_V_14_out out_data 1 32 }  { right_V_14_out_ap_vld out_vld 1 1 } } }
	right_V_13_out { ap_vld {  { right_V_13_out out_data 1 32 }  { right_V_13_out_ap_vld out_vld 1 1 } } }
	right_V_12_out { ap_vld {  { right_V_12_out out_data 1 32 }  { right_V_12_out_ap_vld out_vld 1 1 } } }
	right_V_11_out { ap_vld {  { right_V_11_out out_data 1 32 }  { right_V_11_out_ap_vld out_vld 1 1 } } }
	right_V_10_out { ap_vld {  { right_V_10_out out_data 1 32 }  { right_V_10_out_ap_vld out_vld 1 1 } } }
	right_V_9_out { ap_vld {  { right_V_9_out out_data 1 32 }  { right_V_9_out_ap_vld out_vld 1 1 } } }
	right_V_8_out { ap_vld {  { right_V_8_out out_data 1 32 }  { right_V_8_out_ap_vld out_vld 1 1 } } }
	right_V_7_out { ap_vld {  { right_V_7_out out_data 1 32 }  { right_V_7_out_ap_vld out_vld 1 1 } } }
	right_V_6_out { ap_vld {  { right_V_6_out out_data 1 32 }  { right_V_6_out_ap_vld out_vld 1 1 } } }
	right_V_5_out { ap_vld {  { right_V_5_out out_data 1 32 }  { right_V_5_out_ap_vld out_vld 1 1 } } }
	right_V_4_out { ap_vld {  { right_V_4_out out_data 1 32 }  { right_V_4_out_ap_vld out_vld 1 1 } } }
	right_V_3_out { ap_vld {  { right_V_3_out out_data 1 32 }  { right_V_3_out_ap_vld out_vld 1 1 } } }
	right_V_2_out { ap_vld {  { right_V_2_out out_data 1 32 }  { right_V_2_out_ap_vld out_vld 1 1 } } }
	right_V_1_out { ap_vld {  { right_V_1_out out_data 1 32 }  { right_V_1_out_ap_vld out_vld 1 1 } } }
	right_V_out { ap_vld {  { right_V_out out_data 1 32 }  { right_V_out_ap_vld out_vld 1 1 } } }
	bottom_V_out { ap_vld {  { bottom_V_out out_data 1 32 }  { bottom_V_out_ap_vld out_vld 1 1 } } }
	conv7_i158_30_phi_out { ap_vld {  { conv7_i158_30_phi_out out_data 1 32 }  { conv7_i158_30_phi_out_ap_vld out_vld 1 1 } } }
	conv7_i491_30_phi_out { ap_vld {  { conv7_i491_30_phi_out out_data 1 32 }  { conv7_i491_30_phi_out_ap_vld out_vld 1 1 } } }
}
