INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/fib/core/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/fib/core/src/multi_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_control_unit
INFO: [VRFC 10-311] analyzing module multi_main_decoder
INFO: [VRFC 10-311] analyzing module multi_ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/fib/core/src/rams_dp_wf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rams_dp_wf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/fib/core/src/rams_sp_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rams_sp_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multicycle_cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/nowi74/cpuex2020_1/fib/core/src/multicycle_fib_sim.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/fib/core/mips_processor_fib/mips_processor_fib.ip_user_files/bd/multi_cycle_fib/ip/multi_cycle_fib_multicycle_cpu_0_0/sim/multi_cycle_fib_multicycle_cpu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_cycle_fib_multicycle_cpu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/fib/core/mips_processor_fib/mips_processor_fib.ip_user_files/bd/multi_cycle_fib/ip/multi_cycle_fib_sim_clk_gen_0_0/sim/multi_cycle_fib_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_cycle_fib_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/fib/core/mips_processor_fib/mips_processor_fib.ip_user_files/bd/multi_cycle_fib/sim/multi_cycle_fib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_cycle_fib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/cpuex2020_1/fib/core/mips_processor_fib/mips_processor_fib.srcs/sources_1/bd/multi_cycle_fib/hdl/multi_cycle_fib_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_cycle_fib_wrapper
