Adder: 0 + 0 = 0
ctrlport: 0, in0: 0, in1: 0
----------------
test_cycles: 1
registers[0]: 0
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 0 = 0
ctrlport: 0, in0: 0, in1: 0
----------------
test_cycles: 2
registers[0]: 0
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 0 = 0
ctrlport: 0, in0: 0, in1: 0
----------------
test_cycles: 3
registers[0]: 0
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 0 = 0
ctrlport: 0, in0: 0, in1: 0
----------------
test_cycles: 4
registers[0]: 0
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 0 = 0
ctrlport: 0, in0: 0, in1: 0
----------------
test_cycles: 5
registers[0]: 0
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 0 = 0
ctrlport: 0, in0: 0, in1: 0
----------------
test_cycles: 6
registers[0]: 0
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 0 = 0
ctrlport: 0, in0: 0, in1: 0
----------------
test_cycles: 7
registers[0]: 0
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 0 = 0
ctrlport: 0, in0: 0, in1: 0
----------------
test_cycles: 8
registers[0]: 0
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 0 = 0
ctrlport: 1, in0: 0, in1: 0
----------------
test_cycles: 9
registers[0]: 0
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 0 = 0
ctrlport: 0, in0: 0, in1: 0
----------------
test_cycles: 10
registers[0]: 0
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 0 = 0
ctrlport: 0, in0: 0, in1: 0
----------------
test_cycles: 11
registers[0]: 0
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 0 = 0
ctrlport: 0, in0: 0, in1: 0
----------------
test_cycles: 12
registers[0]: 0
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 0, in1: 0
----------------
test_cycles: 13
registers[0]: 0
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 0, in1: 0
----------------
test_cycles: 14
registers[0]: 0
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 0, in1: 0
----------------
test_cycles: 15
registers[0]: 0
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 0, in1: 0
----------------
test_cycles: 16
registers[0]: 0
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 3, in0: 78, in1: 0
----------------
test_cycles: 17
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 0
----------------
test_cycles: 18
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 0
----------------
test_cycles: 19
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 0
----------------
test_cycles: 20
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 0
----------------
test_cycles: 21
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 0
----------------
test_cycles: 22
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 0
----------------
test_cycles: 23
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 0
----------------
test_cycles: 24
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 0
----------------
test_cycles: 25
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 0
----------------
test_cycles: 26
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 0
----------------
test_cycles: 27
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 0
----------------
test_cycles: 28
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 1, in0: 1, in1: 0
----------------
test_cycles: 29
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 30
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 31
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 32
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 33
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 34
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 35
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 36
registers[0]: 78
registers[1]: 0
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 3, in0: 78, in1: 1
----------------
test_cycles: 37
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 1
----------------
test_cycles: 38
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 1
----------------
test_cycles: 39
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 1
----------------
test_cycles: 40
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 1
----------------
test_cycles: 41
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 1
----------------
test_cycles: 42
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 1
----------------
test_cycles: 43
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 1
----------------
test_cycles: 44
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 1
----------------
test_cycles: 45
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 1
----------------
test_cycles: 46
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 1
----------------
test_cycles: 47
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 78, in1: 1
----------------
test_cycles: 48
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 2, in0: 1, in1: 0
----------------
test_cycles: 49
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 50
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 51
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 52
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 53
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 54
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 55
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 56
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 57
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 58
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 59
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
Adder: 0 + 78 = 78
ctrlport: 0, in0: 1, in1: 0
----------------
test_cycles: 60
registers[0]: 78
registers[1]: 78
registers[2]: 0
registers[3]: 0
registers[4]: 0
registers[5]: 0
registers[6]: 0
registers[7]: 0
registers[8]: 0
registers[9]: 0
registers[10]: 0
registers[11]: 0
registers[12]: 0
registers[13]: 0
registers[14]: 0
registers[15]: 0
registers[16]: 0
registers[17]: 0
registers[18]: 0
registers[19]: 0
registers[20]: 0
registers[21]: 0
registers[22]: 0
registers[23]: 0
registers[24]: 0
registers[25]: 0
registers[26]: 0
registers[27]: 0
registers[28]: 0
registers[29]: 0
registers[30]: 0
registers[31]: 0
----------------
HALT
Num cycles: 60
