## ðŸŸ¢ Day 21: SR Latch Using NOR Gates  

### ðŸ§  Topic  
SR Latch Using NOR Gates  

### ðŸ”§ Tool Used  
Cadence Xcelium on EDA Playground  

### ðŸ“Œ What I did  
- Designed the SR latch (`Q`, `Qbar`) using cross-coupled NOR gates  
- Implemented a testbench to test all input cases (`S=0, R=0`, `S=1, R=0`, `S=0, R=1`, `S=1, R=1`)  
- Generated waveform (`dump.vcd`) for verification  
- Verified Set, Reset, Hold, and Invalid states of the latch  

### ðŸ’¡ Learning Highlight  
The **SR Latch** is the most basic **sequential circuit** and acts as a **1-bit memory cell**.  
It forms the building block for **flip-flops, registers, and memory elements**.  

- `S=1, R=0 â†’ Q=1 (Set)`  
- `S=0, R=1 â†’ Q=0 (Reset)`  
- `S=0, R=0 â†’ Hold (Previous State)`  
- `S=1, R=1 â†’ Invalid (Undefined)`  

### ðŸ“Š Observation  
- Waveform showed correct **Set, Reset, and Hold** operations.  
- Invalid condition (`S=1, R=1`) resulted in an undefined state, as expected.  

### ðŸ”— Explore more  
- ðŸ‘‰ [EDA Playground Link](https://edaplayground.com/x/DMtW)  
- ðŸ‘‰ [GitHub Repo](https://github.com/mitanshigaur/verilog)  
