<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/5E2B04DD-4A03-45ED-9892-61C5CCB8AC68"><gtr:id>5E2B04DD-4A03-45ED-9892-61C5CCB8AC68</gtr:id><gtr:name>Newcastle University</gtr:name><gtr:department>Sch of Engineering</gtr:department><gtr:address><gtr:line1>1 Park Terrace</gtr:line1><gtr:line4>Newcastle Upon Tyne</gtr:line4><gtr:line5>Tyne and Wear</gtr:line5><gtr:postCode>NE1 7RU</gtr:postCode><gtr:region>North East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/5E2B04DD-4A03-45ED-9892-61C5CCB8AC68"><gtr:id>5E2B04DD-4A03-45ED-9892-61C5CCB8AC68</gtr:id><gtr:name>Newcastle University</gtr:name><gtr:address><gtr:line1>1 Park Terrace</gtr:line1><gtr:line4>Newcastle Upon Tyne</gtr:line4><gtr:line5>Tyne and Wear</gtr:line5><gtr:postCode>NE1 7RU</gtr:postCode><gtr:region>North East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/E7E99827-DAE8-4B9E-A2F0-7B173827BDC1"><gtr:id>E7E99827-DAE8-4B9E-A2F0-7B173827BDC1</gtr:id><gtr:name>Dialog Semiconductor Ltd</gtr:name><gtr:address><gtr:line1>9-10 Sr Andrew Square</gtr:line1><gtr:postCode>EH2 2AF</gtr:postCode><gtr:region>Scotland</gtr:region></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/75D1F59A-4B53-41C8-893C-D9D77B5ACC2B"><gtr:id>75D1F59A-4B53-41C8-893C-D9D77B5ACC2B</gtr:id><gtr:firstName>Danil</gtr:firstName><gtr:surname>Sokolov</gtr:surname><gtr:roles><gtr:role><gtr:name>RESEARCHER_COI</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/E7E7717E-ADC3-40DE-88E0-8D749CB1C72F"><gtr:id>E7E7717E-ADC3-40DE-88E0-8D749CB1C72F</gtr:id><gtr:firstName>Andrey</gtr:firstName><gtr:surname>Mokhov</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/8E9B7559-E005-4EBF-82FF-C319E0891F41"><gtr:id>8E9B7559-E005-4EBF-82FF-C319E0891F41</gtr:id><gtr:firstName>Alexandre</gtr:firstName><gtr:surname>Yakovlev</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/AAF2C2BA-3876-4509-9BBA-8093E9FD6D6B"><gtr:id>AAF2C2BA-3876-4509-9BBA-8093E9FD6D6B</gtr:id><gtr:firstName>Victor</gtr:firstName><gtr:surname>Khomenko</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FL025507%2F1"><gtr:id>91F2A0D8-77CD-42FB-B825-05C5D1E5666C</gtr:id><gtr:title>A4A: Asynchronous design for analogue electronics</gtr:title><gtr:status>Active</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/L025507/1</gtr:grantReference><gtr:abstractText>Succinctly, this research is about developing and applying asynchronous design methods, which were traditionally focused on digital systems, to the analogue world.
Power management ICs, for example, are becoming an area of rapid growth in research - the size, performance and energy requirements, as well as the overall holistic nature of modern ICT system engineering, call for a much more radical innovation in power converter and controller design than ever before. The overall market value for power management ICs had sales revenue of USD 16.9 billion in 2012 and is forecast to rise to USD 26 billion by 2018 (forecast CAGR ca. 7%), with total shipments of analogue devices forecast to jump 14% in 2013 - total sales revenue USD 41 billion). While errors in digital (data) paths are becoming less critical thanks to techniques such as approximate computing and smarter quality of service management, analogue blocks are becoming much more of a weakest link in new ICT systems. 
The design of analogue circuits must be functionally correct to avoid catastrophic failures that would affect the entire system. Besides the functional correctness of design, the efficiency of analogue circuits, particularly of the power converters themselves, is a problem as they are becoming a significant energy drain, particularly when the data processing parts are idle.
The scope of this project is focused on the new design methods and tools that will support the digital electronics which is underneath the analogue circuits. In contrast with the data processing digital hardware (&amp;quot;big digital&amp;quot;), this layer of logic, responsible for controlling analogue blocks, can be named &amp;quot;little digital&amp;quot;.
The issue of provable correctness is lagging far behind in the current practice of analogue engineering compared to digital systems. Analogue design with &amp;quot;little digital&amp;quot; is largely done by analogue engineers without any formal steps from the specification to netlists. No synthesis tools are available. 
The project's main goal is to develop a new digital design methodology to be integrated in the process of developing predominantly analogue systems or subsystems of larger ICT systems. This methodology will use asynchronous design principles, specifications, modelling and associated tool support that would be able to address the following four main criteria:
1) Robustness of the digital and the whole hybrid system solution. This will enable building systems that are speed-independent, i.e. operate according to specifications (without glitches and hazards) in a wide dynamic range of PVT variations.
2) Clarity of specifications. The new model underpinning will eliminate the current practice of ad hoc design of the analogue systems with non-existent specification for digital control. Due to the continuous nature of analogue signals, the models for asynchronous logic like Signal Transition Graphs (STGs) will need to be modified and made suitable for the use by analogue designers.
3) Compositional design. The novel models based on Conditional Partial Order Graphs (CPOGs) will address the multitude of modes occurred in analogue circuits and enable specification, synthesis and verification of complex hybrid systems.
4) Automation is crucial. It will eliminate the current practice of manual design of hybrid circuits and days of simulation to validate their correctness. The new asynchronous for analogue (A4A) tools will radically improve design productivity of analogue engineers by introducing automated synthesis and formal verification flow.
These criteria will essentially mark our research path with the signposts of what is significant to our aims, and where we expect to achieve measurable outcomes. They have been corroborated by our main industrial partner Dialog Semiconductor, who are willing to use asynchronous design in developing their analogue IP solutions for applications in Mobile Systems, Wireless Connectivity, Automotive and Industrial sectors.</gtr:abstractText><gtr:potentialImpactText>Society:
The scientific aims of the project support, apart from the main focus which is pushing EDA forward in spite of limitations such as the utilization wall, the development of techniques for electronic systems of both analogue and digital nature. Applications could be the enabling technologies for Mobile, Wireless Connectivity, Automotive etc. The transfer of results and skills to these areas will be carried out via our main industrial partner Dialog Semiconductor, who is providing a wide range of solutions to developers of next generation embedded systems. The costs of errors in analogue power electronics is phenomenally high and may effect anyone who uses embedded appliances, hence it is an important societal issue to improve the design processes.

People:
This project brings together two areas of engineering, power electronics and digital systems design, which are traditionally separate, providing the opportunity to learn and to create systems that perform reliably and efficiently. This will create a common language for much needed systems engineers who work at the boundary of analogue and digital electronics with a significant leverage of EDA tools. Project staff will spend time at a leading multinational Dialog Semiconductor, providing the project team with manufacturing and additional research experience. The project will allow the project team to train up postdoc RAs and PhD students in most recent techniques, and it will underpin University teaching of important areas of microelectronic design and ultra-efficient power electronic control for a variety of applications. EDA tools developed in this project will significantly improve design productivity in analogue systems industry.

Knowledge: 
The developed techniques will enhance efficiency, operability and performance of microelectronics design which is currently challenging to modern electronics. The project will shed light on how to design analogue systems with asynchronous digital components, maintaining correctness and efficiency in power and performance. The developed methods will be presented to the wider community in an international workshop organized by the project. Throughout the project, courses and tutorials will be delivered at conferences, as is current practice by team members already (DATE 2013, DDECS 2010, ASYNC 2010). The first such dissemination tutorial for this project is planned for PATMOS'14. The PI will adopt new ideas in the modules involving asynchronous circuits that he teaches to MSc at Newcastle.

Economy:
The market for electronics in the UK is substantial, with 14.4% of the European consumer electronics value [http://www.ukti.gov.uk/investintheuk/sectoropportunities/electronicsithardware.html]. Electronics is also the foundation of the ICT industry where the UK market is the largest in Europe valued at &amp;pound;140 billion and of the communications industry with a UK market value of &amp;pound;45 billion.&amp;quot;The UK is home to 40% of Europe's electronics design industry&amp;quot; and the UK electronics design industry &amp;quot;directly contributes in excess of &amp;pound;16 billion to the UK GDP and provides direct employment for over 300,000 people in 12,000 companies&amp;quot; [same reference as above]. The UK is leading research and development in power and many-core architectures, with many applications in embedded systems and cyber-physical systems. Several UK companies, such as Dialog, although multinational, have significant and highly qualified workforce in the UK, particularly in power electronics and design methodologies. There are also UK SME's offering niche analogue solutions for creating on-chip sensors, monitors, etc. (e.g. Moortec).
 This proposed research will enable UK industry to extend such niches into creating on-chip systems with analogue and mixed signal components, and development of EDA tools for this domain. Our collaboration with Dialog Semiconductors, among other planned disseminations to industry, will facilitate this bridge.</gtr:potentialImpactText><gtr:fund><gtr:end>2018-01-31</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2014-09-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>574524</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>The collaboration with Dialog Semiconductor has been extended. Several more industrial tutorials have been given and discussions with the company representatives took place.</gtr:description><gtr:firstYearOfImpact>2016</gtr:firstYearOfImpact><gtr:id>E4945447-67D4-42CC-B1FF-E7D144A63777</gtr:id><gtr:impactTypes><gtr:impactType>Economic</gtr:impactType></gtr:impactTypes><gtr:outcomeId>56b4c53f2ec511.74340407</gtr:outcomeId><gtr:sector>Education,Electronics,Energy</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>There are interesting opportunities for applying asynchronous design in analog and mixed signal systems</gtr:description><gtr:exploitationPathways>Dialog Semiconductor are supporting developments of our CAD software tools under Workcraft</gtr:exploitationPathways><gtr:id>0666EB40-725C-4418-9DA9-0B101A8AB1B9</gtr:id><gtr:outcomeId>56b4ccc467d887.00551225</gtr:outcomeId><gtr:sectors><gtr:sector>Education,Electronics,Energy</gtr:sector></gtr:sectors><gtr:url>https://blogs.ncl.ac.uk/alexyakovlev/category/energetic-computing/</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>9AA37DF4-9DF5-4141-977E-B79F446C0F01</gtr:id><gtr:title>Formal Design and Verification of an Asynchronous SRAM Controller</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/db616daa7a0c32277caf3e7b68afd26a"><gtr:id>db616daa7a0c32277caf3e7b68afd26a</gtr:id><gtr:otherNames>Khomenko V</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a81bc3feb5669.77850944</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>4DF51A32-B48E-4D8B-9CDC-85481F2B4D2E</gtr:id><gtr:title>A smart all-digital charge to digital converter</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/d0cd56c5d6f324ffe01776b7518642ba"><gtr:id>d0cd56c5d6f324ffe01776b7518642ba</gtr:id><gtr:otherNames>Xu Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>58adcc04212783.90969500</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>072E01C9-B1ED-4B55-97A4-31A3453FE9EC</gtr:id><gtr:title>Multiphase ternary Fibonacci 2D switched capacitor converters</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0487f204ee904726acbb56d1f964b32d"><gtr:id>0487f204ee904726acbb56d1f964b32d</gtr:id><gtr:otherNames>Kushnerov A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a81bc40aac650.36623405</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>0E5F7B64-276D-4910-AF3F-93EA21E1C2F8</gtr:id><gtr:title>A least squares method applied to multiphase switched capacitor converters</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0487f204ee904726acbb56d1f964b32d"><gtr:id>0487f204ee904726acbb56d1f964b32d</gtr:id><gtr:otherNames>Kushnerov A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56b63165c23244.26449482</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>A2D625F6-DD7C-4E74-BDE5-FB6368EEDC06</gtr:id><gtr:title>Low power voltage sensing through capacitance to digital conversion</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/2e495b5a4ba4e642c27f445a0c66f618"><gtr:id>2e495b5a4ba4e642c27f445a0c66f618</gtr:id><gtr:otherNames>Shang D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>5898bb4bd4e194.91077576</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6F97976D-38A3-450E-948F-7A24E48A1A97</gtr:id><gtr:title>Design of Mixed-Signal Systems With Asynchronous Control</gtr:title><gtr:parentPublicationTitle>IEEE Design &amp; Test</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/da79e1d116d6e47281e4dc58674839a4"><gtr:id>da79e1d116d6e47281e4dc58674839a4</gtr:id><gtr:otherNames>Dubikhin V</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>5898b69030c6a4.38529306</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>0E7DCE00-777F-4902-AC15-B588AE5A1EAB</gtr:id><gtr:title>Compact and efficiently verifiable models for concurrent systems</gtr:title><gtr:parentPublicationTitle>Formal Methods in System Design</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/40099733bbd4d7ccf73f2c4c6944af20"><gtr:id>40099733bbd4d7ccf73f2c4c6944af20</gtr:id><gtr:otherNames>Ponce?de?Le?n H</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2018-01-01</gtr:date><gtr:outcomeId>5a995aab435ae0.43614185</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>623B7815-78ED-48EA-8EED-59181C81ACEA</gtr:id><gtr:title>Diagnosability under Weak Fairness</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Embedded Computing Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/41f420aa10908704a64fbb10d6479608"><gtr:id>41f420aa10908704a64fbb10d6479608</gtr:id><gtr:otherNames>Germanos V</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>585d5f5b9fe7e4.46894654</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D571741C-78AE-4AA1-8E43-BB75E28A681D</gtr:id><gtr:title>High-Level Asynchronous Concepts at the Interface Between Analog and Digital Worlds</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/18fb3c444ba1339b230919b6962769f4"><gtr:id>18fb3c444ba1339b230919b6962769f4</gtr:id><gtr:otherNames>Beaumont J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2018-01-01</gtr:date><gtr:outcomeId>5a81b4f71ec160.75184916</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>B48AAE97-2CAF-41A6-9163-1FBB67A85A1D</gtr:id><gtr:title>Asynchronous Arbitration Primitives for New Generation of Circuits and Systems</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8dd615a5bb4ee3c65f54e243c8423203"><gtr:id>8dd615a5bb4ee3c65f54e243c8423203</gtr:id><gtr:otherNames>Mokhov A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a81bc4101ed10.78909698</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>704D20DA-83FE-4E38-9CB2-2FCA641D1964</gtr:id><gtr:title>Design and Verification of Speed-Independent Multiphase Buck Controller</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/cf83c14dd1722081a749b615198cd522"><gtr:id>cf83c14dd1722081a749b615198cd522</gtr:id><gtr:otherNames>Sokolov D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56b4b3f9da9892.61902568</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>EE114A77-2093-4668-A092-91AE23FB79E1</gtr:id><gtr:title>MEMS-based power delivery control for bursty applications</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/27cbbea85481a470c7dd3306f07f41fe"><gtr:id>27cbbea85481a470c7dd3306f07f41fe</gtr:id><gtr:otherNames>Alrudainy H</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>5898b8f8e604c2.57464542</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>FBB253EF-A82B-41F0-B59C-3DCA2705C770</gtr:id><gtr:title>Compositional design of asynchronous circuits from behavioural concepts</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/18fb3c444ba1339b230919b6962769f4"><gtr:id>18fb3c444ba1339b230919b6962769f4</gtr:id><gtr:otherNames>Beaumont J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56b73ece034ea1.67367394</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>9B03F84B-E919-4C0E-9D6D-F71252762135</gtr:id><gtr:title>Opportunistic Merge Element</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8dd615a5bb4ee3c65f54e243c8423203"><gtr:id>8dd615a5bb4ee3c65f54e243c8423203</gtr:id><gtr:otherNames>Mokhov A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56b4b3fa161520.94434005</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>62D53828-373E-4487-91D0-BBD300062C8D</gtr:id><gtr:title>Fast capacitance-to-digital converter with internal reference</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9c4901c2a08c98c1c8d777ad57d169c5"><gtr:id>9c4901c2a08c98c1c8d777ad57d169c5</gtr:id><gtr:otherNames>Gao K</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>58add5b5664f68.12185115</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E4C7A81B-4B7D-410E-B818-1C3499BC7F77</gtr:id><gtr:title>Benefits of asynchronous control for analog electronics: Multiphase buck case study</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/cf83c14dd1722081a749b615198cd522"><gtr:id>cf83c14dd1722081a749b615198cd522</gtr:id><gtr:otherNames>Sokolov D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a81bc4128ae04.06577026</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>EB0B4435-DE0E-45E7-8495-F77333419E66</gtr:id><gtr:title>Transforming Reconfigurable Systems - A Festschrift Celebrating the 60th Birthday of Professor Peter Cheung</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/f9e1d977f52f3dd71dff9a6ac46c4dfe"><gtr:id>f9e1d977f52f3dd71dff9a6ac46c4dfe</gtr:id><gtr:otherNames>Yakovlev A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:isbn>978-1-78326-696-8</gtr:isbn><gtr:outcomeId>56b73ece30bff9.53491101</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E7366A26-B45F-4FB3-BBE8-1C34FB729026</gtr:id><gtr:title>Elmore delay in the fractional order domain</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/46ac4235da4c2eb18b06eac47e1a2417"><gtr:id>46ac4235da4c2eb18b06eac47e1a2417</gtr:id><gtr:otherNames>Soltan A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a81bc40cccd87.24520128</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>8E5A6974-FCB1-4B53-BFF1-FAC76F6BB110</gtr:id><gtr:title>Stacking voltage-controlled oscillators: Analysis and application</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0487f204ee904726acbb56d1f964b32d"><gtr:id>0487f204ee904726acbb56d1f964b32d</gtr:id><gtr:otherNames>Kushnerov A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>58adcc03c8a0c7.55952150</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>81B6F661-197C-4C20-A04B-1B64D75B1C66</gtr:id><gtr:title>A fixed window Level Crossing ADC with activity dependent power dissipation</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5e0efd12feee84e4fa1b43632e2a35e4"><gtr:id>5e0efd12feee84e4fa1b43632e2a35e4</gtr:id><gtr:otherNames>Ogweno A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>5898b8ab902343.03067294</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>27E77526-17F8-4610-B27E-9705455C7B40</gtr:id><gtr:title>Self-timed control of multiphase switched capacitor converters</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/fd91407400a761b6dae015e8d1fd6fb6"><gtr:id>fd91407400a761b6dae015e8d1fd6fb6</gtr:id><gtr:otherNames>Mileiko S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a81bc4084c2d9.25004527</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>19579B64-D674-4BB3-8F50-A476DC541995</gtr:id><gtr:title>WAITX: An Arbiter for Non-persistent Signals</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/db616daa7a0c32277caf3e7b68afd26a"><gtr:id>db616daa7a0c32277caf3e7b68afd26a</gtr:id><gtr:otherNames>Khomenko V</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a81bc402cbb66.97718811</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D7282453-C242-4223-B4C8-04AD62C9EADD</gtr:id><gtr:title>On hyperbolic laws of capacitor discharge through self-timed digital loads</gtr:title><gtr:parentPublicationTitle>International Journal of Circuit Theory and Applications</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/f9e1d977f52f3dd71dff9a6ac46c4dfe"><gtr:id>f9e1d977f52f3dd71dff9a6ac46c4dfe</gtr:id><gtr:otherNames>Yakovlev A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56b63145efe502.36417431</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>5C89CD93-60BF-4749-BA06-41CC9BCF998F</gtr:id><gtr:title>Pulse controlled memristor-based delay element</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/2ffabbc013148ac4e1a09ce2d4ea533d"><gtr:id>2ffabbc013148ac4e1a09ce2d4ea533d</gtr:id><gtr:otherNames>Bunnam T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a81bafcdd5288.61786291</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>A5D859AA-D935-4E68-ABE1-5A325C78FA16</gtr:id><gtr:title>Waveform Transition Graphs: A Designer-Friendly Formalism for Asynchronous Behaviours</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/591dc3a34ebfbe8a0d903e8e72d35a23"><gtr:id>591dc3a34ebfbe8a0d903e8e72d35a23</gtr:id><gtr:otherNames>Cortadella J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a81bc4054c3b1.75003303</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/L025507/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>67935C1F-34EE-43B3-9BBC-F5A8E0FB2365</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Electronic Devices &amp; Subsys.</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>