>>>>>verilog 
>>>>>`modelgen 
>>>>>!make test_net0.so > /dev/null 
>>>>>attach ./test_net0.so 
>>>>>parameter r=1 
>>>>>parameter c=1 
>>>>>parameter v=0 
>>>>>list 
parameter r=1 
parameter c=1 
parameter v=0 
test_net0 #(.r(r)) dut (.a(1),.b(2));
vsource #(.dc(v)) v1 (.p(1),.n(0));
>>>>>print dc v(nodes) v(dut) v(dut.r1) y(dut.r1) v1(dut.r1) v2(dut.r1) 
.r1: resistor from device_dispatcher
.r1: 1 candidate found for resistor
>>>>>print dc +v1(dut) v0(dut) 
>>>>>dc v 0 1 .5 
#           v(1)       v(2)       v(dut)     v(dut.r1)  y(dut.r1)  v1(dut.r1) v2(dut.r1) v1(dut)    v0(dut)   
 0.         0.         0.         ??         0.         1.         0.         0.         0.         0.        
 0.5        0.5        0.5        ??         500.04f    1.         0.5        0.5        0.5        0.5       
 1.         1.         1.         ??         1.0001p    1.         1.         1.         1.         1.        
>>>>>status notime 
Gnucap   System status
iterations: op=0, dc=7, tran=0, fourier=0, total=7
transient timesteps: accepted=0, rejected=0, total=0
nodes: user=2, subckt=0, model=0, total=2
dctran density=100.0%, ac density=100.0%
