Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/lagartijax4_sim_isim_beh.exe" -prj "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/lagartijax4_sim_beh.prj" "work.lagartijax4_sim" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/basic_devs.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/basic/comp2bit.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/basic/mux512.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/basic/mux412.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/basic/logic_op_1bit.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/basic/full_adder.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/basic/comp4bit.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/memory_devs.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/memory/ff0.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/basic/zero_shifter.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/basic/logic_op_4bit.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/basic/b_shifter5.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/basic/b_shifter4.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/basic/adder4bit.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/alu_devs.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/alu/sign_control.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/alu/operation_control.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/alu/ctrl_arith_u.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/memory/reg05.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/memory/bank325.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/alu/logic_u.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/alu/arith_u.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/micro_devs.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/micro/prog_counter.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/micro/control_unit.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/memory/rom3216.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/memory/reg010.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/memory/ram325.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/memory/bank251.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/alu/alu_16op.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/micro/micro_stage3.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/micro/micro_stage2.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/micro/micro_stage1.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/micro/micro_core.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/micro/gcm.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/micro/lagartijax4.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/../../source/sims/lagartijax4_sim.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98888 KB
Fuse CPU Usage: 1240 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package micro_devs
Compiling package basic_devs
Compiling architecture behavioral of entity gcm [gcm_default]
Compiling package alu_devs
Compiling package memory_devs
Compiling architecture behavioral of entity operation_control [operation_control_default]
Compiling architecture behavioral of entity comp2bit [comp2bit_default]
Compiling architecture behavioral of entity comp4bit [comp4bit_default]
Compiling architecture behavioral of entity ctrl_arith_u [ctrl_arith_u_default]
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity adder4bit [adder4bit_default]
Compiling architecture behavioral of entity sign_control [sign_control_default]
Compiling architecture behavioral of entity arith_u [arith_u_default]
Compiling architecture behavioral of entity logic_op_1bit [logic_op_1bit_default]
Compiling architecture behavioral of entity logic_op_4bit [logic_op_4bit_default]
Compiling architecture behavioral of entity zero_shifter [zero_shifter_default]
Compiling architecture behavioral of entity mux412 [mux412_default]
Compiling architecture behavioral of entity b_shifter4 [b_shifter4_default]
Compiling architecture behavioral of entity mux512 [mux512_default]
Compiling architecture behavioral of entity b_shifter5 [b_shifter5_default]
Compiling architecture behavioral of entity logic_u [logic_u_default]
Compiling architecture behavioral of entity alu_16op [alu_16op_default]
Compiling architecture behavioral of entity ff0 [ff0_default]
Compiling architecture behavioral of entity reg05 [reg05_default]
Compiling architecture behavioral of entity bank251 [bank251_default]
Compiling architecture behavioral of entity micro_stage1 [micro_stage1_default]
Compiling package numeric_std
Compiling architecture behavioral of entity reg010 [reg010_default]
Compiling architecture behavioral of entity prog_counter [prog_counter_default]
Compiling architecture behavioral of entity rom3216 [rom3216_default]
Compiling architecture behavioral of entity micro_stage2 [micro_stage2_default]
Compiling architecture behavioral of entity control_unit [control_unit_default]
Compiling architecture behavioral of entity bank325 [bank325_default]
Compiling architecture behavioral of entity ram325 [ram325_default]
Compiling architecture behavioral of entity micro_stage3 [micro_stage3_default]
Compiling architecture behavioral of entity micro_core [micro_core_default]
Compiling architecture behavioral of entity lagartijax4 [lagartijax4_default]
Compiling architecture behavioral of entity lagartijax4_sim
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 72 VHDL Units
Built simulation executable /home/ivan/Escom/Arquitectura/microprocessor/project/lagartijax4/lagartijax4_sim_isim_beh.exe
Fuse Memory Usage: 679416 KB
Fuse CPU Usage: 1430 ms
GCC CPU Usage: 390 ms
