# ğŸ‘‹ ì•ˆë…•í•˜ì„¸ìš”, ì´ì„œì˜ì…ë‹ˆë‹¤!

<div align="center">
  
### ğŸ¯ Digital Design Engineer | Hardware Verification Specialist

**SystemVerilog Â· UVM Â· FPGA Â· Python**

[![GitHub](https://img.shields.io/badge/GitHub-seoY0206-181717?style=flat-square&logo=github)](https://github.com/seoY0206)
[![Email](https://img.shields.io/badge/Email-syl1923@naver.com-EA4335?style=flat-square&logo=gmail)](mailto:syl1923@naver.com)

</div>

---

## ğŸ™‹â€â™€ï¸ About Me

- ğŸ“ **ì„œìš¸ê³¼í•™ê¸°ìˆ ëŒ€í•™êµ** í•™ì‚¬ ì¡¸ì—… (4.08/4.5)
- ğŸ’¼ **Siliconmitus** - Product Engineer (2023.02 ~ 2024.05)
  - ì „ë ¥ ë°˜ë„ì²´ ì†Œìì˜ ESD íŠ¹ì„± ë¶„ì„ ë° ê°œì„  ê²½í—˜
  - Pin-to-Pin íŠ¹ì„±, TLP, HBM, Surge Test ê²€ì¦
  - DFR(Design for Reliability) í˜‘ì—… ìˆ˜í–‰
- ğŸ”¬ **KIST** - ì°¨ì„¸ëŒ€ë°˜ë„ì²´ì—°êµ¬ì†Œ í•™ë¶€ì—°êµ¬ìƒ (2022.02 ~ 2022.08)
  - QD ê¸°ë°˜ Inverted Photodiode ê³µì • ì„¤ê³„ ë° íŠ¹ì„± ë¶„ì„

## ğŸ’» Tech Stack

### Languages & Tools
![Verilog](https://img.shields.io/badge/Verilog-00979D?style=for-the-badge&logo=v&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-00979D?style=for-the-badge)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![C](https://img.shields.io/badge/C-A8B9CC?style=for-the-badge&logo=c&logoColor=white)

### Development Environment
![FPGA](https://img.shields.io/badge/FPGA-Basys3-red?style=for-the-badge)
![Vivado](https://img.shields.io/badge/Vivado-FF6600?style=for-the-badge)
![VCS](https://img.shields.io/badge/Synopsys_VCS-0078D7?style=for-the-badge)

---

## ğŸš€ Projects

### ğŸ”¥ Digital Design & Verification

<table>
<tr>
<td width="50%">

#### 1ï¸âƒ£ [UART-FIFO-Counter System](./UART-FIFO-Counter)
**SystemVerilog | FPGA | Testbench**

UART í†µì‹ ê³¼ FIFO ë²„í¼ë§ì„ í†µí•©í•œ ë°ì´í„° ì²˜ë¦¬ ì‹œìŠ¤í…œ

- âœ… UART RX/TX ëª¨ë“ˆ ì„¤ê³„
- âœ… FIFO ê¸°ë°˜ ë°ì´í„° ë²„í¼ë§
- âœ… 10000ì§„ Counter & FSM
- âœ… Functional Coverage 99.7% ë‹¬ì„±

</td>
<td width="50%">

#### 2ï¸âƒ£ [AXI-SPI-I2C-UVM](./AXI-SPI-I2C-UVM)
**SystemVerilog | UVM | MicroBlaze**

AXI Protocol ê¸°ë°˜ í†µì‹  ëª¨ë“ˆ ì„¤ê³„ ë° UVM ê²€ì¦

- âœ… SPI Master/Slave í†µì‹  êµ¬í˜„
- âœ… I2C Master ë ˆì§€ìŠ¤í„° ì œì–´
- âœ… UVM Scoreboard ê¸°ë°˜ ê²€ì¦
- âœ… FPGA + MicroBlaze ì‹¤ì œ ë™ì‘ ê²€ì¦

</td>
</tr>

<tr>
<td width="50%">

#### 3ï¸âƒ£ [RISC-V Multi-Cycle CPU](./RISC-V-CPU)
**SystemVerilog | RISC-V | APB**

RV32I ê¸°ë°˜ Multi-Cycle CPU ë° SoC êµ¬í˜„

- âœ… 37ê°œ ëª…ë ¹ì–´ Multi-Cycle ë™ì‘
- âœ… APB Master & UART Peripheral
- âœ… RV32I 37ê°œ ëª…ë ¹ì–´ ë™ì‘ ê²€ì¦
- âœ… FPGA LED ì œì–´ ì‹¤ì‹œê°„ í™•ì¸

</td>
<td width="50%">

#### 4ï¸âƒ£ [Filter Piano (OV7670)](./Filter-Piano)
**Verilog | Image Processing | Python**

ì¹´ë©”ë¼ ì˜ìƒ ì²˜ë¦¬ ê¸°ë°˜ ì¸í„°ë™í‹°ë¸Œ í”¼ì•„ë…¸

- âœ… VGA ì‹¤ì‹œê°„ ì˜ìƒ ì²˜ë¦¬ + í•„í„° íš¨ê³¼
- âœ… ë°œê°„ìƒ‰ ê°ì²´ ì¸ì‹ìœ¼ë¡œ í”¼ì•„ë…¸ ì—°ì£¼
- âœ… FPGA-PC ì—°ë™ ì†ê°€ë½ ìŒê³„ ì¶œë ¥

</td>
</tr>

<tr>
<td width="50%">

#### 5ï¸âƒ£ [Sensor & Stopwatch System](./Sensor-Stopwatch)
**Verilog | SR04 | DHT11**

ì´ˆìŒíŒŒ/ì˜¨ìŠµë„ ì„¼ì„œ í†µí•© ì‹œìŠ¤í…œ

- âœ… SR04 ì´ˆìŒíŒŒ ì„¼ì„œ FSM ì„¤ê³„
- âœ… DHT11 ì˜¨ìŠµë„ ì¸¡ì • (40kHz, 200us)
- âœ… Stopwatch/Watch ê¸°ëŠ¥
- âœ… UART ì‹¤ì‹œê°„ ëª¨ë‹ˆí„°ë§

</td>
<td width="50%">

#### 6ï¸âƒ£ [StyleCast (AI ì°©ì¥ ì¶”ì²œ)](./StyleCast)
**Python | API | Selenium**

ë‚ ì”¨ ê¸°ë°˜ AI íŒ¨ì…˜ ì¶”ì²œ ì‹œìŠ¤í…œ

- âœ… OpenWeather API ë‚ ì”¨ ì •ë³´
- âœ… AWS Rekognition ì–¼êµ´/ì„±ë³„ ì¸ì‹
- âœ… ë‚ ì”¨Â·ì„±ë³„Â·ê¸°ë¡ ê¸°ë°˜ ì½”ë”” ì¶”ì²œ
- âœ… ì›¹ ì„œë¹„ìŠ¤ í˜•íƒœ ì™„ì„±

</td>
</tr>
</table>

---

## ğŸ† Awards & Certifications

- ğŸ¥‡ **DDR Camp ëŒ€ìƒ** (2021.09) - Arduino, ì ì™¸ì„  ì¹´ë©”ë¼ í™œìš© ë¸”ë™ ì•„ì´ìŠ¤ íƒì§€ê¸° êµ¬í˜„
- ğŸ—£ï¸ **TOEIC Speaking IM3**

---

## ğŸ“« Contact

- ğŸ“§ Email: lsy1922@naver.com
- ğŸ“± Mobile: 010-5263-1923
- ğŸŒ GitHub: [github.com/seoY0206](https://github.com/seoY0206)

---

<div align="center">
  
### ğŸ’¡ "Hardware meets Software, Verification meets Innovation"

**í•¨ê»˜ ì„±ì¥í•˜ê³  ì‹¶ìŠµë‹ˆë‹¤! ì—°ë½ ì£¼ì„¸ìš” ğŸ˜Š**

</div>
