// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2021 MediaTek Inc.
 * Author: Lokesh Tripathi <lokesh.tripathi@mediatek.com>
 */


&disable_unused {

	status = "okay";

	disable-unused-clk-imgsys {
		compatible = "mediatek,clk-disable-unused";
		clocks =
			<&imgsys CLK_IMG_LARB2>,
			<&imgsys CLK_IMG_DIP>,
			<&imgsys CLK_IMG_FDVT>,
			<&imgsys CLK_IMG_DPE>,
			<&imgsys CLK_IMG_RSC>;
			power-domains = <&scpsys MT6765_POWER_DOMAIN_ISP>;
	};

	disable-unused-clk-vcodecsys {
		compatible = "mediatek,clk-disable-unused";
		clocks =
			<&vcodecsys CLK_VENC_SET0_LARB>,
			<&vcodecsys CLK_VENC_SET1_VENC>,
			<&vcodecsys CLK_VENC_SET2_JPGENC>,
			<&vcodecsys CLK_VENC_SET3_VDEC>;
			power-domains = <&scpsys MT6765_POWER_DOMAIN_VCODEC>;
	};

	disable-unused-clk-camsys {
		compatible = "mediatek,clk-disable-unused";
		clocks =
			<&camsys CLK_CAM_LARB3>,
			<&camsys CLK_CAM_DFP_VAD>,
			<&camsys CLK_CAM>,
			<&camsys CLK_CAMTG>,
			<&camsys CLK_CAM_SENINF>,
			<&camsys CLK_CAMSV0>,
			<&camsys CLK_CAMSV1>,
			<&camsys CLK_CAMSV2>,
			<&camsys CLK_CAM_CCU>;
			power-domains = <&scpsys MT6765_POWER_DOMAIN_CAM>;
	};

	disable-unused-clk-mmsys_config {
		compatible = "mediatek,clk-disable-unused";
		clocks =
			<&mmsys_config CLK_MM_MDP_RDMA0>,
			<&mmsys_config CLK_MM_MDP_CCORR0>,
			<&mmsys_config CLK_MM_MDP_RSZ0>,
			<&mmsys_config CLK_MM_MDP_RSZ1>,
			<&mmsys_config CLK_MM_MDP_TDSHP0>,
			<&mmsys_config CLK_MM_MDP_WROT0>,
			<&mmsys_config CLK_MM_MDP_WDMA0>,
			<&mmsys_config CLK_MM_DISP_OVL0>,
			<&mmsys_config CLK_MM_DISP_OVL0_2L>,
			<&mmsys_config CLK_MM_DISP_RSZ0>,
			<&mmsys_config CLK_MM_DISP_RDMA0>,
			<&mmsys_config CLK_MM_DISP_WDMA0>,
			<&mmsys_config CLK_MM_DISP_COLOR0>,
			<&mmsys_config CLK_MM_DISP_CCORR0>,
			<&mmsys_config CLK_MM_DISP_AAL0>,
			<&mmsys_config CLK_MM_DISP_GAMMA0>,
			<&mmsys_config CLK_MM_DISP_DITHER0>,
			<&mmsys_config CLK_MM_DSI0>,
			<&mmsys_config CLK_MM_FAKE_ENG>,
			<&mmsys_config CLK_MM_SMI_COMMON>,
			<&mmsys_config CLK_MM_SMI_LARB0>,
			<&mmsys_config CLK_MM_SMI_COMM0>,
			<&mmsys_config CLK_MM_SMI_COMM1>,
			<&mmsys_config CLK_MM_CAM_MDP>,
			<&mmsys_config CLK_MM_SMI_IMG>,
			<&mmsys_config CLK_MM_SMI_CAM>,
			<&mmsys_config CLK_MM_IMG_DL_RELAY>,
			<&mmsys_config CLK_MM_IMG_DL_ASYNC_TOP>,
			<&mmsys_config CLK_MM_DIG_DSI>,
			<&mmsys_config CLK_MM_F26M_HRTWT>;
			power-domains=<&scpsys MT6765_POWER_DOMAIN_DIS>;
	};

	disable-unused-clk-infracfg_ao {
		compatible = "mediatek,clk-disable-unused";
		clocks =
			<&infracfg_ao CLK_IFR_APXGPT>,
			<&infracfg_ao CLK_IFR_GCE>,
			<&infracfg_ao CLK_IFR_THERM>,
			<&infracfg_ao CLK_IFR_I2C_AP>,
			<&infracfg_ao CLK_IFR_I2C_CCU>,
			<&infracfg_ao CLK_IFR_I2C_SSPM>,
			<&infracfg_ao CLK_IFR_I2C_RSV>,
			<&infracfg_ao CLK_IFR_PWM_HCLK>,
			<&infracfg_ao CLK_IFR_PWM1>,
			<&infracfg_ao CLK_IFR_PWM2>,
			<&infracfg_ao CLK_IFR_PWM3>,
			<&infracfg_ao CLK_IFR_PWM4>,
			<&infracfg_ao CLK_IFR_PWM5>,
			<&infracfg_ao CLK_IFR_PWM>,
			<&infracfg_ao CLK_IFR_UART0>,
			<&infracfg_ao CLK_IFR_UART1>,
			<&infracfg_ao CLK_IFR_GCE_26M>,
			<&infracfg_ao CLK_IFR_CQ_DMA_FPC>,
			<&infracfg_ao CLK_IFR_BTIF>,
			<&infracfg_ao CLK_IFR_SPI0>,
			<&infracfg_ao CLK_IFR_MSDC0>,
			<&infracfg_ao CLK_IFR_MSDC1>,
			<&infracfg_ao CLK_IFR_DVFSRC>,
			<&infracfg_ao CLK_IFR_GCPU>,
			<&infracfg_ao CLK_IFR_TRNG>,
			<&infracfg_ao CLK_IFR_AUXADC>,
			<&infracfg_ao CLK_IFR_CPUM>,
			<&infracfg_ao CLK_IFR_CCIF1_AP>,
			<&infracfg_ao CLK_IFR_CCIF1_MD>,
			<&infracfg_ao CLK_IFR_AUXADC_MD>,
			<&infracfg_ao CLK_IFR_AP_DMA>,
			<&infracfg_ao CLK_IFR_DEVICE_APC>,
			<&infracfg_ao CLK_IFR_CCIF_AP>,
			<&infracfg_ao CLK_IFR_DEBUGTOP>,
			<&infracfg_ao CLK_IFR_AUDIO>,
			<&infracfg_ao CLK_IFR_CCIF_MD>,
			<&infracfg_ao CLK_IFR_DXCC_SEC_CORE>,
			<&infracfg_ao CLK_IFR_DXCC_AO>,
			<&infracfg_ao CLK_IFR_DRAMC_F26M>,
			<&infracfg_ao CLK_IFR_RG_PWM_FBCLK6>,
			<&infracfg_ao CLK_IFR_DISP_PWM>,
			<&infracfg_ao CLK_IFR_CLDMA_BCLK>,
			<&infracfg_ao CLK_IFR_AUDIO_26M_BCLK>,
			<&infracfg_ao CLK_IFR_SPI1>,
			<&infracfg_ao CLK_IFR_I2C4>,
			<&infracfg_ao CLK_IFR_SPI2>,
			<&infracfg_ao CLK_IFR_SPI3>,
			<&infracfg_ao CLK_IFR_I2C5>,
			<&infracfg_ao CLK_IFR_I2C5_ARBITER>,
			<&infracfg_ao CLK_IFR_I2C5_IMM>,
			<&infracfg_ao CLK_IFR_I2C1_ARBITER>,
			<&infracfg_ao CLK_IFR_I2C1_IMM>,
			<&infracfg_ao CLK_IFR_I2C2_ARBITER>,
			<&infracfg_ao CLK_IFR_I2C2_IMM>,
			<&infracfg_ao CLK_IFR_SPI4>,
			<&infracfg_ao CLK_IFR_SPI5>,
			<&infracfg_ao CLK_IFR_CQ_DMA>,
			<&infracfg_ao CLK_IFR_FAES_FDE>,
			<&infracfg_ao CLK_IFR_MSDC0_SELF>,
			<&infracfg_ao CLK_IFR_MSDC1_SELF>,
			<&infracfg_ao CLK_IFR_SSPM_26M_SELF>,
			<&infracfg_ao CLK_IFR_SSPM_32K_SELF>,
			<&infracfg_ao CLK_IFR_I2C6>,
			<&infracfg_ao CLK_IFR_AP_MSDC0>,
			<&infracfg_ao CLK_IFR_MD_MSDC0>,
			<&infracfg_ao CLK_IFR_MSDC0_SRC>,
			<&infracfg_ao CLK_IFR_MSDC1_SRC>,
			<&infracfg_ao CLK_IFR_SEJ_F13M>,
			<&infracfg_ao CLK_IFR_AES_TOP0_BCLK>,
			<&infracfg_ao CLK_IFR_MCU_PM_BCLK>,
			<&infracfg_ao CLK_IFR_CCIF2_AP>,
			<&infracfg_ao CLK_IFR_CCIF2_MD>,
			<&infracfg_ao CLK_IFR_CCIF3_AP>,
			<&infracfg_ao CLK_IFR_CCIF3_MD>,
			<&infracfg_ao CLK_IFR_PERI_DCM_RG_FORCE_CLKOFF>;
	};


	disable-unused-clk-topckgen {
		compatible = "mediatek,clk-disable-unused";
		clocks =
		    <&topckgen CLK_TOP_MFGPLL>,
			<&topckgen CLK_TOP_AXI_SEL>,
			<&topckgen CLK_TOP_MEM_SEL>,
			<&topckgen CLK_TOP_MM_SEL>,
			<&topckgen CLK_TOP_SCP_SEL>,
			<&topckgen CLK_TOP_MFG_SEL>,
			<&topckgen CLK_TOP_ATB_SEL>,
			<&topckgen CLK_TOP_CAMTG_SEL>,
			<&topckgen CLK_TOP_CAMTG1_SEL>,
			<&topckgen CLK_TOP_CAMTG2_SEL>,
			<&topckgen CLK_TOP_CAMTG3_SEL>,
			<&topckgen CLK_TOP_UART_SEL>,
			<&topckgen CLK_TOP_SPI_SEL>,
			<&topckgen CLK_TOP_MSDC50_0_HCLK_SEL>,
			<&topckgen CLK_TOP_MSDC50_0_SEL>,
			<&topckgen CLK_TOP_MSDC30_1_SEL>,
			<&topckgen CLK_TOP_AUDIO_SEL>,
			<&topckgen CLK_TOP_AUD_INTBUS_SEL>,
			<&topckgen CLK_TOP_AUD_1_SEL>,
			<&topckgen CLK_TOP_AUD_ENGEN1_SEL>,
			<&topckgen CLK_TOP_DISP_PWM_SEL>,
			<&topckgen CLK_TOP_SSPM_SEL>,
			<&topckgen CLK_TOP_DXCC_SEL>,
			<&topckgen CLK_TOP_SPM_SEL>,
			<&topckgen CLK_TOP_I2C_SEL>,
			<&topckgen CLK_TOP_PWM_SEL>,
			<&topckgen CLK_TOP_SENINF_SEL>,
			<&topckgen CLK_TOP_AES_FDE_SEL>,
			<&topckgen CLK_TOP_PWRAP_ULPOSC_SEL>,
			<&topckgen CLK_TOP_CAMTM_SEL>;
	};

	disable-unused-clk-apmixedsys {
		compatible = "mediatek,clk-disable-unused";
		clocks =
			<&apmixed CLK_APMIXED_ARMPLL_L>,
			<&apmixed CLK_APMIXED_ARMPLL>,
			<&apmixed CLK_APMIXED_CCIPLL>,
			<&apmixed CLK_APMIXED_MAINPLL>,
			<&apmixed CLK_APMIXED_MFGPLL>,
			<&apmixed CLK_APMIXED_MMPLL>,
			<&apmixed CLK_APMIXED_UNIV2PLL>,
			<&apmixed CLK_APMIXED_MSDCPLL>,
			<&apmixed CLK_APMIXED_APLL1>,
			<&apmixed CLK_APMIXED_MPLL>;
	};

	disable-unused-pd-disp {
		compatible = "mediatek,scpsys-disable-unused";
		power-domains = <&scpsys MT6765_POWER_DOMAIN_DIS>;
	};

	disable-unused-pd-vdec {
		compatible = "mediatek,scpsys-disable-unused";
		power-domains = <&scpsys MT6765_POWER_DOMAIN_VCODEC>;
	};
};
