ARM GAS  C:\Users\User\AppData\Local\Temp\cc0E4jcE.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_TIM_Base_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_TIM_Base_MspInit:
  27              	.LVL0:
  28              	.LFB124:
  29              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM1 init function */
ARM GAS  C:\Users\User\AppData\Local\Temp\cc0E4jcE.s 			page 2


  30:Core/Src/tim.c **** void MX_TIM1_Init(void)
  31:Core/Src/tim.c **** {
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  45:Core/Src/tim.c ****   htim1.Instance = TIM1;
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  48:Core/Src/tim.c ****   htim1.Init.Period = 999;
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  75:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  76:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  77:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  78:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  84:Core/Src/tim.c ****   {
  85:Core/Src/tim.c ****     Error_Handler();
  86:Core/Src/tim.c ****   }
ARM GAS  C:\Users\User\AppData\Local\Temp\cc0E4jcE.s 			page 3


  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  98:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  99:Core/Src/tim.c ****   {
 100:Core/Src/tim.c ****     Error_Handler();
 101:Core/Src/tim.c ****   }
 102:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 103:Core/Src/tim.c **** 
 104:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 105:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c **** }
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 110:Core/Src/tim.c **** {
  30              		.loc 1 110 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 111:Core/Src/tim.c **** 
 112:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
  35              		.loc 1 112 3 view .LVU1
  36              		.loc 1 112 20 is_stmt 0 view .LVU2
  37 0000 0268     		ldr	r2, [r0]
  38              		.loc 1 112 5 view .LVU3
  39 0002 094B     		ldr	r3, .L8
  40 0004 9A42     		cmp	r2, r3
  41 0006 00D0     		beq	.L7
  42 0008 7047     		bx	lr
  43              	.L7:
 110:Core/Src/tim.c **** 
  44              		.loc 1 110 1 view .LVU4
  45 000a 82B0     		sub	sp, sp, #8
  46              	.LCFI0:
  47              		.cfi_def_cfa_offset 8
 113:Core/Src/tim.c ****   {
 114:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 117:Core/Src/tim.c ****     /* TIM1 clock enable */
 118:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
  48              		.loc 1 118 5 is_stmt 1 view .LVU5
  49              	.LBB2:
  50              		.loc 1 118 5 view .LVU6
  51              		.loc 1 118 5 view .LVU7
  52 000c 03F56443 		add	r3, r3, #58368
  53 0010 9A69     		ldr	r2, [r3, #24]
ARM GAS  C:\Users\User\AppData\Local\Temp\cc0E4jcE.s 			page 4


  54 0012 42F40062 		orr	r2, r2, #2048
  55 0016 9A61     		str	r2, [r3, #24]
  56              		.loc 1 118 5 view .LVU8
  57 0018 9B69     		ldr	r3, [r3, #24]
  58 001a 03F40063 		and	r3, r3, #2048
  59 001e 0193     		str	r3, [sp, #4]
  60              		.loc 1 118 5 view .LVU9
  61 0020 019B     		ldr	r3, [sp, #4]
  62              	.LBE2:
  63              		.loc 1 118 5 view .LVU10
 119:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 120:Core/Src/tim.c **** 
 121:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 122:Core/Src/tim.c ****   }
 123:Core/Src/tim.c **** }
  64              		.loc 1 123 1 is_stmt 0 view .LVU11
  65 0022 02B0     		add	sp, sp, #8
  66              	.LCFI1:
  67              		.cfi_def_cfa_offset 0
  68              		@ sp needed
  69 0024 7047     		bx	lr
  70              	.L9:
  71 0026 00BF     		.align	2
  72              	.L8:
  73 0028 002C0140 		.word	1073818624
  74              		.cfi_endproc
  75              	.LFE124:
  77              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
  78              		.align	1
  79              		.global	HAL_TIM_MspPostInit
  80              		.syntax unified
  81              		.thumb
  82              		.thumb_func
  84              	HAL_TIM_MspPostInit:
  85              	.LVL1:
  86              	.LFB125:
 124:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 125:Core/Src/tim.c **** {
  87              		.loc 1 125 1 is_stmt 1 view -0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 24
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91              		.loc 1 125 1 is_stmt 0 view .LVU13
  92 0000 00B5     		push	{lr}
  93              	.LCFI2:
  94              		.cfi_def_cfa_offset 4
  95              		.cfi_offset 14, -4
  96 0002 87B0     		sub	sp, sp, #28
  97              	.LCFI3:
  98              		.cfi_def_cfa_offset 32
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  99              		.loc 1 127 3 is_stmt 1 view .LVU14
 100              		.loc 1 127 20 is_stmt 0 view .LVU15
 101 0004 0023     		movs	r3, #0
 102 0006 0193     		str	r3, [sp, #4]
 103 0008 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\User\AppData\Local\Temp\cc0E4jcE.s 			page 5


 104 000a 0393     		str	r3, [sp, #12]
 105 000c 0493     		str	r3, [sp, #16]
 106 000e 0593     		str	r3, [sp, #20]
 128:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 107              		.loc 1 128 3 is_stmt 1 view .LVU16
 108              		.loc 1 128 15 is_stmt 0 view .LVU17
 109 0010 0268     		ldr	r2, [r0]
 110              		.loc 1 128 5 view .LVU18
 111 0012 0F4B     		ldr	r3, .L14
 112 0014 9A42     		cmp	r2, r3
 113 0016 02D0     		beq	.L13
 114              	.LVL2:
 115              	.L10:
 129:Core/Src/tim.c ****   {
 130:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 133:Core/Src/tim.c **** 
 134:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 135:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 136:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 137:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 138:Core/Src/tim.c ****     */
 139:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 140:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 141:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 142:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 143:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 144:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 149:Core/Src/tim.c ****   }
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c **** }
 116              		.loc 1 151 1 view .LVU19
 117 0018 07B0     		add	sp, sp, #28
 118              	.LCFI4:
 119              		.cfi_remember_state
 120              		.cfi_def_cfa_offset 4
 121              		@ sp needed
 122 001a 5DF804FB 		ldr	pc, [sp], #4
 123              	.LVL3:
 124              	.L13:
 125              	.LCFI5:
 126              		.cfi_restore_state
 134:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 127              		.loc 1 134 5 is_stmt 1 view .LVU20
 128              	.LBB3:
 134:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 129              		.loc 1 134 5 view .LVU21
 134:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 130              		.loc 1 134 5 view .LVU22
 131 001e 03F56443 		add	r3, r3, #58368
 132 0022 5A69     		ldr	r2, [r3, #20]
 133 0024 42F40032 		orr	r2, r2, #131072
ARM GAS  C:\Users\User\AppData\Local\Temp\cc0E4jcE.s 			page 6


 134 0028 5A61     		str	r2, [r3, #20]
 134:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 135              		.loc 1 134 5 view .LVU23
 136 002a 5B69     		ldr	r3, [r3, #20]
 137 002c 03F40033 		and	r3, r3, #131072
 138 0030 0093     		str	r3, [sp]
 134:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 139              		.loc 1 134 5 view .LVU24
 140 0032 009B     		ldr	r3, [sp]
 141              	.LBE3:
 134:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 142              		.loc 1 134 5 view .LVU25
 139:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 143              		.loc 1 139 5 view .LVU26
 139:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 144              		.loc 1 139 25 is_stmt 0 view .LVU27
 145 0034 4FF4A063 		mov	r3, #1280
 146 0038 0193     		str	r3, [sp, #4]
 140:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 147              		.loc 1 140 5 is_stmt 1 view .LVU28
 140:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 148              		.loc 1 140 26 is_stmt 0 view .LVU29
 149 003a 0223     		movs	r3, #2
 150 003c 0293     		str	r3, [sp, #8]
 141:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 151              		.loc 1 141 5 is_stmt 1 view .LVU30
 142:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 152              		.loc 1 142 5 view .LVU31
 143:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 153              		.loc 1 143 5 view .LVU32
 143:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 154              		.loc 1 143 31 is_stmt 0 view .LVU33
 155 003e 0623     		movs	r3, #6
 156 0040 0593     		str	r3, [sp, #20]
 144:Core/Src/tim.c **** 
 157              		.loc 1 144 5 is_stmt 1 view .LVU34
 158 0042 01A9     		add	r1, sp, #4
 159 0044 4FF09040 		mov	r0, #1207959552
 160              	.LVL4:
 144:Core/Src/tim.c **** 
 161              		.loc 1 144 5 is_stmt 0 view .LVU35
 162 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 163              	.LVL5:
 164              		.loc 1 151 1 view .LVU36
 165 004c E4E7     		b	.L10
 166              	.L15:
 167 004e 00BF     		.align	2
 168              	.L14:
 169 0050 002C0140 		.word	1073818624
 170              		.cfi_endproc
 171              	.LFE125:
 173              		.section	.text.MX_TIM1_Init,"ax",%progbits
 174              		.align	1
 175              		.global	MX_TIM1_Init
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
ARM GAS  C:\Users\User\AppData\Local\Temp\cc0E4jcE.s 			page 7


 180              	MX_TIM1_Init:
 181              	.LFB123:
  31:Core/Src/tim.c **** 
 182              		.loc 1 31 1 is_stmt 1 view -0
 183              		.cfi_startproc
 184              		@ args = 0, pretend = 0, frame = 104
 185              		@ frame_needed = 0, uses_anonymous_args = 0
 186 0000 10B5     		push	{r4, lr}
 187              	.LCFI6:
 188              		.cfi_def_cfa_offset 8
 189              		.cfi_offset 4, -8
 190              		.cfi_offset 14, -4
 191 0002 9AB0     		sub	sp, sp, #104
 192              	.LCFI7:
 193              		.cfi_def_cfa_offset 112
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 194              		.loc 1 37 3 view .LVU38
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 195              		.loc 1 37 26 is_stmt 0 view .LVU39
 196 0004 0024     		movs	r4, #0
 197 0006 1694     		str	r4, [sp, #88]
 198 0008 1794     		str	r4, [sp, #92]
 199 000a 1894     		str	r4, [sp, #96]
 200 000c 1994     		str	r4, [sp, #100]
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 201              		.loc 1 38 3 is_stmt 1 view .LVU40
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 202              		.loc 1 38 27 is_stmt 0 view .LVU41
 203 000e 1394     		str	r4, [sp, #76]
 204 0010 1494     		str	r4, [sp, #80]
 205 0012 1594     		str	r4, [sp, #84]
  39:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 206              		.loc 1 39 3 is_stmt 1 view .LVU42
  39:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 207              		.loc 1 39 22 is_stmt 0 view .LVU43
 208 0014 0C94     		str	r4, [sp, #48]
 209 0016 0D94     		str	r4, [sp, #52]
 210 0018 0E94     		str	r4, [sp, #56]
 211 001a 0F94     		str	r4, [sp, #60]
 212 001c 1094     		str	r4, [sp, #64]
 213 001e 1194     		str	r4, [sp, #68]
 214 0020 1294     		str	r4, [sp, #72]
  40:Core/Src/tim.c **** 
 215              		.loc 1 40 3 is_stmt 1 view .LVU44
  40:Core/Src/tim.c **** 
 216              		.loc 1 40 34 is_stmt 0 view .LVU45
 217 0022 2C22     		movs	r2, #44
 218 0024 2146     		mov	r1, r4
 219 0026 01A8     		add	r0, sp, #4
 220 0028 FFF7FEFF 		bl	memset
 221              	.LVL6:
  45:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 222              		.loc 1 45 3 is_stmt 1 view .LVU46
  45:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 223              		.loc 1 45 18 is_stmt 0 view .LVU47
 224 002c 3448     		ldr	r0, .L32
 225 002e 354B     		ldr	r3, .L32+4
ARM GAS  C:\Users\User\AppData\Local\Temp\cc0E4jcE.s 			page 8


 226 0030 0360     		str	r3, [r0]
  46:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 227              		.loc 1 46 3 is_stmt 1 view .LVU48
  46:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 228              		.loc 1 46 24 is_stmt 0 view .LVU49
 229 0032 4460     		str	r4, [r0, #4]
  47:Core/Src/tim.c ****   htim1.Init.Period = 999;
 230              		.loc 1 47 3 is_stmt 1 view .LVU50
  47:Core/Src/tim.c ****   htim1.Init.Period = 999;
 231              		.loc 1 47 26 is_stmt 0 view .LVU51
 232 0034 8460     		str	r4, [r0, #8]
  48:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 233              		.loc 1 48 3 is_stmt 1 view .LVU52
  48:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 234              		.loc 1 48 21 is_stmt 0 view .LVU53
 235 0036 40F2E733 		movw	r3, #999
 236 003a C360     		str	r3, [r0, #12]
  49:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 237              		.loc 1 49 3 is_stmt 1 view .LVU54
  49:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 238              		.loc 1 49 28 is_stmt 0 view .LVU55
 239 003c 0461     		str	r4, [r0, #16]
  50:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 240              		.loc 1 50 3 is_stmt 1 view .LVU56
  50:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 241              		.loc 1 50 32 is_stmt 0 view .LVU57
 242 003e 4461     		str	r4, [r0, #20]
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 243              		.loc 1 51 3 is_stmt 1 view .LVU58
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 244              		.loc 1 51 32 is_stmt 0 view .LVU59
 245 0040 8461     		str	r4, [r0, #24]
  52:Core/Src/tim.c ****   {
 246              		.loc 1 52 3 is_stmt 1 view .LVU60
  52:Core/Src/tim.c ****   {
 247              		.loc 1 52 7 is_stmt 0 view .LVU61
 248 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 249              	.LVL7:
  52:Core/Src/tim.c ****   {
 250              		.loc 1 52 6 view .LVU62
 251 0046 0028     		cmp	r0, #0
 252 0048 45D1     		bne	.L25
 253              	.L17:
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 254              		.loc 1 56 3 is_stmt 1 view .LVU63
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 255              		.loc 1 56 34 is_stmt 0 view .LVU64
 256 004a 4FF48053 		mov	r3, #4096
 257 004e 1693     		str	r3, [sp, #88]
  57:Core/Src/tim.c ****   {
 258              		.loc 1 57 3 is_stmt 1 view .LVU65
  57:Core/Src/tim.c ****   {
 259              		.loc 1 57 7 is_stmt 0 view .LVU66
 260 0050 16A9     		add	r1, sp, #88
 261 0052 2B48     		ldr	r0, .L32
 262 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 263              	.LVL8:
ARM GAS  C:\Users\User\AppData\Local\Temp\cc0E4jcE.s 			page 9


  57:Core/Src/tim.c ****   {
 264              		.loc 1 57 6 view .LVU67
 265 0058 0028     		cmp	r0, #0
 266 005a 3FD1     		bne	.L26
 267              	.L18:
  61:Core/Src/tim.c ****   {
 268              		.loc 1 61 3 is_stmt 1 view .LVU68
  61:Core/Src/tim.c ****   {
 269              		.loc 1 61 7 is_stmt 0 view .LVU69
 270 005c 2848     		ldr	r0, .L32
 271 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 272              	.LVL9:
  61:Core/Src/tim.c ****   {
 273              		.loc 1 61 6 view .LVU70
 274 0062 0028     		cmp	r0, #0
 275 0064 3DD1     		bne	.L27
 276              	.L19:
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 277              		.loc 1 65 3 is_stmt 1 view .LVU71
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 278              		.loc 1 65 37 is_stmt 0 view .LVU72
 279 0066 0023     		movs	r3, #0
 280 0068 1393     		str	r3, [sp, #76]
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 281              		.loc 1 66 3 is_stmt 1 view .LVU73
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 282              		.loc 1 66 38 is_stmt 0 view .LVU74
 283 006a 1493     		str	r3, [sp, #80]
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 284              		.loc 1 67 3 is_stmt 1 view .LVU75
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 285              		.loc 1 67 33 is_stmt 0 view .LVU76
 286 006c 1593     		str	r3, [sp, #84]
  68:Core/Src/tim.c ****   {
 287              		.loc 1 68 3 is_stmt 1 view .LVU77
  68:Core/Src/tim.c ****   {
 288              		.loc 1 68 7 is_stmt 0 view .LVU78
 289 006e 13A9     		add	r1, sp, #76
 290 0070 2348     		ldr	r0, .L32
 291 0072 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 292              	.LVL10:
  68:Core/Src/tim.c ****   {
 293              		.loc 1 68 6 view .LVU79
 294 0076 0028     		cmp	r0, #0
 295 0078 36D1     		bne	.L28
 296              	.L20:
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 297              		.loc 1 72 3 is_stmt 1 view .LVU80
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 298              		.loc 1 72 20 is_stmt 0 view .LVU81
 299 007a 6023     		movs	r3, #96
 300 007c 0C93     		str	r3, [sp, #48]
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 301              		.loc 1 73 3 is_stmt 1 view .LVU82
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 302              		.loc 1 73 19 is_stmt 0 view .LVU83
 303 007e 0022     		movs	r2, #0
ARM GAS  C:\Users\User\AppData\Local\Temp\cc0E4jcE.s 			page 10


 304 0080 0D92     		str	r2, [sp, #52]
  74:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 305              		.loc 1 74 3 is_stmt 1 view .LVU84
  74:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 306              		.loc 1 74 24 is_stmt 0 view .LVU85
 307 0082 0E92     		str	r2, [sp, #56]
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 308              		.loc 1 75 3 is_stmt 1 view .LVU86
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 309              		.loc 1 75 25 is_stmt 0 view .LVU87
 310 0084 0F92     		str	r2, [sp, #60]
  76:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 311              		.loc 1 76 3 is_stmt 1 view .LVU88
  76:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 312              		.loc 1 76 24 is_stmt 0 view .LVU89
 313 0086 1092     		str	r2, [sp, #64]
  77:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 314              		.loc 1 77 3 is_stmt 1 view .LVU90
  77:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 315              		.loc 1 77 25 is_stmt 0 view .LVU91
 316 0088 1192     		str	r2, [sp, #68]
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 317              		.loc 1 78 3 is_stmt 1 view .LVU92
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 318              		.loc 1 78 26 is_stmt 0 view .LVU93
 319 008a 1292     		str	r2, [sp, #72]
  79:Core/Src/tim.c ****   {
 320              		.loc 1 79 3 is_stmt 1 view .LVU94
  79:Core/Src/tim.c ****   {
 321              		.loc 1 79 7 is_stmt 0 view .LVU95
 322 008c 0CA9     		add	r1, sp, #48
 323 008e 1C48     		ldr	r0, .L32
 324 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 325              	.LVL11:
  79:Core/Src/tim.c ****   {
 326              		.loc 1 79 6 view .LVU96
 327 0094 58BB     		cbnz	r0, .L29
 328              	.L21:
  83:Core/Src/tim.c ****   {
 329              		.loc 1 83 3 is_stmt 1 view .LVU97
  83:Core/Src/tim.c ****   {
 330              		.loc 1 83 7 is_stmt 0 view .LVU98
 331 0096 0822     		movs	r2, #8
 332 0098 0CA9     		add	r1, sp, #48
 333 009a 1948     		ldr	r0, .L32
 334 009c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 335              	.LVL12:
  83:Core/Src/tim.c ****   {
 336              		.loc 1 83 6 view .LVU99
 337 00a0 40BB     		cbnz	r0, .L30
 338              	.L22:
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 339              		.loc 1 87 3 is_stmt 1 view .LVU100
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 340              		.loc 1 87 40 is_stmt 0 view .LVU101
 341 00a2 0023     		movs	r3, #0
 342 00a4 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\User\AppData\Local\Temp\cc0E4jcE.s 			page 11


  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 343              		.loc 1 88 3 is_stmt 1 view .LVU102
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 344              		.loc 1 88 41 is_stmt 0 view .LVU103
 345 00a6 0293     		str	r3, [sp, #8]
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 346              		.loc 1 89 3 is_stmt 1 view .LVU104
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 347              		.loc 1 89 34 is_stmt 0 view .LVU105
 348 00a8 0393     		str	r3, [sp, #12]
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 349              		.loc 1 90 3 is_stmt 1 view .LVU106
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 350              		.loc 1 90 33 is_stmt 0 view .LVU107
 351 00aa 0493     		str	r3, [sp, #16]
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 352              		.loc 1 91 3 is_stmt 1 view .LVU108
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 353              		.loc 1 91 35 is_stmt 0 view .LVU109
 354 00ac 0593     		str	r3, [sp, #20]
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 355              		.loc 1 92 3 is_stmt 1 view .LVU110
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 356              		.loc 1 92 38 is_stmt 0 view .LVU111
 357 00ae 4FF40052 		mov	r2, #8192
 358 00b2 0692     		str	r2, [sp, #24]
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 359              		.loc 1 93 3 is_stmt 1 view .LVU112
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 360              		.loc 1 93 36 is_stmt 0 view .LVU113
 361 00b4 0793     		str	r3, [sp, #28]
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 362              		.loc 1 94 3 is_stmt 1 view .LVU114
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 363              		.loc 1 94 36 is_stmt 0 view .LVU115
 364 00b6 0893     		str	r3, [sp, #32]
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 365              		.loc 1 95 3 is_stmt 1 view .LVU116
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 366              		.loc 1 95 39 is_stmt 0 view .LVU117
 367 00b8 4FF00072 		mov	r2, #33554432
 368 00bc 0992     		str	r2, [sp, #36]
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 369              		.loc 1 96 3 is_stmt 1 view .LVU118
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 370              		.loc 1 96 37 is_stmt 0 view .LVU119
 371 00be 0A93     		str	r3, [sp, #40]
  97:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 372              		.loc 1 97 3 is_stmt 1 view .LVU120
  97:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 373              		.loc 1 97 40 is_stmt 0 view .LVU121
 374 00c0 0B93     		str	r3, [sp, #44]
  98:Core/Src/tim.c ****   {
 375              		.loc 1 98 3 is_stmt 1 view .LVU122
  98:Core/Src/tim.c ****   {
 376              		.loc 1 98 7 is_stmt 0 view .LVU123
 377 00c2 01A9     		add	r1, sp, #4
ARM GAS  C:\Users\User\AppData\Local\Temp\cc0E4jcE.s 			page 12


 378 00c4 0E48     		ldr	r0, .L32
 379 00c6 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 380              	.LVL13:
  98:Core/Src/tim.c ****   {
 381              		.loc 1 98 6 view .LVU124
 382 00ca B0B9     		cbnz	r0, .L31
 383              	.L23:
 105:Core/Src/tim.c **** 
 384              		.loc 1 105 3 is_stmt 1 view .LVU125
 385 00cc 0C48     		ldr	r0, .L32
 386 00ce FFF7FEFF 		bl	HAL_TIM_MspPostInit
 387              	.LVL14:
 107:Core/Src/tim.c **** 
 388              		.loc 1 107 1 is_stmt 0 view .LVU126
 389 00d2 1AB0     		add	sp, sp, #104
 390              	.LCFI8:
 391              		.cfi_remember_state
 392              		.cfi_def_cfa_offset 8
 393              		@ sp needed
 394 00d4 10BD     		pop	{r4, pc}
 395              	.L25:
 396              	.LCFI9:
 397              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 398              		.loc 1 54 5 is_stmt 1 view .LVU127
 399 00d6 FFF7FEFF 		bl	Error_Handler
 400              	.LVL15:
 401 00da B6E7     		b	.L17
 402              	.L26:
  59:Core/Src/tim.c ****   }
 403              		.loc 1 59 5 view .LVU128
 404 00dc FFF7FEFF 		bl	Error_Handler
 405              	.LVL16:
 406 00e0 BCE7     		b	.L18
 407              	.L27:
  63:Core/Src/tim.c ****   }
 408              		.loc 1 63 5 view .LVU129
 409 00e2 FFF7FEFF 		bl	Error_Handler
 410              	.LVL17:
 411 00e6 BEE7     		b	.L19
 412              	.L28:
  70:Core/Src/tim.c ****   }
 413              		.loc 1 70 5 view .LVU130
 414 00e8 FFF7FEFF 		bl	Error_Handler
 415              	.LVL18:
 416 00ec C5E7     		b	.L20
 417              	.L29:
  81:Core/Src/tim.c ****   }
 418              		.loc 1 81 5 view .LVU131
 419 00ee FFF7FEFF 		bl	Error_Handler
 420              	.LVL19:
 421 00f2 D0E7     		b	.L21
 422              	.L30:
  85:Core/Src/tim.c ****   }
 423              		.loc 1 85 5 view .LVU132
 424 00f4 FFF7FEFF 		bl	Error_Handler
 425              	.LVL20:
ARM GAS  C:\Users\User\AppData\Local\Temp\cc0E4jcE.s 			page 13


 426 00f8 D3E7     		b	.L22
 427              	.L31:
 100:Core/Src/tim.c ****   }
 428              		.loc 1 100 5 view .LVU133
 429 00fa FFF7FEFF 		bl	Error_Handler
 430              	.LVL21:
 431 00fe E5E7     		b	.L23
 432              	.L33:
 433              		.align	2
 434              	.L32:
 435 0100 00000000 		.word	.LANCHOR0
 436 0104 002C0140 		.word	1073818624
 437              		.cfi_endproc
 438              	.LFE123:
 440              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 441              		.align	1
 442              		.global	HAL_TIM_Base_MspDeInit
 443              		.syntax unified
 444              		.thumb
 445              		.thumb_func
 447              	HAL_TIM_Base_MspDeInit:
 448              	.LVL22:
 449              	.LFB126:
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 154:Core/Src/tim.c **** {
 450              		.loc 1 154 1 view -0
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 0
 453              		@ frame_needed = 0, uses_anonymous_args = 0
 454              		@ link register save eliminated.
 155:Core/Src/tim.c **** 
 156:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 455              		.loc 1 156 3 view .LVU135
 456              		.loc 1 156 20 is_stmt 0 view .LVU136
 457 0000 0268     		ldr	r2, [r0]
 458              		.loc 1 156 5 view .LVU137
 459 0002 054B     		ldr	r3, .L37
 460 0004 9A42     		cmp	r2, r3
 461 0006 00D0     		beq	.L36
 462              	.L34:
 157:Core/Src/tim.c ****   {
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 159:Core/Src/tim.c **** 
 160:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 161:Core/Src/tim.c ****     /* Peripheral clock disable */
 162:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 166:Core/Src/tim.c ****   }
 167:Core/Src/tim.c **** }
 463              		.loc 1 167 1 view .LVU138
 464 0008 7047     		bx	lr
 465              	.L36:
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 466              		.loc 1 162 5 is_stmt 1 view .LVU139
ARM GAS  C:\Users\User\AppData\Local\Temp\cc0E4jcE.s 			page 14


 467 000a 044A     		ldr	r2, .L37+4
 468 000c 9369     		ldr	r3, [r2, #24]
 469 000e 23F40063 		bic	r3, r3, #2048
 470 0012 9361     		str	r3, [r2, #24]
 471              		.loc 1 167 1 is_stmt 0 view .LVU140
 472 0014 F8E7     		b	.L34
 473              	.L38:
 474 0016 00BF     		.align	2
 475              	.L37:
 476 0018 002C0140 		.word	1073818624
 477 001c 00100240 		.word	1073876992
 478              		.cfi_endproc
 479              	.LFE126:
 481              		.global	htim1
 482              		.section	.bss.htim1,"aw",%nobits
 483              		.align	2
 484              		.set	.LANCHOR0,. + 0
 487              	htim1:
 488 0000 00000000 		.space	76
 488      00000000 
 488      00000000 
 488      00000000 
 488      00000000 
 489              		.text
 490              	.Letext0:
 491              		.file 2 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default_type
 492              		.file 3 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 493              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 494              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 495              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 496              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 497              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 498              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 499              		.file 10 "Core/Inc/main.h"
 500              		.file 11 "Core/Inc/tim.h"
 501              		.file 12 "<built-in>"
ARM GAS  C:\Users\User\AppData\Local\Temp\cc0E4jcE.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\User\AppData\Local\Temp\cc0E4jcE.s:20     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\User\AppData\Local\Temp\cc0E4jcE.s:26     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\User\AppData\Local\Temp\cc0E4jcE.s:73     .text.HAL_TIM_Base_MspInit:00000028 $d
C:\Users\User\AppData\Local\Temp\cc0E4jcE.s:78     .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\User\AppData\Local\Temp\cc0E4jcE.s:84     .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\User\AppData\Local\Temp\cc0E4jcE.s:169    .text.HAL_TIM_MspPostInit:00000050 $d
C:\Users\User\AppData\Local\Temp\cc0E4jcE.s:174    .text.MX_TIM1_Init:00000000 $t
C:\Users\User\AppData\Local\Temp\cc0E4jcE.s:180    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\User\AppData\Local\Temp\cc0E4jcE.s:435    .text.MX_TIM1_Init:00000100 $d
C:\Users\User\AppData\Local\Temp\cc0E4jcE.s:441    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\User\AppData\Local\Temp\cc0E4jcE.s:447    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\User\AppData\Local\Temp\cc0E4jcE.s:476    .text.HAL_TIM_Base_MspDeInit:00000018 $d
C:\Users\User\AppData\Local\Temp\cc0E4jcE.s:487    .bss.htim1:00000000 htim1
C:\Users\User\AppData\Local\Temp\cc0E4jcE.s:483    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
