
---------- Begin Simulation Statistics ----------
final_tick                               591447265000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 222917                       # Simulator instruction rate (inst/s)
host_mem_usage                                8543976                       # Number of bytes of host memory used
host_op_rate                                   262178                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.40                       # Real time elapsed on the host
host_tick_rate                            18834747027                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000000                       # Number of instructions simulated
sim_ops                                       8232870                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.591447                       # Number of seconds simulated
sim_ticks                                591447265000                       # Number of ticks simulated
system.cpu.Branches                            308155                       # Number of branches fetched
system.cpu.committedInsts                     7000000                       # Number of instructions committed
system.cpu.committedOps                       8232870                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                        4335                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     6085642                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         23729                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    10975351                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        591447265                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  591447265                       # Number of busy cycles
system.cpu.num_cc_register_reads              1540256                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1225290                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       307156                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                5768162                       # Number of float alu accesses
system.cpu.num_fp_insts                       5768162                       # number of float instructions
system.cpu.num_fp_register_reads              5768674                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 609                       # number of times the floating registers were written
system.cpu.num_func_calls                         651                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               8244013                       # Number of integer alu accesses
system.cpu.num_int_insts                      8244013                       # number of integer instructions
system.cpu.num_int_register_reads            21062702                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1850404                       # number of times the integer registers were written
system.cpu.num_load_insts                        4320                       # Number of load instructions
system.cpu.num_mem_refs                       6089961                       # number of memory refs
system.cpu.num_store_insts                    6085641                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   186      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                   2153934     26.12%     26.13% # Class of executed instruction
system.cpu.op_class::IntMult                       29      0.00%     26.13% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     26.13% # Class of executed instruction
system.cpu.op_class::FloatAdd                      19      0.00%     26.13% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     26.13% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     26.13% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     26.13% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     26.13% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     26.13% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     26.13% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     26.13% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     26.13% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     26.13% # Class of executed instruction
system.cpu.op_class::SimdAlu                      152      0.00%     26.13% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     26.13% # Class of executed instruction
system.cpu.op_class::SimdCvt                      158      0.00%     26.13% # Class of executed instruction
system.cpu.op_class::SimdMisc                     221      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   2      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     26.14% # Class of executed instruction
system.cpu.op_class::MemRead                     4218      0.05%     26.19% # Class of executed instruction
system.cpu.op_class::MemWrite                  318199      3.86%     30.05% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 102      0.00%     30.05% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            5767442     69.95%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    8244732                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       758813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops         1300                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests        1518461                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops             1301                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       748606                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1510620                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                596                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       750806                       # Transaction distribution
system.membus.trans_dist::CleanEvict              246                       # Transaction distribution
system.membus.trans_dist::ReadExReq            758972                       # Transaction distribution
system.membus.trans_dist::ReadExResp           758972                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           596                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave      2270188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total      2270188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2270188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave     96663936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total     96663936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                96663936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            759568                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  759568    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              759568                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4513844000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy         4015105750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 591447265000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         10974777                       # number of demand (read+write) hits
system.icache.demand_hits::total             10974777                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        10974777                       # number of overall hits
system.icache.overall_hits::total            10974777                       # number of overall hits
system.icache.demand_misses::.cpu.inst            574                       # number of demand (read+write) misses
system.icache.demand_misses::total                574                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst           574                       # number of overall misses
system.icache.overall_misses::total               574                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    371187000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    371187000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    371187000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    371187000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     10975351                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         10975351                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     10975351                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        10975351                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000052                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000052                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 646667.247387                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 646667.247387                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 646667.247387                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 646667.247387                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst          574                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total           574                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst          574                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total          574                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    370039000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    370039000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    370039000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    370039000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 644667.247387                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 644667.247387                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 644667.247387                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 644667.247387                       # average overall mshr miss latency
system.icache.replacements                        251                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        10974777                       # number of ReadReq hits
system.icache.ReadReq_hits::total            10974777                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst           574                       # number of ReadReq misses
system.icache.ReadReq_misses::total               574                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    371187000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    371187000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     10975351                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        10975351                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000052                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 646667.247387                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 646667.247387                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst          574                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total          574                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    370039000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    370039000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 644667.247387                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 644667.247387                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 591447265000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               322.852455                       # Cycle average of tags in use
system.icache.tags.total_refs                10975351                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                   574                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs              19120.820557                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   322.852455                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.630571                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.630571                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          323                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          323                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              10975925                       # Number of tag accesses
system.icache.tags.data_accesses             10975925                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 591447265000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED 591447265000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           32320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        48580032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            48612352                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        32320                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          32320                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     48051584                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         48051584                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              505                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           759063                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               759568                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        750806                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              750806                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              54646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           82137555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               82192200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         54646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             54646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        81244072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              81244072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        81244072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             54646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          82137555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             163436272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples    748760.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       505.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    759063.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.003242108500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         41596                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         41596                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              2421862                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              707132                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       759568                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      750806                       # Number of write requests accepted
system.mem_ctrl.readBursts                     759568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    750806                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                   2046                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              47563                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              47516                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              47523                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              47534                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              47526                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              47526                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              47515                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              47369                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              47374                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              47440                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             47408                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             47403                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             47399                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             47447                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             47468                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             47557                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              46848                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              46848                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              46848                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              46849                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              46848                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              46848                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              46820                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              46720                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              46722                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              46776                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             46736                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             46750                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             46732                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             46749                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             46785                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             46849                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.19                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                   13922387250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  3797840000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              28164287250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      18329.35                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 37079.35                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                    645271                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   664625                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  84.95                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 88.76                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 759568                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                750806                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   759568                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   41597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   41597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   41597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   41597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   41597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   41597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   41597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   41597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   41597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   41597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   41597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   41597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   41597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   41597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   41597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   41597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   41597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   41596                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       198399                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     486.547936                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    366.341980                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    326.259709                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          2801      1.41%      1.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        56414     28.43%     29.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        20088     10.13%     39.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        19276      9.72%     49.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        18361      9.25%     58.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767        41164     20.75%     79.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         1301      0.66%     80.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         1952      0.98%     81.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        37042     18.67%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        198399                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        41596                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       18.260193                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      18.009330                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      41.640374                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511          41594    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          41596                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        41596                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18             41596    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          41596                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                48612352                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 47918592                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 48612352                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              48051584                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         82.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         81.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      82.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      81.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.28                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.64                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.63                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   591446566000                       # Total gap between requests
system.mem_ctrl.avgGap                      391589.48                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        32320                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     48580032                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     47918592                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 54645.615784528141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 82137554.562873840332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 81019213.099243938923                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          505                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       759063                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks       750806                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     15804250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  28148483000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 13806918500250                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31295.54                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     37083.20                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  18389462.13                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     86.84                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             707873880                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             376243890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           2709601440                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy          1952796780                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      46688054400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      139441471770                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy      109691352480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        301567394640                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         509.880445                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 283453141500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  19749600000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 288244523500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy             708702120                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             376680315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           2713714080                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy          1955563380                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      46688054400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      139626833490                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy      109535258400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        301604806185                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         509.943699                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 283044898000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  19749600000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 288652767000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 591447265000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              56                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  67                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             56                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             11                       # number of overall hits
system.l2cache.overall_hits::total                 67                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           518                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        759063                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            759581                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          518                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       759063                       # number of overall misses
system.l2cache.overall_misses::total           759581                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    367138000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 554692827000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 555059965000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    367138000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 554692827000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 555059965000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          574                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       759074                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          759648                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          574                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       759074                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         759648                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.902439                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999986                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999912                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.902439                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999986                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999912                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 708760.617761                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 730759.932970                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 730744.930429                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 708760.617761                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 730759.932970                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 730744.930429                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         757975                       # number of writebacks
system.l2cache.writebacks::total               757975                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          518                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       759063                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       759581                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          518                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       759063                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       759581                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    356778000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 539511567000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 539868345000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    356778000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 539511567000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 539868345000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999986                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999912                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999986                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999912                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 688760.617761                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 710759.932970                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 710744.930429                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 688760.617761                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 710759.932970                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 710744.930429                       # average overall mshr miss latency
system.l2cache.replacements                    758724                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       758498                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       758498                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       758498                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       758498                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          120                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          120                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       758972                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         758972                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data 554626632000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total 554626632000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       758974                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       758974                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.999997                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.999997                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 730760.333715                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 730760.333715                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       758972                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       758972                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data 539447192000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total 539447192000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 710760.333715                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 710760.333715                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           56                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           65                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          518                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           91                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          609                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    367138000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     66195000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    433333000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          574                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          674                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.902439                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.910000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.903561                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 708760.617761                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 727417.582418                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 711548.440066                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          518                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           91                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          609                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    356778000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     64375000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    421153000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.910000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.903561                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 688760.617761                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 707417.582418                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 691548.440066                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 591447265000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1022.943304                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1518340                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               759748                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.998478                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.120250                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     0.434293                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1022.388761                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000117                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.000424                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.998427                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.998968                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          895                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              2278208                       # Number of tag accesses
system.l2cache.tags.data_accesses             2278208                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 591447265000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst               13                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                   13                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst              13                       # number of overall hits
system.l3Dram.overall_hits::total                  13                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst            505                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data         759063                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total             759568                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst           505                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data        759063                       # number of overall misses
system.l3Dram.overall_misses::total            759568                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    345237000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data 523571244000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total 523916481000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    345237000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data 523571244000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total 523916481000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst          518                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data       759063                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total           759581                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst          518                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data       759063                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total          759581                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.974903                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.999983                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.974903                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.999983                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 683637.623762                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 689759.932970                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 689755.862543                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 683637.623762                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 689759.932970                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 689755.862543                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks          754903                       # number of writebacks
system.l3Dram.writebacks::total                754903                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst          505                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data       759063                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total        759568                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst          505                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data       759063                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total       759568                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    319482000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data 484859031000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total 485178513000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    319482000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data 484859031000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total 485178513000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.974903                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.999983                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.974903                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.999983                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 632637.623762                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 638759.932970                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 638755.862543                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 632637.623762                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 638759.932970                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 638755.862543                       # average overall mshr miss latency
system.l3Dram.replacements                     755485                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks       757975                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total       757975                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks       757975                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total       757975                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks           51                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total           51                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.ReadExReq_misses::.cpu.data       758972                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total          758972                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data 523508780000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total 523508780000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data       758972                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total        758972                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 689760.333715                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 689760.333715                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data       758972                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total       758972                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data 484801208000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total 484801208000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 638760.333715                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 638760.333715                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst           13                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total            13                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst          505                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data           91                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total          596                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    345237000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data     62464000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total    407701000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst          518                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data           91                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total          609                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.974903                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.978654                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 683637.623762                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 686417.582418                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 684062.080537                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst          505                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data           91                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total          596                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    319482000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data     57823000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total    377305000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.974903                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.978654                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 632637.623762                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 635417.582418                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 633062.080537                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED 591447265000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              4083.371069                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                 1517764                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                759581                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.998160                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks     0.054781                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst     1.478399                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  4081.837889                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.000013                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.000361                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.996542                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.996917                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2         1156                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         2811                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses               2277396                       # Number of tag accesses
system.l3Dram.tags.data_accesses              2277396                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED 591447265000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          5319041                       # number of demand (read+write) hits
system.dcache.demand_hits::total              5319041                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         5319041                       # number of overall hits
system.dcache.overall_hits::total             5319041                       # number of overall hits
system.dcache.demand_misses::.cpu.data         759074                       # number of demand (read+write) misses
system.dcache.demand_misses::total             759074                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        759074                       # number of overall misses
system.dcache.overall_misses::total            759074                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data 558488462000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total 558488462000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data 558488462000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total 558488462000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      6078115                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          6078115                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      6078115                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         6078115                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.124886                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.124886                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.124886                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.124886                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 735749.692388                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 735749.692388                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 735749.692388                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 735749.692388                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks          758498                       # number of writebacks
system.dcache.writebacks::total                758498                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       759074                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        759074                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       759074                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       759074                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data 556970314000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total 556970314000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data 556970314000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total 556970314000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.124886                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.124886                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.124886                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.124886                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 733749.692388                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 733749.692388                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 733749.692388                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 733749.692388                       # average overall mshr miss latency
system.dcache.replacements                     758562                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data            4235                       # number of ReadReq hits
system.dcache.ReadReq_hits::total                4235                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data           100                       # number of ReadReq misses
system.dcache.ReadReq_misses::total               100                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data     66884000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total     66884000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data         4335                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total            4335                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.023068                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.023068                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data       668840                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total       668840                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data          100                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data     66684000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total     66684000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023068                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.023068                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       666840                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total       666840                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        5314806                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            5314806                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data       758974                       # number of WriteReq misses
system.dcache.WriteReq_misses::total           758974                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data 558421578000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total 558421578000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      6073780                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        6073780                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.124959                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.124959                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 735758.508197                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 735758.508197                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data       758974                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total       758974                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data 556903630000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total 556903630000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124959                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.124959                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 733758.508197                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 733758.508197                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 591447265000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               511.506901                       # Cycle average of tags in use
system.dcache.tags.total_refs                 6078115                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                759074                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                  8.007276                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   511.506901                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.999037                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.999037                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               6837189                       # Number of tag accesses
system.dcache.tags.data_accesses              6837189                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 591447265000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_misses::.cpu.inst          505                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data       759063                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total       759568                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst          505                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data       759063                       # number of overall misses
system.DynamicCache.overall_misses::total       759568                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    293727000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data 446146818000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total 446440545000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    293727000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data 446146818000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total 446440545000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst          505                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data       759063                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total       759568                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst          505                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data       759063                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total       759568                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 581637.623762                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 587759.932970                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 587755.862543                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 581637.623762                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 587759.932970                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 587755.862543                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks       750807                       # number of writebacks
system.DynamicCache.writebacks::total          750807                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst          505                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data       759063                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total       759568                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst          505                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data       759063                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total       759568                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    228077000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data 347468628000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total 347696705000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    228077000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data 347468628000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total 347696705000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 451637.623762                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 457759.932970                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 457755.862543                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 451637.623762                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 457759.932970                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 457755.862543                       # average overall mshr miss latency
system.DynamicCache.replacements              1506279                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks       754903                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total       754903                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks       754903                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total       754903                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks          242                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total          242                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_misses::.cpu.data       758972                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total       758972                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data 446093636000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total 446093636000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data       758972                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total       758972                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 587760.333715                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 587760.333715                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data       758972                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total       758972                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data 347427276000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total 347427276000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 457760.333715                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 457760.333715                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_misses::.cpu.inst          505                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data           91                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total          596                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    293727000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data     53182000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total    346909000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst          505                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data           91                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total          596                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 581637.623762                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 584417.582418                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 582062.080537                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst          505                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data           91                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total          596                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    228077000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data     41352000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total    269429000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 451637.623762                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 454417.582418                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 452062.080537                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED 591447265000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        8080.412461                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs           1514475                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs         1514471                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.000003                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  4058.374214                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst     1.533180                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  4020.505067                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.990814                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.000374                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.981569                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     1.972757                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2         2312                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         5622                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            2                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses         3029188                       # Number of tag accesses
system.DynamicCache.tags.data_accesses        3029188                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 591447265000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                 674                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty       3022183                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            745743                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq             758974                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp            758974                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq            674                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side      2276710                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         1399                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                 2278109                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     97124608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side        36736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 97161344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                           3009113                       # Total snoops (count)
system.l2bar.snoopTraffic                   144875840                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples            3768761                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.000346                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.018605                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                  3767459     99.97%     99.97% # Request fanout histogram
system.l2bar.snoop_fanout::1                     1301      0.03%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bar.snoop_fanout::total              3768761                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy           3035457000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy             1722000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy          2277222000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 591447265000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 591447265000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 591447265000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 591447265000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
