<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2775" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2775{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_2775{left:625px;bottom:1141px;letter-spacing:-0.14px;}
#t3_2775{left:784px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2775{left:830px;bottom:68px;letter-spacing:0.12px;}
#t5_2775{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_2775{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t7_2775{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_2775{left:70px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#t9_2775{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#ta_2775{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#tb_2775{left:70px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_2775{left:70px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#td_2775{left:70px;bottom:946px;letter-spacing:-0.23px;}
#te_2775{left:70px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_2775{left:70px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_2775{left:70px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_2775{left:70px;bottom:871px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ti_2775{left:70px;bottom:854px;letter-spacing:-0.17px;word-spacing:-0.89px;}
#tj_2775{left:70px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_2775{left:70px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tl_2775{left:70px;bottom:796px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tm_2775{left:70px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#tn_2775{left:70px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#to_2775{left:70px;bottom:745px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#tp_2775{left:70px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_2775{left:70px;bottom:704px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tr_2775{left:70px;bottom:687px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ts_2775{left:70px;bottom:661px;}
#tt_2775{left:96px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#tu_2775{left:96px;bottom:648px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tv_2775{left:96px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tw_2775{left:96px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#tx_2775{left:96px;bottom:597px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ty_2775{left:70px;bottom:571px;}
#tz_2775{left:96px;bottom:574px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#t10_2775{left:96px;bottom:558px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_2775{left:70px;bottom:533px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t12_2775{left:70px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_2775{left:70px;bottom:492px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#t14_2775{left:681px;bottom:499px;}
#t15_2775{left:696px;bottom:492px;letter-spacing:-0.19px;word-spacing:-0.73px;}
#t16_2775{left:70px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_2775{left:70px;bottom:458px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_2775{left:70px;bottom:441px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t19_2775{left:70px;bottom:425px;letter-spacing:-0.13px;}
#t1a_2775{left:70px;bottom:400px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_2775{left:70px;bottom:383px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_2775{left:70px;bottom:367px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_2775{left:70px;bottom:350px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1e_2775{left:70px;bottom:333px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_2775{left:70px;bottom:316px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1g_2775{left:70px;bottom:299px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t1h_2775{left:70px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1i_2775{left:70px;bottom:266px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1j_2775{left:70px;bottom:241px;letter-spacing:-0.54px;}
#t1k_2775{left:111px;bottom:241px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t1l_2775{left:70px;bottom:224px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t1m_2775{left:70px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1n_2775{left:70px;bottom:191px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t1o_2775{left:70px;bottom:174px;letter-spacing:-0.18px;word-spacing:-0.45px;}

.s1_2775{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2775{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2775{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_2775{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_2775{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2775" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2775Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2775" style="-webkit-user-select: none;"><object width="935" height="1210" data="2775/2775.svg" type="image/svg+xml" id="pdf2775" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2775" class="t s1_2775">GETSEC[SENTER]—Enter a Measured Environment </span>
<span id="t2_2775" class="t s2_2775">SAFER MODE EXTENSIONS REFERENCE </span>
<span id="t3_2775" class="t s1_2775">Vol. 2D </span><span id="t4_2775" class="t s1_2775">7-23 </span>
<span id="t5_2775" class="t s3_2775">GETSEC[SENTER] is undone only after taking down the measured environment with the GETSEC[SEXIT] instruc- </span>
<span id="t6_2775" class="t s3_2775">tion or processor reset. INTR is masked by simply clearing the EFLAGS.IF bit. It is the responsibility of system soft- </span>
<span id="t7_2775" class="t s3_2775">ware to control the processor response to INTR through appropriate management of EFLAGS. </span>
<span id="t8_2775" class="t s3_2775">To prevent other (logical) processors from interfering with the ILP operating in authenticated code execution mode, </span>
<span id="t9_2775" class="t s3_2775">memory (excluding implicit write-back transactions) and I/O activities originating from other processor agents are </span>
<span id="ta_2775" class="t s3_2775">blocked. This protection starts when the ILP enters into authenticated code execution mode. Only memory and I/O </span>
<span id="tb_2775" class="t s3_2775">transactions initiated from the ILP are allowed to proceed. Exiting authenticated code execution mode is done by </span>
<span id="tc_2775" class="t s3_2775">executing GETSEC[EXITAC]. The protection of memory and I/O activities remains in effect until the ILP executes </span>
<span id="td_2775" class="t s3_2775">GETSEC[EXITAC]. </span>
<span id="te_2775" class="t s3_2775">Once the authenticated code module has been loaded into the authenticated code execution area, it is protected </span>
<span id="tf_2775" class="t s3_2775">against further modification from external bus snoops. There is also a requirement that the memory type for the </span>
<span id="tg_2775" class="t s3_2775">authenticated code module address range be WB (via initialization of the MTRRs prior to execution of this instruc- </span>
<span id="th_2775" class="t s3_2775">tion). If this condition is not satisfied, it is a violation of security and the processor will force a TXT system reset </span>
<span id="ti_2775" class="t s3_2775">(after writing an error code to the chipset LT.ERRORCODE register). This action is referred to as a Intel® TXT reset </span>
<span id="tj_2775" class="t s3_2775">condition. It is performed when it is considered unreliable to signal an error through the conventional exception </span>
<span id="tk_2775" class="t s3_2775">reporting mechanism. </span>
<span id="tl_2775" class="t s3_2775">To conform to the minimum granularity of MTRR MSRs for specifying the memory type, authenticated code RAM </span>
<span id="tm_2775" class="t s3_2775">(ACRAM) is allocated to the processor in 4096 byte granular blocks. If an AC module size as specified in ECX is not </span>
<span id="tn_2775" class="t s3_2775">a multiple of 4096 then the processor will allocate up to the next 4096 byte boundary for mapping as ACRAM with </span>
<span id="to_2775" class="t s3_2775">indeterminate data. This pad area will not be visible to the authenticated code module as external memory nor can </span>
<span id="tp_2775" class="t s3_2775">it depend on the value of the data used to fill the pad area. </span>
<span id="tq_2775" class="t s3_2775">Once successful authentication has been completed by the ILP, the computed hash is stored in a trusted storage </span>
<span id="tr_2775" class="t s3_2775">facility in the platform. The following trusted storage facility are supported: </span>
<span id="ts_2775" class="t s4_2775">• </span><span id="tt_2775" class="t s3_2775">If the platform register FTM_INTERFACE_ID.[bits 3:0] = 0, the computed hash is stored to the platform’s TPM </span>
<span id="tu_2775" class="t s3_2775">at PCR17 after this register is implicitly reset. PCR17 is a dedicated register for holding the computed hash of </span>
<span id="tv_2775" class="t s3_2775">the authenticated code module loaded and subsequently executed by the GETSEC[SENTER]. As part of this </span>
<span id="tw_2775" class="t s3_2775">process, the dynamic PCRs 18-22 are reset so they can be utilized by subsequently software for registration of </span>
<span id="tx_2775" class="t s3_2775">code and data modules. </span>
<span id="ty_2775" class="t s4_2775">• </span><span id="tz_2775" class="t s3_2775">If the platform register FTM_INTERFACE_ID.[bits 3:0] = 1, the computed hash is stored in a firmware trusted </span>
<span id="t10_2775" class="t s3_2775">module (FTM) using a modified protocol similar to the protocol used to write to TPM’s PCR17. </span>
<span id="t11_2775" class="t s3_2775">After successful execution of SENTER, either PCR17 (if FTM is not enabled) or the FTM (if enabled) contains the </span>
<span id="t12_2775" class="t s3_2775">measurement of AC code and the SENTER launching parameters. </span>
<span id="t13_2775" class="t s3_2775">After authentication is completed successfully, the private configuration space of the Intel </span>
<span id="t14_2775" class="t s5_2775">® </span>
<span id="t15_2775" class="t s3_2775">TXT-capable chipset is </span>
<span id="t16_2775" class="t s3_2775">unlocked so that the authenticated code module and measured environment software can gain access to this </span>
<span id="t17_2775" class="t s3_2775">normally restricted chipset state. The Intel® TXT-capable chipset private configuration space can be locked later </span>
<span id="t18_2775" class="t s3_2775">by software writing to the chipset LT.CMD.CLOSE-PRIVATE register or unconditionally using the GETSEC[SEXIT] </span>
<span id="t19_2775" class="t s3_2775">instruction. </span>
<span id="t1a_2775" class="t s3_2775">The SENTER leaf function also initializes some processor architecture state for the ILP from contents held in the </span>
<span id="t1b_2775" class="t s3_2775">header of the authenticated code module. Since the authenticated code module is relocatable, all address refer- </span>
<span id="t1c_2775" class="t s3_2775">ences are relative to the base address passed in via EBX. The ILP GDTR base value is initialized to EBX + </span>
<span id="t1d_2775" class="t s3_2775">[GDTBasePtr] and GDTR limit set to [GDTLimit]. The CS selector is initialized to the value held in the AC module </span>
<span id="t1e_2775" class="t s3_2775">header field SegSel, while the DS, SS, and ES selectors are initialized to CS+8. The segment descriptor fields are </span>
<span id="t1f_2775" class="t s3_2775">initialized implicitly with BASE=0, LIMIT=FFFFFh, G=1, D=1, P=1, S=1, read/write/accessed for DS, SS, and ES, </span>
<span id="t1g_2775" class="t s3_2775">while execute/read/accessed for CS. Execution in the authenticated code module for the ILP begins with the EIP set </span>
<span id="t1h_2775" class="t s3_2775">to EBX + [EntryPoint]. AC module defined fields used for initializing processor state are consistency checked with </span>
<span id="t1i_2775" class="t s3_2775">a failure resulting in an TXT-shutdown condition. </span>
<span id="t1j_2775" class="t s3_2775">Table </span><span id="t1k_2775" class="t s3_2775">7-6 provides a summary of processor state initialization for the ILP and RLP(s) after successful completion of </span>
<span id="t1l_2775" class="t s3_2775">GETSEC[SENTER]. For both ILP and RLP(s), paging is disabled upon entry to the measured environment. It is up to </span>
<span id="t1m_2775" class="t s3_2775">the ILP to establish a trusted paging environment, with appropriate mappings, to meet protection requirements </span>
<span id="t1n_2775" class="t s3_2775">established during the launch of the measured environment. RLP state initialization is not completed until a subse- </span>
<span id="t1o_2775" class="t s3_2775">quent wake-up has been signaled by execution of the GETSEC[WAKEUP] function by the ILP. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
