# ğŸ”¬ Low-Power IEEE-754 Double Precision Floating Point Multiplier

æœ¬å°ˆæ¡ˆå¯¦ä½œ **64-bit IEEE-754 æµ®é»æ•¸ä¹˜æ³•å™¨**ï¼Œé‡å°åŠŸè€—é€²è¡Œæ·±åº¦å„ªåŒ–ã€‚  
åŸå§‹ SPEC ç‚º **åŠŸè€—ä½æ–¼ 2 mW**ï¼Œæœ¬è¨­è¨ˆæ¡ç”¨ **Shift-and-Add æ¼”ç®—æ³•** å–ä»£å¹³è¡Œä¹˜æ³•çµæ§‹ï¼Œ  
æœ€çµ‚é‡æ¸¬åŠŸè€— **0.7196 mW**ï¼Œä½å±…åŒå„• **å‰ 1%**ã€‚  

---

## ğŸ“‚ å°ˆæ¡ˆçµæ§‹èˆ‡å…§å®¹ä»‹ç´¹

### 1. RTL è¨­è¨ˆ
- **è·¯å¾‘**ï¼š`RTL/Floating_Point_Number_Multiplier/`  
- **å…§å®¹**ï¼š  
  - å¯¦ç¾ 64-bit IEEE-754 ä¹˜æ³•å™¨  
  - æ¡ç”¨ Shift-and-Add é™ä½åŠŸè€—
  
---

### 2. Synthesis
- **è·¯å¾‘**ï¼š`Synthesis/`  
- **å…§å®¹**ï¼š  
  - ä½¿ç”¨ **Cadence Genus** åŒ¯å…¥ RTL èˆ‡ SDC  
  - è¨­å®š **1 GHz** æ™‚è„ˆï¼Œæ”¯æ´ **multi-corner / multi-mode (MCMM)**  
  - è‡ªå‹•é¸ç”¨ **ä½åŠŸè€— standard cell**  
  - ç”¢ç”Ÿ **gate-level netlist**ï¼Œä¸¦æª¢è¦–åˆæ­¥ **é¢ç© / åŠŸè€—å ±å‘Š**  

---

### 3. Gate-Level Netlist é©—è­‰
- **è·¯å¾‘**ï¼š`Netlist_syn/`  
- **å…§å®¹**ï¼š  
  - é©—è­‰ Synthesis è½‰æ›å¾Œçš„ Gate-Level é›»è·¯æ˜¯å¦æ­£ç¢º  
  - ç¢ºèªæ­£ç¢ºå¾Œï¼Œé€²å…¥ APR éšæ®µ  

---

### 4. APR (Place & Route)
- **è·¯å¾‘**ï¼š`innovus/`  
- **å…§å®¹**ï¼š  
  - ä½¿ç”¨ **Cadence Innovus** å®Œæˆï¼š
    - Floorplanning / I/O macro ä½ˆå±€  
    - Clock Tree Synthesis (CTS)  
    - Placement & Routing  
  - æ­é… **TCL / Optimus** è…³æœ¬ï¼Œåè¦†ä¿®æ­£ DRC/ERC  

---

### 5. Netlist é©—è­‰
- **è·¯å¾‘**ï¼š`Netlist/`  
- **å…§å®¹**ï¼š  
  - åœ¨ APR ä¹‹å¾Œï¼Œé©—è­‰é›»è·¯æ–¼ **å»¶é²è³‡è¨Š (delay info)** ä¸‹èƒ½å¦æ­£å¸¸é‹ä½œ  

---

### 6. DRC / LVS & PEX
- **è·¯å¾‘**ï¼š`DRC,LVS`  
- **å…§å®¹**ï¼š  
  - **Calibre PEX**ï¼šå¯„ç”Ÿæ“·å–ã€STAã€power analysis  
  - **Calibre DRC/LVS**ï¼šæœ€çµ‚ç°½æ ¸ï¼Œè¼¸å‡ºï¼š  
    - GDSII  
    - Netlist  
    - Timing & Power å ±å‘Š  

---

### 7. å°ˆæ¡ˆæˆæœ
- **è·¯å¾‘**ï¼š`RESULT/`  
- **å…§å®¹**ï¼š  
  - ç¨‹å¼ç¢¼æ•´ç† (Code Organization & Circuit Overview)  
  - åŠŸè€— / é¢ç© / æ•ˆèƒ½çµæœ  
  - é›»è·¯é‹ä½œåŸç†èˆ‡ç¨‹å¼è¨­è¨ˆç´°ç¯€  

---

## ğŸ› ï¸ ä½¿ç”¨å·¥å…·èˆ‡ç’°å¢ƒ
- **èªè¨€**ï¼šVerilog / SDC / TCL  
- **æ¨¡æ“¬å·¥å…·**ï¼šCadence NC-Verilog, nWave, Verdi  
- **ç¶œåˆ (Synthesis)**ï¼šCadence Genus  
- **APR (Place & Route)**ï¼šCadence Innovus  
- **é©—è­‰**ï¼šMentor Calibre (PEX, DRC/LVS)  

---

## ğŸ“Š å°ˆæ¡ˆäº®é»
- âœ… **ä½åŠŸè€—è¨­è¨ˆ**ï¼šåŠŸè€—é™è‡³ **0.7196 mW**ï¼Œå„ªæ–¼åŸå§‹ SPEC  
- âœ… **å¤šæ¨£åŒ–å­æ¨¡çµ„**ï¼šåŒ…å«æµ®é»ä¹˜æ³•å™¨ã€Transformer Attentionã€å¹¾ä½•è¨ˆç®—å–®å…ƒ  
- âœ… **å®Œæ•´ ASIC Flow**ï¼šRTL â†’ Synthesis â†’ APR â†’ DRC/LVS â†’ GDSII  
