module FlipflopDSemMux (CLK, D, Q);

	input CLK, D;
	output reg Q;

	always @(posedge CLK) begin
		  Q = saida;
	end


endmodule
