
RBCS_READ_BATTERY_DATA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000acdc  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  0800adec  0800adec  0000bdec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b06c  0800b06c  0000d078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800b06c  0800b06c  0000d078  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800b06c  0800b06c  0000d078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b06c  0800b06c  0000c06c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b070  0800b070  0000c070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  0800b074  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033b8  20000078  0800b0ec  0000d078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20003430  0800b0ec  0000d430  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f6bb  00000000  00000000  0000d0a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fd3  00000000  00000000  0002c75c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018c8  00000000  00000000  00031730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001317  00000000  00000000  00032ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c238  00000000  00000000  0003430f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001efe7  00000000  00000000  00050547  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098344  00000000  00000000  0006f52e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00107872  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067c8  00000000  00000000  001078b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  0010e080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	0800add4 	.word	0x0800add4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	0800add4 	.word	0x0800add4

08000150 <default_parameter_init>:
#define EEPROM_MAGIC_NUMBER	0xAAAA

#define MIN_STORAGE_BAUDRATE	1
#define DEF_STORAGE_BAUDRATE	10
#define MAX_STORAGE_BAUDRATE	10
void default_parameter_init(DeviceHSM_t* hsm) {
 8000150:	b580      	push	{r7, lr}
 8000152:	b082      	sub	sp, #8
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
	EE_Init(&hsm->storage, sizeof(Storage_t));
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	f203 3382 	addw	r3, r3, #898	@ 0x382
 800015e:	2104      	movs	r1, #4
 8000160:	4618      	mov	r0, r3
 8000162:	f004 fdd9 	bl	8004d18 <EE_Init>
	if (hsm == NULL) return;
 8000166:	687b      	ldr	r3, [r7, #4]
 8000168:	2b00      	cmp	r3, #0
 800016a:	d014      	beq.n	8000196 <default_parameter_init+0x46>
	EE_Read();
 800016c:	f004 fe4a 	bl	8004e04 <EE_Read>
	if(hsm->storage.magic != EEPROM_MAGIC_NUMBER) {
 8000170:	687b      	ldr	r3, [r7, #4]
 8000172:	f8b3 3384 	ldrh.w	r3, [r3, #900]	@ 0x384
 8000176:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800017a:	4293      	cmp	r3, r2
 800017c:	d00c      	beq.n	8000198 <default_parameter_init+0x48>
		hsm->storage.magic = EEPROM_MAGIC_NUMBER;
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8000184:	f8a3 2384 	strh.w	r2, [r3, #900]	@ 0x384
		hsm->storage.baudrate = DEF_STORAGE_BAUDRATE;
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	220a      	movs	r2, #10
 800018c:	f883 2382 	strb.w	r2, [r3, #898]	@ 0x382
		EE_Write();
 8000190:	f004 fe5e 	bl	8004e50 <EE_Write>
 8000194:	e000      	b.n	8000198 <default_parameter_init+0x48>
	if (hsm == NULL) return;
 8000196:	bf00      	nop
	}
}
 8000198:	3708      	adds	r7, #8
 800019a:	46bd      	mov	sp, r7
 800019c:	bd80      	pop	{r7, pc}
	...

080001a0 <BaudrateCodeToValue>:
 * @brief Convert baudrate code to actual baudrate value
 * @param code: Baudrate code (1-10)
 * @return Baudrate value, or 0 if invalid code
 */
uint32_t BaudrateCodeToValue(uint8_t code)
{
 80001a0:	b480      	push	{r7}
 80001a2:	b083      	sub	sp, #12
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	4603      	mov	r3, r0
 80001a8:	71fb      	strb	r3, [r7, #7]
    switch(code)
 80001aa:	79fb      	ldrb	r3, [r7, #7]
 80001ac:	3b01      	subs	r3, #1
 80001ae:	2b09      	cmp	r3, #9
 80001b0:	d834      	bhi.n	800021c <BaudrateCodeToValue+0x7c>
 80001b2:	a201      	add	r2, pc, #4	@ (adr r2, 80001b8 <BaudrateCodeToValue+0x18>)
 80001b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001b8:	080001e1 	.word	0x080001e1
 80001bc:	080001e7 	.word	0x080001e7
 80001c0:	080001ed 	.word	0x080001ed
 80001c4:	080001f3 	.word	0x080001f3
 80001c8:	080001f9 	.word	0x080001f9
 80001cc:	080001ff 	.word	0x080001ff
 80001d0:	08000205 	.word	0x08000205
 80001d4:	0800020b 	.word	0x0800020b
 80001d8:	08000211 	.word	0x08000211
 80001dc:	08000217 	.word	0x08000217
    {
        case 1:  return 1200;
 80001e0:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 80001e4:	e01b      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 2:  return 2400;
 80001e6:	f44f 6316 	mov.w	r3, #2400	@ 0x960
 80001ea:	e018      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 3:  return 4800;
 80001ec:	f44f 5396 	mov.w	r3, #4800	@ 0x12c0
 80001f0:	e015      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 4:  return 9600;
 80001f2:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 80001f6:	e012      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 5:  return 14400;
 80001f8:	f44f 5361 	mov.w	r3, #14400	@ 0x3840
 80001fc:	e00f      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 6:  return 19200;
 80001fe:	f44f 4396 	mov.w	r3, #19200	@ 0x4b00
 8000202:	e00c      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 7:  return 38400;
 8000204:	f44f 4316 	mov.w	r3, #38400	@ 0x9600
 8000208:	e009      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 8:  return 56000;
 800020a:	f64d 23c0 	movw	r3, #56000	@ 0xdac0
 800020e:	e006      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 9:  return 57600;
 8000210:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8000214:	e003      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 10: return 115200;
 8000216:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800021a:	e000      	b.n	800021e <BaudrateCodeToValue+0x7e>
        default: return 0; // Invalid code
 800021c:	2300      	movs	r3, #0
    }
}
 800021e:	4618      	mov	r0, r3
 8000220:	370c      	adds	r7, #12
 8000222:	46bd      	mov	sp, r7
 8000224:	bc80      	pop	{r7}
 8000226:	4770      	bx	lr

08000228 <UART_Reconfigure>:
 * @param huart: Pointer to UART handle
 * @param baudrate: New baudrate value
 * @return HAL_StatusTypeDef: HAL_OK if successful
 */
HAL_StatusTypeDef UART_Reconfigure(UART_HandleTypeDef *huart, uint32_t baudrate)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	b084      	sub	sp, #16
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
 8000230:	6039      	str	r1, [r7, #0]
    HAL_StatusTypeDef status;

    // Deinit UART
    if(HAL_UART_DeInit(huart) != HAL_OK)
 8000232:	6878      	ldr	r0, [r7, #4]
 8000234:	f003 fb26 	bl	8003884 <HAL_UART_DeInit>
 8000238:	4603      	mov	r3, r0
 800023a:	2b00      	cmp	r3, #0
 800023c:	d001      	beq.n	8000242 <UART_Reconfigure+0x1a>
    {
        return HAL_ERROR;
 800023e:	2301      	movs	r3, #1
 8000240:	e01a      	b.n	8000278 <UART_Reconfigure+0x50>
    }

    // Reconfigure with new baudrate
    huart->Init.BaudRate = baudrate;
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	683a      	ldr	r2, [r7, #0]
 8000246:	605a      	str	r2, [r3, #4]
    huart->Init.WordLength = UART_WORDLENGTH_8B;
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	2200      	movs	r2, #0
 800024c:	609a      	str	r2, [r3, #8]
    huart->Init.StopBits = UART_STOPBITS_1;
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	2200      	movs	r2, #0
 8000252:	60da      	str	r2, [r3, #12]
    huart->Init.Parity = UART_PARITY_NONE;
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	2200      	movs	r2, #0
 8000258:	611a      	str	r2, [r3, #16]
    huart->Init.Mode = UART_MODE_TX_RX;
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	220c      	movs	r2, #12
 800025e:	615a      	str	r2, [r3, #20]
    huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	2200      	movs	r2, #0
 8000264:	619a      	str	r2, [r3, #24]
    huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	2200      	movs	r2, #0
 800026a:	61da      	str	r2, [r3, #28]

    // Reinit UART
    status = HAL_UART_Init(huart);
 800026c:	6878      	ldr	r0, [r7, #4]
 800026e:	f003 fab9 	bl	80037e4 <HAL_UART_Init>
 8000272:	4603      	mov	r3, r0
 8000274:	73fb      	strb	r3, [r7, #15]

    return status;
 8000276:	7bfb      	ldrb	r3, [r7, #15]
}
 8000278:	4618      	mov	r0, r3
 800027a:	3710      	adds	r7, #16
 800027c:	46bd      	mov	sp, r7
 800027e:	bd80      	pop	{r7, pc}

08000280 <UART_ReconfigureByCode>:
 * @param huart: Pointer to UART handle
 * @param code: Baudrate code (1-10)
 * @return HAL_StatusTypeDef: HAL_OK if successful
 */
HAL_StatusTypeDef UART_ReconfigureByCode(UART_HandleTypeDef *huart, uint8_t code)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b084      	sub	sp, #16
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
 8000288:	460b      	mov	r3, r1
 800028a:	70fb      	strb	r3, [r7, #3]
    uint32_t baudrate = BaudrateCodeToValue(code);
 800028c:	78fb      	ldrb	r3, [r7, #3]
 800028e:	4618      	mov	r0, r3
 8000290:	f7ff ff86 	bl	80001a0 <BaudrateCodeToValue>
 8000294:	60f8      	str	r0, [r7, #12]

    if(baudrate == 0)
 8000296:	68fb      	ldr	r3, [r7, #12]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d101      	bne.n	80002a0 <UART_ReconfigureByCode+0x20>
    {
        return HAL_ERROR; // Invalid code
 800029c:	2301      	movs	r3, #1
 800029e:	e004      	b.n	80002aa <UART_ReconfigureByCode+0x2a>
    }

    return UART_Reconfigure(huart, baudrate);
 80002a0:	68f9      	ldr	r1, [r7, #12]
 80002a2:	6878      	ldr	r0, [r7, #4]
 80002a4:	f7ff ffc0 	bl	8000228 <UART_Reconfigure>
 80002a8:	4603      	mov	r3, r0
}
 80002aa:	4618      	mov	r0, r3
 80002ac:	3710      	adds	r7, #16
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bd80      	pop	{r7, pc}
	...

080002b4 <app_states_hsm_init>:
		"tSettingDone",
		hsmt_setting_done_tick_callback,
};


void app_states_hsm_init(DeviceHSM_t *me) {
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]

	hsmt_custom_tick_handle =  hsmTimerCreate(&hsmt_custom_tick_att, hsmTimerPeriodic, me);
 80002bc:	687a      	ldr	r2, [r7, #4]
 80002be:	2101      	movs	r1, #1
 80002c0:	4820      	ldr	r0, [pc, #128]	@ (8000344 <app_states_hsm_init+0x90>)
 80002c2:	f004 ff85 	bl	80051d0 <hsmTimerCreate>
 80002c6:	4603      	mov	r3, r0
 80002c8:	4a1f      	ldr	r2, [pc, #124]	@ (8000348 <app_states_hsm_init+0x94>)
 80002ca:	6013      	str	r3, [r2, #0]
	hsmt_turn_off_led_stt_tick_handle =  hsmTimerCreate(&hsmt_turn_off_led_stt_tick_att, hsmTimerOnce, me);
 80002cc:	687a      	ldr	r2, [r7, #4]
 80002ce:	2100      	movs	r1, #0
 80002d0:	481e      	ldr	r0, [pc, #120]	@ (800034c <app_states_hsm_init+0x98>)
 80002d2:	f004 ff7d 	bl	80051d0 <hsmTimerCreate>
 80002d6:	4603      	mov	r3, r0
 80002d8:	4a1d      	ldr	r2, [pc, #116]	@ (8000350 <app_states_hsm_init+0x9c>)
 80002da:	6013      	str	r3, [r2, #0]
	hsmt_setting_done_tick_handle =  hsmTimerCreate(&hsmt_setting_done_tick_att, hsmTimerOnce, me);
 80002dc:	687a      	ldr	r2, [r7, #4]
 80002de:	2100      	movs	r1, #0
 80002e0:	481c      	ldr	r0, [pc, #112]	@ (8000354 <app_states_hsm_init+0xa0>)
 80002e2:	f004 ff75 	bl	80051d0 <hsmTimerCreate>
 80002e6:	4603      	mov	r3, r0
 80002e8:	4a1b      	ldr	r2, [pc, #108]	@ (8000358 <app_states_hsm_init+0xa4>)
 80002ea:	6013      	str	r3, [r2, #0]


	HSM_STATE_Create(&app_state_setting_baudrate, "s_setbaud", app_state_setting_baudrate_handler, NULL);
 80002ec:	2300      	movs	r3, #0
 80002ee:	4a1b      	ldr	r2, [pc, #108]	@ (800035c <app_states_hsm_init+0xa8>)
 80002f0:	491b      	ldr	r1, [pc, #108]	@ (8000360 <app_states_hsm_init+0xac>)
 80002f2:	481c      	ldr	r0, [pc, #112]	@ (8000364 <app_states_hsm_init+0xb0>)
 80002f4:	f004 fe1c 	bl	8004f30 <HSM_STATE_Create>
	HSM_STATE_Create(&app_state_run, "s_run", app_state_run_handler, NULL);
 80002f8:	2300      	movs	r3, #0
 80002fa:	4a1b      	ldr	r2, [pc, #108]	@ (8000368 <app_states_hsm_init+0xb4>)
 80002fc:	491b      	ldr	r1, [pc, #108]	@ (800036c <app_states_hsm_init+0xb8>)
 80002fe:	481c      	ldr	r0, [pc, #112]	@ (8000370 <app_states_hsm_init+0xbc>)
 8000300:	f004 fe16 	bl	8004f30 <HSM_STATE_Create>
	HSM_STATE_Create(&app_state_fault, "s_fault", app_state_fault_handler, NULL);
 8000304:	2300      	movs	r3, #0
 8000306:	4a1b      	ldr	r2, [pc, #108]	@ (8000374 <app_states_hsm_init+0xc0>)
 8000308:	491b      	ldr	r1, [pc, #108]	@ (8000378 <app_states_hsm_init+0xc4>)
 800030a:	481c      	ldr	r0, [pc, #112]	@ (800037c <app_states_hsm_init+0xc8>)
 800030c:	f004 fe10 	bl	8004f30 <HSM_STATE_Create>
	HSM_STATE_Create(&app_state_bat_not_connected, "s_not_connected", app_state_bat_not_connected_handler, NULL);
 8000310:	2300      	movs	r3, #0
 8000312:	4a1b      	ldr	r2, [pc, #108]	@ (8000380 <app_states_hsm_init+0xcc>)
 8000314:	491b      	ldr	r1, [pc, #108]	@ (8000384 <app_states_hsm_init+0xd0>)
 8000316:	481c      	ldr	r0, [pc, #112]	@ (8000388 <app_states_hsm_init+0xd4>)
 8000318:	f004 fe0a 	bl	8004f30 <HSM_STATE_Create>

	if(!me->modbus_address) {
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	7a1b      	ldrb	r3, [r3, #8]
 8000320:	2b00      	cmp	r3, #0
 8000322:	d105      	bne.n	8000330 <app_states_hsm_init+0x7c>
		HSM_Create((HSM *)me, "app", &app_state_setting_baudrate);
 8000324:	4a0f      	ldr	r2, [pc, #60]	@ (8000364 <app_states_hsm_init+0xb0>)
 8000326:	4919      	ldr	r1, [pc, #100]	@ (800038c <app_states_hsm_init+0xd8>)
 8000328:	6878      	ldr	r0, [r7, #4]
 800032a:	f004 fe29 	bl	8004f80 <HSM_Create>
	} else {
		HSM_Create((HSM *)me, "app", &app_state_run);
	}
}
 800032e:	e004      	b.n	800033a <app_states_hsm_init+0x86>
		HSM_Create((HSM *)me, "app", &app_state_run);
 8000330:	4a0f      	ldr	r2, [pc, #60]	@ (8000370 <app_states_hsm_init+0xbc>)
 8000332:	4916      	ldr	r1, [pc, #88]	@ (800038c <app_states_hsm_init+0xd8>)
 8000334:	6878      	ldr	r0, [r7, #4]
 8000336:	f004 fe23 	bl	8004f80 <HSM_Create>
}
 800033a:	bf00      	nop
 800033c:	3708      	adds	r7, #8
 800033e:	46bd      	mov	sp, r7
 8000340:	bd80      	pop	{r7, pc}
 8000342:	bf00      	nop
 8000344:	20000000 	.word	0x20000000
 8000348:	200000d4 	.word	0x200000d4
 800034c:	20000008 	.word	0x20000008
 8000350:	200000d8 	.word	0x200000d8
 8000354:	20000010 	.word	0x20000010
 8000358:	200000dc 	.word	0x200000dc
 800035c:	08000391 	.word	0x08000391
 8000360:	0800ae14 	.word	0x0800ae14
 8000364:	20000094 	.word	0x20000094
 8000368:	080004c5 	.word	0x080004c5
 800036c:	0800ae20 	.word	0x0800ae20
 8000370:	200000a4 	.word	0x200000a4
 8000374:	08000655 	.word	0x08000655
 8000378:	0800ae28 	.word	0x0800ae28
 800037c:	200000b4 	.word	0x200000b4
 8000380:	0800071d 	.word	0x0800071d
 8000384:	0800ae30 	.word	0x0800ae30
 8000388:	200000c4 	.word	0x200000c4
 800038c:	0800ae40 	.word	0x0800ae40

08000390 <app_state_setting_baudrate_handler>:


static HSM_EVENT app_state_setting_baudrate_handler(HSM *This, HSM_EVENT event, void *param) {
 8000390:	b580      	push	{r7, lr}
 8000392:	b086      	sub	sp, #24
 8000394:	af00      	add	r7, sp, #0
 8000396:	60f8      	str	r0, [r7, #12]
 8000398:	60b9      	str	r1, [r7, #8]
 800039a:	607a      	str	r2, [r7, #4]
	DeviceHSM_t* me = (DeviceHSM_t*)This;
 800039c:	68fb      	ldr	r3, [r7, #12]
 800039e:	617b      	str	r3, [r7, #20]
    switch (event) {
 80003a0:	68bb      	ldr	r3, [r7, #8]
 80003a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80003a6:	d04d      	beq.n	8000444 <app_state_setting_baudrate_handler+0xb4>
 80003a8:	68bb      	ldr	r3, [r7, #8]
 80003aa:	f113 0f02 	cmn.w	r3, #2
 80003ae:	d02a      	beq.n	8000406 <app_state_setting_baudrate_handler+0x76>
 80003b0:	68bb      	ldr	r3, [r7, #8]
 80003b2:	f113 0f02 	cmn.w	r3, #2
 80003b6:	d877      	bhi.n	80004a8 <app_state_setting_baudrate_handler+0x118>
 80003b8:	68bb      	ldr	r3, [r7, #8]
 80003ba:	2b0b      	cmp	r3, #11
 80003bc:	d81e      	bhi.n	80003fc <app_state_setting_baudrate_handler+0x6c>
 80003be:	68bb      	ldr	r3, [r7, #8]
 80003c0:	2b02      	cmp	r3, #2
 80003c2:	d371      	bcc.n	80004a8 <app_state_setting_baudrate_handler+0x118>
 80003c4:	68bb      	ldr	r3, [r7, #8]
 80003c6:	3b02      	subs	r3, #2
 80003c8:	2b09      	cmp	r3, #9
 80003ca:	d86d      	bhi.n	80004a8 <app_state_setting_baudrate_handler+0x118>
 80003cc:	a201      	add	r2, pc, #4	@ (adr r2, 80003d4 <app_state_setting_baudrate_handler+0x44>)
 80003ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003d2:	bf00      	nop
 80003d4:	08000465 	.word	0x08000465
 80003d8:	08000475 	.word	0x08000475
 80003dc:	080004a9 	.word	0x080004a9
 80003e0:	080004a9 	.word	0x080004a9
 80003e4:	080004a9 	.word	0x080004a9
 80003e8:	080004a9 	.word	0x080004a9
 80003ec:	080004a9 	.word	0x080004a9
 80003f0:	0800045b 	.word	0x0800045b
 80003f4:	080004a9 	.word	0x080004a9
 80003f8:	08000485 	.word	0x08000485
 80003fc:	68bb      	ldr	r3, [r7, #8]
 80003fe:	f113 0f03 	cmn.w	r3, #3
 8000402:	d010      	beq.n	8000426 <app_state_setting_baudrate_handler+0x96>
 8000404:	e050      	b.n	80004a8 <app_state_setting_baudrate_handler+0x118>
        case HSME_ENTRY:
        	HAL_GPIO_WritePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin, LED_OFF);
 8000406:	2200      	movs	r2, #0
 8000408:	2180      	movs	r1, #128	@ 0x80
 800040a:	482b      	ldr	r0, [pc, #172]	@ (80004b8 <app_state_setting_baudrate_handler+0x128>)
 800040c:	f002 f987 	bl	800271e <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_OFF);
 8000410:	2200      	movs	r2, #0
 8000412:	2140      	movs	r1, #64	@ 0x40
 8000414:	4828      	ldr	r0, [pc, #160]	@ (80004b8 <app_state_setting_baudrate_handler+0x128>)
 8000416:	f002 f982 	bl	800271e <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 800041a:	2200      	movs	r2, #0
 800041c:	2120      	movs	r1, #32
 800041e:	4826      	ldr	r0, [pc, #152]	@ (80004b8 <app_state_setting_baudrate_handler+0x128>)
 8000420:	f002 f97d 	bl	800271e <HAL_GPIO_WritePin>
            break;
 8000424:	e042      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_INIT:
        	hsmTimerStart(hsmt_custom_tick_handle, 500);
 8000426:	4b25      	ldr	r3, [pc, #148]	@ (80004bc <app_state_setting_baudrate_handler+0x12c>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800042e:	4618      	mov	r0, r3
 8000430:	f004 ff42 	bl	80052b8 <hsmTimerStart>
        	hsmTimerStart(hsmt_setting_done_tick_handle, SETTING_WAIT_DONE_MS);
 8000434:	4b22      	ldr	r3, [pc, #136]	@ (80004c0 <app_state_setting_baudrate_handler+0x130>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	f241 3188 	movw	r1, #5000	@ 0x1388
 800043c:	4618      	mov	r0, r3
 800043e:	f004 ff3b 	bl	80052b8 <hsmTimerStart>
            break;
 8000442:	e033      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_EXIT:
        	hsmTimerStop(hsmt_custom_tick_handle);
 8000444:	4b1d      	ldr	r3, [pc, #116]	@ (80004bc <app_state_setting_baudrate_handler+0x12c>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4618      	mov	r0, r3
 800044a:	f004 ff6f 	bl	800532c <hsmTimerStop>
        	hsmTimerStop(hsmt_setting_done_tick_handle);
 800044e:	4b1c      	ldr	r3, [pc, #112]	@ (80004c0 <app_state_setting_baudrate_handler+0x130>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	4618      	mov	r0, r3
 8000454:	f004 ff6a 	bl	800532c <hsmTimerStop>
            break;
 8000458:	e028      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_CUSTOM_TICK_UPDATE:
        	HAL_GPIO_TogglePin(LED_RUN_GPIO_Port, LED_RUN_Pin);
 800045a:	2140      	movs	r1, #64	@ 0x40
 800045c:	4816      	ldr	r0, [pc, #88]	@ (80004b8 <app_state_setting_baudrate_handler+0x128>)
 800045e:	f002 f976 	bl	800274e <HAL_GPIO_TogglePin>

        	break;
 8000462:	e023      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_SET_INVALID_BAUD:
        	hsmTimerStart(hsmt_setting_done_tick_handle, SETTING_WAIT_DONE_MS);
 8000464:	4b16      	ldr	r3, [pc, #88]	@ (80004c0 <app_state_setting_baudrate_handler+0x130>)
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	f241 3188 	movw	r1, #5000	@ 0x1388
 800046c:	4618      	mov	r0, r3
 800046e:	f004 ff23 	bl	80052b8 <hsmTimerStart>
        	break;
 8000472:	e01b      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_SET_BAUD_CHANGE_VALUE:
        	hsmTimerStart(hsmt_setting_done_tick_handle, SETTING_WAIT_DONE_MS);
 8000474:	4b12      	ldr	r3, [pc, #72]	@ (80004c0 <app_state_setting_baudrate_handler+0x130>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	f241 3188 	movw	r1, #5000	@ 0x1388
 800047c:	4618      	mov	r0, r3
 800047e:	f004 ff1b 	bl	80052b8 <hsmTimerStart>
        	break;
 8000482:	e013      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_SETTING_DONE_TICK_UPDATE:
        	me->storage.baudrate = me->modbus_address;
 8000484:	697b      	ldr	r3, [r7, #20]
 8000486:	7a1a      	ldrb	r2, [r3, #8]
 8000488:	697b      	ldr	r3, [r7, #20]
 800048a:	f883 2382 	strb.w	r2, [r3, #898]	@ 0x382
        	EE_Write();
 800048e:	f004 fcdf 	bl	8004e50 <EE_Write>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_ON);
 8000492:	2201      	movs	r2, #1
 8000494:	2140      	movs	r1, #64	@ 0x40
 8000496:	4808      	ldr	r0, [pc, #32]	@ (80004b8 <app_state_setting_baudrate_handler+0x128>)
 8000498:	f002 f941 	bl	800271e <HAL_GPIO_WritePin>
        	hsmTimerStop(hsmt_setting_done_tick_handle);
 800049c:	4b08      	ldr	r3, [pc, #32]	@ (80004c0 <app_state_setting_baudrate_handler+0x130>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4618      	mov	r0, r3
 80004a2:	f004 ff43 	bl	800532c <hsmTimerStop>
        	break;
 80004a6:	e001      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        default:
            return event;
 80004a8:	68bb      	ldr	r3, [r7, #8]
 80004aa:	e000      	b.n	80004ae <app_state_setting_baudrate_handler+0x11e>
    }
    return 0;
 80004ac:	2300      	movs	r3, #0
}
 80004ae:	4618      	mov	r0, r3
 80004b0:	3718      	adds	r7, #24
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	40010c00 	.word	0x40010c00
 80004bc:	200000d4 	.word	0x200000d4
 80004c0:	200000dc 	.word	0x200000dc

080004c4 <app_state_run_handler>:

static HSM_EVENT app_state_run_handler(HSM *This, HSM_EVENT event, void *param) {
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b086      	sub	sp, #24
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	60f8      	str	r0, [r7, #12]
 80004cc:	60b9      	str	r1, [r7, #8]
 80004ce:	607a      	str	r2, [r7, #4]
	DeviceHSM_t* me = (DeviceHSM_t*)This;
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	617b      	str	r3, [r7, #20]
    switch (event) {
 80004d4:	68bb      	ldr	r3, [r7, #8]
 80004d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80004da:	d047      	beq.n	800056c <app_state_run_handler+0xa8>
 80004dc:	68bb      	ldr	r3, [r7, #8]
 80004de:	f113 0f02 	cmn.w	r3, #2
 80004e2:	d026      	beq.n	8000532 <app_state_run_handler+0x6e>
 80004e4:	68bb      	ldr	r3, [r7, #8]
 80004e6:	f113 0f02 	cmn.w	r3, #2
 80004ea:	f200 80a0 	bhi.w	800062e <app_state_run_handler+0x16a>
 80004ee:	68bb      	ldr	r3, [r7, #8]
 80004f0:	2b0a      	cmp	r3, #10
 80004f2:	d819      	bhi.n	8000528 <app_state_run_handler+0x64>
 80004f4:	68bb      	ldr	r3, [r7, #8]
 80004f6:	2b04      	cmp	r3, #4
 80004f8:	f0c0 8099 	bcc.w	800062e <app_state_run_handler+0x16a>
 80004fc:	68bb      	ldr	r3, [r7, #8]
 80004fe:	3b04      	subs	r3, #4
 8000500:	2b06      	cmp	r3, #6
 8000502:	f200 8094 	bhi.w	800062e <app_state_run_handler+0x16a>
 8000506:	a201      	add	r2, pc, #4	@ (adr r2, 800050c <app_state_run_handler+0x48>)
 8000508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800050c:	08000579 	.word	0x08000579
 8000510:	08000583 	.word	0x08000583
 8000514:	08000603 	.word	0x08000603
 8000518:	080005ed 	.word	0x080005ed
 800051c:	0800058d 	.word	0x0800058d
 8000520:	0800062f 	.word	0x0800062f
 8000524:	08000623 	.word	0x08000623
 8000528:	68bb      	ldr	r3, [r7, #8]
 800052a:	f113 0f03 	cmn.w	r3, #3
 800052e:	d010      	beq.n	8000552 <app_state_run_handler+0x8e>
 8000530:	e07d      	b.n	800062e <app_state_run_handler+0x16a>
        case HSME_ENTRY:
        	HAL_GPIO_WritePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin, LED_OFF);
 8000532:	2200      	movs	r2, #0
 8000534:	2180      	movs	r1, #128	@ 0x80
 8000536:	4842      	ldr	r0, [pc, #264]	@ (8000640 <app_state_run_handler+0x17c>)
 8000538:	f002 f8f1 	bl	800271e <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_ON);
 800053c:	2201      	movs	r2, #1
 800053e:	2140      	movs	r1, #64	@ 0x40
 8000540:	483f      	ldr	r0, [pc, #252]	@ (8000640 <app_state_run_handler+0x17c>)
 8000542:	f002 f8ec 	bl	800271e <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 8000546:	2200      	movs	r2, #0
 8000548:	2120      	movs	r1, #32
 800054a:	483d      	ldr	r0, [pc, #244]	@ (8000640 <app_state_run_handler+0x17c>)
 800054c:	f002 f8e7 	bl	800271e <HAL_GPIO_WritePin>

            break;
 8000550:	e070      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_INIT:
    		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_PASSTIVE);
 8000552:	2200      	movs	r2, #0
 8000554:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000558:	483a      	ldr	r0, [pc, #232]	@ (8000644 <app_state_run_handler+0x180>)
 800055a:	f002 f8e0 	bl	800271e <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_OFF);
 800055e:	2200      	movs	r2, #0
 8000560:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000564:	4837      	ldr	r0, [pc, #220]	@ (8000644 <app_state_run_handler+0x180>)
 8000566:	f002 f8da 	bl	800271e <HAL_GPIO_WritePin>
            break;
 800056a:	e063      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_EXIT:
        	hsmTimerStop(hsmt_turn_off_led_stt_tick_handle);
 800056c:	4b36      	ldr	r3, [pc, #216]	@ (8000648 <app_state_run_handler+0x184>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4618      	mov	r0, r3
 8000572:	f004 fedb 	bl	800532c <hsmTimerStop>
            break;
 8000576:	e05d      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_SWITCH_LIMIT_ACTIVE:
        	me->dataModbusSlave[REG_STA_IS_PIN_IN_SLOT] = SLOT_FULL;
 8000578:	697b      	ldr	r3, [r7, #20]
 800057a:	2201      	movs	r2, #1
 800057c:	f8a3 237a 	strh.w	r2, [r3, #890]	@ 0x37a
        	break;
 8000580:	e058      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_SWITCH_LIMIT_PASSTIVE:
        	me->dataModbusSlave[REG_STA_IS_PIN_IN_SLOT] = SLOT_EMPTY;
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	2200      	movs	r2, #0
 8000586:	f8a3 237a 	strh.w	r2, [r3, #890]	@ 0x37a
        	break;
 800058a:	e053      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_COMM_RECEIVED_OK:
        	// Check Emergency
        	if(me->dataModbusSlave[REG_STA_IS_EMERGENCY_STOP]) {
 800058c:	697b      	ldr	r3, [r7, #20]
 800058e:	f8b3 337e 	ldrh.w	r3, [r3, #894]	@ 0x37e
 8000592:	2b00      	cmp	r3, #0
 8000594:	d006      	beq.n	80005a4 <app_state_run_handler+0xe0>
        		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_ACTIVE);
 8000596:	2201      	movs	r2, #1
 8000598:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800059c:	4829      	ldr	r0, [pc, #164]	@ (8000644 <app_state_run_handler+0x180>)
 800059e:	f002 f8be 	bl	800271e <HAL_GPIO_WritePin>
 80005a2:	e017      	b.n	80005d4 <app_state_run_handler+0x110>
        	} else {
        		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_PASSTIVE);
 80005a4:	2200      	movs	r2, #0
 80005a6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005aa:	4826      	ldr	r0, [pc, #152]	@ (8000644 <app_state_run_handler+0x180>)
 80005ac:	f002 f8b7 	bl	800271e <HAL_GPIO_WritePin>

            	// Check Chrg
            	if(me->dataModbusSlave[REG_STA_CHRG_CTRL]) {
 80005b0:	697b      	ldr	r3, [r7, #20]
 80005b2:	f8b3 3380 	ldrh.w	r3, [r3, #896]	@ 0x380
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d006      	beq.n	80005c8 <app_state_run_handler+0x104>
            		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_ON);
 80005ba:	2201      	movs	r2, #1
 80005bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005c0:	4820      	ldr	r0, [pc, #128]	@ (8000644 <app_state_run_handler+0x180>)
 80005c2:	f002 f8ac 	bl	800271e <HAL_GPIO_WritePin>
 80005c6:	e005      	b.n	80005d4 <app_state_run_handler+0x110>
            	} else {
            		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_OFF);
 80005c8:	2200      	movs	r2, #0
 80005ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005ce:	481d      	ldr	r0, [pc, #116]	@ (8000644 <app_state_run_handler+0x180>)
 80005d0:	f002 f8a5 	bl	800271e <HAL_GPIO_WritePin>
            	}
        	}
        	// Turn ON LED
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_ON);
 80005d4:	2201      	movs	r2, #1
 80005d6:	2120      	movs	r1, #32
 80005d8:	4819      	ldr	r0, [pc, #100]	@ (8000640 <app_state_run_handler+0x17c>)
 80005da:	f002 f8a0 	bl	800271e <HAL_GPIO_WritePin>
        	hsmTimerStart(hsmt_turn_off_led_stt_tick_handle, LED_STATUS_ON_MS);
 80005de:	4b1a      	ldr	r3, [pc, #104]	@ (8000648 <app_state_run_handler+0x184>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	2114      	movs	r1, #20
 80005e4:	4618      	mov	r0, r3
 80005e6:	f004 fe67 	bl	80052b8 <hsmTimerStart>
        	break;
 80005ea:	e023      	b.n	8000634 <app_state_run_handler+0x170>

        case HSME_BAT_RECEIVED_TIMEOUT:
        	me->dataModbusSlave[REG_STA_IS_PIN_TIMEOUT] = 1;
 80005ec:	697b      	ldr	r3, [r7, #20]
 80005ee:	2201      	movs	r2, #1
 80005f0:	f8a3 237c 	strh.w	r2, [r3, #892]	@ 0x37c
        	HSM_Tran(This, &app_state_bat_not_connected, 0, NULL);
 80005f4:	2300      	movs	r3, #0
 80005f6:	2200      	movs	r2, #0
 80005f8:	4914      	ldr	r1, [pc, #80]	@ (800064c <app_state_run_handler+0x188>)
 80005fa:	68f8      	ldr	r0, [r7, #12]
 80005fc:	f004 fcf9 	bl	8004ff2 <HSM_Tran>
        	break;
 8000600:	e018      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_BAT_RECEIVED_OK:
        	me->dataModbusSlave[REG_STA_IS_PIN_TIMEOUT] = 0;
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	2200      	movs	r2, #0
 8000606:	f8a3 237c 	strh.w	r2, [r3, #892]	@ 0x37c
        	// Check Fault:
        	if(me->dataModbusSlave[REG_STA_FAULTS]) {
 800060a:	697b      	ldr	r3, [r7, #20]
 800060c:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 8000610:	2b00      	cmp	r3, #0
 8000612:	d00e      	beq.n	8000632 <app_state_run_handler+0x16e>
        		HSM_Tran(This, &app_state_fault, 0, NULL);
 8000614:	2300      	movs	r3, #0
 8000616:	2200      	movs	r2, #0
 8000618:	490d      	ldr	r1, [pc, #52]	@ (8000650 <app_state_run_handler+0x18c>)
 800061a:	68f8      	ldr	r0, [r7, #12]
 800061c:	f004 fce9 	bl	8004ff2 <HSM_Tran>
        	}

        	break;
 8000620:	e007      	b.n	8000632 <app_state_run_handler+0x16e>
        case HSME_TURN_OFF_LED_STT_TICK_UPDATE:
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 8000622:	2200      	movs	r2, #0
 8000624:	2120      	movs	r1, #32
 8000626:	4806      	ldr	r0, [pc, #24]	@ (8000640 <app_state_run_handler+0x17c>)
 8000628:	f002 f879 	bl	800271e <HAL_GPIO_WritePin>
        	break;
 800062c:	e002      	b.n	8000634 <app_state_run_handler+0x170>
        default:
            return event;
 800062e:	68bb      	ldr	r3, [r7, #8]
 8000630:	e001      	b.n	8000636 <app_state_run_handler+0x172>
        	break;
 8000632:	bf00      	nop
    }
    return 0;
 8000634:	2300      	movs	r3, #0
}
 8000636:	4618      	mov	r0, r3
 8000638:	3718      	adds	r7, #24
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	40010c00 	.word	0x40010c00
 8000644:	40010800 	.word	0x40010800
 8000648:	200000d8 	.word	0x200000d8
 800064c:	200000c4 	.word	0x200000c4
 8000650:	200000b4 	.word	0x200000b4

08000654 <app_state_fault_handler>:
static HSM_EVENT app_state_fault_handler(HSM *This, HSM_EVENT event, void *param) {
 8000654:	b580      	push	{r7, lr}
 8000656:	b086      	sub	sp, #24
 8000658:	af00      	add	r7, sp, #0
 800065a:	60f8      	str	r0, [r7, #12]
 800065c:	60b9      	str	r1, [r7, #8]
 800065e:	607a      	str	r2, [r7, #4]
	DeviceHSM_t* me = (DeviceHSM_t*)This;
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	617b      	str	r3, [r7, #20]
    switch (event) {
 8000664:	68bb      	ldr	r3, [r7, #8]
 8000666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800066a:	d048      	beq.n	80006fe <app_state_fault_handler+0xaa>
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	f113 0f02 	cmn.w	r3, #2
 8000672:	d012      	beq.n	800069a <app_state_fault_handler+0x46>
 8000674:	68bb      	ldr	r3, [r7, #8]
 8000676:	f113 0f02 	cmn.w	r3, #2
 800067a:	d83e      	bhi.n	80006fa <app_state_fault_handler+0xa6>
 800067c:	68bb      	ldr	r3, [r7, #8]
 800067e:	f113 0f03 	cmn.w	r3, #3
 8000682:	d01a      	beq.n	80006ba <app_state_fault_handler+0x66>
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	f113 0f03 	cmn.w	r3, #3
 800068a:	d836      	bhi.n	80006fa <app_state_fault_handler+0xa6>
 800068c:	68bb      	ldr	r3, [r7, #8]
 800068e:	2b05      	cmp	r3, #5
 8000690:	d020      	beq.n	80006d4 <app_state_fault_handler+0x80>
 8000692:	68bb      	ldr	r3, [r7, #8]
 8000694:	2b06      	cmp	r3, #6
 8000696:	d024      	beq.n	80006e2 <app_state_fault_handler+0x8e>
 8000698:	e02f      	b.n	80006fa <app_state_fault_handler+0xa6>
        case HSME_ENTRY:
        	HAL_GPIO_WritePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin, LED_ON);
 800069a:	2201      	movs	r2, #1
 800069c:	2180      	movs	r1, #128	@ 0x80
 800069e:	481c      	ldr	r0, [pc, #112]	@ (8000710 <app_state_fault_handler+0xbc>)
 80006a0:	f002 f83d 	bl	800271e <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_OFF);
 80006a4:	2200      	movs	r2, #0
 80006a6:	2140      	movs	r1, #64	@ 0x40
 80006a8:	4819      	ldr	r0, [pc, #100]	@ (8000710 <app_state_fault_handler+0xbc>)
 80006aa:	f002 f838 	bl	800271e <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 80006ae:	2200      	movs	r2, #0
 80006b0:	2120      	movs	r1, #32
 80006b2:	4817      	ldr	r0, [pc, #92]	@ (8000710 <app_state_fault_handler+0xbc>)
 80006b4:	f002 f833 	bl	800271e <HAL_GPIO_WritePin>
            break;
 80006b8:	e024      	b.n	8000704 <app_state_fault_handler+0xb0>
        case HSME_INIT:
    		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_PASSTIVE);
 80006ba:	2200      	movs	r2, #0
 80006bc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006c0:	4814      	ldr	r0, [pc, #80]	@ (8000714 <app_state_fault_handler+0xc0>)
 80006c2:	f002 f82c 	bl	800271e <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_OFF);
 80006c6:	2200      	movs	r2, #0
 80006c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006cc:	4811      	ldr	r0, [pc, #68]	@ (8000714 <app_state_fault_handler+0xc0>)
 80006ce:	f002 f826 	bl	800271e <HAL_GPIO_WritePin>
            break;
 80006d2:	e017      	b.n	8000704 <app_state_fault_handler+0xb0>
        case HSME_EXIT:

            break;
        case HSME_SWITCH_LIMIT_PASSTIVE:
        	HSM_Tran(This, &app_state_run, 0, NULL);
 80006d4:	2300      	movs	r3, #0
 80006d6:	2200      	movs	r2, #0
 80006d8:	490f      	ldr	r1, [pc, #60]	@ (8000718 <app_state_fault_handler+0xc4>)
 80006da:	68f8      	ldr	r0, [r7, #12]
 80006dc:	f004 fc89 	bl	8004ff2 <HSM_Tran>
        	break;
 80006e0:	e010      	b.n	8000704 <app_state_fault_handler+0xb0>
        case HSME_BAT_RECEIVED_OK:
        	if(!me->dataModbusSlave[REG_STA_FAULTS]) {
 80006e2:	697b      	ldr	r3, [r7, #20]
 80006e4:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d10a      	bne.n	8000702 <app_state_fault_handler+0xae>
        		HSM_Tran(This, &app_state_run, 0, NULL);
 80006ec:	2300      	movs	r3, #0
 80006ee:	2200      	movs	r2, #0
 80006f0:	4909      	ldr	r1, [pc, #36]	@ (8000718 <app_state_fault_handler+0xc4>)
 80006f2:	68f8      	ldr	r0, [r7, #12]
 80006f4:	f004 fc7d 	bl	8004ff2 <HSM_Tran>
        	}
        	break;
 80006f8:	e003      	b.n	8000702 <app_state_fault_handler+0xae>
        default:
            return event;
 80006fa:	68bb      	ldr	r3, [r7, #8]
 80006fc:	e003      	b.n	8000706 <app_state_fault_handler+0xb2>
            break;
 80006fe:	bf00      	nop
 8000700:	e000      	b.n	8000704 <app_state_fault_handler+0xb0>
        	break;
 8000702:	bf00      	nop
    }
    return 0;
 8000704:	2300      	movs	r3, #0
}
 8000706:	4618      	mov	r0, r3
 8000708:	3718      	adds	r7, #24
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40010c00 	.word	0x40010c00
 8000714:	40010800 	.word	0x40010800
 8000718:	200000a4 	.word	0x200000a4

0800071c <app_state_bat_not_connected_handler>:

static HSM_EVENT app_state_bat_not_connected_handler(HSM *This, HSM_EVENT event, void *param) {
 800071c:	b580      	push	{r7, lr}
 800071e:	b086      	sub	sp, #24
 8000720:	af00      	add	r7, sp, #0
 8000722:	60f8      	str	r0, [r7, #12]
 8000724:	60b9      	str	r1, [r7, #8]
 8000726:	607a      	str	r2, [r7, #4]
	DeviceHSM_t* me = (DeviceHSM_t*)This;
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	617b      	str	r3, [r7, #20]
    switch (event) {
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000732:	d040      	beq.n	80007b6 <app_state_bat_not_connected_handler+0x9a>
 8000734:	68bb      	ldr	r3, [r7, #8]
 8000736:	f113 0f02 	cmn.w	r3, #2
 800073a:	d018      	beq.n	800076e <app_state_bat_not_connected_handler+0x52>
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	f113 0f02 	cmn.w	r3, #2
 8000742:	d85d      	bhi.n	8000800 <app_state_bat_not_connected_handler+0xe4>
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	f113 0f03 	cmn.w	r3, #3
 800074a:	d020      	beq.n	800078e <app_state_bat_not_connected_handler+0x72>
 800074c:	68bb      	ldr	r3, [r7, #8]
 800074e:	f113 0f03 	cmn.w	r3, #3
 8000752:	d855      	bhi.n	8000800 <app_state_bat_not_connected_handler+0xe4>
 8000754:	68bb      	ldr	r3, [r7, #8]
 8000756:	2b09      	cmp	r3, #9
 8000758:	d04d      	beq.n	80007f6 <app_state_bat_not_connected_handler+0xda>
 800075a:	68bb      	ldr	r3, [r7, #8]
 800075c:	2b09      	cmp	r3, #9
 800075e:	d84f      	bhi.n	8000800 <app_state_bat_not_connected_handler+0xe4>
 8000760:	68bb      	ldr	r3, [r7, #8]
 8000762:	2b05      	cmp	r3, #5
 8000764:	d02d      	beq.n	80007c2 <app_state_bat_not_connected_handler+0xa6>
 8000766:	68bb      	ldr	r3, [r7, #8]
 8000768:	2b06      	cmp	r3, #6
 800076a:	d031      	beq.n	80007d0 <app_state_bat_not_connected_handler+0xb4>
 800076c:	e048      	b.n	8000800 <app_state_bat_not_connected_handler+0xe4>
        case HSME_ENTRY:
        	HAL_GPIO_WritePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin, LED_ON);
 800076e:	2201      	movs	r2, #1
 8000770:	2180      	movs	r1, #128	@ 0x80
 8000772:	4827      	ldr	r0, [pc, #156]	@ (8000810 <app_state_bat_not_connected_handler+0xf4>)
 8000774:	f001 ffd3 	bl	800271e <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_OFF);
 8000778:	2200      	movs	r2, #0
 800077a:	2140      	movs	r1, #64	@ 0x40
 800077c:	4824      	ldr	r0, [pc, #144]	@ (8000810 <app_state_bat_not_connected_handler+0xf4>)
 800077e:	f001 ffce 	bl	800271e <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 8000782:	2200      	movs	r2, #0
 8000784:	2120      	movs	r1, #32
 8000786:	4822      	ldr	r0, [pc, #136]	@ (8000810 <app_state_bat_not_connected_handler+0xf4>)
 8000788:	f001 ffc9 	bl	800271e <HAL_GPIO_WritePin>
            break;
 800078c:	e03a      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        case HSME_INIT:
    		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_PASSTIVE);
 800078e:	2200      	movs	r2, #0
 8000790:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000794:	481f      	ldr	r0, [pc, #124]	@ (8000814 <app_state_bat_not_connected_handler+0xf8>)
 8000796:	f001 ffc2 	bl	800271e <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_OFF);
 800079a:	2200      	movs	r2, #0
 800079c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007a0:	481c      	ldr	r0, [pc, #112]	@ (8000814 <app_state_bat_not_connected_handler+0xf8>)
 80007a2:	f001 ffbc 	bl	800271e <HAL_GPIO_WritePin>

    		hsmTimerStart(hsmt_custom_tick_handle, 500);
 80007a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000818 <app_state_bat_not_connected_handler+0xfc>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80007ae:	4618      	mov	r0, r3
 80007b0:	f004 fd82 	bl	80052b8 <hsmTimerStart>
            break;
 80007b4:	e026      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        case HSME_EXIT:
        	hsmTimerStop(hsmt_custom_tick_handle);
 80007b6:	4b18      	ldr	r3, [pc, #96]	@ (8000818 <app_state_bat_not_connected_handler+0xfc>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4618      	mov	r0, r3
 80007bc:	f004 fdb6 	bl	800532c <hsmTimerStop>
            break;
 80007c0:	e020      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        case HSME_SWITCH_LIMIT_PASSTIVE:
        	HSM_Tran(This, &app_state_run, 0, NULL);
 80007c2:	2300      	movs	r3, #0
 80007c4:	2200      	movs	r2, #0
 80007c6:	4915      	ldr	r1, [pc, #84]	@ (800081c <app_state_bat_not_connected_handler+0x100>)
 80007c8:	68f8      	ldr	r0, [r7, #12]
 80007ca:	f004 fc12 	bl	8004ff2 <HSM_Tran>
        	break;
 80007ce:	e019      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        case HSME_BAT_RECEIVED_OK:
        	if(!me->dataModbusSlave[REG_STA_FAULTS]) {
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d106      	bne.n	80007e8 <app_state_bat_not_connected_handler+0xcc>
        		HSM_Tran(This, &app_state_run, 0, NULL);
 80007da:	2300      	movs	r3, #0
 80007dc:	2200      	movs	r2, #0
 80007de:	490f      	ldr	r1, [pc, #60]	@ (800081c <app_state_bat_not_connected_handler+0x100>)
 80007e0:	68f8      	ldr	r0, [r7, #12]
 80007e2:	f004 fc06 	bl	8004ff2 <HSM_Tran>
        	} else {
        		HSM_Tran(This, &app_state_fault, 0, NULL);
        	}
        	break;
 80007e6:	e00d      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        		HSM_Tran(This, &app_state_fault, 0, NULL);
 80007e8:	2300      	movs	r3, #0
 80007ea:	2200      	movs	r2, #0
 80007ec:	490c      	ldr	r1, [pc, #48]	@ (8000820 <app_state_bat_not_connected_handler+0x104>)
 80007ee:	68f8      	ldr	r0, [r7, #12]
 80007f0:	f004 fbff 	bl	8004ff2 <HSM_Tran>
        	break;
 80007f4:	e006      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        case HSME_CUSTOM_TICK_UPDATE:
        	HAL_GPIO_TogglePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin);
 80007f6:	2180      	movs	r1, #128	@ 0x80
 80007f8:	4805      	ldr	r0, [pc, #20]	@ (8000810 <app_state_bat_not_connected_handler+0xf4>)
 80007fa:	f001 ffa8 	bl	800274e <HAL_GPIO_TogglePin>
			break;
 80007fe:	e001      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        default:
            return event;
 8000800:	68bb      	ldr	r3, [r7, #8]
 8000802:	e000      	b.n	8000806 <app_state_bat_not_connected_handler+0xea>
    }
    return 0;
 8000804:	2300      	movs	r3, #0
}
 8000806:	4618      	mov	r0, r3
 8000808:	3718      	adds	r7, #24
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40010c00 	.word	0x40010c00
 8000814:	40010800 	.word	0x40010800
 8000818:	200000d4 	.word	0x200000d4
 800081c:	200000a4 	.word	0x200000a4
 8000820:	200000b4 	.word	0x200000b4

08000824 <hsmt_custom_tick_callback>:

static void
hsmt_custom_tick_callback(void* arg) {
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
	HSM *This = (HSM *)arg;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	60fb      	str	r3, [r7, #12]
	HSM_Run(This, HSME_CUSTOM_TICK_UPDATE, 0);
 8000830:	2200      	movs	r2, #0
 8000832:	2109      	movs	r1, #9
 8000834:	68f8      	ldr	r0, [r7, #12]
 8000836:	f004 fbc0 	bl	8004fba <HSM_Run>
}
 800083a:	bf00      	nop
 800083c:	3710      	adds	r7, #16
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}

08000842 <hsmt_turn_off_led_stt_tick_callback>:
static void
hsmt_turn_off_led_stt_tick_callback(void* arg) {
 8000842:	b580      	push	{r7, lr}
 8000844:	b084      	sub	sp, #16
 8000846:	af00      	add	r7, sp, #0
 8000848:	6078      	str	r0, [r7, #4]
	HSM *This = (HSM *)arg;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	60fb      	str	r3, [r7, #12]
	HSM_Run(This, HSME_TURN_OFF_LED_STT_TICK_UPDATE, 0);
 800084e:	2200      	movs	r2, #0
 8000850:	210a      	movs	r1, #10
 8000852:	68f8      	ldr	r0, [r7, #12]
 8000854:	f004 fbb1 	bl	8004fba <HSM_Run>
}
 8000858:	bf00      	nop
 800085a:	3710      	adds	r7, #16
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <hsmt_setting_done_tick_callback>:
static void
hsmt_setting_done_tick_callback(void* arg) {
 8000860:	b580      	push	{r7, lr}
 8000862:	b084      	sub	sp, #16
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
	HSM *This = (HSM *)arg;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	60fb      	str	r3, [r7, #12]
	HSM_Run(This, HSME_SETTING_DONE_TICK_UPDATE, 0);
 800086c:	2200      	movs	r2, #0
 800086e:	210b      	movs	r1, #11
 8000870:	68f8      	ldr	r0, [r7, #12]
 8000872:	f004 fba2 	bl	8004fba <HSM_Run>
}
 8000876:	bf00      	nop
 8000878:	3710      	adds	r7, #16
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
	...

08000880 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000886:	4b18      	ldr	r3, [pc, #96]	@ (80008e8 <MX_DMA_Init+0x68>)
 8000888:	695b      	ldr	r3, [r3, #20]
 800088a:	4a17      	ldr	r2, [pc, #92]	@ (80008e8 <MX_DMA_Init+0x68>)
 800088c:	f043 0301 	orr.w	r3, r3, #1
 8000890:	6153      	str	r3, [r2, #20]
 8000892:	4b15      	ldr	r3, [pc, #84]	@ (80008e8 <MX_DMA_Init+0x68>)
 8000894:	695b      	ldr	r3, [r3, #20]
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800089e:	2200      	movs	r2, #0
 80008a0:	2105      	movs	r1, #5
 80008a2:	200c      	movs	r0, #12
 80008a4:	f000 ffad 	bl	8001802 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80008a8:	200c      	movs	r0, #12
 80008aa:	f000 ffc6 	bl	800183a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2105      	movs	r1, #5
 80008b2:	200d      	movs	r0, #13
 80008b4:	f000 ffa5 	bl	8001802 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80008b8:	200d      	movs	r0, #13
 80008ba:	f000 ffbe 	bl	800183a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80008be:	2200      	movs	r2, #0
 80008c0:	2105      	movs	r1, #5
 80008c2:	2010      	movs	r0, #16
 80008c4:	f000 ff9d 	bl	8001802 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80008c8:	2010      	movs	r0, #16
 80008ca:	f000 ffb6 	bl	800183a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2105      	movs	r1, #5
 80008d2:	2011      	movs	r0, #17
 80008d4:	f000 ff95 	bl	8001802 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80008d8:	2011      	movs	r0, #17
 80008da:	f000 ffae 	bl	800183a <HAL_NVIC_EnableIRQ>

}
 80008de:	bf00      	nop
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40021000 	.word	0x40021000

080008ec <ReadModbusAddress>:
};

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
uint8_t ReadModbusAddress(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
    uint8_t addr = 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	71fb      	strb	r3, [r7, #7]

    if (!HAL_GPIO_ReadPin(ADDR4_GPIO_Port, ADDR4_Pin)) addr |= (1<<0);
 80008f6:	2101      	movs	r1, #1
 80008f8:	481f      	ldr	r0, [pc, #124]	@ (8000978 <ReadModbusAddress+0x8c>)
 80008fa:	f001 fef9 	bl	80026f0 <HAL_GPIO_ReadPin>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d103      	bne.n	800090c <ReadModbusAddress+0x20>
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	f043 0301 	orr.w	r3, r3, #1
 800090a:	71fb      	strb	r3, [r7, #7]
    if (!HAL_GPIO_ReadPin(ADDR3_GPIO_Port, ADDR3_Pin)) addr |= (1<<1);
 800090c:	2102      	movs	r1, #2
 800090e:	481a      	ldr	r0, [pc, #104]	@ (8000978 <ReadModbusAddress+0x8c>)
 8000910:	f001 feee 	bl	80026f0 <HAL_GPIO_ReadPin>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d103      	bne.n	8000922 <ReadModbusAddress+0x36>
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	f043 0302 	orr.w	r3, r3, #2
 8000920:	71fb      	strb	r3, [r7, #7]
    if (!HAL_GPIO_ReadPin(ADDR2_GPIO_Port, ADDR2_Pin)) addr |= (1<<2);
 8000922:	2104      	movs	r1, #4
 8000924:	4814      	ldr	r0, [pc, #80]	@ (8000978 <ReadModbusAddress+0x8c>)
 8000926:	f001 fee3 	bl	80026f0 <HAL_GPIO_ReadPin>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d103      	bne.n	8000938 <ReadModbusAddress+0x4c>
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	f043 0304 	orr.w	r3, r3, #4
 8000936:	71fb      	strb	r3, [r7, #7]
    if (!HAL_GPIO_ReadPin(ADDR1_GPIO_Port, ADDR1_Pin)) addr |= (1<<3);
 8000938:	2108      	movs	r1, #8
 800093a:	480f      	ldr	r0, [pc, #60]	@ (8000978 <ReadModbusAddress+0x8c>)
 800093c:	f001 fed8 	bl	80026f0 <HAL_GPIO_ReadPin>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d103      	bne.n	800094e <ReadModbusAddress+0x62>
 8000946:	79fb      	ldrb	r3, [r7, #7]
 8000948:	f043 0308 	orr.w	r3, r3, #8
 800094c:	71fb      	strb	r3, [r7, #7]
    if (!HAL_GPIO_ReadPin(ADDR0_GPIO_Port, ADDR0_Pin)) addr |= (1<<4);
 800094e:	2110      	movs	r1, #16
 8000950:	4809      	ldr	r0, [pc, #36]	@ (8000978 <ReadModbusAddress+0x8c>)
 8000952:	f001 fecd 	bl	80026f0 <HAL_GPIO_ReadPin>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d103      	bne.n	8000964 <ReadModbusAddress+0x78>
 800095c:	79fb      	ldrb	r3, [r7, #7]
 800095e:	f043 0310 	orr.w	r3, r3, #16
 8000962:	71fb      	strb	r3, [r7, #7]

    return (addr == 0) ? 1 : addr;  // Nu = 0 th dng a ch 1
 8000964:	79fb      	ldrb	r3, [r7, #7]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <ReadModbusAddress+0x82>
 800096a:	79fb      	ldrb	r3, [r7, #7]
 800096c:	e000      	b.n	8000970 <ReadModbusAddress+0x84>
 800096e:	2301      	movs	r3, #1
}
 8000970:	4618      	mov	r0, r3
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40010c00 	.word	0x40010c00

0800097c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of binsemaModbusMaster */
  binsemaModbusMasterHandle = osSemaphoreNew(1, 1, &binsemaModbusMaster_attributes);
 8000980:	4a14      	ldr	r2, [pc, #80]	@ (80009d4 <MX_FREERTOS_Init+0x58>)
 8000982:	2101      	movs	r1, #1
 8000984:	2001      	movs	r0, #1
 8000986:	f006 fcb7 	bl	80072f8 <osSemaphoreNew>
 800098a:	4603      	mov	r3, r0
 800098c:	4a12      	ldr	r2, [pc, #72]	@ (80009d8 <MX_FREERTOS_Init+0x5c>)
 800098e:	6013      	str	r3, [r2, #0]

  /* creation of binsemaModbusSlave */
  binsemaModbusSlaveHandle = osSemaphoreNew(1, 1, &binsemaModbusSlave_attributes);
 8000990:	4a12      	ldr	r2, [pc, #72]	@ (80009dc <MX_FREERTOS_Init+0x60>)
 8000992:	2101      	movs	r1, #1
 8000994:	2001      	movs	r0, #1
 8000996:	f006 fcaf 	bl	80072f8 <osSemaphoreNew>
 800099a:	4603      	mov	r3, r0
 800099c:	4a10      	ldr	r2, [pc, #64]	@ (80009e0 <MX_FREERTOS_Init+0x64>)
 800099e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80009a0:	4a10      	ldr	r2, [pc, #64]	@ (80009e4 <MX_FREERTOS_Init+0x68>)
 80009a2:	2100      	movs	r1, #0
 80009a4:	4810      	ldr	r0, [pc, #64]	@ (80009e8 <MX_FREERTOS_Init+0x6c>)
 80009a6:	f006 fbef 	bl	8007188 <osThreadNew>
 80009aa:	4603      	mov	r3, r0
 80009ac:	4a0f      	ldr	r2, [pc, #60]	@ (80009ec <MX_FREERTOS_Init+0x70>)
 80009ae:	6013      	str	r3, [r2, #0]

  /* creation of readBatteryTask */
  readBatteryTaskHandle = osThreadNew(StartReadBatteryTask, NULL, &readBatteryTask_attributes);
 80009b0:	4a0f      	ldr	r2, [pc, #60]	@ (80009f0 <MX_FREERTOS_Init+0x74>)
 80009b2:	2100      	movs	r1, #0
 80009b4:	480f      	ldr	r0, [pc, #60]	@ (80009f4 <MX_FREERTOS_Init+0x78>)
 80009b6:	f006 fbe7 	bl	8007188 <osThreadNew>
 80009ba:	4603      	mov	r3, r0
 80009bc:	4a0e      	ldr	r2, [pc, #56]	@ (80009f8 <MX_FREERTOS_Init+0x7c>)
 80009be:	6013      	str	r3, [r2, #0]

  /* creation of commTask */
  commTaskHandle = osThreadNew(StartCommTask, NULL, &commTask_attributes);
 80009c0:	4a0e      	ldr	r2, [pc, #56]	@ (80009fc <MX_FREERTOS_Init+0x80>)
 80009c2:	2100      	movs	r1, #0
 80009c4:	480e      	ldr	r0, [pc, #56]	@ (8000a00 <MX_FREERTOS_Init+0x84>)
 80009c6:	f006 fbdf 	bl	8007188 <osThreadNew>
 80009ca:	4603      	mov	r3, r0
 80009cc:	4a0d      	ldr	r2, [pc, #52]	@ (8000a04 <MX_FREERTOS_Init+0x88>)
 80009ce:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	0800af98 	.word	0x0800af98
 80009d8:	20000474 	.word	0x20000474
 80009dc:	0800afa8 	.word	0x0800afa8
 80009e0:	20000478 	.word	0x20000478
 80009e4:	0800af2c 	.word	0x0800af2c
 80009e8:	08000a09 	.word	0x08000a09
 80009ec:	20000468 	.word	0x20000468
 80009f0:	0800af50 	.word	0x0800af50
 80009f4:	08000bd1 	.word	0x08000bd1
 80009f8:	2000046c 	.word	0x2000046c
 80009fc:	0800af74 	.word	0x0800af74
 8000a00:	08000c91 	.word	0x08000c91
 8000a04:	20000470 	.word	0x20000470

08000a08 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
	/* Master initialization */
	osSemaphoreAcquire(binsemaModbusMasterHandle, 0);
 8000a10:	4b64      	ldr	r3, [pc, #400]	@ (8000ba4 <StartDefaultTask+0x19c>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2100      	movs	r1, #0
 8000a16:	4618      	mov	r0, r3
 8000a18:	f006 fcf8 	bl	800740c <osSemaphoreAcquire>
	osSemaphoreAcquire(binsemaModbusSlaveHandle, 0);
 8000a1c:	4b62      	ldr	r3, [pc, #392]	@ (8000ba8 <StartDefaultTask+0x1a0>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	2100      	movs	r1, #0
 8000a22:	4618      	mov	r0, r3
 8000a24:	f006 fcf2 	bl	800740c <osSemaphoreAcquire>

	device.modbus_address = ReadModbusAddress();
 8000a28:	f7ff ff60 	bl	80008ec <ReadModbusAddress>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	461a      	mov	r2, r3
 8000a30:	4b5e      	ldr	r3, [pc, #376]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a32:	721a      	strb	r2, [r3, #8]
	hsmTimerInit();
 8000a34:	f004 fd2e 	bl	8005494 <hsmTimerInit>
	default_parameter_init(&device);
 8000a38:	485c      	ldr	r0, [pc, #368]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a3a:	f7ff fb89 	bl	8000150 <default_parameter_init>
	app_states_hsm_init(&device);
 8000a3e:	485b      	ldr	r0, [pc, #364]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a40:	f7ff fc38 	bl	80002b4 <app_states_hsm_init>
	if(!device.modbus_address) {
 8000a44:	4b59      	ldr	r3, [pc, #356]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a46:	7a1b      	ldrb	r3, [r3, #8]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d123      	bne.n	8000a94 <StartDefaultTask+0x8c>
		uint8_t old_modbus_address = device.modbus_address;
 8000a4c:	4b57      	ldr	r3, [pc, #348]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a4e:	7a1b      	ldrb	r3, [r3, #8]
 8000a50:	73fb      	strb	r3, [r7, #15]
		while(1) {
			device.modbus_address = ReadModbusAddress();
 8000a52:	f7ff ff4b 	bl	80008ec <ReadModbusAddress>
 8000a56:	4603      	mov	r3, r0
 8000a58:	461a      	mov	r2, r3
 8000a5a:	4b54      	ldr	r3, [pc, #336]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a5c:	721a      	strb	r2, [r3, #8]
			if(device.modbus_address == 0) {
 8000a5e:	4b53      	ldr	r3, [pc, #332]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a60:	7a1b      	ldrb	r3, [r3, #8]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d105      	bne.n	8000a72 <StartDefaultTask+0x6a>
				HSM_Run((HSM *)&device, HSME_SET_INVALID_BAUD, 0);
 8000a66:	2200      	movs	r2, #0
 8000a68:	2102      	movs	r1, #2
 8000a6a:	4850      	ldr	r0, [pc, #320]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a6c:	f004 faa5 	bl	8004fba <HSM_Run>
 8000a70:	e00c      	b.n	8000a8c <StartDefaultTask+0x84>
			} else {
				if(device.modbus_address != old_modbus_address) {
 8000a72:	4b4e      	ldr	r3, [pc, #312]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a74:	7a1b      	ldrb	r3, [r3, #8]
 8000a76:	7bfa      	ldrb	r2, [r7, #15]
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	d007      	beq.n	8000a8c <StartDefaultTask+0x84>
					old_modbus_address = device.modbus_address;
 8000a7c:	4b4b      	ldr	r3, [pc, #300]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a7e:	7a1b      	ldrb	r3, [r3, #8]
 8000a80:	73fb      	strb	r3, [r7, #15]
					HSM_Run((HSM *)&device, HSME_SET_BAUD_CHANGE_VALUE, 0);
 8000a82:	2200      	movs	r2, #0
 8000a84:	2103      	movs	r1, #3
 8000a86:	4849      	ldr	r0, [pc, #292]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a88:	f004 fa97 	bl	8004fba <HSM_Run>
				}
			}
			osDelay(10);
 8000a8c:	200a      	movs	r0, #10
 8000a8e:	f006 fc18 	bl	80072c2 <osDelay>
			device.modbus_address = ReadModbusAddress();
 8000a92:	e7de      	b.n	8000a52 <StartDefaultTask+0x4a>
		}
	} else {


		device.handlerModbusMaster.uModbusType = MB_MASTER;
 8000a94:	4b45      	ldr	r3, [pc, #276]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a96:	2204      	movs	r2, #4
 8000a98:	731a      	strb	r2, [r3, #12]
		device.handlerModbusMaster.port =  &MB_BAT_UART;
 8000a9a:	4b44      	ldr	r3, [pc, #272]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a9c:	4a44      	ldr	r2, [pc, #272]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000a9e:	611a      	str	r2, [r3, #16]
		device.handlerModbusMaster.u8id = 0; // For master it must be 0
 8000aa0:	4b42      	ldr	r3, [pc, #264]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	751a      	strb	r2, [r3, #20]
		device.handlerModbusMaster.u16timeOut = 1000;
 8000aa6:	4b41      	ldr	r3, [pc, #260]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000aa8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000aac:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
		device.handlerModbusMaster.EN_Port = MB_BAT_PORT;
 8000ab0:	4b3e      	ldr	r3, [pc, #248]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000ab2:	4a40      	ldr	r2, [pc, #256]	@ (8000bb4 <StartDefaultTask+0x1ac>)
 8000ab4:	619a      	str	r2, [r3, #24]
		device.handlerModbusMaster.EN_Pin = MB_BAT_PIN;
 8000ab6:	4b3d      	ldr	r3, [pc, #244]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000ab8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000abc:	839a      	strh	r2, [r3, #28]
		device.handlerModbusMaster.u16regs = device.dataModbusMaster;
 8000abe:	4b3b      	ldr	r3, [pc, #236]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000ac0:	4a3d      	ldr	r2, [pc, #244]	@ (8000bb8 <StartDefaultTask+0x1b0>)
 8000ac2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		device.handlerModbusMaster.u16regsize= sizeof(device.dataModbusMaster)/sizeof(device.dataModbusMaster[0]);
 8000ac6:	4b39      	ldr	r3, [pc, #228]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000ac8:	2233      	movs	r2, #51	@ 0x33
 8000aca:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
		device.handlerModbusMaster.xTypeHW = USART_HW_DMA;
 8000ace:	4b37      	ldr	r3, [pc, #220]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000ad0:	2204      	movs	r2, #4
 8000ad2:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150

		/* Slave initialization */
		UART_ReconfigureByCode(&MB_COM_UART, device.storage.baudrate);
 8000ad6:	4b35      	ldr	r3, [pc, #212]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000ad8:	f893 3382 	ldrb.w	r3, [r3, #898]	@ 0x382
 8000adc:	4619      	mov	r1, r3
 8000ade:	4837      	ldr	r0, [pc, #220]	@ (8000bbc <StartDefaultTask+0x1b4>)
 8000ae0:	f7ff fbce 	bl	8000280 <UART_ReconfigureByCode>
		device.handlerModbusSlave.uModbusType = MB_SLAVE;
 8000ae4:	4b31      	ldr	r3, [pc, #196]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000ae6:	2203      	movs	r2, #3
 8000ae8:	f883 21cc 	strb.w	r2, [r3, #460]	@ 0x1cc
		device.handlerModbusSlave.port =  &MB_COM_UART;
 8000aec:	4b2f      	ldr	r3, [pc, #188]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000aee:	4a33      	ldr	r2, [pc, #204]	@ (8000bbc <StartDefaultTask+0x1b4>)
 8000af0:	f8c3 21d0 	str.w	r2, [r3, #464]	@ 0x1d0
		device.handlerModbusSlave.u8id = device.modbus_address;
 8000af4:	4b2d      	ldr	r3, [pc, #180]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000af6:	7a1a      	ldrb	r2, [r3, #8]
 8000af8:	4b2c      	ldr	r3, [pc, #176]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000afa:	f883 21d4 	strb.w	r2, [r3, #468]	@ 0x1d4
		device.handlerModbusSlave.u16timeOut = 1000;
 8000afe:	4b2b      	ldr	r3, [pc, #172]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b00:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000b04:	f8a3 226e 	strh.w	r2, [r3, #622]	@ 0x26e
		device.handlerModbusSlave.EN_Port = MB_COM_PORT;
 8000b08:	4b28      	ldr	r3, [pc, #160]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b0a:	4a2d      	ldr	r2, [pc, #180]	@ (8000bc0 <StartDefaultTask+0x1b8>)
 8000b0c:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		device.handlerModbusSlave.EN_Pin = MB_COM_PIN;
 8000b10:	4b26      	ldr	r3, [pc, #152]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b12:	2210      	movs	r2, #16
 8000b14:	f8a3 21dc 	strh.w	r2, [r3, #476]	@ 0x1dc
		device.handlerModbusSlave.u16regs = device.dataModbusSlave;
 8000b18:	4b24      	ldr	r3, [pc, #144]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b1a:	4a2a      	ldr	r2, [pc, #168]	@ (8000bc4 <StartDefaultTask+0x1bc>)
 8000b1c:	f8c3 2264 	str.w	r2, [r3, #612]	@ 0x264
		device.handlerModbusSlave.u16regsize= sizeof(device.dataModbusSlave)/sizeof(device.dataModbusSlave[0]);
 8000b20:	4b22      	ldr	r3, [pc, #136]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b22:	2237      	movs	r2, #55	@ 0x37
 8000b24:	f8a3 2270 	strh.w	r2, [r3, #624]	@ 0x270

		//Initialize Modbus library
		device.handlerModbusSlave.xTypeHW = USART_HW_DMA;
 8000b28:	4b20      	ldr	r3, [pc, #128]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b2a:	2204      	movs	r2, #4
 8000b2c:	f883 2310 	strb.w	r2, [r3, #784]	@ 0x310

		ModbusInit(&device.handlerModbusMaster);
 8000b30:	4825      	ldr	r0, [pc, #148]	@ (8000bc8 <StartDefaultTask+0x1c0>)
 8000b32:	f004 fd7f 	bl	8005634 <ModbusInit>
		ModbusStart(&device.handlerModbusMaster);
 8000b36:	4824      	ldr	r0, [pc, #144]	@ (8000bc8 <StartDefaultTask+0x1c0>)
 8000b38:	f004 fe24 	bl	8005784 <ModbusStart>

		ModbusInit(&device.handlerModbusSlave);
 8000b3c:	4823      	ldr	r0, [pc, #140]	@ (8000bcc <StartDefaultTask+0x1c4>)
 8000b3e:	f004 fd79 	bl	8005634 <ModbusInit>
		ModbusStart(&device.handlerModbusSlave);
 8000b42:	4822      	ldr	r0, [pc, #136]	@ (8000bcc <StartDefaultTask+0x1c4>)
 8000b44:	f004 fe1e 	bl	8005784 <ModbusStart>

		osSemaphoreRelease(binsemaModbusMasterHandle);
 8000b48:	4b16      	ldr	r3, [pc, #88]	@ (8000ba4 <StartDefaultTask+0x19c>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f006 fcaf 	bl	80074b0 <osSemaphoreRelease>
		osSemaphoreRelease(binsemaModbusSlaveHandle);
 8000b52:	4b15      	ldr	r3, [pc, #84]	@ (8000ba8 <StartDefaultTask+0x1a0>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4618      	mov	r0, r3
 8000b58:	f006 fcaa 	bl	80074b0 <osSemaphoreRelease>
	}

  for(;;)
  {
	  // Check Limit Switch
	  if (HAL_GPIO_ReadPin(LIMIT_SWITCH0_GPIO_Port, LIMIT_SWITCH0_Pin) == (GPIO_PinState)LS_ACTIVE
 8000b5c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b60:	4814      	ldr	r0, [pc, #80]	@ (8000bb4 <StartDefaultTask+0x1ac>)
 8000b62:	f001 fdc5 	bl	80026f0 <HAL_GPIO_ReadPin>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d007      	beq.n	8000b7c <StartDefaultTask+0x174>
			  || HAL_GPIO_ReadPin(LIMIT_SWITCH1_GPIO_Port, LIMIT_SWITCH1_Pin) == (GPIO_PinState)LS_ACTIVE ) {
 8000b6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b70:	4810      	ldr	r0, [pc, #64]	@ (8000bb4 <StartDefaultTask+0x1ac>)
 8000b72:	f001 fdbd 	bl	80026f0 <HAL_GPIO_ReadPin>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d105      	bne.n	8000b88 <StartDefaultTask+0x180>

		  HSM_Run((HSM *)&device, HSME_SWITCH_LIMIT_ACTIVE, 0);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2104      	movs	r1, #4
 8000b80:	480a      	ldr	r0, [pc, #40]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b82:	f004 fa1a 	bl	8004fba <HSM_Run>
 8000b86:	e008      	b.n	8000b9a <StartDefaultTask+0x192>
	  } else {
		  device.dataModbusSlave[REG_STA_IS_PIN_IN_SLOT] = SLOT_EMPTY;
 8000b88:	4b08      	ldr	r3, [pc, #32]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	f8a3 237a 	strh.w	r2, [r3, #890]	@ 0x37a
		  HSM_Run((HSM *)&device, HSME_SWITCH_LIMIT_PASSTIVE, 0);
 8000b90:	2200      	movs	r2, #0
 8000b92:	2105      	movs	r1, #5
 8000b94:	4805      	ldr	r0, [pc, #20]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b96:	f004 fa10 	bl	8004fba <HSM_Run>
	  }
	  osDelay(10);
 8000b9a:	200a      	movs	r0, #10
 8000b9c:	f006 fb91 	bl	80072c2 <osDelay>
	  if (HAL_GPIO_ReadPin(LIMIT_SWITCH0_GPIO_Port, LIMIT_SWITCH0_Pin) == (GPIO_PinState)LS_ACTIVE
 8000ba0:	e7dc      	b.n	8000b5c <StartDefaultTask+0x154>
 8000ba2:	bf00      	nop
 8000ba4:	20000474 	.word	0x20000474
 8000ba8:	20000478 	.word	0x20000478
 8000bac:	200000e0 	.word	0x200000e0
 8000bb0:	20000558 	.word	0x20000558
 8000bb4:	40010c00 	.word	0x40010c00
 8000bb8:	20000234 	.word	0x20000234
 8000bbc:	20000510 	.word	0x20000510
 8000bc0:	40010800 	.word	0x40010800
 8000bc4:	200003f4 	.word	0x200003f4
 8000bc8:	200000ec 	.word	0x200000ec
 8000bcc:	200002ac 	.word	0x200002ac

08000bd0 <StartReadBatteryTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadBatteryTask */
void StartReadBatteryTask(void *argument)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af02      	add	r7, sp, #8
 8000bd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadBatteryTask */
  /* Infinite loop */
  uint32_t u32NotificationValue;
  static uint16_t timeout_count = 0;
  osSemaphoreAcquire(binsemaModbusMasterHandle, osWaitForever);
 8000bd8:	4b28      	ldr	r3, [pc, #160]	@ (8000c7c <StartReadBatteryTask+0xac>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8000be0:	4618      	mov	r0, r3
 8000be2:	f006 fc13 	bl	800740c <osSemaphoreAcquire>

  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u8id = 0x10; // slave address
 8000be6:	4b26      	ldr	r3, [pc, #152]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000be8:	2210      	movs	r2, #16
 8000bea:	f883 21bc 	strb.w	r2, [r3, #444]	@ 0x1bc
  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u8fct = 0x03; // function code (this one is registers read)
 8000bee:	4b24      	ldr	r3, [pc, #144]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000bf0:	2203      	movs	r2, #3
 8000bf2:	f883 21bd 	strb.w	r2, [r3, #445]	@ 0x1bd
  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u16RegAdd = 0x00; // start address in slave
 8000bf6:	4b22      	ldr	r3, [pc, #136]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	f8a3 21be 	strh.w	r2, [r3, #446]	@ 0x1be
  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u16CoilsNo = TOTAL_BAT_REGISTERS; // number of elements (coils or registers) to read
 8000bfe:	4b20      	ldr	r3, [pc, #128]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000c00:	2233      	movs	r2, #51	@ 0x33
 8000c02:	f8a3 21c0 	strh.w	r2, [r3, #448]	@ 0x1c0
  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u16reg = device.dataModbusMaster; // pointer to a memory array
 8000c06:	4b1e      	ldr	r3, [pc, #120]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000c08:	4a1e      	ldr	r2, [pc, #120]	@ (8000c84 <StartReadBatteryTask+0xb4>)
 8000c0a:	f8c3 21c4 	str.w	r2, [r3, #452]	@ 0x1c4
  for(;;)
  {
	if(device.dataModbusSlave[REG_STA_IS_PIN_IN_SLOT] == SLOT_FULL) {
 8000c0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000c10:	f8b3 337a 	ldrh.w	r3, [r3, #890]	@ 0x37a
 8000c14:	2b01      	cmp	r3, #1
 8000c16:	d12d      	bne.n	8000c74 <StartReadBatteryTask+0xa4>
		ModbusQuery(&device.handlerModbusMaster, device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA]);
 8000c18:	4b19      	ldr	r3, [pc, #100]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000c1a:	f8d3 21c8 	ldr.w	r2, [r3, #456]	@ 0x1c8
 8000c1e:	9200      	str	r2, [sp, #0]
 8000c20:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000c24:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c26:	4818      	ldr	r0, [pc, #96]	@ (8000c88 <StartReadBatteryTask+0xb8>)
 8000c28:	f004 ffac 	bl	8005b84 <ModbusQuery>
		u32NotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000c2c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c30:	2001      	movs	r0, #1
 8000c32:	f008 fe03 	bl	800983c <ulTaskNotifyTake>
 8000c36:	60f8      	str	r0, [r7, #12]
		if(u32NotificationValue != OP_OK_QUERY) {
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	2b14      	cmp	r3, #20
 8000c3c:	d008      	beq.n	8000c50 <StartReadBatteryTask+0x80>
			timeout_count = 0;
 8000c3e:	4b13      	ldr	r3, [pc, #76]	@ (8000c8c <StartReadBatteryTask+0xbc>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	801a      	strh	r2, [r3, #0]
			HSM_Run((HSM *)&device, HSME_BAT_RECEIVED_OK, 0);
 8000c44:	2200      	movs	r2, #0
 8000c46:	2106      	movs	r1, #6
 8000c48:	480d      	ldr	r0, [pc, #52]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000c4a:	f004 f9b6 	bl	8004fba <HSM_Run>
 8000c4e:	e011      	b.n	8000c74 <StartReadBatteryTask+0xa4>
		} else {
			if(++timeout_count >= 5) {
 8000c50:	4b0e      	ldr	r3, [pc, #56]	@ (8000c8c <StartReadBatteryTask+0xbc>)
 8000c52:	881b      	ldrh	r3, [r3, #0]
 8000c54:	3301      	adds	r3, #1
 8000c56:	b29a      	uxth	r2, r3
 8000c58:	4b0c      	ldr	r3, [pc, #48]	@ (8000c8c <StartReadBatteryTask+0xbc>)
 8000c5a:	801a      	strh	r2, [r3, #0]
 8000c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c8c <StartReadBatteryTask+0xbc>)
 8000c5e:	881b      	ldrh	r3, [r3, #0]
 8000c60:	2b04      	cmp	r3, #4
 8000c62:	d907      	bls.n	8000c74 <StartReadBatteryTask+0xa4>
				timeout_count = 5;
 8000c64:	4b09      	ldr	r3, [pc, #36]	@ (8000c8c <StartReadBatteryTask+0xbc>)
 8000c66:	2205      	movs	r2, #5
 8000c68:	801a      	strh	r2, [r3, #0]
				HSM_Run((HSM *)&device, HSME_BAT_RECEIVED_TIMEOUT, 0);
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2107      	movs	r1, #7
 8000c6e:	4804      	ldr	r0, [pc, #16]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000c70:	f004 f9a3 	bl	8004fba <HSM_Run>
		}
	} else {

	}

    osDelay(100);
 8000c74:	2064      	movs	r0, #100	@ 0x64
 8000c76:	f006 fb24 	bl	80072c2 <osDelay>
	if(device.dataModbusSlave[REG_STA_IS_PIN_IN_SLOT] == SLOT_FULL) {
 8000c7a:	e7c8      	b.n	8000c0e <StartReadBatteryTask+0x3e>
 8000c7c:	20000474 	.word	0x20000474
 8000c80:	200000e0 	.word	0x200000e0
 8000c84:	20000234 	.word	0x20000234
 8000c88:	200000ec 	.word	0x200000ec
 8000c8c:	2000047c 	.word	0x2000047c

08000c90 <StartCommTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCommTask */
void StartCommTask(void *argument)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCommTask */
  /* Infinite loop */
  osSemaphoreAcquire(binsemaModbusSlaveHandle, osWaitForever);
 8000c98:	4b05      	ldr	r3, [pc, #20]	@ (8000cb0 <StartCommTask+0x20>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f006 fbb3 	bl	800740c <osSemaphoreAcquire>
  for(;;)
  {

	osDelay(100);
 8000ca6:	2064      	movs	r0, #100	@ 0x64
 8000ca8:	f006 fb0b 	bl	80072c2 <osDelay>
 8000cac:	e7fb      	b.n	8000ca6 <StartCommTask+0x16>
 8000cae:	bf00      	nop
 8000cb0:	20000478 	.word	0x20000478

08000cb4 <ModbusSlave_TxCompleteCallback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void ModbusSlave_TxCompleteCallback(modbusHandler_t *modH)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
	if(modH == &device.handlerModbusSlave) {
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	4a06      	ldr	r2, [pc, #24]	@ (8000cd8 <ModbusSlave_TxCompleteCallback+0x24>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d104      	bne.n	8000cce <ModbusSlave_TxCompleteCallback+0x1a>
		HSM_Run((HSM *)&device, HSME_COMM_RECEIVED_OK, 0);
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	2108      	movs	r1, #8
 8000cc8:	4804      	ldr	r0, [pc, #16]	@ (8000cdc <ModbusSlave_TxCompleteCallback+0x28>)
 8000cca:	f004 f976 	bl	8004fba <HSM_Run>
	}
}
 8000cce:	bf00      	nop
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	200002ac 	.word	0x200002ac
 8000cdc:	200000e0 	.word	0x200000e0

08000ce0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b088      	sub	sp, #32
 8000ce4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce6:	f107 0310 	add.w	r3, r7, #16
 8000cea:	2200      	movs	r2, #0
 8000cec:	601a      	str	r2, [r3, #0]
 8000cee:	605a      	str	r2, [r3, #4]
 8000cf0:	609a      	str	r2, [r3, #8]
 8000cf2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cf4:	4b34      	ldr	r3, [pc, #208]	@ (8000dc8 <MX_GPIO_Init+0xe8>)
 8000cf6:	699b      	ldr	r3, [r3, #24]
 8000cf8:	4a33      	ldr	r2, [pc, #204]	@ (8000dc8 <MX_GPIO_Init+0xe8>)
 8000cfa:	f043 0320 	orr.w	r3, r3, #32
 8000cfe:	6193      	str	r3, [r2, #24]
 8000d00:	4b31      	ldr	r3, [pc, #196]	@ (8000dc8 <MX_GPIO_Init+0xe8>)
 8000d02:	699b      	ldr	r3, [r3, #24]
 8000d04:	f003 0320 	and.w	r3, r3, #32
 8000d08:	60fb      	str	r3, [r7, #12]
 8000d0a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0c:	4b2e      	ldr	r3, [pc, #184]	@ (8000dc8 <MX_GPIO_Init+0xe8>)
 8000d0e:	699b      	ldr	r3, [r3, #24]
 8000d10:	4a2d      	ldr	r2, [pc, #180]	@ (8000dc8 <MX_GPIO_Init+0xe8>)
 8000d12:	f043 0304 	orr.w	r3, r3, #4
 8000d16:	6193      	str	r3, [r2, #24]
 8000d18:	4b2b      	ldr	r3, [pc, #172]	@ (8000dc8 <MX_GPIO_Init+0xe8>)
 8000d1a:	699b      	ldr	r3, [r3, #24]
 8000d1c:	f003 0304 	and.w	r3, r3, #4
 8000d20:	60bb      	str	r3, [r7, #8]
 8000d22:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d24:	4b28      	ldr	r3, [pc, #160]	@ (8000dc8 <MX_GPIO_Init+0xe8>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	4a27      	ldr	r2, [pc, #156]	@ (8000dc8 <MX_GPIO_Init+0xe8>)
 8000d2a:	f043 0308 	orr.w	r3, r3, #8
 8000d2e:	6193      	str	r3, [r2, #24]
 8000d30:	4b25      	ldr	r3, [pc, #148]	@ (8000dc8 <MX_GPIO_Init+0xe8>)
 8000d32:	699b      	ldr	r3, [r3, #24]
 8000d34:	f003 0308 	and.w	r3, r3, #8
 8000d38:	607b      	str	r3, [r7, #4]
 8000d3a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS4851_TXEN_Pin|CHARGE_CTRL_Pin|EMERGENCY_Pin, GPIO_PIN_RESET);
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	f44f 61a2 	mov.w	r1, #1296	@ 0x510
 8000d42:	4822      	ldr	r0, [pc, #136]	@ (8000dcc <MX_GPIO_Init+0xec>)
 8000d44:	f001 fceb 	bl	800271e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS4852_TXEN_Pin|LED_STT_Pin|LED_RUN_Pin|LED_FAULT_Pin, GPIO_PIN_RESET);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	f44f 5187 	mov.w	r1, #4320	@ 0x10e0
 8000d4e:	4820      	ldr	r0, [pc, #128]	@ (8000dd0 <MX_GPIO_Init+0xf0>)
 8000d50:	f001 fce5 	bl	800271e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RS4851_TXEN_Pin CHARGE_CTRL_Pin EMERGENCY_Pin */
  GPIO_InitStruct.Pin = RS4851_TXEN_Pin|CHARGE_CTRL_Pin|EMERGENCY_Pin;
 8000d54:	f44f 63a2 	mov.w	r3, #1296	@ 0x510
 8000d58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d62:	2302      	movs	r3, #2
 8000d64:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d66:	f107 0310 	add.w	r3, r7, #16
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4817      	ldr	r0, [pc, #92]	@ (8000dcc <MX_GPIO_Init+0xec>)
 8000d6e:	f001 fa7f 	bl	8002270 <HAL_GPIO_Init>

  /*Configure GPIO pin : RD_VOLTAGE_Pin */
  GPIO_InitStruct.Pin = RD_VOLTAGE_Pin;
 8000d72:	2340      	movs	r3, #64	@ 0x40
 8000d74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d76:	2303      	movs	r3, #3
 8000d78:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RD_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8000d7a:	f107 0310 	add.w	r3, r7, #16
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4812      	ldr	r0, [pc, #72]	@ (8000dcc <MX_GPIO_Init+0xec>)
 8000d82:	f001 fa75 	bl	8002270 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADDR4_Pin ADDR3_Pin ADDR2_Pin ADDR1_Pin
                           ADDR0_Pin LIMIT_SWITCH0_Pin LIMIT_SWITCH1_Pin */
  GPIO_InitStruct.Pin = ADDR4_Pin|ADDR3_Pin|ADDR2_Pin|ADDR1_Pin
 8000d86:	f240 331f 	movw	r3, #799	@ 0x31f
 8000d8a:	613b      	str	r3, [r7, #16]
                          |ADDR0_Pin|LIMIT_SWITCH0_Pin|LIMIT_SWITCH1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d90:	2301      	movs	r3, #1
 8000d92:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d94:	f107 0310 	add.w	r3, r7, #16
 8000d98:	4619      	mov	r1, r3
 8000d9a:	480d      	ldr	r0, [pc, #52]	@ (8000dd0 <MX_GPIO_Init+0xf0>)
 8000d9c:	f001 fa68 	bl	8002270 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS4852_TXEN_Pin LED_STT_Pin LED_RUN_Pin LED_FAULT_Pin */
  GPIO_InitStruct.Pin = RS4852_TXEN_Pin|LED_STT_Pin|LED_RUN_Pin|LED_FAULT_Pin;
 8000da0:	f44f 5387 	mov.w	r3, #4320	@ 0x10e0
 8000da4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da6:	2301      	movs	r3, #1
 8000da8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000daa:	2301      	movs	r3, #1
 8000dac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dae:	2302      	movs	r3, #2
 8000db0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db2:	f107 0310 	add.w	r3, r7, #16
 8000db6:	4619      	mov	r1, r3
 8000db8:	4805      	ldr	r0, [pc, #20]	@ (8000dd0 <MX_GPIO_Init+0xf0>)
 8000dba:	f001 fa59 	bl	8002270 <HAL_GPIO_Init>

}
 8000dbe:	bf00      	nop
 8000dc0:	3720      	adds	r7, #32
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	40021000 	.word	0x40021000
 8000dcc:	40010800 	.word	0x40010800
 8000dd0:	40010c00 	.word	0x40010c00

08000dd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd8:	f000 fc08 	bl	80015ec <HAL_Init>
  /* USER CODE BEGIN Init */
//  DWT_Init();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ddc:	f000 f812 	bl	8000e04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000de0:	f7ff ff7e 	bl	8000ce0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000de4:	f7ff fd4c 	bl	8000880 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000de8:	f000 f9fa 	bl	80011e0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000dec:	f000 fa22 	bl	8001234 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8000df0:	f000 f986 	bl	8001100 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000df4:	f006 f980 	bl	80070f8 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000df8:	f7ff fdc0 	bl	800097c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000dfc:	f006 f99e 	bl	800713c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <main+0x2c>

08000e04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b090      	sub	sp, #64	@ 0x40
 8000e08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e0a:	f107 0318 	add.w	r3, r7, #24
 8000e0e:	2228      	movs	r2, #40	@ 0x28
 8000e10:	2100      	movs	r1, #0
 8000e12:	4618      	mov	r0, r3
 8000e14:	f009 fef0 	bl	800abf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e18:	1d3b      	adds	r3, r7, #4
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	605a      	str	r2, [r3, #4]
 8000e20:	609a      	str	r2, [r3, #8]
 8000e22:	60da      	str	r2, [r3, #12]
 8000e24:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e26:	2301      	movs	r3, #1
 8000e28:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e2a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e2e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e30:	2300      	movs	r3, #0
 8000e32:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e34:	2301      	movs	r3, #1
 8000e36:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e3c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e40:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e42:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e48:	f107 0318 	add.w	r3, r7, #24
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f001 fc97 	bl	8002780 <HAL_RCC_OscConfig>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000e58:	f000 f832 	bl	8000ec0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e5c:	230f      	movs	r3, #15
 8000e5e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e60:	2302      	movs	r3, #2
 8000e62:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e64:	2300      	movs	r3, #0
 8000e66:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e68:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e6c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e72:	1d3b      	adds	r3, r7, #4
 8000e74:	2102      	movs	r1, #2
 8000e76:	4618      	mov	r0, r3
 8000e78:	f001 ff04 	bl	8002c84 <HAL_RCC_ClockConfig>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000e82:	f000 f81d 	bl	8000ec0 <Error_Handler>
  }
}
 8000e86:	bf00      	nop
 8000e88:	3740      	adds	r7, #64	@ 0x40
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
	...

08000e90 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a07      	ldr	r2, [pc, #28]	@ (8000ebc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d101      	bne.n	8000ea6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000ea2:	f000 fbb9 	bl	8001618 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == HSM_TIM) {
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000eae:	d101      	bne.n	8000eb4 <HAL_TIM_PeriodElapsedCallback+0x24>
	  HSM_TIM_IRQHandler();
 8000eb0:	f004 fa5c 	bl	800536c <HSM_TIM_IRQHandler>
  }
  /* USER CODE END Callback 1 */
}
 8000eb4:	bf00      	nop
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	40012c00 	.word	0x40012c00

08000ec0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ec4:	b672      	cpsid	i
}
 8000ec6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ec8:	bf00      	nop
 8000eca:	e7fd      	b.n	8000ec8 <Error_Handler+0x8>

08000ecc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ed2:	4b18      	ldr	r3, [pc, #96]	@ (8000f34 <HAL_MspInit+0x68>)
 8000ed4:	699b      	ldr	r3, [r3, #24]
 8000ed6:	4a17      	ldr	r2, [pc, #92]	@ (8000f34 <HAL_MspInit+0x68>)
 8000ed8:	f043 0301 	orr.w	r3, r3, #1
 8000edc:	6193      	str	r3, [r2, #24]
 8000ede:	4b15      	ldr	r3, [pc, #84]	@ (8000f34 <HAL_MspInit+0x68>)
 8000ee0:	699b      	ldr	r3, [r3, #24]
 8000ee2:	f003 0301 	and.w	r3, r3, #1
 8000ee6:	60bb      	str	r3, [r7, #8]
 8000ee8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eea:	4b12      	ldr	r3, [pc, #72]	@ (8000f34 <HAL_MspInit+0x68>)
 8000eec:	69db      	ldr	r3, [r3, #28]
 8000eee:	4a11      	ldr	r2, [pc, #68]	@ (8000f34 <HAL_MspInit+0x68>)
 8000ef0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ef4:	61d3      	str	r3, [r2, #28]
 8000ef6:	4b0f      	ldr	r3, [pc, #60]	@ (8000f34 <HAL_MspInit+0x68>)
 8000ef8:	69db      	ldr	r3, [r3, #28]
 8000efa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000efe:	607b      	str	r3, [r7, #4]
 8000f00:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f02:	2200      	movs	r2, #0
 8000f04:	210f      	movs	r1, #15
 8000f06:	f06f 0001 	mvn.w	r0, #1
 8000f0a:	f000 fc7a 	bl	8001802 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f38 <HAL_MspInit+0x6c>)
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	60fb      	str	r3, [r7, #12]
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000f1a:	60fb      	str	r3, [r7, #12]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	4a04      	ldr	r2, [pc, #16]	@ (8000f38 <HAL_MspInit+0x6c>)
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f2a:	bf00      	nop
 8000f2c:	3710      	adds	r7, #16
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40021000 	.word	0x40021000
 8000f38:	40010000 	.word	0x40010000

08000f3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b08c      	sub	sp, #48	@ 0x30
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000f44:	2300      	movs	r3, #0
 8000f46:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000f52:	4b2e      	ldr	r3, [pc, #184]	@ (800100c <HAL_InitTick+0xd0>)
 8000f54:	699b      	ldr	r3, [r3, #24]
 8000f56:	4a2d      	ldr	r2, [pc, #180]	@ (800100c <HAL_InitTick+0xd0>)
 8000f58:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f5c:	6193      	str	r3, [r2, #24]
 8000f5e:	4b2b      	ldr	r3, [pc, #172]	@ (800100c <HAL_InitTick+0xd0>)
 8000f60:	699b      	ldr	r3, [r3, #24]
 8000f62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000f66:	60bb      	str	r3, [r7, #8]
 8000f68:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f6a:	f107 020c 	add.w	r2, r7, #12
 8000f6e:	f107 0310 	add.w	r3, r7, #16
 8000f72:	4611      	mov	r1, r2
 8000f74:	4618      	mov	r0, r3
 8000f76:	f001 fff5 	bl	8002f64 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000f7a:	f001 ffdf 	bl	8002f3c <HAL_RCC_GetPCLK2Freq>
 8000f7e:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f82:	4a23      	ldr	r2, [pc, #140]	@ (8001010 <HAL_InitTick+0xd4>)
 8000f84:	fba2 2303 	umull	r2, r3, r2, r3
 8000f88:	0c9b      	lsrs	r3, r3, #18
 8000f8a:	3b01      	subs	r3, #1
 8000f8c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000f8e:	4b21      	ldr	r3, [pc, #132]	@ (8001014 <HAL_InitTick+0xd8>)
 8000f90:	4a21      	ldr	r2, [pc, #132]	@ (8001018 <HAL_InitTick+0xdc>)
 8000f92:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000f94:	4b1f      	ldr	r3, [pc, #124]	@ (8001014 <HAL_InitTick+0xd8>)
 8000f96:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000f9a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000f9c:	4a1d      	ldr	r2, [pc, #116]	@ (8001014 <HAL_InitTick+0xd8>)
 8000f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fa0:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000fa2:	4b1c      	ldr	r3, [pc, #112]	@ (8001014 <HAL_InitTick+0xd8>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fa8:	4b1a      	ldr	r3, [pc, #104]	@ (8001014 <HAL_InitTick+0xd8>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fae:	4b19      	ldr	r3, [pc, #100]	@ (8001014 <HAL_InitTick+0xd8>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000fb4:	4817      	ldr	r0, [pc, #92]	@ (8001014 <HAL_InitTick+0xd8>)
 8000fb6:	f002 f823 	bl	8003000 <HAL_TIM_Base_Init>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000fc0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d11b      	bne.n	8001000 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000fc8:	4812      	ldr	r0, [pc, #72]	@ (8001014 <HAL_InitTick+0xd8>)
 8000fca:	f002 f869 	bl	80030a0 <HAL_TIM_Base_Start_IT>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000fd4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d111      	bne.n	8001000 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000fdc:	2019      	movs	r0, #25
 8000fde:	f000 fc2c 	bl	800183a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2b0f      	cmp	r3, #15
 8000fe6:	d808      	bhi.n	8000ffa <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	6879      	ldr	r1, [r7, #4]
 8000fec:	2019      	movs	r0, #25
 8000fee:	f000 fc08 	bl	8001802 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ff2:	4a0a      	ldr	r2, [pc, #40]	@ (800101c <HAL_InitTick+0xe0>)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6013      	str	r3, [r2, #0]
 8000ff8:	e002      	b.n	8001000 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001000:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001004:	4618      	mov	r0, r3
 8001006:	3730      	adds	r7, #48	@ 0x30
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40021000 	.word	0x40021000
 8001010:	431bde83 	.word	0x431bde83
 8001014:	20000480 	.word	0x20000480
 8001018:	40012c00 	.word	0x40012c00
 800101c:	2000001c 	.word	0x2000001c

08001020 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001024:	bf00      	nop
 8001026:	e7fd      	b.n	8001024 <NMI_Handler+0x4>

08001028 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800102c:	bf00      	nop
 800102e:	e7fd      	b.n	800102c <HardFault_Handler+0x4>

08001030 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001034:	bf00      	nop
 8001036:	e7fd      	b.n	8001034 <MemManage_Handler+0x4>

08001038 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800103c:	bf00      	nop
 800103e:	e7fd      	b.n	800103c <BusFault_Handler+0x4>

08001040 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001044:	bf00      	nop
 8001046:	e7fd      	b.n	8001044 <UsageFault_Handler+0x4>

08001048 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800104c:	bf00      	nop
 800104e:	46bd      	mov	sp, r7
 8001050:	bc80      	pop	{r7}
 8001052:	4770      	bx	lr

08001054 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001058:	4802      	ldr	r0, [pc, #8]	@ (8001064 <DMA1_Channel2_IRQHandler+0x10>)
 800105a:	f000 fdd5 	bl	8001c08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	2000066c 	.word	0x2000066c

08001068 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800106c:	4802      	ldr	r0, [pc, #8]	@ (8001078 <DMA1_Channel3_IRQHandler+0x10>)
 800106e:	f000 fdcb 	bl	8001c08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000628 	.word	0x20000628

0800107c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001080:	4802      	ldr	r0, [pc, #8]	@ (800108c <DMA1_Channel6_IRQHandler+0x10>)
 8001082:	f000 fdc1 	bl	8001c08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	200005a0 	.word	0x200005a0

08001090 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001094:	4802      	ldr	r0, [pc, #8]	@ (80010a0 <DMA1_Channel7_IRQHandler+0x10>)
 8001096:	f000 fdb7 	bl	8001c08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	200005e4 	.word	0x200005e4

080010a4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80010a8:	4802      	ldr	r0, [pc, #8]	@ (80010b4 <TIM1_UP_IRQHandler+0x10>)
 80010aa:	f002 f84b 	bl	8003144 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	20000480 	.word	0x20000480

080010b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010bc:	4802      	ldr	r0, [pc, #8]	@ (80010c8 <TIM2_IRQHandler+0x10>)
 80010be:	f002 f841 	bl	8003144 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	200004c8 	.word	0x200004c8

080010cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80010d0:	4802      	ldr	r0, [pc, #8]	@ (80010dc <USART2_IRQHandler+0x10>)
 80010d2:	f002 fe5d 	bl	8003d90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000510 	.word	0x20000510

080010e0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80010e4:	4802      	ldr	r0, [pc, #8]	@ (80010f0 <USART3_IRQHandler+0x10>)
 80010e6:	f002 fe53 	bl	8003d90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80010ea:	bf00      	nop
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000558 	.word	0x20000558

080010f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bc80      	pop	{r7}
 80010fe:	4770      	bx	lr

08001100 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001106:	f107 0308 	add.w	r3, r7, #8
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]
 8001110:	609a      	str	r2, [r3, #8]
 8001112:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001114:	463b      	mov	r3, r7
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800111c:	4b1d      	ldr	r3, [pc, #116]	@ (8001194 <MX_TIM2_Init+0x94>)
 800111e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001122:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200-1;
 8001124:	4b1b      	ldr	r3, [pc, #108]	@ (8001194 <MX_TIM2_Init+0x94>)
 8001126:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800112a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800112c:	4b19      	ldr	r3, [pc, #100]	@ (8001194 <MX_TIM2_Init+0x94>)
 800112e:	2200      	movs	r2, #0
 8001130:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10-1;
 8001132:	4b18      	ldr	r3, [pc, #96]	@ (8001194 <MX_TIM2_Init+0x94>)
 8001134:	2209      	movs	r2, #9
 8001136:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001138:	4b16      	ldr	r3, [pc, #88]	@ (8001194 <MX_TIM2_Init+0x94>)
 800113a:	2200      	movs	r2, #0
 800113c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800113e:	4b15      	ldr	r3, [pc, #84]	@ (8001194 <MX_TIM2_Init+0x94>)
 8001140:	2200      	movs	r2, #0
 8001142:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001144:	4813      	ldr	r0, [pc, #76]	@ (8001194 <MX_TIM2_Init+0x94>)
 8001146:	f001 ff5b 	bl	8003000 <HAL_TIM_Base_Init>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001150:	f7ff feb6 	bl	8000ec0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001154:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001158:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800115a:	f107 0308 	add.w	r3, r7, #8
 800115e:	4619      	mov	r1, r3
 8001160:	480c      	ldr	r0, [pc, #48]	@ (8001194 <MX_TIM2_Init+0x94>)
 8001162:	f002 f8df 	bl	8003324 <HAL_TIM_ConfigClockSource>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800116c:	f7ff fea8 	bl	8000ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001170:	2300      	movs	r3, #0
 8001172:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001174:	2300      	movs	r3, #0
 8001176:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001178:	463b      	mov	r3, r7
 800117a:	4619      	mov	r1, r3
 800117c:	4805      	ldr	r0, [pc, #20]	@ (8001194 <MX_TIM2_Init+0x94>)
 800117e:	f002 fac1 	bl	8003704 <HAL_TIMEx_MasterConfigSynchronization>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001188:	f7ff fe9a 	bl	8000ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800118c:	bf00      	nop
 800118e:	3718      	adds	r7, #24
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	200004c8 	.word	0x200004c8

08001198 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011a8:	d113      	bne.n	80011d2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011aa:	4b0c      	ldr	r3, [pc, #48]	@ (80011dc <HAL_TIM_Base_MspInit+0x44>)
 80011ac:	69db      	ldr	r3, [r3, #28]
 80011ae:	4a0b      	ldr	r2, [pc, #44]	@ (80011dc <HAL_TIM_Base_MspInit+0x44>)
 80011b0:	f043 0301 	orr.w	r3, r3, #1
 80011b4:	61d3      	str	r3, [r2, #28]
 80011b6:	4b09      	ldr	r3, [pc, #36]	@ (80011dc <HAL_TIM_Base_MspInit+0x44>)
 80011b8:	69db      	ldr	r3, [r3, #28]
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	60fb      	str	r3, [r7, #12]
 80011c0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80011c2:	2200      	movs	r2, #0
 80011c4:	2105      	movs	r1, #5
 80011c6:	201c      	movs	r0, #28
 80011c8:	f000 fb1b 	bl	8001802 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011cc:	201c      	movs	r0, #28
 80011ce:	f000 fb34 	bl	800183a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80011d2:	bf00      	nop
 80011d4:	3710      	adds	r7, #16
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40021000 	.word	0x40021000

080011e0 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011e4:	4b11      	ldr	r3, [pc, #68]	@ (800122c <MX_USART2_UART_Init+0x4c>)
 80011e6:	4a12      	ldr	r2, [pc, #72]	@ (8001230 <MX_USART2_UART_Init+0x50>)
 80011e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011ea:	4b10      	ldr	r3, [pc, #64]	@ (800122c <MX_USART2_UART_Init+0x4c>)
 80011ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011f2:	4b0e      	ldr	r3, [pc, #56]	@ (800122c <MX_USART2_UART_Init+0x4c>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011f8:	4b0c      	ldr	r3, [pc, #48]	@ (800122c <MX_USART2_UART_Init+0x4c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011fe:	4b0b      	ldr	r3, [pc, #44]	@ (800122c <MX_USART2_UART_Init+0x4c>)
 8001200:	2200      	movs	r2, #0
 8001202:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001204:	4b09      	ldr	r3, [pc, #36]	@ (800122c <MX_USART2_UART_Init+0x4c>)
 8001206:	220c      	movs	r2, #12
 8001208:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800120a:	4b08      	ldr	r3, [pc, #32]	@ (800122c <MX_USART2_UART_Init+0x4c>)
 800120c:	2200      	movs	r2, #0
 800120e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001210:	4b06      	ldr	r3, [pc, #24]	@ (800122c <MX_USART2_UART_Init+0x4c>)
 8001212:	2200      	movs	r2, #0
 8001214:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001216:	4805      	ldr	r0, [pc, #20]	@ (800122c <MX_USART2_UART_Init+0x4c>)
 8001218:	f002 fae4 	bl	80037e4 <HAL_UART_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001222:	f7ff fe4d 	bl	8000ec0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001226:	bf00      	nop
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	20000510 	.word	0x20000510
 8001230:	40004400 	.word	0x40004400

08001234 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001238:	4b11      	ldr	r3, [pc, #68]	@ (8001280 <MX_USART3_UART_Init+0x4c>)
 800123a:	4a12      	ldr	r2, [pc, #72]	@ (8001284 <MX_USART3_UART_Init+0x50>)
 800123c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800123e:	4b10      	ldr	r3, [pc, #64]	@ (8001280 <MX_USART3_UART_Init+0x4c>)
 8001240:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001244:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001246:	4b0e      	ldr	r3, [pc, #56]	@ (8001280 <MX_USART3_UART_Init+0x4c>)
 8001248:	2200      	movs	r2, #0
 800124a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800124c:	4b0c      	ldr	r3, [pc, #48]	@ (8001280 <MX_USART3_UART_Init+0x4c>)
 800124e:	2200      	movs	r2, #0
 8001250:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001252:	4b0b      	ldr	r3, [pc, #44]	@ (8001280 <MX_USART3_UART_Init+0x4c>)
 8001254:	2200      	movs	r2, #0
 8001256:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001258:	4b09      	ldr	r3, [pc, #36]	@ (8001280 <MX_USART3_UART_Init+0x4c>)
 800125a:	220c      	movs	r2, #12
 800125c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800125e:	4b08      	ldr	r3, [pc, #32]	@ (8001280 <MX_USART3_UART_Init+0x4c>)
 8001260:	2200      	movs	r2, #0
 8001262:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001264:	4b06      	ldr	r3, [pc, #24]	@ (8001280 <MX_USART3_UART_Init+0x4c>)
 8001266:	2200      	movs	r2, #0
 8001268:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800126a:	4805      	ldr	r0, [pc, #20]	@ (8001280 <MX_USART3_UART_Init+0x4c>)
 800126c:	f002 faba 	bl	80037e4 <HAL_UART_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001276:	f7ff fe23 	bl	8000ec0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800127a:	bf00      	nop
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	20000558 	.word	0x20000558
 8001284:	40004800 	.word	0x40004800

08001288 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b08a      	sub	sp, #40	@ 0x28
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001290:	f107 0318 	add.w	r3, r7, #24
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	609a      	str	r2, [r3, #8]
 800129c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4a8c      	ldr	r2, [pc, #560]	@ (80014d4 <HAL_UART_MspInit+0x24c>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	f040 8085 	bne.w	80013b4 <HAL_UART_MspInit+0x12c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012aa:	4b8b      	ldr	r3, [pc, #556]	@ (80014d8 <HAL_UART_MspInit+0x250>)
 80012ac:	69db      	ldr	r3, [r3, #28]
 80012ae:	4a8a      	ldr	r2, [pc, #552]	@ (80014d8 <HAL_UART_MspInit+0x250>)
 80012b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012b4:	61d3      	str	r3, [r2, #28]
 80012b6:	4b88      	ldr	r3, [pc, #544]	@ (80014d8 <HAL_UART_MspInit+0x250>)
 80012b8:	69db      	ldr	r3, [r3, #28]
 80012ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012be:	617b      	str	r3, [r7, #20]
 80012c0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c2:	4b85      	ldr	r3, [pc, #532]	@ (80014d8 <HAL_UART_MspInit+0x250>)
 80012c4:	699b      	ldr	r3, [r3, #24]
 80012c6:	4a84      	ldr	r2, [pc, #528]	@ (80014d8 <HAL_UART_MspInit+0x250>)
 80012c8:	f043 0304 	orr.w	r3, r3, #4
 80012cc:	6193      	str	r3, [r2, #24]
 80012ce:	4b82      	ldr	r3, [pc, #520]	@ (80014d8 <HAL_UART_MspInit+0x250>)
 80012d0:	699b      	ldr	r3, [r3, #24]
 80012d2:	f003 0304 	and.w	r3, r3, #4
 80012d6:	613b      	str	r3, [r7, #16]
 80012d8:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = RS4851_DI_Pin;
 80012da:	2304      	movs	r3, #4
 80012dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012de:	2302      	movs	r3, #2
 80012e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012e2:	2303      	movs	r3, #3
 80012e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(RS4851_DI_GPIO_Port, &GPIO_InitStruct);
 80012e6:	f107 0318 	add.w	r3, r7, #24
 80012ea:	4619      	mov	r1, r3
 80012ec:	487b      	ldr	r0, [pc, #492]	@ (80014dc <HAL_UART_MspInit+0x254>)
 80012ee:	f000 ffbf 	bl	8002270 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RS4851_RO_Pin;
 80012f2:	2308      	movs	r3, #8
 80012f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012f6:	2300      	movs	r3, #0
 80012f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fa:	2300      	movs	r3, #0
 80012fc:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RS4851_RO_GPIO_Port, &GPIO_InitStruct);
 80012fe:	f107 0318 	add.w	r3, r7, #24
 8001302:	4619      	mov	r1, r3
 8001304:	4875      	ldr	r0, [pc, #468]	@ (80014dc <HAL_UART_MspInit+0x254>)
 8001306:	f000 ffb3 	bl	8002270 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800130a:	4b75      	ldr	r3, [pc, #468]	@ (80014e0 <HAL_UART_MspInit+0x258>)
 800130c:	4a75      	ldr	r2, [pc, #468]	@ (80014e4 <HAL_UART_MspInit+0x25c>)
 800130e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001310:	4b73      	ldr	r3, [pc, #460]	@ (80014e0 <HAL_UART_MspInit+0x258>)
 8001312:	2200      	movs	r2, #0
 8001314:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001316:	4b72      	ldr	r3, [pc, #456]	@ (80014e0 <HAL_UART_MspInit+0x258>)
 8001318:	2200      	movs	r2, #0
 800131a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800131c:	4b70      	ldr	r3, [pc, #448]	@ (80014e0 <HAL_UART_MspInit+0x258>)
 800131e:	2280      	movs	r2, #128	@ 0x80
 8001320:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001322:	4b6f      	ldr	r3, [pc, #444]	@ (80014e0 <HAL_UART_MspInit+0x258>)
 8001324:	2200      	movs	r2, #0
 8001326:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001328:	4b6d      	ldr	r3, [pc, #436]	@ (80014e0 <HAL_UART_MspInit+0x258>)
 800132a:	2200      	movs	r2, #0
 800132c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800132e:	4b6c      	ldr	r3, [pc, #432]	@ (80014e0 <HAL_UART_MspInit+0x258>)
 8001330:	2200      	movs	r2, #0
 8001332:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001334:	4b6a      	ldr	r3, [pc, #424]	@ (80014e0 <HAL_UART_MspInit+0x258>)
 8001336:	2200      	movs	r2, #0
 8001338:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800133a:	4869      	ldr	r0, [pc, #420]	@ (80014e0 <HAL_UART_MspInit+0x258>)
 800133c:	f000 fa9a 	bl	8001874 <HAL_DMA_Init>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8001346:	f7ff fdbb 	bl	8000ec0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4a64      	ldr	r2, [pc, #400]	@ (80014e0 <HAL_UART_MspInit+0x258>)
 800134e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001350:	4a63      	ldr	r2, [pc, #396]	@ (80014e0 <HAL_UART_MspInit+0x258>)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001356:	4b64      	ldr	r3, [pc, #400]	@ (80014e8 <HAL_UART_MspInit+0x260>)
 8001358:	4a64      	ldr	r2, [pc, #400]	@ (80014ec <HAL_UART_MspInit+0x264>)
 800135a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800135c:	4b62      	ldr	r3, [pc, #392]	@ (80014e8 <HAL_UART_MspInit+0x260>)
 800135e:	2210      	movs	r2, #16
 8001360:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001362:	4b61      	ldr	r3, [pc, #388]	@ (80014e8 <HAL_UART_MspInit+0x260>)
 8001364:	2200      	movs	r2, #0
 8001366:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001368:	4b5f      	ldr	r3, [pc, #380]	@ (80014e8 <HAL_UART_MspInit+0x260>)
 800136a:	2280      	movs	r2, #128	@ 0x80
 800136c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800136e:	4b5e      	ldr	r3, [pc, #376]	@ (80014e8 <HAL_UART_MspInit+0x260>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001374:	4b5c      	ldr	r3, [pc, #368]	@ (80014e8 <HAL_UART_MspInit+0x260>)
 8001376:	2200      	movs	r2, #0
 8001378:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800137a:	4b5b      	ldr	r3, [pc, #364]	@ (80014e8 <HAL_UART_MspInit+0x260>)
 800137c:	2200      	movs	r2, #0
 800137e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001380:	4b59      	ldr	r3, [pc, #356]	@ (80014e8 <HAL_UART_MspInit+0x260>)
 8001382:	2200      	movs	r2, #0
 8001384:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001386:	4858      	ldr	r0, [pc, #352]	@ (80014e8 <HAL_UART_MspInit+0x260>)
 8001388:	f000 fa74 	bl	8001874 <HAL_DMA_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 8001392:	f7ff fd95 	bl	8000ec0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4a53      	ldr	r2, [pc, #332]	@ (80014e8 <HAL_UART_MspInit+0x260>)
 800139a:	639a      	str	r2, [r3, #56]	@ 0x38
 800139c:	4a52      	ldr	r2, [pc, #328]	@ (80014e8 <HAL_UART_MspInit+0x260>)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80013a2:	2200      	movs	r2, #0
 80013a4:	2105      	movs	r1, #5
 80013a6:	2026      	movs	r0, #38	@ 0x26
 80013a8:	f000 fa2b 	bl	8001802 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80013ac:	2026      	movs	r0, #38	@ 0x26
 80013ae:	f000 fa44 	bl	800183a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80013b2:	e08b      	b.n	80014cc <HAL_UART_MspInit+0x244>
  else if(uartHandle->Instance==USART3)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a4d      	ldr	r2, [pc, #308]	@ (80014f0 <HAL_UART_MspInit+0x268>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	f040 8086 	bne.w	80014cc <HAL_UART_MspInit+0x244>
    __HAL_RCC_USART3_CLK_ENABLE();
 80013c0:	4b45      	ldr	r3, [pc, #276]	@ (80014d8 <HAL_UART_MspInit+0x250>)
 80013c2:	69db      	ldr	r3, [r3, #28]
 80013c4:	4a44      	ldr	r2, [pc, #272]	@ (80014d8 <HAL_UART_MspInit+0x250>)
 80013c6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013ca:	61d3      	str	r3, [r2, #28]
 80013cc:	4b42      	ldr	r3, [pc, #264]	@ (80014d8 <HAL_UART_MspInit+0x250>)
 80013ce:	69db      	ldr	r3, [r3, #28]
 80013d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013d4:	60fb      	str	r3, [r7, #12]
 80013d6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d8:	4b3f      	ldr	r3, [pc, #252]	@ (80014d8 <HAL_UART_MspInit+0x250>)
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	4a3e      	ldr	r2, [pc, #248]	@ (80014d8 <HAL_UART_MspInit+0x250>)
 80013de:	f043 0308 	orr.w	r3, r3, #8
 80013e2:	6193      	str	r3, [r2, #24]
 80013e4:	4b3c      	ldr	r3, [pc, #240]	@ (80014d8 <HAL_UART_MspInit+0x250>)
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	f003 0308 	and.w	r3, r3, #8
 80013ec:	60bb      	str	r3, [r7, #8]
 80013ee:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS4852_DI_Pin;
 80013f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f6:	2302      	movs	r3, #2
 80013f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013fa:	2303      	movs	r3, #3
 80013fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(RS4852_DI_GPIO_Port, &GPIO_InitStruct);
 80013fe:	f107 0318 	add.w	r3, r7, #24
 8001402:	4619      	mov	r1, r3
 8001404:	483b      	ldr	r0, [pc, #236]	@ (80014f4 <HAL_UART_MspInit+0x26c>)
 8001406:	f000 ff33 	bl	8002270 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RS4852_RO_Pin;
 800140a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800140e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001410:	2300      	movs	r3, #0
 8001412:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001414:	2300      	movs	r3, #0
 8001416:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RS4852_RO_GPIO_Port, &GPIO_InitStruct);
 8001418:	f107 0318 	add.w	r3, r7, #24
 800141c:	4619      	mov	r1, r3
 800141e:	4835      	ldr	r0, [pc, #212]	@ (80014f4 <HAL_UART_MspInit+0x26c>)
 8001420:	f000 ff26 	bl	8002270 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8001424:	4b34      	ldr	r3, [pc, #208]	@ (80014f8 <HAL_UART_MspInit+0x270>)
 8001426:	4a35      	ldr	r2, [pc, #212]	@ (80014fc <HAL_UART_MspInit+0x274>)
 8001428:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800142a:	4b33      	ldr	r3, [pc, #204]	@ (80014f8 <HAL_UART_MspInit+0x270>)
 800142c:	2200      	movs	r2, #0
 800142e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001430:	4b31      	ldr	r3, [pc, #196]	@ (80014f8 <HAL_UART_MspInit+0x270>)
 8001432:	2200      	movs	r2, #0
 8001434:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001436:	4b30      	ldr	r3, [pc, #192]	@ (80014f8 <HAL_UART_MspInit+0x270>)
 8001438:	2280      	movs	r2, #128	@ 0x80
 800143a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800143c:	4b2e      	ldr	r3, [pc, #184]	@ (80014f8 <HAL_UART_MspInit+0x270>)
 800143e:	2200      	movs	r2, #0
 8001440:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001442:	4b2d      	ldr	r3, [pc, #180]	@ (80014f8 <HAL_UART_MspInit+0x270>)
 8001444:	2200      	movs	r2, #0
 8001446:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001448:	4b2b      	ldr	r3, [pc, #172]	@ (80014f8 <HAL_UART_MspInit+0x270>)
 800144a:	2200      	movs	r2, #0
 800144c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800144e:	4b2a      	ldr	r3, [pc, #168]	@ (80014f8 <HAL_UART_MspInit+0x270>)
 8001450:	2200      	movs	r2, #0
 8001452:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001454:	4828      	ldr	r0, [pc, #160]	@ (80014f8 <HAL_UART_MspInit+0x270>)
 8001456:	f000 fa0d 	bl	8001874 <HAL_DMA_Init>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <HAL_UART_MspInit+0x1dc>
      Error_Handler();
 8001460:	f7ff fd2e 	bl	8000ec0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	4a24      	ldr	r2, [pc, #144]	@ (80014f8 <HAL_UART_MspInit+0x270>)
 8001468:	63da      	str	r2, [r3, #60]	@ 0x3c
 800146a:	4a23      	ldr	r2, [pc, #140]	@ (80014f8 <HAL_UART_MspInit+0x270>)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8001470:	4b23      	ldr	r3, [pc, #140]	@ (8001500 <HAL_UART_MspInit+0x278>)
 8001472:	4a24      	ldr	r2, [pc, #144]	@ (8001504 <HAL_UART_MspInit+0x27c>)
 8001474:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001476:	4b22      	ldr	r3, [pc, #136]	@ (8001500 <HAL_UART_MspInit+0x278>)
 8001478:	2210      	movs	r2, #16
 800147a:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800147c:	4b20      	ldr	r3, [pc, #128]	@ (8001500 <HAL_UART_MspInit+0x278>)
 800147e:	2200      	movs	r2, #0
 8001480:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001482:	4b1f      	ldr	r3, [pc, #124]	@ (8001500 <HAL_UART_MspInit+0x278>)
 8001484:	2280      	movs	r2, #128	@ 0x80
 8001486:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001488:	4b1d      	ldr	r3, [pc, #116]	@ (8001500 <HAL_UART_MspInit+0x278>)
 800148a:	2200      	movs	r2, #0
 800148c:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800148e:	4b1c      	ldr	r3, [pc, #112]	@ (8001500 <HAL_UART_MspInit+0x278>)
 8001490:	2200      	movs	r2, #0
 8001492:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001494:	4b1a      	ldr	r3, [pc, #104]	@ (8001500 <HAL_UART_MspInit+0x278>)
 8001496:	2200      	movs	r2, #0
 8001498:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800149a:	4b19      	ldr	r3, [pc, #100]	@ (8001500 <HAL_UART_MspInit+0x278>)
 800149c:	2200      	movs	r2, #0
 800149e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80014a0:	4817      	ldr	r0, [pc, #92]	@ (8001500 <HAL_UART_MspInit+0x278>)
 80014a2:	f000 f9e7 	bl	8001874 <HAL_DMA_Init>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <HAL_UART_MspInit+0x228>
      Error_Handler();
 80014ac:	f7ff fd08 	bl	8000ec0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4a13      	ldr	r2, [pc, #76]	@ (8001500 <HAL_UART_MspInit+0x278>)
 80014b4:	639a      	str	r2, [r3, #56]	@ 0x38
 80014b6:	4a12      	ldr	r2, [pc, #72]	@ (8001500 <HAL_UART_MspInit+0x278>)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80014bc:	2200      	movs	r2, #0
 80014be:	2105      	movs	r1, #5
 80014c0:	2027      	movs	r0, #39	@ 0x27
 80014c2:	f000 f99e 	bl	8001802 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80014c6:	2027      	movs	r0, #39	@ 0x27
 80014c8:	f000 f9b7 	bl	800183a <HAL_NVIC_EnableIRQ>
}
 80014cc:	bf00      	nop
 80014ce:	3728      	adds	r7, #40	@ 0x28
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	40004400 	.word	0x40004400
 80014d8:	40021000 	.word	0x40021000
 80014dc:	40010800 	.word	0x40010800
 80014e0:	200005a0 	.word	0x200005a0
 80014e4:	4002006c 	.word	0x4002006c
 80014e8:	200005e4 	.word	0x200005e4
 80014ec:	40020080 	.word	0x40020080
 80014f0:	40004800 	.word	0x40004800
 80014f4:	40010c00 	.word	0x40010c00
 80014f8:	20000628 	.word	0x20000628
 80014fc:	40020030 	.word	0x40020030
 8001500:	2000066c 	.word	0x2000066c
 8001504:	4002001c 	.word	0x4002001c

08001508 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a1d      	ldr	r2, [pc, #116]	@ (800158c <HAL_UART_MspDeInit+0x84>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d117      	bne.n	800154a <HAL_UART_MspDeInit+0x42>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800151a:	4b1d      	ldr	r3, [pc, #116]	@ (8001590 <HAL_UART_MspDeInit+0x88>)
 800151c:	69db      	ldr	r3, [r3, #28]
 800151e:	4a1c      	ldr	r2, [pc, #112]	@ (8001590 <HAL_UART_MspDeInit+0x88>)
 8001520:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8001524:	61d3      	str	r3, [r2, #28]

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, RS4851_DI_Pin|RS4851_RO_Pin);
 8001526:	210c      	movs	r1, #12
 8001528:	481a      	ldr	r0, [pc, #104]	@ (8001594 <HAL_UART_MspDeInit+0x8c>)
 800152a:	f001 f825 	bl	8002578 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001532:	4618      	mov	r0, r3
 8001534:	f000 f9f8 	bl	8001928 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800153c:	4618      	mov	r0, r3
 800153e:	f000 f9f3 	bl	8001928 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8001542:	2026      	movs	r0, #38	@ 0x26
 8001544:	f000 f987 	bl	8001856 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
}
 8001548:	e01c      	b.n	8001584 <HAL_UART_MspDeInit+0x7c>
  else if(uartHandle->Instance==USART3)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a12      	ldr	r2, [pc, #72]	@ (8001598 <HAL_UART_MspDeInit+0x90>)
 8001550:	4293      	cmp	r3, r2
 8001552:	d117      	bne.n	8001584 <HAL_UART_MspDeInit+0x7c>
    __HAL_RCC_USART3_CLK_DISABLE();
 8001554:	4b0e      	ldr	r3, [pc, #56]	@ (8001590 <HAL_UART_MspDeInit+0x88>)
 8001556:	69db      	ldr	r3, [r3, #28]
 8001558:	4a0d      	ldr	r2, [pc, #52]	@ (8001590 <HAL_UART_MspDeInit+0x88>)
 800155a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800155e:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, RS4852_DI_Pin|RS4852_RO_Pin);
 8001560:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8001564:	480d      	ldr	r0, [pc, #52]	@ (800159c <HAL_UART_MspDeInit+0x94>)
 8001566:	f001 f807 	bl	8002578 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800156e:	4618      	mov	r0, r3
 8001570:	f000 f9da 	bl	8001928 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001578:	4618      	mov	r0, r3
 800157a:	f000 f9d5 	bl	8001928 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 800157e:	2027      	movs	r0, #39	@ 0x27
 8001580:	f000 f969 	bl	8001856 <HAL_NVIC_DisableIRQ>
}
 8001584:	bf00      	nop
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40004400 	.word	0x40004400
 8001590:	40021000 	.word	0x40021000
 8001594:	40010800 	.word	0x40010800
 8001598:	40004800 	.word	0x40004800
 800159c:	40010c00 	.word	0x40010c00

080015a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015a0:	f7ff fda8 	bl	80010f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015a4:	480b      	ldr	r0, [pc, #44]	@ (80015d4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80015a6:	490c      	ldr	r1, [pc, #48]	@ (80015d8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80015a8:	4a0c      	ldr	r2, [pc, #48]	@ (80015dc <LoopFillZerobss+0x16>)
  movs r3, #0
 80015aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015ac:	e002      	b.n	80015b4 <LoopCopyDataInit>

080015ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015b2:	3304      	adds	r3, #4

080015b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015b8:	d3f9      	bcc.n	80015ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015ba:	4a09      	ldr	r2, [pc, #36]	@ (80015e0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80015bc:	4c09      	ldr	r4, [pc, #36]	@ (80015e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015c0:	e001      	b.n	80015c6 <LoopFillZerobss>

080015c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015c4:	3204      	adds	r2, #4

080015c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015c8:	d3fb      	bcc.n	80015c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015ca:	f009 fb7b 	bl	800acc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015ce:	f7ff fc01 	bl	8000dd4 <main>
  bx lr
 80015d2:	4770      	bx	lr
  ldr r0, =_sdata
 80015d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015d8:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80015dc:	0800b074 	.word	0x0800b074
  ldr r2, =_sbss
 80015e0:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80015e4:	20003430 	.word	0x20003430

080015e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015e8:	e7fe      	b.n	80015e8 <ADC1_2_IRQHandler>
	...

080015ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015f0:	4b08      	ldr	r3, [pc, #32]	@ (8001614 <HAL_Init+0x28>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a07      	ldr	r2, [pc, #28]	@ (8001614 <HAL_Init+0x28>)
 80015f6:	f043 0310 	orr.w	r3, r3, #16
 80015fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015fc:	2003      	movs	r0, #3
 80015fe:	f000 f8f5 	bl	80017ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001602:	200f      	movs	r0, #15
 8001604:	f7ff fc9a 	bl	8000f3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001608:	f7ff fc60 	bl	8000ecc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40022000 	.word	0x40022000

08001618 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800161c:	4b05      	ldr	r3, [pc, #20]	@ (8001634 <HAL_IncTick+0x1c>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	461a      	mov	r2, r3
 8001622:	4b05      	ldr	r3, [pc, #20]	@ (8001638 <HAL_IncTick+0x20>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4413      	add	r3, r2
 8001628:	4a03      	ldr	r2, [pc, #12]	@ (8001638 <HAL_IncTick+0x20>)
 800162a:	6013      	str	r3, [r2, #0]
}
 800162c:	bf00      	nop
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr
 8001634:	20000020 	.word	0x20000020
 8001638:	200006b0 	.word	0x200006b0

0800163c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  return uwTick;
 8001640:	4b02      	ldr	r3, [pc, #8]	@ (800164c <HAL_GetTick+0x10>)
 8001642:	681b      	ldr	r3, [r3, #0]
}
 8001644:	4618      	mov	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr
 800164c:	200006b0 	.word	0x200006b0

08001650 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001650:	b480      	push	{r7}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f003 0307 	and.w	r3, r3, #7
 800165e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001660:	4b0c      	ldr	r3, [pc, #48]	@ (8001694 <__NVIC_SetPriorityGrouping+0x44>)
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001666:	68ba      	ldr	r2, [r7, #8]
 8001668:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800166c:	4013      	ands	r3, r2
 800166e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001678:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800167c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001680:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001682:	4a04      	ldr	r2, [pc, #16]	@ (8001694 <__NVIC_SetPriorityGrouping+0x44>)
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	60d3      	str	r3, [r2, #12]
}
 8001688:	bf00      	nop
 800168a:	3714      	adds	r7, #20
 800168c:	46bd      	mov	sp, r7
 800168e:	bc80      	pop	{r7}
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	e000ed00 	.word	0xe000ed00

08001698 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800169c:	4b04      	ldr	r3, [pc, #16]	@ (80016b0 <__NVIC_GetPriorityGrouping+0x18>)
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	0a1b      	lsrs	r3, r3, #8
 80016a2:	f003 0307 	and.w	r3, r3, #7
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bc80      	pop	{r7}
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	e000ed00 	.word	0xe000ed00

080016b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	db0b      	blt.n	80016de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	f003 021f 	and.w	r2, r3, #31
 80016cc:	4906      	ldr	r1, [pc, #24]	@ (80016e8 <__NVIC_EnableIRQ+0x34>)
 80016ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d2:	095b      	lsrs	r3, r3, #5
 80016d4:	2001      	movs	r0, #1
 80016d6:	fa00 f202 	lsl.w	r2, r0, r2
 80016da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016de:	bf00      	nop
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr
 80016e8:	e000e100 	.word	0xe000e100

080016ec <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	4603      	mov	r3, r0
 80016f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	db12      	blt.n	8001724 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016fe:	79fb      	ldrb	r3, [r7, #7]
 8001700:	f003 021f 	and.w	r2, r3, #31
 8001704:	490a      	ldr	r1, [pc, #40]	@ (8001730 <__NVIC_DisableIRQ+0x44>)
 8001706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170a:	095b      	lsrs	r3, r3, #5
 800170c:	2001      	movs	r0, #1
 800170e:	fa00 f202 	lsl.w	r2, r0, r2
 8001712:	3320      	adds	r3, #32
 8001714:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001718:	f3bf 8f4f 	dsb	sy
}
 800171c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800171e:	f3bf 8f6f 	isb	sy
}
 8001722:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001724:	bf00      	nop
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	bc80      	pop	{r7}
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	e000e100 	.word	0xe000e100

08001734 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	6039      	str	r1, [r7, #0]
 800173e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001744:	2b00      	cmp	r3, #0
 8001746:	db0a      	blt.n	800175e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	b2da      	uxtb	r2, r3
 800174c:	490c      	ldr	r1, [pc, #48]	@ (8001780 <__NVIC_SetPriority+0x4c>)
 800174e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001752:	0112      	lsls	r2, r2, #4
 8001754:	b2d2      	uxtb	r2, r2
 8001756:	440b      	add	r3, r1
 8001758:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800175c:	e00a      	b.n	8001774 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	b2da      	uxtb	r2, r3
 8001762:	4908      	ldr	r1, [pc, #32]	@ (8001784 <__NVIC_SetPriority+0x50>)
 8001764:	79fb      	ldrb	r3, [r7, #7]
 8001766:	f003 030f 	and.w	r3, r3, #15
 800176a:	3b04      	subs	r3, #4
 800176c:	0112      	lsls	r2, r2, #4
 800176e:	b2d2      	uxtb	r2, r2
 8001770:	440b      	add	r3, r1
 8001772:	761a      	strb	r2, [r3, #24]
}
 8001774:	bf00      	nop
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	bc80      	pop	{r7}
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	e000e100 	.word	0xe000e100
 8001784:	e000ed00 	.word	0xe000ed00

08001788 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001788:	b480      	push	{r7}
 800178a:	b089      	sub	sp, #36	@ 0x24
 800178c:	af00      	add	r7, sp, #0
 800178e:	60f8      	str	r0, [r7, #12]
 8001790:	60b9      	str	r1, [r7, #8]
 8001792:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	f003 0307 	and.w	r3, r3, #7
 800179a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	f1c3 0307 	rsb	r3, r3, #7
 80017a2:	2b04      	cmp	r3, #4
 80017a4:	bf28      	it	cs
 80017a6:	2304      	movcs	r3, #4
 80017a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	3304      	adds	r3, #4
 80017ae:	2b06      	cmp	r3, #6
 80017b0:	d902      	bls.n	80017b8 <NVIC_EncodePriority+0x30>
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	3b03      	subs	r3, #3
 80017b6:	e000      	b.n	80017ba <NVIC_EncodePriority+0x32>
 80017b8:	2300      	movs	r3, #0
 80017ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017bc:	f04f 32ff 	mov.w	r2, #4294967295
 80017c0:	69bb      	ldr	r3, [r7, #24]
 80017c2:	fa02 f303 	lsl.w	r3, r2, r3
 80017c6:	43da      	mvns	r2, r3
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	401a      	ands	r2, r3
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017d0:	f04f 31ff 	mov.w	r1, #4294967295
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	fa01 f303 	lsl.w	r3, r1, r3
 80017da:	43d9      	mvns	r1, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e0:	4313      	orrs	r3, r2
         );
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3724      	adds	r7, #36	@ 0x24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr

080017ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	f7ff ff2b 	bl	8001650 <__NVIC_SetPriorityGrouping>
}
 80017fa:	bf00      	nop
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001802:	b580      	push	{r7, lr}
 8001804:	b086      	sub	sp, #24
 8001806:	af00      	add	r7, sp, #0
 8001808:	4603      	mov	r3, r0
 800180a:	60b9      	str	r1, [r7, #8]
 800180c:	607a      	str	r2, [r7, #4]
 800180e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001810:	2300      	movs	r3, #0
 8001812:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001814:	f7ff ff40 	bl	8001698 <__NVIC_GetPriorityGrouping>
 8001818:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	68b9      	ldr	r1, [r7, #8]
 800181e:	6978      	ldr	r0, [r7, #20]
 8001820:	f7ff ffb2 	bl	8001788 <NVIC_EncodePriority>
 8001824:	4602      	mov	r2, r0
 8001826:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800182a:	4611      	mov	r1, r2
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff ff81 	bl	8001734 <__NVIC_SetPriority>
}
 8001832:	bf00      	nop
 8001834:	3718      	adds	r7, #24
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}

0800183a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800183a:	b580      	push	{r7, lr}
 800183c:	b082      	sub	sp, #8
 800183e:	af00      	add	r7, sp, #0
 8001840:	4603      	mov	r3, r0
 8001842:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001844:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff ff33 	bl	80016b4 <__NVIC_EnableIRQ>
}
 800184e:	bf00      	nop
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	b082      	sub	sp, #8
 800185a:	af00      	add	r7, sp, #0
 800185c:	4603      	mov	r3, r0
 800185e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001864:	4618      	mov	r0, r3
 8001866:	f7ff ff41 	bl	80016ec <__NVIC_DisableIRQ>
}
 800186a:	bf00      	nop
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
	...

08001874 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001874:	b480      	push	{r7}
 8001876:	b085      	sub	sp, #20
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800187c:	2300      	movs	r3, #0
 800187e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d101      	bne.n	800188a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e043      	b.n	8001912 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	461a      	mov	r2, r3
 8001890:	4b22      	ldr	r3, [pc, #136]	@ (800191c <HAL_DMA_Init+0xa8>)
 8001892:	4413      	add	r3, r2
 8001894:	4a22      	ldr	r2, [pc, #136]	@ (8001920 <HAL_DMA_Init+0xac>)
 8001896:	fba2 2303 	umull	r2, r3, r2, r3
 800189a:	091b      	lsrs	r3, r3, #4
 800189c:	009a      	lsls	r2, r3, #2
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4a1f      	ldr	r2, [pc, #124]	@ (8001924 <HAL_DMA_Init+0xb0>)
 80018a6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2202      	movs	r2, #2
 80018ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80018be:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80018c2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80018cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	68db      	ldr	r3, [r3, #12]
 80018d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	695b      	ldr	r3, [r3, #20]
 80018de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80018ec:	68fa      	ldr	r2, [r7, #12]
 80018ee:	4313      	orrs	r3, r2
 80018f0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	68fa      	ldr	r2, [r7, #12]
 80018f8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2200      	movs	r2, #0
 80018fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2201      	movs	r2, #1
 8001904:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	3714      	adds	r7, #20
 8001916:	46bd      	mov	sp, r7
 8001918:	bc80      	pop	{r7}
 800191a:	4770      	bx	lr
 800191c:	bffdfff8 	.word	0xbffdfff8
 8001920:	cccccccd 	.word	0xcccccccd
 8001924:	40020000 	.word	0x40020000

08001928 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d101      	bne.n	800193a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e046      	b.n	80019c8 <HAL_DMA_DeInit+0xa0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f022 0201 	bic.w	r2, r2, #1
 8001948:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2200      	movs	r2, #0
 8001950:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	2200      	movs	r2, #0
 8001958:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2200      	movs	r2, #0
 8001968:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	461a      	mov	r2, r3
 8001970:	4b18      	ldr	r3, [pc, #96]	@ (80019d4 <HAL_DMA_DeInit+0xac>)
 8001972:	4413      	add	r3, r2
 8001974:	4a18      	ldr	r2, [pc, #96]	@ (80019d8 <HAL_DMA_DeInit+0xb0>)
 8001976:	fba2 2303 	umull	r2, r3, r2, r3
 800197a:	091b      	lsrs	r3, r3, #4
 800197c:	009a      	lsls	r2, r3, #2
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a15      	ldr	r2, [pc, #84]	@ (80019dc <HAL_DMA_DeInit+0xb4>)
 8001986:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001990:	2101      	movs	r1, #1
 8001992:	fa01 f202 	lsl.w	r2, r1, r2
 8001996:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2200      	movs	r2, #0
 800199c:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma->XferHalfCpltCallback = NULL;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2200      	movs	r2, #0
 80019a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferErrorCallback = NULL;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2200      	movs	r2, #0
 80019a8:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferAbortCallback = NULL;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2200      	movs	r2, #0
 80019ae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2200      	movs	r2, #0
 80019b4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2200      	movs	r2, #0
 80019ba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2200      	movs	r2, #0
 80019c2:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80019c6:	2300      	movs	r3, #0
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bc80      	pop	{r7}
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	bffdfff8 	.word	0xbffdfff8
 80019d8:	cccccccd 	.word	0xcccccccd
 80019dc:	40020000 	.word	0x40020000

080019e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	60f8      	str	r0, [r7, #12]
 80019e8:	60b9      	str	r1, [r7, #8]
 80019ea:	607a      	str	r2, [r7, #4]
 80019ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019ee:	2300      	movs	r3, #0
 80019f0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d101      	bne.n	8001a00 <HAL_DMA_Start_IT+0x20>
 80019fc:	2302      	movs	r3, #2
 80019fe:	e04b      	b.n	8001a98 <HAL_DMA_Start_IT+0xb8>
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2201      	movs	r2, #1
 8001a04:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d13a      	bne.n	8001a8a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2202      	movs	r2, #2
 8001a18:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f022 0201 	bic.w	r2, r2, #1
 8001a30:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	68b9      	ldr	r1, [r7, #8]
 8001a38:	68f8      	ldr	r0, [r7, #12]
 8001a3a:	f000 f9eb 	bl	8001e14 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d008      	beq.n	8001a58 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f042 020e 	orr.w	r2, r2, #14
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	e00f      	b.n	8001a78 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f022 0204 	bic.w	r2, r2, #4
 8001a66:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f042 020a 	orr.w	r2, r2, #10
 8001a76:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f042 0201 	orr.w	r2, r2, #1
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	e005      	b.n	8001a96 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001a92:	2302      	movs	r3, #2
 8001a94:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001a96:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3718      	adds	r7, #24
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	2b02      	cmp	r3, #2
 8001ab6:	d008      	beq.n	8001aca <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2204      	movs	r2, #4
 8001abc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e020      	b.n	8001b0c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f022 020e 	bic.w	r2, r2, #14
 8001ad8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f022 0201 	bic.w	r2, r2, #1
 8001ae8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001af2:	2101      	movs	r1, #1
 8001af4:	fa01 f202 	lsl.w	r2, r1, r2
 8001af8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2201      	movs	r2, #1
 8001afe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3714      	adds	r7, #20
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bc80      	pop	{r7}
 8001b14:	4770      	bx	lr
	...

08001b18 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b20:	2300      	movs	r3, #0
 8001b22:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d005      	beq.n	8001b3c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2204      	movs	r2, #4
 8001b34:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	73fb      	strb	r3, [r7, #15]
 8001b3a:	e051      	b.n	8001be0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f022 020e 	bic.w	r2, r2, #14
 8001b4a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f022 0201 	bic.w	r2, r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a22      	ldr	r2, [pc, #136]	@ (8001bec <HAL_DMA_Abort_IT+0xd4>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d029      	beq.n	8001bba <HAL_DMA_Abort_IT+0xa2>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a21      	ldr	r2, [pc, #132]	@ (8001bf0 <HAL_DMA_Abort_IT+0xd8>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d022      	beq.n	8001bb6 <HAL_DMA_Abort_IT+0x9e>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a1f      	ldr	r2, [pc, #124]	@ (8001bf4 <HAL_DMA_Abort_IT+0xdc>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d01a      	beq.n	8001bb0 <HAL_DMA_Abort_IT+0x98>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a1e      	ldr	r2, [pc, #120]	@ (8001bf8 <HAL_DMA_Abort_IT+0xe0>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d012      	beq.n	8001baa <HAL_DMA_Abort_IT+0x92>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a1c      	ldr	r2, [pc, #112]	@ (8001bfc <HAL_DMA_Abort_IT+0xe4>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d00a      	beq.n	8001ba4 <HAL_DMA_Abort_IT+0x8c>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a1b      	ldr	r2, [pc, #108]	@ (8001c00 <HAL_DMA_Abort_IT+0xe8>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d102      	bne.n	8001b9e <HAL_DMA_Abort_IT+0x86>
 8001b98:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001b9c:	e00e      	b.n	8001bbc <HAL_DMA_Abort_IT+0xa4>
 8001b9e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001ba2:	e00b      	b.n	8001bbc <HAL_DMA_Abort_IT+0xa4>
 8001ba4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ba8:	e008      	b.n	8001bbc <HAL_DMA_Abort_IT+0xa4>
 8001baa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bae:	e005      	b.n	8001bbc <HAL_DMA_Abort_IT+0xa4>
 8001bb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bb4:	e002      	b.n	8001bbc <HAL_DMA_Abort_IT+0xa4>
 8001bb6:	2310      	movs	r3, #16
 8001bb8:	e000      	b.n	8001bbc <HAL_DMA_Abort_IT+0xa4>
 8001bba:	2301      	movs	r3, #1
 8001bbc:	4a11      	ldr	r2, [pc, #68]	@ (8001c04 <HAL_DMA_Abort_IT+0xec>)
 8001bbe:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d003      	beq.n	8001be0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	4798      	blx	r3
    } 
  }
  return status;
 8001be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	40020008 	.word	0x40020008
 8001bf0:	4002001c 	.word	0x4002001c
 8001bf4:	40020030 	.word	0x40020030
 8001bf8:	40020044 	.word	0x40020044
 8001bfc:	40020058 	.word	0x40020058
 8001c00:	4002006c 	.word	0x4002006c
 8001c04:	40020000 	.word	0x40020000

08001c08 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c24:	2204      	movs	r2, #4
 8001c26:	409a      	lsls	r2, r3
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d04f      	beq.n	8001cd0 <HAL_DMA_IRQHandler+0xc8>
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	f003 0304 	and.w	r3, r3, #4
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d04a      	beq.n	8001cd0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0320 	and.w	r3, r3, #32
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d107      	bne.n	8001c58 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f022 0204 	bic.w	r2, r2, #4
 8001c56:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a66      	ldr	r2, [pc, #408]	@ (8001df8 <HAL_DMA_IRQHandler+0x1f0>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d029      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0xae>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a65      	ldr	r2, [pc, #404]	@ (8001dfc <HAL_DMA_IRQHandler+0x1f4>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d022      	beq.n	8001cb2 <HAL_DMA_IRQHandler+0xaa>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a63      	ldr	r2, [pc, #396]	@ (8001e00 <HAL_DMA_IRQHandler+0x1f8>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d01a      	beq.n	8001cac <HAL_DMA_IRQHandler+0xa4>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a62      	ldr	r2, [pc, #392]	@ (8001e04 <HAL_DMA_IRQHandler+0x1fc>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d012      	beq.n	8001ca6 <HAL_DMA_IRQHandler+0x9e>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a60      	ldr	r2, [pc, #384]	@ (8001e08 <HAL_DMA_IRQHandler+0x200>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d00a      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x98>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a5f      	ldr	r2, [pc, #380]	@ (8001e0c <HAL_DMA_IRQHandler+0x204>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d102      	bne.n	8001c9a <HAL_DMA_IRQHandler+0x92>
 8001c94:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001c98:	e00e      	b.n	8001cb8 <HAL_DMA_IRQHandler+0xb0>
 8001c9a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001c9e:	e00b      	b.n	8001cb8 <HAL_DMA_IRQHandler+0xb0>
 8001ca0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001ca4:	e008      	b.n	8001cb8 <HAL_DMA_IRQHandler+0xb0>
 8001ca6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001caa:	e005      	b.n	8001cb8 <HAL_DMA_IRQHandler+0xb0>
 8001cac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cb0:	e002      	b.n	8001cb8 <HAL_DMA_IRQHandler+0xb0>
 8001cb2:	2340      	movs	r3, #64	@ 0x40
 8001cb4:	e000      	b.n	8001cb8 <HAL_DMA_IRQHandler+0xb0>
 8001cb6:	2304      	movs	r3, #4
 8001cb8:	4a55      	ldr	r2, [pc, #340]	@ (8001e10 <HAL_DMA_IRQHandler+0x208>)
 8001cba:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	f000 8094 	beq.w	8001dee <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001cce:	e08e      	b.n	8001dee <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd4:	2202      	movs	r2, #2
 8001cd6:	409a      	lsls	r2, r3
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d056      	beq.n	8001d8e <HAL_DMA_IRQHandler+0x186>
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	f003 0302 	and.w	r3, r3, #2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d051      	beq.n	8001d8e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0320 	and.w	r3, r3, #32
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d10b      	bne.n	8001d10 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f022 020a 	bic.w	r2, r2, #10
 8001d06:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a38      	ldr	r2, [pc, #224]	@ (8001df8 <HAL_DMA_IRQHandler+0x1f0>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d029      	beq.n	8001d6e <HAL_DMA_IRQHandler+0x166>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a37      	ldr	r2, [pc, #220]	@ (8001dfc <HAL_DMA_IRQHandler+0x1f4>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d022      	beq.n	8001d6a <HAL_DMA_IRQHandler+0x162>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a35      	ldr	r2, [pc, #212]	@ (8001e00 <HAL_DMA_IRQHandler+0x1f8>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d01a      	beq.n	8001d64 <HAL_DMA_IRQHandler+0x15c>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a34      	ldr	r2, [pc, #208]	@ (8001e04 <HAL_DMA_IRQHandler+0x1fc>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d012      	beq.n	8001d5e <HAL_DMA_IRQHandler+0x156>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a32      	ldr	r2, [pc, #200]	@ (8001e08 <HAL_DMA_IRQHandler+0x200>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d00a      	beq.n	8001d58 <HAL_DMA_IRQHandler+0x150>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a31      	ldr	r2, [pc, #196]	@ (8001e0c <HAL_DMA_IRQHandler+0x204>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d102      	bne.n	8001d52 <HAL_DMA_IRQHandler+0x14a>
 8001d4c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001d50:	e00e      	b.n	8001d70 <HAL_DMA_IRQHandler+0x168>
 8001d52:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d56:	e00b      	b.n	8001d70 <HAL_DMA_IRQHandler+0x168>
 8001d58:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d5c:	e008      	b.n	8001d70 <HAL_DMA_IRQHandler+0x168>
 8001d5e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d62:	e005      	b.n	8001d70 <HAL_DMA_IRQHandler+0x168>
 8001d64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d68:	e002      	b.n	8001d70 <HAL_DMA_IRQHandler+0x168>
 8001d6a:	2320      	movs	r3, #32
 8001d6c:	e000      	b.n	8001d70 <HAL_DMA_IRQHandler+0x168>
 8001d6e:	2302      	movs	r3, #2
 8001d70:	4a27      	ldr	r2, [pc, #156]	@ (8001e10 <HAL_DMA_IRQHandler+0x208>)
 8001d72:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d034      	beq.n	8001dee <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001d8c:	e02f      	b.n	8001dee <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d92:	2208      	movs	r2, #8
 8001d94:	409a      	lsls	r2, r3
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d028      	beq.n	8001df0 <HAL_DMA_IRQHandler+0x1e8>
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	f003 0308 	and.w	r3, r3, #8
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d023      	beq.n	8001df0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f022 020e 	bic.w	r2, r2, #14
 8001db6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dc0:	2101      	movs	r1, #1
 8001dc2:	fa01 f202 	lsl.w	r2, r1, r2
 8001dc6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d004      	beq.n	8001df0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	4798      	blx	r3
    }
  }
  return;
 8001dee:	bf00      	nop
 8001df0:	bf00      	nop
}
 8001df2:	3710      	adds	r7, #16
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40020008 	.word	0x40020008
 8001dfc:	4002001c 	.word	0x4002001c
 8001e00:	40020030 	.word	0x40020030
 8001e04:	40020044 	.word	0x40020044
 8001e08:	40020058 	.word	0x40020058
 8001e0c:	4002006c 	.word	0x4002006c
 8001e10:	40020000 	.word	0x40020000

08001e14 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
 8001e20:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e2a:	2101      	movs	r1, #1
 8001e2c:	fa01 f202 	lsl.w	r2, r1, r2
 8001e30:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	683a      	ldr	r2, [r7, #0]
 8001e38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	2b10      	cmp	r3, #16
 8001e40:	d108      	bne.n	8001e54 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	68ba      	ldr	r2, [r7, #8]
 8001e50:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e52:	e007      	b.n	8001e64 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	68ba      	ldr	r2, [r7, #8]
 8001e5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	60da      	str	r2, [r3, #12]
}
 8001e64:	bf00      	nop
 8001e66:	3714      	adds	r7, #20
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bc80      	pop	{r7}
 8001e6c:	4770      	bx	lr
	...

08001e70 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e72:	b087      	sub	sp, #28
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	60f8      	str	r0, [r7, #12]
 8001e78:	60b9      	str	r1, [r7, #8]
 8001e7a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8001e82:	2300      	movs	r3, #0
 8001e84:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8001e86:	2300      	movs	r3, #0
 8001e88:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001e8a:	4b2f      	ldr	r3, [pc, #188]	@ (8001f48 <HAL_FLASH_Program+0xd8>)
 8001e8c:	7e1b      	ldrb	r3, [r3, #24]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d101      	bne.n	8001e96 <HAL_FLASH_Program+0x26>
 8001e92:	2302      	movs	r3, #2
 8001e94:	e054      	b.n	8001f40 <HAL_FLASH_Program+0xd0>
 8001e96:	4b2c      	ldr	r3, [pc, #176]	@ (8001f48 <HAL_FLASH_Program+0xd8>)
 8001e98:	2201      	movs	r2, #1
 8001e9a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001e9c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001ea0:	f000 f8a8 	bl	8001ff4 <FLASH_WaitForLastOperation>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8001ea8:	7dfb      	ldrb	r3, [r7, #23]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d144      	bne.n	8001f38 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d102      	bne.n	8001eba <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	757b      	strb	r3, [r7, #21]
 8001eb8:	e007      	b.n	8001eca <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	d102      	bne.n	8001ec6 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	757b      	strb	r3, [r7, #21]
 8001ec4:	e001      	b.n	8001eca <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8001ec6:	2304      	movs	r3, #4
 8001ec8:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8001eca:	2300      	movs	r3, #0
 8001ecc:	75bb      	strb	r3, [r7, #22]
 8001ece:	e02d      	b.n	8001f2c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001ed0:	7dbb      	ldrb	r3, [r7, #22]
 8001ed2:	005a      	lsls	r2, r3, #1
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	eb02 0c03 	add.w	ip, r2, r3
 8001eda:	7dbb      	ldrb	r3, [r7, #22]
 8001edc:	0119      	lsls	r1, r3, #4
 8001ede:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ee2:	f1c1 0620 	rsb	r6, r1, #32
 8001ee6:	f1a1 0020 	sub.w	r0, r1, #32
 8001eea:	fa22 f401 	lsr.w	r4, r2, r1
 8001eee:	fa03 f606 	lsl.w	r6, r3, r6
 8001ef2:	4334      	orrs	r4, r6
 8001ef4:	fa23 f000 	lsr.w	r0, r3, r0
 8001ef8:	4304      	orrs	r4, r0
 8001efa:	fa23 f501 	lsr.w	r5, r3, r1
 8001efe:	b2a3      	uxth	r3, r4
 8001f00:	4619      	mov	r1, r3
 8001f02:	4660      	mov	r0, ip
 8001f04:	f000 f85a 	bl	8001fbc <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001f08:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001f0c:	f000 f872 	bl	8001ff4 <FLASH_WaitForLastOperation>
 8001f10:	4603      	mov	r3, r0
 8001f12:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001f14:	4b0d      	ldr	r3, [pc, #52]	@ (8001f4c <HAL_FLASH_Program+0xdc>)
 8001f16:	691b      	ldr	r3, [r3, #16]
 8001f18:	4a0c      	ldr	r2, [pc, #48]	@ (8001f4c <HAL_FLASH_Program+0xdc>)
 8001f1a:	f023 0301 	bic.w	r3, r3, #1
 8001f1e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8001f20:	7dfb      	ldrb	r3, [r7, #23]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d107      	bne.n	8001f36 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8001f26:	7dbb      	ldrb	r3, [r7, #22]
 8001f28:	3301      	adds	r3, #1
 8001f2a:	75bb      	strb	r3, [r7, #22]
 8001f2c:	7dba      	ldrb	r2, [r7, #22]
 8001f2e:	7d7b      	ldrb	r3, [r7, #21]
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d3cd      	bcc.n	8001ed0 <HAL_FLASH_Program+0x60>
 8001f34:	e000      	b.n	8001f38 <HAL_FLASH_Program+0xc8>
      {
        break;
 8001f36:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001f38:	4b03      	ldr	r3, [pc, #12]	@ (8001f48 <HAL_FLASH_Program+0xd8>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	761a      	strb	r2, [r3, #24]

  return status;
 8001f3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	371c      	adds	r7, #28
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f48:	200006b8 	.word	0x200006b8
 8001f4c:	40022000 	.word	0x40022000

08001f50 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001f56:	2300      	movs	r3, #0
 8001f58:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001f90 <HAL_FLASH_Unlock+0x40>)
 8001f5c:	691b      	ldr	r3, [r3, #16]
 8001f5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d00d      	beq.n	8001f82 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001f66:	4b0a      	ldr	r3, [pc, #40]	@ (8001f90 <HAL_FLASH_Unlock+0x40>)
 8001f68:	4a0a      	ldr	r2, [pc, #40]	@ (8001f94 <HAL_FLASH_Unlock+0x44>)
 8001f6a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001f6c:	4b08      	ldr	r3, [pc, #32]	@ (8001f90 <HAL_FLASH_Unlock+0x40>)
 8001f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001f98 <HAL_FLASH_Unlock+0x48>)
 8001f70:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001f72:	4b07      	ldr	r3, [pc, #28]	@ (8001f90 <HAL_FLASH_Unlock+0x40>)
 8001f74:	691b      	ldr	r3, [r3, #16]
 8001f76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8001f82:	79fb      	ldrb	r3, [r7, #7]
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bc80      	pop	{r7}
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	40022000 	.word	0x40022000
 8001f94:	45670123 	.word	0x45670123
 8001f98:	cdef89ab 	.word	0xcdef89ab

08001f9c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001fa0:	4b05      	ldr	r3, [pc, #20]	@ (8001fb8 <HAL_FLASH_Lock+0x1c>)
 8001fa2:	691b      	ldr	r3, [r3, #16]
 8001fa4:	4a04      	ldr	r2, [pc, #16]	@ (8001fb8 <HAL_FLASH_Lock+0x1c>)
 8001fa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001faa:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bc80      	pop	{r7}
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	40022000 	.word	0x40022000

08001fbc <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	460b      	mov	r3, r1
 8001fc6:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001fc8:	4b08      	ldr	r3, [pc, #32]	@ (8001fec <FLASH_Program_HalfWord+0x30>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001fce:	4b08      	ldr	r3, [pc, #32]	@ (8001ff0 <FLASH_Program_HalfWord+0x34>)
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	4a07      	ldr	r2, [pc, #28]	@ (8001ff0 <FLASH_Program_HalfWord+0x34>)
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	887a      	ldrh	r2, [r7, #2]
 8001fde:	801a      	strh	r2, [r3, #0]
}
 8001fe0:	bf00      	nop
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bc80      	pop	{r7}
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	200006b8 	.word	0x200006b8
 8001ff0:	40022000 	.word	0x40022000

08001ff4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8001ffc:	f7ff fb1e 	bl	800163c <HAL_GetTick>
 8002000:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002002:	e010      	b.n	8002026 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800200a:	d00c      	beq.n	8002026 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d007      	beq.n	8002022 <FLASH_WaitForLastOperation+0x2e>
 8002012:	f7ff fb13 	bl	800163c <HAL_GetTick>
 8002016:	4602      	mov	r2, r0
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	429a      	cmp	r2, r3
 8002020:	d201      	bcs.n	8002026 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e025      	b.n	8002072 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002026:	4b15      	ldr	r3, [pc, #84]	@ (800207c <FLASH_WaitForLastOperation+0x88>)
 8002028:	68db      	ldr	r3, [r3, #12]
 800202a:	f003 0301 	and.w	r3, r3, #1
 800202e:	2b00      	cmp	r3, #0
 8002030:	d1e8      	bne.n	8002004 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002032:	4b12      	ldr	r3, [pc, #72]	@ (800207c <FLASH_WaitForLastOperation+0x88>)
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	f003 0320 	and.w	r3, r3, #32
 800203a:	2b00      	cmp	r3, #0
 800203c:	d002      	beq.n	8002044 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800203e:	4b0f      	ldr	r3, [pc, #60]	@ (800207c <FLASH_WaitForLastOperation+0x88>)
 8002040:	2220      	movs	r2, #32
 8002042:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002044:	4b0d      	ldr	r3, [pc, #52]	@ (800207c <FLASH_WaitForLastOperation+0x88>)
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	f003 0310 	and.w	r3, r3, #16
 800204c:	2b00      	cmp	r3, #0
 800204e:	d10b      	bne.n	8002068 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002050:	4b0a      	ldr	r3, [pc, #40]	@ (800207c <FLASH_WaitForLastOperation+0x88>)
 8002052:	69db      	ldr	r3, [r3, #28]
 8002054:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002058:	2b00      	cmp	r3, #0
 800205a:	d105      	bne.n	8002068 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800205c:	4b07      	ldr	r3, [pc, #28]	@ (800207c <FLASH_WaitForLastOperation+0x88>)
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002064:	2b00      	cmp	r3, #0
 8002066:	d003      	beq.n	8002070 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002068:	f000 f80a 	bl	8002080 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	e000      	b.n	8002072 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002070:	2300      	movs	r3, #0
}
 8002072:	4618      	mov	r0, r3
 8002074:	3710      	adds	r7, #16
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	40022000 	.word	0x40022000

08002080 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002086:	2300      	movs	r3, #0
 8002088:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800208a:	4b23      	ldr	r3, [pc, #140]	@ (8002118 <FLASH_SetErrorCode+0x98>)
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	f003 0310 	and.w	r3, r3, #16
 8002092:	2b00      	cmp	r3, #0
 8002094:	d009      	beq.n	80020aa <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002096:	4b21      	ldr	r3, [pc, #132]	@ (800211c <FLASH_SetErrorCode+0x9c>)
 8002098:	69db      	ldr	r3, [r3, #28]
 800209a:	f043 0302 	orr.w	r3, r3, #2
 800209e:	4a1f      	ldr	r2, [pc, #124]	@ (800211c <FLASH_SetErrorCode+0x9c>)
 80020a0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	f043 0310 	orr.w	r3, r3, #16
 80020a8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80020aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002118 <FLASH_SetErrorCode+0x98>)
 80020ac:	68db      	ldr	r3, [r3, #12]
 80020ae:	f003 0304 	and.w	r3, r3, #4
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d009      	beq.n	80020ca <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80020b6:	4b19      	ldr	r3, [pc, #100]	@ (800211c <FLASH_SetErrorCode+0x9c>)
 80020b8:	69db      	ldr	r3, [r3, #28]
 80020ba:	f043 0301 	orr.w	r3, r3, #1
 80020be:	4a17      	ldr	r2, [pc, #92]	@ (800211c <FLASH_SetErrorCode+0x9c>)
 80020c0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f043 0304 	orr.w	r3, r3, #4
 80020c8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80020ca:	4b13      	ldr	r3, [pc, #76]	@ (8002118 <FLASH_SetErrorCode+0x98>)
 80020cc:	69db      	ldr	r3, [r3, #28]
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d00b      	beq.n	80020ee <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80020d6:	4b11      	ldr	r3, [pc, #68]	@ (800211c <FLASH_SetErrorCode+0x9c>)
 80020d8:	69db      	ldr	r3, [r3, #28]
 80020da:	f043 0304 	orr.w	r3, r3, #4
 80020de:	4a0f      	ldr	r2, [pc, #60]	@ (800211c <FLASH_SetErrorCode+0x9c>)
 80020e0:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80020e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002118 <FLASH_SetErrorCode+0x98>)
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	4a0c      	ldr	r2, [pc, #48]	@ (8002118 <FLASH_SetErrorCode+0x98>)
 80020e8:	f023 0301 	bic.w	r3, r3, #1
 80020ec:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f240 1201 	movw	r2, #257	@ 0x101
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d106      	bne.n	8002106 <FLASH_SetErrorCode+0x86>
 80020f8:	4b07      	ldr	r3, [pc, #28]	@ (8002118 <FLASH_SetErrorCode+0x98>)
 80020fa:	69db      	ldr	r3, [r3, #28]
 80020fc:	4a06      	ldr	r2, [pc, #24]	@ (8002118 <FLASH_SetErrorCode+0x98>)
 80020fe:	f023 0301 	bic.w	r3, r3, #1
 8002102:	61d3      	str	r3, [r2, #28]
}  
 8002104:	e002      	b.n	800210c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002106:	4a04      	ldr	r2, [pc, #16]	@ (8002118 <FLASH_SetErrorCode+0x98>)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	60d3      	str	r3, [r2, #12]
}  
 800210c:	bf00      	nop
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	bc80      	pop	{r7}
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	40022000 	.word	0x40022000
 800211c:	200006b8 	.word	0x200006b8

08002120 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800212e:	2300      	movs	r3, #0
 8002130:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002132:	4b2f      	ldr	r3, [pc, #188]	@ (80021f0 <HAL_FLASHEx_Erase+0xd0>)
 8002134:	7e1b      	ldrb	r3, [r3, #24]
 8002136:	2b01      	cmp	r3, #1
 8002138:	d101      	bne.n	800213e <HAL_FLASHEx_Erase+0x1e>
 800213a:	2302      	movs	r3, #2
 800213c:	e053      	b.n	80021e6 <HAL_FLASHEx_Erase+0xc6>
 800213e:	4b2c      	ldr	r3, [pc, #176]	@ (80021f0 <HAL_FLASHEx_Erase+0xd0>)
 8002140:	2201      	movs	r2, #1
 8002142:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2b02      	cmp	r3, #2
 800214a:	d116      	bne.n	800217a <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800214c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002150:	f7ff ff50 	bl	8001ff4 <FLASH_WaitForLastOperation>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d141      	bne.n	80021de <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800215a:	2001      	movs	r0, #1
 800215c:	f000 f84c 	bl	80021f8 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002160:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002164:	f7ff ff46 	bl	8001ff4 <FLASH_WaitForLastOperation>
 8002168:	4603      	mov	r3, r0
 800216a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800216c:	4b21      	ldr	r3, [pc, #132]	@ (80021f4 <HAL_FLASHEx_Erase+0xd4>)
 800216e:	691b      	ldr	r3, [r3, #16]
 8002170:	4a20      	ldr	r2, [pc, #128]	@ (80021f4 <HAL_FLASHEx_Erase+0xd4>)
 8002172:	f023 0304 	bic.w	r3, r3, #4
 8002176:	6113      	str	r3, [r2, #16]
 8002178:	e031      	b.n	80021de <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800217a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800217e:	f7ff ff39 	bl	8001ff4 <FLASH_WaitForLastOperation>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d12a      	bne.n	80021de <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	f04f 32ff 	mov.w	r2, #4294967295
 800218e:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	60bb      	str	r3, [r7, #8]
 8002196:	e019      	b.n	80021cc <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8002198:	68b8      	ldr	r0, [r7, #8]
 800219a:	f000 f849 	bl	8002230 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800219e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80021a2:	f7ff ff27 	bl	8001ff4 <FLASH_WaitForLastOperation>
 80021a6:	4603      	mov	r3, r0
 80021a8:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80021aa:	4b12      	ldr	r3, [pc, #72]	@ (80021f4 <HAL_FLASHEx_Erase+0xd4>)
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	4a11      	ldr	r2, [pc, #68]	@ (80021f4 <HAL_FLASHEx_Erase+0xd4>)
 80021b0:	f023 0302 	bic.w	r3, r3, #2
 80021b4:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80021b6:	7bfb      	ldrb	r3, [r7, #15]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d003      	beq.n	80021c4 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	68ba      	ldr	r2, [r7, #8]
 80021c0:	601a      	str	r2, [r3, #0]
            break;
 80021c2:	e00c      	b.n	80021de <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80021ca:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	029a      	lsls	r2, r3, #10
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	4413      	add	r3, r2
 80021d8:	68ba      	ldr	r2, [r7, #8]
 80021da:	429a      	cmp	r2, r3
 80021dc:	d3dc      	bcc.n	8002198 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80021de:	4b04      	ldr	r3, [pc, #16]	@ (80021f0 <HAL_FLASHEx_Erase+0xd0>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	761a      	strb	r2, [r3, #24]

  return status;
 80021e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	200006b8 	.word	0x200006b8
 80021f4:	40022000 	.word	0x40022000

080021f8 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002200:	4b09      	ldr	r3, [pc, #36]	@ (8002228 <FLASH_MassErase+0x30>)
 8002202:	2200      	movs	r2, #0
 8002204:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8002206:	4b09      	ldr	r3, [pc, #36]	@ (800222c <FLASH_MassErase+0x34>)
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	4a08      	ldr	r2, [pc, #32]	@ (800222c <FLASH_MassErase+0x34>)
 800220c:	f043 0304 	orr.w	r3, r3, #4
 8002210:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002212:	4b06      	ldr	r3, [pc, #24]	@ (800222c <FLASH_MassErase+0x34>)
 8002214:	691b      	ldr	r3, [r3, #16]
 8002216:	4a05      	ldr	r2, [pc, #20]	@ (800222c <FLASH_MassErase+0x34>)
 8002218:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800221c:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800221e:	bf00      	nop
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	bc80      	pop	{r7}
 8002226:	4770      	bx	lr
 8002228:	200006b8 	.word	0x200006b8
 800222c:	40022000 	.word	0x40022000

08002230 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002238:	4b0b      	ldr	r3, [pc, #44]	@ (8002268 <FLASH_PageErase+0x38>)
 800223a:	2200      	movs	r2, #0
 800223c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800223e:	4b0b      	ldr	r3, [pc, #44]	@ (800226c <FLASH_PageErase+0x3c>)
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	4a0a      	ldr	r2, [pc, #40]	@ (800226c <FLASH_PageErase+0x3c>)
 8002244:	f043 0302 	orr.w	r3, r3, #2
 8002248:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800224a:	4a08      	ldr	r2, [pc, #32]	@ (800226c <FLASH_PageErase+0x3c>)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002250:	4b06      	ldr	r3, [pc, #24]	@ (800226c <FLASH_PageErase+0x3c>)
 8002252:	691b      	ldr	r3, [r3, #16]
 8002254:	4a05      	ldr	r2, [pc, #20]	@ (800226c <FLASH_PageErase+0x3c>)
 8002256:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800225a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800225c:	bf00      	nop
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	bc80      	pop	{r7}
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	200006b8 	.word	0x200006b8
 800226c:	40022000 	.word	0x40022000

08002270 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002270:	b480      	push	{r7}
 8002272:	b08b      	sub	sp, #44	@ 0x2c
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800227a:	2300      	movs	r3, #0
 800227c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800227e:	2300      	movs	r3, #0
 8002280:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002282:	e169      	b.n	8002558 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002284:	2201      	movs	r2, #1
 8002286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002288:	fa02 f303 	lsl.w	r3, r2, r3
 800228c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	69fa      	ldr	r2, [r7, #28]
 8002294:	4013      	ands	r3, r2
 8002296:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002298:	69ba      	ldr	r2, [r7, #24]
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	429a      	cmp	r2, r3
 800229e:	f040 8158 	bne.w	8002552 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	4a9a      	ldr	r2, [pc, #616]	@ (8002510 <HAL_GPIO_Init+0x2a0>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d05e      	beq.n	800236a <HAL_GPIO_Init+0xfa>
 80022ac:	4a98      	ldr	r2, [pc, #608]	@ (8002510 <HAL_GPIO_Init+0x2a0>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d875      	bhi.n	800239e <HAL_GPIO_Init+0x12e>
 80022b2:	4a98      	ldr	r2, [pc, #608]	@ (8002514 <HAL_GPIO_Init+0x2a4>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d058      	beq.n	800236a <HAL_GPIO_Init+0xfa>
 80022b8:	4a96      	ldr	r2, [pc, #600]	@ (8002514 <HAL_GPIO_Init+0x2a4>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d86f      	bhi.n	800239e <HAL_GPIO_Init+0x12e>
 80022be:	4a96      	ldr	r2, [pc, #600]	@ (8002518 <HAL_GPIO_Init+0x2a8>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d052      	beq.n	800236a <HAL_GPIO_Init+0xfa>
 80022c4:	4a94      	ldr	r2, [pc, #592]	@ (8002518 <HAL_GPIO_Init+0x2a8>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d869      	bhi.n	800239e <HAL_GPIO_Init+0x12e>
 80022ca:	4a94      	ldr	r2, [pc, #592]	@ (800251c <HAL_GPIO_Init+0x2ac>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d04c      	beq.n	800236a <HAL_GPIO_Init+0xfa>
 80022d0:	4a92      	ldr	r2, [pc, #584]	@ (800251c <HAL_GPIO_Init+0x2ac>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d863      	bhi.n	800239e <HAL_GPIO_Init+0x12e>
 80022d6:	4a92      	ldr	r2, [pc, #584]	@ (8002520 <HAL_GPIO_Init+0x2b0>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d046      	beq.n	800236a <HAL_GPIO_Init+0xfa>
 80022dc:	4a90      	ldr	r2, [pc, #576]	@ (8002520 <HAL_GPIO_Init+0x2b0>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d85d      	bhi.n	800239e <HAL_GPIO_Init+0x12e>
 80022e2:	2b12      	cmp	r3, #18
 80022e4:	d82a      	bhi.n	800233c <HAL_GPIO_Init+0xcc>
 80022e6:	2b12      	cmp	r3, #18
 80022e8:	d859      	bhi.n	800239e <HAL_GPIO_Init+0x12e>
 80022ea:	a201      	add	r2, pc, #4	@ (adr r2, 80022f0 <HAL_GPIO_Init+0x80>)
 80022ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022f0:	0800236b 	.word	0x0800236b
 80022f4:	08002345 	.word	0x08002345
 80022f8:	08002357 	.word	0x08002357
 80022fc:	08002399 	.word	0x08002399
 8002300:	0800239f 	.word	0x0800239f
 8002304:	0800239f 	.word	0x0800239f
 8002308:	0800239f 	.word	0x0800239f
 800230c:	0800239f 	.word	0x0800239f
 8002310:	0800239f 	.word	0x0800239f
 8002314:	0800239f 	.word	0x0800239f
 8002318:	0800239f 	.word	0x0800239f
 800231c:	0800239f 	.word	0x0800239f
 8002320:	0800239f 	.word	0x0800239f
 8002324:	0800239f 	.word	0x0800239f
 8002328:	0800239f 	.word	0x0800239f
 800232c:	0800239f 	.word	0x0800239f
 8002330:	0800239f 	.word	0x0800239f
 8002334:	0800234d 	.word	0x0800234d
 8002338:	08002361 	.word	0x08002361
 800233c:	4a79      	ldr	r2, [pc, #484]	@ (8002524 <HAL_GPIO_Init+0x2b4>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d013      	beq.n	800236a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002342:	e02c      	b.n	800239e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	623b      	str	r3, [r7, #32]
          break;
 800234a:	e029      	b.n	80023a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	3304      	adds	r3, #4
 8002352:	623b      	str	r3, [r7, #32]
          break;
 8002354:	e024      	b.n	80023a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	3308      	adds	r3, #8
 800235c:	623b      	str	r3, [r7, #32]
          break;
 800235e:	e01f      	b.n	80023a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	330c      	adds	r3, #12
 8002366:	623b      	str	r3, [r7, #32]
          break;
 8002368:	e01a      	b.n	80023a0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d102      	bne.n	8002378 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002372:	2304      	movs	r3, #4
 8002374:	623b      	str	r3, [r7, #32]
          break;
 8002376:	e013      	b.n	80023a0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	2b01      	cmp	r3, #1
 800237e:	d105      	bne.n	800238c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002380:	2308      	movs	r3, #8
 8002382:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	69fa      	ldr	r2, [r7, #28]
 8002388:	611a      	str	r2, [r3, #16]
          break;
 800238a:	e009      	b.n	80023a0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800238c:	2308      	movs	r3, #8
 800238e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	69fa      	ldr	r2, [r7, #28]
 8002394:	615a      	str	r2, [r3, #20]
          break;
 8002396:	e003      	b.n	80023a0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002398:	2300      	movs	r3, #0
 800239a:	623b      	str	r3, [r7, #32]
          break;
 800239c:	e000      	b.n	80023a0 <HAL_GPIO_Init+0x130>
          break;
 800239e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023a0:	69bb      	ldr	r3, [r7, #24]
 80023a2:	2bff      	cmp	r3, #255	@ 0xff
 80023a4:	d801      	bhi.n	80023aa <HAL_GPIO_Init+0x13a>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	e001      	b.n	80023ae <HAL_GPIO_Init+0x13e>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	3304      	adds	r3, #4
 80023ae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	2bff      	cmp	r3, #255	@ 0xff
 80023b4:	d802      	bhi.n	80023bc <HAL_GPIO_Init+0x14c>
 80023b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	e002      	b.n	80023c2 <HAL_GPIO_Init+0x152>
 80023bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023be:	3b08      	subs	r3, #8
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	210f      	movs	r1, #15
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	fa01 f303 	lsl.w	r3, r1, r3
 80023d0:	43db      	mvns	r3, r3
 80023d2:	401a      	ands	r2, r3
 80023d4:	6a39      	ldr	r1, [r7, #32]
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	fa01 f303 	lsl.w	r3, r1, r3
 80023dc:	431a      	orrs	r2, r3
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	f000 80b1 	beq.w	8002552 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80023f0:	4b4d      	ldr	r3, [pc, #308]	@ (8002528 <HAL_GPIO_Init+0x2b8>)
 80023f2:	699b      	ldr	r3, [r3, #24]
 80023f4:	4a4c      	ldr	r2, [pc, #304]	@ (8002528 <HAL_GPIO_Init+0x2b8>)
 80023f6:	f043 0301 	orr.w	r3, r3, #1
 80023fa:	6193      	str	r3, [r2, #24]
 80023fc:	4b4a      	ldr	r3, [pc, #296]	@ (8002528 <HAL_GPIO_Init+0x2b8>)
 80023fe:	699b      	ldr	r3, [r3, #24]
 8002400:	f003 0301 	and.w	r3, r3, #1
 8002404:	60bb      	str	r3, [r7, #8]
 8002406:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002408:	4a48      	ldr	r2, [pc, #288]	@ (800252c <HAL_GPIO_Init+0x2bc>)
 800240a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800240c:	089b      	lsrs	r3, r3, #2
 800240e:	3302      	adds	r3, #2
 8002410:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002414:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002418:	f003 0303 	and.w	r3, r3, #3
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	220f      	movs	r2, #15
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	43db      	mvns	r3, r3
 8002426:	68fa      	ldr	r2, [r7, #12]
 8002428:	4013      	ands	r3, r2
 800242a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	4a40      	ldr	r2, [pc, #256]	@ (8002530 <HAL_GPIO_Init+0x2c0>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d013      	beq.n	800245c <HAL_GPIO_Init+0x1ec>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a3f      	ldr	r2, [pc, #252]	@ (8002534 <HAL_GPIO_Init+0x2c4>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d00d      	beq.n	8002458 <HAL_GPIO_Init+0x1e8>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a3e      	ldr	r2, [pc, #248]	@ (8002538 <HAL_GPIO_Init+0x2c8>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d007      	beq.n	8002454 <HAL_GPIO_Init+0x1e4>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4a3d      	ldr	r2, [pc, #244]	@ (800253c <HAL_GPIO_Init+0x2cc>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d101      	bne.n	8002450 <HAL_GPIO_Init+0x1e0>
 800244c:	2303      	movs	r3, #3
 800244e:	e006      	b.n	800245e <HAL_GPIO_Init+0x1ee>
 8002450:	2304      	movs	r3, #4
 8002452:	e004      	b.n	800245e <HAL_GPIO_Init+0x1ee>
 8002454:	2302      	movs	r3, #2
 8002456:	e002      	b.n	800245e <HAL_GPIO_Init+0x1ee>
 8002458:	2301      	movs	r3, #1
 800245a:	e000      	b.n	800245e <HAL_GPIO_Init+0x1ee>
 800245c:	2300      	movs	r3, #0
 800245e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002460:	f002 0203 	and.w	r2, r2, #3
 8002464:	0092      	lsls	r2, r2, #2
 8002466:	4093      	lsls	r3, r2
 8002468:	68fa      	ldr	r2, [r7, #12]
 800246a:	4313      	orrs	r3, r2
 800246c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800246e:	492f      	ldr	r1, [pc, #188]	@ (800252c <HAL_GPIO_Init+0x2bc>)
 8002470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002472:	089b      	lsrs	r3, r3, #2
 8002474:	3302      	adds	r3, #2
 8002476:	68fa      	ldr	r2, [r7, #12]
 8002478:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d006      	beq.n	8002496 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002488:	4b2d      	ldr	r3, [pc, #180]	@ (8002540 <HAL_GPIO_Init+0x2d0>)
 800248a:	689a      	ldr	r2, [r3, #8]
 800248c:	492c      	ldr	r1, [pc, #176]	@ (8002540 <HAL_GPIO_Init+0x2d0>)
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	4313      	orrs	r3, r2
 8002492:	608b      	str	r3, [r1, #8]
 8002494:	e006      	b.n	80024a4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002496:	4b2a      	ldr	r3, [pc, #168]	@ (8002540 <HAL_GPIO_Init+0x2d0>)
 8002498:	689a      	ldr	r2, [r3, #8]
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	43db      	mvns	r3, r3
 800249e:	4928      	ldr	r1, [pc, #160]	@ (8002540 <HAL_GPIO_Init+0x2d0>)
 80024a0:	4013      	ands	r3, r2
 80024a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d006      	beq.n	80024be <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024b0:	4b23      	ldr	r3, [pc, #140]	@ (8002540 <HAL_GPIO_Init+0x2d0>)
 80024b2:	68da      	ldr	r2, [r3, #12]
 80024b4:	4922      	ldr	r1, [pc, #136]	@ (8002540 <HAL_GPIO_Init+0x2d0>)
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	60cb      	str	r3, [r1, #12]
 80024bc:	e006      	b.n	80024cc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024be:	4b20      	ldr	r3, [pc, #128]	@ (8002540 <HAL_GPIO_Init+0x2d0>)
 80024c0:	68da      	ldr	r2, [r3, #12]
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	43db      	mvns	r3, r3
 80024c6:	491e      	ldr	r1, [pc, #120]	@ (8002540 <HAL_GPIO_Init+0x2d0>)
 80024c8:	4013      	ands	r3, r2
 80024ca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d006      	beq.n	80024e6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80024d8:	4b19      	ldr	r3, [pc, #100]	@ (8002540 <HAL_GPIO_Init+0x2d0>)
 80024da:	685a      	ldr	r2, [r3, #4]
 80024dc:	4918      	ldr	r1, [pc, #96]	@ (8002540 <HAL_GPIO_Init+0x2d0>)
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	604b      	str	r3, [r1, #4]
 80024e4:	e006      	b.n	80024f4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80024e6:	4b16      	ldr	r3, [pc, #88]	@ (8002540 <HAL_GPIO_Init+0x2d0>)
 80024e8:	685a      	ldr	r2, [r3, #4]
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	43db      	mvns	r3, r3
 80024ee:	4914      	ldr	r1, [pc, #80]	@ (8002540 <HAL_GPIO_Init+0x2d0>)
 80024f0:	4013      	ands	r3, r2
 80024f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d021      	beq.n	8002544 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002500:	4b0f      	ldr	r3, [pc, #60]	@ (8002540 <HAL_GPIO_Init+0x2d0>)
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	490e      	ldr	r1, [pc, #56]	@ (8002540 <HAL_GPIO_Init+0x2d0>)
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	4313      	orrs	r3, r2
 800250a:	600b      	str	r3, [r1, #0]
 800250c:	e021      	b.n	8002552 <HAL_GPIO_Init+0x2e2>
 800250e:	bf00      	nop
 8002510:	10320000 	.word	0x10320000
 8002514:	10310000 	.word	0x10310000
 8002518:	10220000 	.word	0x10220000
 800251c:	10210000 	.word	0x10210000
 8002520:	10120000 	.word	0x10120000
 8002524:	10110000 	.word	0x10110000
 8002528:	40021000 	.word	0x40021000
 800252c:	40010000 	.word	0x40010000
 8002530:	40010800 	.word	0x40010800
 8002534:	40010c00 	.word	0x40010c00
 8002538:	40011000 	.word	0x40011000
 800253c:	40011400 	.word	0x40011400
 8002540:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002544:	4b0b      	ldr	r3, [pc, #44]	@ (8002574 <HAL_GPIO_Init+0x304>)
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	43db      	mvns	r3, r3
 800254c:	4909      	ldr	r1, [pc, #36]	@ (8002574 <HAL_GPIO_Init+0x304>)
 800254e:	4013      	ands	r3, r2
 8002550:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002554:	3301      	adds	r3, #1
 8002556:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800255e:	fa22 f303 	lsr.w	r3, r2, r3
 8002562:	2b00      	cmp	r3, #0
 8002564:	f47f ae8e 	bne.w	8002284 <HAL_GPIO_Init+0x14>
  }
}
 8002568:	bf00      	nop
 800256a:	bf00      	nop
 800256c:	372c      	adds	r7, #44	@ 0x2c
 800256e:	46bd      	mov	sp, r7
 8002570:	bc80      	pop	{r7}
 8002572:	4770      	bx	lr
 8002574:	40010400 	.word	0x40010400

08002578 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002578:	b480      	push	{r7}
 800257a:	b089      	sub	sp, #36	@ 0x24
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002582:	2300      	movs	r3, #0
 8002584:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8002586:	e09a      	b.n	80026be <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002588:	2201      	movs	r2, #1
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	683a      	ldr	r2, [r7, #0]
 8002592:	4013      	ands	r3, r2
 8002594:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	2b00      	cmp	r3, #0
 800259a:	f000 808d 	beq.w	80026b8 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 800259e:	4a4e      	ldr	r2, [pc, #312]	@ (80026d8 <HAL_GPIO_DeInit+0x160>)
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	089b      	lsrs	r3, r3, #2
 80025a4:	3302      	adds	r3, #2
 80025a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025aa:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 80025ac:	69fb      	ldr	r3, [r7, #28]
 80025ae:	f003 0303 	and.w	r3, r3, #3
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	220f      	movs	r2, #15
 80025b6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	4013      	ands	r3, r2
 80025be:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	4a46      	ldr	r2, [pc, #280]	@ (80026dc <HAL_GPIO_DeInit+0x164>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d013      	beq.n	80025f0 <HAL_GPIO_DeInit+0x78>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4a45      	ldr	r2, [pc, #276]	@ (80026e0 <HAL_GPIO_DeInit+0x168>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d00d      	beq.n	80025ec <HAL_GPIO_DeInit+0x74>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	4a44      	ldr	r2, [pc, #272]	@ (80026e4 <HAL_GPIO_DeInit+0x16c>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d007      	beq.n	80025e8 <HAL_GPIO_DeInit+0x70>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4a43      	ldr	r2, [pc, #268]	@ (80026e8 <HAL_GPIO_DeInit+0x170>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d101      	bne.n	80025e4 <HAL_GPIO_DeInit+0x6c>
 80025e0:	2303      	movs	r3, #3
 80025e2:	e006      	b.n	80025f2 <HAL_GPIO_DeInit+0x7a>
 80025e4:	2304      	movs	r3, #4
 80025e6:	e004      	b.n	80025f2 <HAL_GPIO_DeInit+0x7a>
 80025e8:	2302      	movs	r3, #2
 80025ea:	e002      	b.n	80025f2 <HAL_GPIO_DeInit+0x7a>
 80025ec:	2301      	movs	r3, #1
 80025ee:	e000      	b.n	80025f2 <HAL_GPIO_DeInit+0x7a>
 80025f0:	2300      	movs	r3, #0
 80025f2:	69fa      	ldr	r2, [r7, #28]
 80025f4:	f002 0203 	and.w	r2, r2, #3
 80025f8:	0092      	lsls	r2, r2, #2
 80025fa:	4093      	lsls	r3, r2
 80025fc:	697a      	ldr	r2, [r7, #20]
 80025fe:	429a      	cmp	r2, r3
 8002600:	d132      	bne.n	8002668 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8002602:	4b3a      	ldr	r3, [pc, #232]	@ (80026ec <HAL_GPIO_DeInit+0x174>)
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	43db      	mvns	r3, r3
 800260a:	4938      	ldr	r1, [pc, #224]	@ (80026ec <HAL_GPIO_DeInit+0x174>)
 800260c:	4013      	ands	r3, r2
 800260e:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8002610:	4b36      	ldr	r3, [pc, #216]	@ (80026ec <HAL_GPIO_DeInit+0x174>)
 8002612:	685a      	ldr	r2, [r3, #4]
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	43db      	mvns	r3, r3
 8002618:	4934      	ldr	r1, [pc, #208]	@ (80026ec <HAL_GPIO_DeInit+0x174>)
 800261a:	4013      	ands	r3, r2
 800261c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 800261e:	4b33      	ldr	r3, [pc, #204]	@ (80026ec <HAL_GPIO_DeInit+0x174>)
 8002620:	68da      	ldr	r2, [r3, #12]
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	43db      	mvns	r3, r3
 8002626:	4931      	ldr	r1, [pc, #196]	@ (80026ec <HAL_GPIO_DeInit+0x174>)
 8002628:	4013      	ands	r3, r2
 800262a:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 800262c:	4b2f      	ldr	r3, [pc, #188]	@ (80026ec <HAL_GPIO_DeInit+0x174>)
 800262e:	689a      	ldr	r2, [r3, #8]
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	43db      	mvns	r3, r3
 8002634:	492d      	ldr	r1, [pc, #180]	@ (80026ec <HAL_GPIO_DeInit+0x174>)
 8002636:	4013      	ands	r3, r2
 8002638:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	f003 0303 	and.w	r3, r3, #3
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	220f      	movs	r2, #15
 8002644:	fa02 f303 	lsl.w	r3, r2, r3
 8002648:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 800264a:	4a23      	ldr	r2, [pc, #140]	@ (80026d8 <HAL_GPIO_DeInit+0x160>)
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	089b      	lsrs	r3, r3, #2
 8002650:	3302      	adds	r3, #2
 8002652:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	43da      	mvns	r2, r3
 800265a:	481f      	ldr	r0, [pc, #124]	@ (80026d8 <HAL_GPIO_DeInit+0x160>)
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	089b      	lsrs	r3, r3, #2
 8002660:	400a      	ands	r2, r1
 8002662:	3302      	adds	r3, #2
 8002664:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002668:	69bb      	ldr	r3, [r7, #24]
 800266a:	2bff      	cmp	r3, #255	@ 0xff
 800266c:	d801      	bhi.n	8002672 <HAL_GPIO_DeInit+0xfa>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	e001      	b.n	8002676 <HAL_GPIO_DeInit+0xfe>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	3304      	adds	r3, #4
 8002676:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	2bff      	cmp	r3, #255	@ 0xff
 800267c:	d802      	bhi.n	8002684 <HAL_GPIO_DeInit+0x10c>
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	e002      	b.n	800268a <HAL_GPIO_DeInit+0x112>
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	3b08      	subs	r3, #8
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	210f      	movs	r1, #15
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	fa01 f303 	lsl.w	r3, r1, r3
 8002698:	43db      	mvns	r3, r3
 800269a:	401a      	ands	r2, r3
 800269c:	2104      	movs	r1, #4
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	fa01 f303 	lsl.w	r3, r1, r3
 80026a4:	431a      	orrs	r2, r3
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	68da      	ldr	r2, [r3, #12]
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	43db      	mvns	r3, r3
 80026b2:	401a      	ands	r2, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	60da      	str	r2, [r3, #12]
    }

    position++;
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	3301      	adds	r3, #1
 80026bc:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 80026be:	683a      	ldr	r2, [r7, #0]
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	fa22 f303 	lsr.w	r3, r2, r3
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	f47f af5e 	bne.w	8002588 <HAL_GPIO_DeInit+0x10>
  }
}
 80026cc:	bf00      	nop
 80026ce:	bf00      	nop
 80026d0:	3724      	adds	r7, #36	@ 0x24
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bc80      	pop	{r7}
 80026d6:	4770      	bx	lr
 80026d8:	40010000 	.word	0x40010000
 80026dc:	40010800 	.word	0x40010800
 80026e0:	40010c00 	.word	0x40010c00
 80026e4:	40011000 	.word	0x40011000
 80026e8:	40011400 	.word	0x40011400
 80026ec:	40010400 	.word	0x40010400

080026f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	460b      	mov	r3, r1
 80026fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	689a      	ldr	r2, [r3, #8]
 8002700:	887b      	ldrh	r3, [r7, #2]
 8002702:	4013      	ands	r3, r2
 8002704:	2b00      	cmp	r3, #0
 8002706:	d002      	beq.n	800270e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002708:	2301      	movs	r3, #1
 800270a:	73fb      	strb	r3, [r7, #15]
 800270c:	e001      	b.n	8002712 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800270e:	2300      	movs	r3, #0
 8002710:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002712:	7bfb      	ldrb	r3, [r7, #15]
}
 8002714:	4618      	mov	r0, r3
 8002716:	3714      	adds	r7, #20
 8002718:	46bd      	mov	sp, r7
 800271a:	bc80      	pop	{r7}
 800271c:	4770      	bx	lr

0800271e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800271e:	b480      	push	{r7}
 8002720:	b083      	sub	sp, #12
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
 8002726:	460b      	mov	r3, r1
 8002728:	807b      	strh	r3, [r7, #2]
 800272a:	4613      	mov	r3, r2
 800272c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800272e:	787b      	ldrb	r3, [r7, #1]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d003      	beq.n	800273c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002734:	887a      	ldrh	r2, [r7, #2]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800273a:	e003      	b.n	8002744 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800273c:	887b      	ldrh	r3, [r7, #2]
 800273e:	041a      	lsls	r2, r3, #16
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	611a      	str	r2, [r3, #16]
}
 8002744:	bf00      	nop
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	bc80      	pop	{r7}
 800274c:	4770      	bx	lr

0800274e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800274e:	b480      	push	{r7}
 8002750:	b085      	sub	sp, #20
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
 8002756:	460b      	mov	r3, r1
 8002758:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002760:	887a      	ldrh	r2, [r7, #2]
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	4013      	ands	r3, r2
 8002766:	041a      	lsls	r2, r3, #16
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	43d9      	mvns	r1, r3
 800276c:	887b      	ldrh	r3, [r7, #2]
 800276e:	400b      	ands	r3, r1
 8002770:	431a      	orrs	r2, r3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	611a      	str	r2, [r3, #16]
}
 8002776:	bf00      	nop
 8002778:	3714      	adds	r7, #20
 800277a:	46bd      	mov	sp, r7
 800277c:	bc80      	pop	{r7}
 800277e:	4770      	bx	lr

08002780 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d101      	bne.n	8002792 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e272      	b.n	8002c78 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	2b00      	cmp	r3, #0
 800279c:	f000 8087 	beq.w	80028ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027a0:	4b92      	ldr	r3, [pc, #584]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f003 030c 	and.w	r3, r3, #12
 80027a8:	2b04      	cmp	r3, #4
 80027aa:	d00c      	beq.n	80027c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027ac:	4b8f      	ldr	r3, [pc, #572]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f003 030c 	and.w	r3, r3, #12
 80027b4:	2b08      	cmp	r3, #8
 80027b6:	d112      	bne.n	80027de <HAL_RCC_OscConfig+0x5e>
 80027b8:	4b8c      	ldr	r3, [pc, #560]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027c4:	d10b      	bne.n	80027de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027c6:	4b89      	ldr	r3, [pc, #548]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d06c      	beq.n	80028ac <HAL_RCC_OscConfig+0x12c>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d168      	bne.n	80028ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e24c      	b.n	8002c78 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027e6:	d106      	bne.n	80027f6 <HAL_RCC_OscConfig+0x76>
 80027e8:	4b80      	ldr	r3, [pc, #512]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a7f      	ldr	r2, [pc, #508]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 80027ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027f2:	6013      	str	r3, [r2, #0]
 80027f4:	e02e      	b.n	8002854 <HAL_RCC_OscConfig+0xd4>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d10c      	bne.n	8002818 <HAL_RCC_OscConfig+0x98>
 80027fe:	4b7b      	ldr	r3, [pc, #492]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a7a      	ldr	r2, [pc, #488]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002804:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002808:	6013      	str	r3, [r2, #0]
 800280a:	4b78      	ldr	r3, [pc, #480]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a77      	ldr	r2, [pc, #476]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002810:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002814:	6013      	str	r3, [r2, #0]
 8002816:	e01d      	b.n	8002854 <HAL_RCC_OscConfig+0xd4>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002820:	d10c      	bne.n	800283c <HAL_RCC_OscConfig+0xbc>
 8002822:	4b72      	ldr	r3, [pc, #456]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a71      	ldr	r2, [pc, #452]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002828:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800282c:	6013      	str	r3, [r2, #0]
 800282e:	4b6f      	ldr	r3, [pc, #444]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a6e      	ldr	r2, [pc, #440]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002834:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002838:	6013      	str	r3, [r2, #0]
 800283a:	e00b      	b.n	8002854 <HAL_RCC_OscConfig+0xd4>
 800283c:	4b6b      	ldr	r3, [pc, #428]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a6a      	ldr	r2, [pc, #424]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002842:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002846:	6013      	str	r3, [r2, #0]
 8002848:	4b68      	ldr	r3, [pc, #416]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a67      	ldr	r2, [pc, #412]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 800284e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002852:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d013      	beq.n	8002884 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800285c:	f7fe feee 	bl	800163c <HAL_GetTick>
 8002860:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002862:	e008      	b.n	8002876 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002864:	f7fe feea 	bl	800163c <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b64      	cmp	r3, #100	@ 0x64
 8002870:	d901      	bls.n	8002876 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e200      	b.n	8002c78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002876:	4b5d      	ldr	r3, [pc, #372]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d0f0      	beq.n	8002864 <HAL_RCC_OscConfig+0xe4>
 8002882:	e014      	b.n	80028ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002884:	f7fe feda 	bl	800163c <HAL_GetTick>
 8002888:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800288a:	e008      	b.n	800289e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800288c:	f7fe fed6 	bl	800163c <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	2b64      	cmp	r3, #100	@ 0x64
 8002898:	d901      	bls.n	800289e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e1ec      	b.n	8002c78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800289e:	4b53      	ldr	r3, [pc, #332]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d1f0      	bne.n	800288c <HAL_RCC_OscConfig+0x10c>
 80028aa:	e000      	b.n	80028ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 0302 	and.w	r3, r3, #2
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d063      	beq.n	8002982 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028ba:	4b4c      	ldr	r3, [pc, #304]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f003 030c 	and.w	r3, r3, #12
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d00b      	beq.n	80028de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80028c6:	4b49      	ldr	r3, [pc, #292]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f003 030c 	and.w	r3, r3, #12
 80028ce:	2b08      	cmp	r3, #8
 80028d0:	d11c      	bne.n	800290c <HAL_RCC_OscConfig+0x18c>
 80028d2:	4b46      	ldr	r3, [pc, #280]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d116      	bne.n	800290c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028de:	4b43      	ldr	r3, [pc, #268]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d005      	beq.n	80028f6 <HAL_RCC_OscConfig+0x176>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	691b      	ldr	r3, [r3, #16]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d001      	beq.n	80028f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e1c0      	b.n	8002c78 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028f6:	4b3d      	ldr	r3, [pc, #244]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	695b      	ldr	r3, [r3, #20]
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	4939      	ldr	r1, [pc, #228]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002906:	4313      	orrs	r3, r2
 8002908:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800290a:	e03a      	b.n	8002982 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	691b      	ldr	r3, [r3, #16]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d020      	beq.n	8002956 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002914:	4b36      	ldr	r3, [pc, #216]	@ (80029f0 <HAL_RCC_OscConfig+0x270>)
 8002916:	2201      	movs	r2, #1
 8002918:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800291a:	f7fe fe8f 	bl	800163c <HAL_GetTick>
 800291e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002920:	e008      	b.n	8002934 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002922:	f7fe fe8b 	bl	800163c <HAL_GetTick>
 8002926:	4602      	mov	r2, r0
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	2b02      	cmp	r3, #2
 800292e:	d901      	bls.n	8002934 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e1a1      	b.n	8002c78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002934:	4b2d      	ldr	r3, [pc, #180]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0302 	and.w	r3, r3, #2
 800293c:	2b00      	cmp	r3, #0
 800293e:	d0f0      	beq.n	8002922 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002940:	4b2a      	ldr	r3, [pc, #168]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	695b      	ldr	r3, [r3, #20]
 800294c:	00db      	lsls	r3, r3, #3
 800294e:	4927      	ldr	r1, [pc, #156]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002950:	4313      	orrs	r3, r2
 8002952:	600b      	str	r3, [r1, #0]
 8002954:	e015      	b.n	8002982 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002956:	4b26      	ldr	r3, [pc, #152]	@ (80029f0 <HAL_RCC_OscConfig+0x270>)
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800295c:	f7fe fe6e 	bl	800163c <HAL_GetTick>
 8002960:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002962:	e008      	b.n	8002976 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002964:	f7fe fe6a 	bl	800163c <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	2b02      	cmp	r3, #2
 8002970:	d901      	bls.n	8002976 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e180      	b.n	8002c78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002976:	4b1d      	ldr	r3, [pc, #116]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1f0      	bne.n	8002964 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0308 	and.w	r3, r3, #8
 800298a:	2b00      	cmp	r3, #0
 800298c:	d03a      	beq.n	8002a04 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d019      	beq.n	80029ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002996:	4b17      	ldr	r3, [pc, #92]	@ (80029f4 <HAL_RCC_OscConfig+0x274>)
 8002998:	2201      	movs	r2, #1
 800299a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800299c:	f7fe fe4e 	bl	800163c <HAL_GetTick>
 80029a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029a2:	e008      	b.n	80029b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029a4:	f7fe fe4a 	bl	800163c <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e160      	b.n	8002c78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029b6:	4b0d      	ldr	r3, [pc, #52]	@ (80029ec <HAL_RCC_OscConfig+0x26c>)
 80029b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d0f0      	beq.n	80029a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80029c2:	2001      	movs	r0, #1
 80029c4:	f000 fafe 	bl	8002fc4 <RCC_Delay>
 80029c8:	e01c      	b.n	8002a04 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029ca:	4b0a      	ldr	r3, [pc, #40]	@ (80029f4 <HAL_RCC_OscConfig+0x274>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029d0:	f7fe fe34 	bl	800163c <HAL_GetTick>
 80029d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029d6:	e00f      	b.n	80029f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029d8:	f7fe fe30 	bl	800163c <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d908      	bls.n	80029f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e146      	b.n	8002c78 <HAL_RCC_OscConfig+0x4f8>
 80029ea:	bf00      	nop
 80029ec:	40021000 	.word	0x40021000
 80029f0:	42420000 	.word	0x42420000
 80029f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029f8:	4b92      	ldr	r3, [pc, #584]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 80029fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d1e9      	bne.n	80029d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0304 	and.w	r3, r3, #4
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	f000 80a6 	beq.w	8002b5e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a12:	2300      	movs	r3, #0
 8002a14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a16:	4b8b      	ldr	r3, [pc, #556]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002a18:	69db      	ldr	r3, [r3, #28]
 8002a1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10d      	bne.n	8002a3e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a22:	4b88      	ldr	r3, [pc, #544]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002a24:	69db      	ldr	r3, [r3, #28]
 8002a26:	4a87      	ldr	r2, [pc, #540]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002a28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a2c:	61d3      	str	r3, [r2, #28]
 8002a2e:	4b85      	ldr	r3, [pc, #532]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002a30:	69db      	ldr	r3, [r3, #28]
 8002a32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a36:	60bb      	str	r3, [r7, #8]
 8002a38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a3e:	4b82      	ldr	r3, [pc, #520]	@ (8002c48 <HAL_RCC_OscConfig+0x4c8>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d118      	bne.n	8002a7c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a4a:	4b7f      	ldr	r3, [pc, #508]	@ (8002c48 <HAL_RCC_OscConfig+0x4c8>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a7e      	ldr	r2, [pc, #504]	@ (8002c48 <HAL_RCC_OscConfig+0x4c8>)
 8002a50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a56:	f7fe fdf1 	bl	800163c <HAL_GetTick>
 8002a5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a5c:	e008      	b.n	8002a70 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a5e:	f7fe fded 	bl	800163c <HAL_GetTick>
 8002a62:	4602      	mov	r2, r0
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	2b64      	cmp	r3, #100	@ 0x64
 8002a6a:	d901      	bls.n	8002a70 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a6c:	2303      	movs	r3, #3
 8002a6e:	e103      	b.n	8002c78 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a70:	4b75      	ldr	r3, [pc, #468]	@ (8002c48 <HAL_RCC_OscConfig+0x4c8>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d0f0      	beq.n	8002a5e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d106      	bne.n	8002a92 <HAL_RCC_OscConfig+0x312>
 8002a84:	4b6f      	ldr	r3, [pc, #444]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002a86:	6a1b      	ldr	r3, [r3, #32]
 8002a88:	4a6e      	ldr	r2, [pc, #440]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002a8a:	f043 0301 	orr.w	r3, r3, #1
 8002a8e:	6213      	str	r3, [r2, #32]
 8002a90:	e02d      	b.n	8002aee <HAL_RCC_OscConfig+0x36e>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d10c      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x334>
 8002a9a:	4b6a      	ldr	r3, [pc, #424]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002a9c:	6a1b      	ldr	r3, [r3, #32]
 8002a9e:	4a69      	ldr	r2, [pc, #420]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002aa0:	f023 0301 	bic.w	r3, r3, #1
 8002aa4:	6213      	str	r3, [r2, #32]
 8002aa6:	4b67      	ldr	r3, [pc, #412]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002aa8:	6a1b      	ldr	r3, [r3, #32]
 8002aaa:	4a66      	ldr	r2, [pc, #408]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002aac:	f023 0304 	bic.w	r3, r3, #4
 8002ab0:	6213      	str	r3, [r2, #32]
 8002ab2:	e01c      	b.n	8002aee <HAL_RCC_OscConfig+0x36e>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	2b05      	cmp	r3, #5
 8002aba:	d10c      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x356>
 8002abc:	4b61      	ldr	r3, [pc, #388]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002abe:	6a1b      	ldr	r3, [r3, #32]
 8002ac0:	4a60      	ldr	r2, [pc, #384]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002ac2:	f043 0304 	orr.w	r3, r3, #4
 8002ac6:	6213      	str	r3, [r2, #32]
 8002ac8:	4b5e      	ldr	r3, [pc, #376]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002aca:	6a1b      	ldr	r3, [r3, #32]
 8002acc:	4a5d      	ldr	r2, [pc, #372]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002ace:	f043 0301 	orr.w	r3, r3, #1
 8002ad2:	6213      	str	r3, [r2, #32]
 8002ad4:	e00b      	b.n	8002aee <HAL_RCC_OscConfig+0x36e>
 8002ad6:	4b5b      	ldr	r3, [pc, #364]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002ad8:	6a1b      	ldr	r3, [r3, #32]
 8002ada:	4a5a      	ldr	r2, [pc, #360]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002adc:	f023 0301 	bic.w	r3, r3, #1
 8002ae0:	6213      	str	r3, [r2, #32]
 8002ae2:	4b58      	ldr	r3, [pc, #352]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002ae4:	6a1b      	ldr	r3, [r3, #32]
 8002ae6:	4a57      	ldr	r2, [pc, #348]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002ae8:	f023 0304 	bic.w	r3, r3, #4
 8002aec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d015      	beq.n	8002b22 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002af6:	f7fe fda1 	bl	800163c <HAL_GetTick>
 8002afa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002afc:	e00a      	b.n	8002b14 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002afe:	f7fe fd9d 	bl	800163c <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d901      	bls.n	8002b14 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e0b1      	b.n	8002c78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b14:	4b4b      	ldr	r3, [pc, #300]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002b16:	6a1b      	ldr	r3, [r3, #32]
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d0ee      	beq.n	8002afe <HAL_RCC_OscConfig+0x37e>
 8002b20:	e014      	b.n	8002b4c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b22:	f7fe fd8b 	bl	800163c <HAL_GetTick>
 8002b26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b28:	e00a      	b.n	8002b40 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b2a:	f7fe fd87 	bl	800163c <HAL_GetTick>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d901      	bls.n	8002b40 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e09b      	b.n	8002c78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b40:	4b40      	ldr	r3, [pc, #256]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002b42:	6a1b      	ldr	r3, [r3, #32]
 8002b44:	f003 0302 	and.w	r3, r3, #2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d1ee      	bne.n	8002b2a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b4c:	7dfb      	ldrb	r3, [r7, #23]
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d105      	bne.n	8002b5e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b52:	4b3c      	ldr	r3, [pc, #240]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002b54:	69db      	ldr	r3, [r3, #28]
 8002b56:	4a3b      	ldr	r2, [pc, #236]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002b58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b5c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	f000 8087 	beq.w	8002c76 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b68:	4b36      	ldr	r3, [pc, #216]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f003 030c 	and.w	r3, r3, #12
 8002b70:	2b08      	cmp	r3, #8
 8002b72:	d061      	beq.n	8002c38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	69db      	ldr	r3, [r3, #28]
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d146      	bne.n	8002c0a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b7c:	4b33      	ldr	r3, [pc, #204]	@ (8002c4c <HAL_RCC_OscConfig+0x4cc>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b82:	f7fe fd5b 	bl	800163c <HAL_GetTick>
 8002b86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b88:	e008      	b.n	8002b9c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b8a:	f7fe fd57 	bl	800163c <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d901      	bls.n	8002b9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	e06d      	b.n	8002c78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b9c:	4b29      	ldr	r3, [pc, #164]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d1f0      	bne.n	8002b8a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bb0:	d108      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002bb2:	4b24      	ldr	r3, [pc, #144]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	4921      	ldr	r1, [pc, #132]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bc4:	4b1f      	ldr	r3, [pc, #124]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6a19      	ldr	r1, [r3, #32]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd4:	430b      	orrs	r3, r1
 8002bd6:	491b      	ldr	r1, [pc, #108]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bdc:	4b1b      	ldr	r3, [pc, #108]	@ (8002c4c <HAL_RCC_OscConfig+0x4cc>)
 8002bde:	2201      	movs	r2, #1
 8002be0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be2:	f7fe fd2b 	bl	800163c <HAL_GetTick>
 8002be6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002be8:	e008      	b.n	8002bfc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bea:	f7fe fd27 	bl	800163c <HAL_GetTick>
 8002bee:	4602      	mov	r2, r0
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	1ad3      	subs	r3, r2, r3
 8002bf4:	2b02      	cmp	r3, #2
 8002bf6:	d901      	bls.n	8002bfc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	e03d      	b.n	8002c78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bfc:	4b11      	ldr	r3, [pc, #68]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d0f0      	beq.n	8002bea <HAL_RCC_OscConfig+0x46a>
 8002c08:	e035      	b.n	8002c76 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c0a:	4b10      	ldr	r3, [pc, #64]	@ (8002c4c <HAL_RCC_OscConfig+0x4cc>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c10:	f7fe fd14 	bl	800163c <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c16:	e008      	b.n	8002c2a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c18:	f7fe fd10 	bl	800163c <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e026      	b.n	8002c78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c2a:	4b06      	ldr	r3, [pc, #24]	@ (8002c44 <HAL_RCC_OscConfig+0x4c4>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d1f0      	bne.n	8002c18 <HAL_RCC_OscConfig+0x498>
 8002c36:	e01e      	b.n	8002c76 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	69db      	ldr	r3, [r3, #28]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d107      	bne.n	8002c50 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e019      	b.n	8002c78 <HAL_RCC_OscConfig+0x4f8>
 8002c44:	40021000 	.word	0x40021000
 8002c48:	40007000 	.word	0x40007000
 8002c4c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c50:	4b0b      	ldr	r3, [pc, #44]	@ (8002c80 <HAL_RCC_OscConfig+0x500>)
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6a1b      	ldr	r3, [r3, #32]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d106      	bne.n	8002c72 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d001      	beq.n	8002c76 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e000      	b.n	8002c78 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002c76:	2300      	movs	r3, #0
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3718      	adds	r7, #24
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	40021000 	.word	0x40021000

08002c84 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d101      	bne.n	8002c98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	e0d0      	b.n	8002e3a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c98:	4b6a      	ldr	r3, [pc, #424]	@ (8002e44 <HAL_RCC_ClockConfig+0x1c0>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0307 	and.w	r3, r3, #7
 8002ca0:	683a      	ldr	r2, [r7, #0]
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d910      	bls.n	8002cc8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ca6:	4b67      	ldr	r3, [pc, #412]	@ (8002e44 <HAL_RCC_ClockConfig+0x1c0>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f023 0207 	bic.w	r2, r3, #7
 8002cae:	4965      	ldr	r1, [pc, #404]	@ (8002e44 <HAL_RCC_ClockConfig+0x1c0>)
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cb6:	4b63      	ldr	r3, [pc, #396]	@ (8002e44 <HAL_RCC_ClockConfig+0x1c0>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0307 	and.w	r3, r3, #7
 8002cbe:	683a      	ldr	r2, [r7, #0]
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d001      	beq.n	8002cc8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e0b8      	b.n	8002e3a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0302 	and.w	r3, r3, #2
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d020      	beq.n	8002d16 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0304 	and.w	r3, r3, #4
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d005      	beq.n	8002cec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ce0:	4b59      	ldr	r3, [pc, #356]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	4a58      	ldr	r2, [pc, #352]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002ce6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002cea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0308 	and.w	r3, r3, #8
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d005      	beq.n	8002d04 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cf8:	4b53      	ldr	r3, [pc, #332]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	4a52      	ldr	r2, [pc, #328]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002cfe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002d02:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d04:	4b50      	ldr	r3, [pc, #320]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	494d      	ldr	r1, [pc, #308]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002d12:	4313      	orrs	r3, r2
 8002d14:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d040      	beq.n	8002da4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d107      	bne.n	8002d3a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d2a:	4b47      	ldr	r3, [pc, #284]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d115      	bne.n	8002d62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e07f      	b.n	8002e3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d107      	bne.n	8002d52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d42:	4b41      	ldr	r3, [pc, #260]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d109      	bne.n	8002d62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e073      	b.n	8002e3a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d52:	4b3d      	ldr	r3, [pc, #244]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d101      	bne.n	8002d62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e06b      	b.n	8002e3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d62:	4b39      	ldr	r3, [pc, #228]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	f023 0203 	bic.w	r2, r3, #3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	4936      	ldr	r1, [pc, #216]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002d70:	4313      	orrs	r3, r2
 8002d72:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d74:	f7fe fc62 	bl	800163c <HAL_GetTick>
 8002d78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d7a:	e00a      	b.n	8002d92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d7c:	f7fe fc5e 	bl	800163c <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e053      	b.n	8002e3a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d92:	4b2d      	ldr	r3, [pc, #180]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f003 020c 	and.w	r2, r3, #12
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d1eb      	bne.n	8002d7c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002da4:	4b27      	ldr	r3, [pc, #156]	@ (8002e44 <HAL_RCC_ClockConfig+0x1c0>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0307 	and.w	r3, r3, #7
 8002dac:	683a      	ldr	r2, [r7, #0]
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d210      	bcs.n	8002dd4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002db2:	4b24      	ldr	r3, [pc, #144]	@ (8002e44 <HAL_RCC_ClockConfig+0x1c0>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f023 0207 	bic.w	r2, r3, #7
 8002dba:	4922      	ldr	r1, [pc, #136]	@ (8002e44 <HAL_RCC_ClockConfig+0x1c0>)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dc2:	4b20      	ldr	r3, [pc, #128]	@ (8002e44 <HAL_RCC_ClockConfig+0x1c0>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0307 	and.w	r3, r3, #7
 8002dca:	683a      	ldr	r2, [r7, #0]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d001      	beq.n	8002dd4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e032      	b.n	8002e3a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0304 	and.w	r3, r3, #4
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d008      	beq.n	8002df2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002de0:	4b19      	ldr	r3, [pc, #100]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	4916      	ldr	r1, [pc, #88]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0308 	and.w	r3, r3, #8
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d009      	beq.n	8002e12 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002dfe:	4b12      	ldr	r3, [pc, #72]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	691b      	ldr	r3, [r3, #16]
 8002e0a:	00db      	lsls	r3, r3, #3
 8002e0c:	490e      	ldr	r1, [pc, #56]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e12:	f000 f821 	bl	8002e58 <HAL_RCC_GetSysClockFreq>
 8002e16:	4602      	mov	r2, r0
 8002e18:	4b0b      	ldr	r3, [pc, #44]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	091b      	lsrs	r3, r3, #4
 8002e1e:	f003 030f 	and.w	r3, r3, #15
 8002e22:	490a      	ldr	r1, [pc, #40]	@ (8002e4c <HAL_RCC_ClockConfig+0x1c8>)
 8002e24:	5ccb      	ldrb	r3, [r1, r3]
 8002e26:	fa22 f303 	lsr.w	r3, r2, r3
 8002e2a:	4a09      	ldr	r2, [pc, #36]	@ (8002e50 <HAL_RCC_ClockConfig+0x1cc>)
 8002e2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e2e:	4b09      	ldr	r3, [pc, #36]	@ (8002e54 <HAL_RCC_ClockConfig+0x1d0>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7fe f882 	bl	8000f3c <HAL_InitTick>

  return HAL_OK;
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3710      	adds	r7, #16
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	40022000 	.word	0x40022000
 8002e48:	40021000 	.word	0x40021000
 8002e4c:	0800afb8 	.word	0x0800afb8
 8002e50:	20000018 	.word	0x20000018
 8002e54:	2000001c 	.word	0x2000001c

08002e58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b087      	sub	sp, #28
 8002e5c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	60fb      	str	r3, [r7, #12]
 8002e62:	2300      	movs	r3, #0
 8002e64:	60bb      	str	r3, [r7, #8]
 8002e66:	2300      	movs	r3, #0
 8002e68:	617b      	str	r3, [r7, #20]
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e72:	4b1e      	ldr	r3, [pc, #120]	@ (8002eec <HAL_RCC_GetSysClockFreq+0x94>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f003 030c 	and.w	r3, r3, #12
 8002e7e:	2b04      	cmp	r3, #4
 8002e80:	d002      	beq.n	8002e88 <HAL_RCC_GetSysClockFreq+0x30>
 8002e82:	2b08      	cmp	r3, #8
 8002e84:	d003      	beq.n	8002e8e <HAL_RCC_GetSysClockFreq+0x36>
 8002e86:	e027      	b.n	8002ed8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e88:	4b19      	ldr	r3, [pc, #100]	@ (8002ef0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e8a:	613b      	str	r3, [r7, #16]
      break;
 8002e8c:	e027      	b.n	8002ede <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	0c9b      	lsrs	r3, r3, #18
 8002e92:	f003 030f 	and.w	r3, r3, #15
 8002e96:	4a17      	ldr	r2, [pc, #92]	@ (8002ef4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e98:	5cd3      	ldrb	r3, [r2, r3]
 8002e9a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d010      	beq.n	8002ec8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ea6:	4b11      	ldr	r3, [pc, #68]	@ (8002eec <HAL_RCC_GetSysClockFreq+0x94>)
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	0c5b      	lsrs	r3, r3, #17
 8002eac:	f003 0301 	and.w	r3, r3, #1
 8002eb0:	4a11      	ldr	r2, [pc, #68]	@ (8002ef8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002eb2:	5cd3      	ldrb	r3, [r2, r3]
 8002eb4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8002ef0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002eba:	fb03 f202 	mul.w	r2, r3, r2
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ec4:	617b      	str	r3, [r7, #20]
 8002ec6:	e004      	b.n	8002ed2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	4a0c      	ldr	r2, [pc, #48]	@ (8002efc <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ecc:	fb02 f303 	mul.w	r3, r2, r3
 8002ed0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	613b      	str	r3, [r7, #16]
      break;
 8002ed6:	e002      	b.n	8002ede <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ed8:	4b05      	ldr	r3, [pc, #20]	@ (8002ef0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002eda:	613b      	str	r3, [r7, #16]
      break;
 8002edc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ede:	693b      	ldr	r3, [r7, #16]
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	371c      	adds	r7, #28
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bc80      	pop	{r7}
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	40021000 	.word	0x40021000
 8002ef0:	007a1200 	.word	0x007a1200
 8002ef4:	0800afd0 	.word	0x0800afd0
 8002ef8:	0800afe0 	.word	0x0800afe0
 8002efc:	003d0900 	.word	0x003d0900

08002f00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f04:	4b02      	ldr	r3, [pc, #8]	@ (8002f10 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f06:	681b      	ldr	r3, [r3, #0]
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bc80      	pop	{r7}
 8002f0e:	4770      	bx	lr
 8002f10:	20000018 	.word	0x20000018

08002f14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f18:	f7ff fff2 	bl	8002f00 <HAL_RCC_GetHCLKFreq>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	4b05      	ldr	r3, [pc, #20]	@ (8002f34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	0a1b      	lsrs	r3, r3, #8
 8002f24:	f003 0307 	and.w	r3, r3, #7
 8002f28:	4903      	ldr	r1, [pc, #12]	@ (8002f38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f2a:	5ccb      	ldrb	r3, [r1, r3]
 8002f2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40021000 	.word	0x40021000
 8002f38:	0800afc8 	.word	0x0800afc8

08002f3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f40:	f7ff ffde 	bl	8002f00 <HAL_RCC_GetHCLKFreq>
 8002f44:	4602      	mov	r2, r0
 8002f46:	4b05      	ldr	r3, [pc, #20]	@ (8002f5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	0adb      	lsrs	r3, r3, #11
 8002f4c:	f003 0307 	and.w	r3, r3, #7
 8002f50:	4903      	ldr	r1, [pc, #12]	@ (8002f60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f52:	5ccb      	ldrb	r3, [r1, r3]
 8002f54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	0800afc8 	.word	0x0800afc8

08002f64 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	220f      	movs	r2, #15
 8002f72:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002f74:	4b11      	ldr	r3, [pc, #68]	@ (8002fbc <HAL_RCC_GetClockConfig+0x58>)
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f003 0203 	and.w	r2, r3, #3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002f80:	4b0e      	ldr	r3, [pc, #56]	@ (8002fbc <HAL_RCC_GetClockConfig+0x58>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002fbc <HAL_RCC_GetClockConfig+0x58>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002f98:	4b08      	ldr	r3, [pc, #32]	@ (8002fbc <HAL_RCC_GetClockConfig+0x58>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	08db      	lsrs	r3, r3, #3
 8002f9e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002fa6:	4b06      	ldr	r3, [pc, #24]	@ (8002fc0 <HAL_RCC_GetClockConfig+0x5c>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0207 	and.w	r2, r3, #7
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002fb2:	bf00      	nop
 8002fb4:	370c      	adds	r7, #12
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bc80      	pop	{r7}
 8002fba:	4770      	bx	lr
 8002fbc:	40021000 	.word	0x40021000
 8002fc0:	40022000 	.word	0x40022000

08002fc4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b085      	sub	sp, #20
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8002ff8 <RCC_Delay+0x34>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a0a      	ldr	r2, [pc, #40]	@ (8002ffc <RCC_Delay+0x38>)
 8002fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd6:	0a5b      	lsrs	r3, r3, #9
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	fb02 f303 	mul.w	r3, r2, r3
 8002fde:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002fe0:	bf00      	nop
  }
  while (Delay --);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	1e5a      	subs	r2, r3, #1
 8002fe6:	60fa      	str	r2, [r7, #12]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d1f9      	bne.n	8002fe0 <RCC_Delay+0x1c>
}
 8002fec:	bf00      	nop
 8002fee:	bf00      	nop
 8002ff0:	3714      	adds	r7, #20
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bc80      	pop	{r7}
 8002ff6:	4770      	bx	lr
 8002ff8:	20000018 	.word	0x20000018
 8002ffc:	10624dd3 	.word	0x10624dd3

08003000 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e041      	b.n	8003096 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003018:	b2db      	uxtb	r3, r3
 800301a:	2b00      	cmp	r3, #0
 800301c:	d106      	bne.n	800302c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f7fe f8b6 	bl	8001198 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2202      	movs	r2, #2
 8003030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	3304      	adds	r3, #4
 800303c:	4619      	mov	r1, r3
 800303e:	4610      	mov	r0, r2
 8003040:	f000 fa5c 	bl	80034fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003094:	2300      	movs	r3, #0
}
 8003096:	4618      	mov	r0, r3
 8003098:	3708      	adds	r7, #8
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
	...

080030a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b085      	sub	sp, #20
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d001      	beq.n	80030b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e03a      	b.n	800312e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2202      	movs	r2, #2
 80030bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68da      	ldr	r2, [r3, #12]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f042 0201 	orr.w	r2, r2, #1
 80030ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a18      	ldr	r2, [pc, #96]	@ (8003138 <HAL_TIM_Base_Start_IT+0x98>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d00e      	beq.n	80030f8 <HAL_TIM_Base_Start_IT+0x58>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030e2:	d009      	beq.n	80030f8 <HAL_TIM_Base_Start_IT+0x58>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a14      	ldr	r2, [pc, #80]	@ (800313c <HAL_TIM_Base_Start_IT+0x9c>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d004      	beq.n	80030f8 <HAL_TIM_Base_Start_IT+0x58>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a13      	ldr	r2, [pc, #76]	@ (8003140 <HAL_TIM_Base_Start_IT+0xa0>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d111      	bne.n	800311c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f003 0307 	and.w	r3, r3, #7
 8003102:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2b06      	cmp	r3, #6
 8003108:	d010      	beq.n	800312c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f042 0201 	orr.w	r2, r2, #1
 8003118:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800311a:	e007      	b.n	800312c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f042 0201 	orr.w	r2, r2, #1
 800312a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3714      	adds	r7, #20
 8003132:	46bd      	mov	sp, r7
 8003134:	bc80      	pop	{r7}
 8003136:	4770      	bx	lr
 8003138:	40012c00 	.word	0x40012c00
 800313c:	40000400 	.word	0x40000400
 8003140:	40000800 	.word	0x40000800

08003144 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68db      	ldr	r3, [r3, #12]
 8003152:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d020      	beq.n	80031a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	f003 0302 	and.w	r3, r3, #2
 800316c:	2b00      	cmp	r3, #0
 800316e:	d01b      	beq.n	80031a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f06f 0202 	mvn.w	r2, #2
 8003178:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2201      	movs	r2, #1
 800317e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	699b      	ldr	r3, [r3, #24]
 8003186:	f003 0303 	and.w	r3, r3, #3
 800318a:	2b00      	cmp	r3, #0
 800318c:	d003      	beq.n	8003196 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f000 f998 	bl	80034c4 <HAL_TIM_IC_CaptureCallback>
 8003194:	e005      	b.n	80031a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f000 f98b 	bl	80034b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f000 f99a 	bl	80034d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	f003 0304 	and.w	r3, r3, #4
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d020      	beq.n	80031f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	f003 0304 	and.w	r3, r3, #4
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d01b      	beq.n	80031f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f06f 0204 	mvn.w	r2, #4
 80031c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2202      	movs	r2, #2
 80031ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	699b      	ldr	r3, [r3, #24]
 80031d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d003      	beq.n	80031e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 f972 	bl	80034c4 <HAL_TIM_IC_CaptureCallback>
 80031e0:	e005      	b.n	80031ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 f965 	bl	80034b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f000 f974 	bl	80034d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	f003 0308 	and.w	r3, r3, #8
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d020      	beq.n	8003240 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f003 0308 	and.w	r3, r3, #8
 8003204:	2b00      	cmp	r3, #0
 8003206:	d01b      	beq.n	8003240 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f06f 0208 	mvn.w	r2, #8
 8003210:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2204      	movs	r2, #4
 8003216:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	69db      	ldr	r3, [r3, #28]
 800321e:	f003 0303 	and.w	r3, r3, #3
 8003222:	2b00      	cmp	r3, #0
 8003224:	d003      	beq.n	800322e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f000 f94c 	bl	80034c4 <HAL_TIM_IC_CaptureCallback>
 800322c:	e005      	b.n	800323a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 f93f 	bl	80034b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f000 f94e 	bl	80034d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	f003 0310 	and.w	r3, r3, #16
 8003246:	2b00      	cmp	r3, #0
 8003248:	d020      	beq.n	800328c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f003 0310 	and.w	r3, r3, #16
 8003250:	2b00      	cmp	r3, #0
 8003252:	d01b      	beq.n	800328c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f06f 0210 	mvn.w	r2, #16
 800325c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2208      	movs	r2, #8
 8003262:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	69db      	ldr	r3, [r3, #28]
 800326a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800326e:	2b00      	cmp	r3, #0
 8003270:	d003      	beq.n	800327a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f000 f926 	bl	80034c4 <HAL_TIM_IC_CaptureCallback>
 8003278:	e005      	b.n	8003286 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f000 f919 	bl	80034b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003280:	6878      	ldr	r0, [r7, #4]
 8003282:	f000 f928 	bl	80034d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	2b00      	cmp	r3, #0
 8003294:	d00c      	beq.n	80032b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	2b00      	cmp	r3, #0
 800329e:	d007      	beq.n	80032b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f06f 0201 	mvn.w	r2, #1
 80032a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f7fd fdf0 	bl	8000e90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00c      	beq.n	80032d4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d007      	beq.n	80032d4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80032cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 fa7f 	bl	80037d2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00c      	beq.n	80032f8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d007      	beq.n	80032f8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80032f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 f8f8 	bl	80034e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	f003 0320 	and.w	r3, r3, #32
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d00c      	beq.n	800331c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f003 0320 	and.w	r3, r3, #32
 8003308:	2b00      	cmp	r3, #0
 800330a:	d007      	beq.n	800331c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f06f 0220 	mvn.w	r2, #32
 8003314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 fa52 	bl	80037c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800331c:	bf00      	nop
 800331e:	3710      	adds	r7, #16
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}

08003324 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b084      	sub	sp, #16
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800332e:	2300      	movs	r3, #0
 8003330:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003338:	2b01      	cmp	r3, #1
 800333a:	d101      	bne.n	8003340 <HAL_TIM_ConfigClockSource+0x1c>
 800333c:	2302      	movs	r3, #2
 800333e:	e0b4      	b.n	80034aa <HAL_TIM_ConfigClockSource+0x186>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2201      	movs	r2, #1
 8003344:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2202      	movs	r2, #2
 800334c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800335e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003366:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68ba      	ldr	r2, [r7, #8]
 800336e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003378:	d03e      	beq.n	80033f8 <HAL_TIM_ConfigClockSource+0xd4>
 800337a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800337e:	f200 8087 	bhi.w	8003490 <HAL_TIM_ConfigClockSource+0x16c>
 8003382:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003386:	f000 8086 	beq.w	8003496 <HAL_TIM_ConfigClockSource+0x172>
 800338a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800338e:	d87f      	bhi.n	8003490 <HAL_TIM_ConfigClockSource+0x16c>
 8003390:	2b70      	cmp	r3, #112	@ 0x70
 8003392:	d01a      	beq.n	80033ca <HAL_TIM_ConfigClockSource+0xa6>
 8003394:	2b70      	cmp	r3, #112	@ 0x70
 8003396:	d87b      	bhi.n	8003490 <HAL_TIM_ConfigClockSource+0x16c>
 8003398:	2b60      	cmp	r3, #96	@ 0x60
 800339a:	d050      	beq.n	800343e <HAL_TIM_ConfigClockSource+0x11a>
 800339c:	2b60      	cmp	r3, #96	@ 0x60
 800339e:	d877      	bhi.n	8003490 <HAL_TIM_ConfigClockSource+0x16c>
 80033a0:	2b50      	cmp	r3, #80	@ 0x50
 80033a2:	d03c      	beq.n	800341e <HAL_TIM_ConfigClockSource+0xfa>
 80033a4:	2b50      	cmp	r3, #80	@ 0x50
 80033a6:	d873      	bhi.n	8003490 <HAL_TIM_ConfigClockSource+0x16c>
 80033a8:	2b40      	cmp	r3, #64	@ 0x40
 80033aa:	d058      	beq.n	800345e <HAL_TIM_ConfigClockSource+0x13a>
 80033ac:	2b40      	cmp	r3, #64	@ 0x40
 80033ae:	d86f      	bhi.n	8003490 <HAL_TIM_ConfigClockSource+0x16c>
 80033b0:	2b30      	cmp	r3, #48	@ 0x30
 80033b2:	d064      	beq.n	800347e <HAL_TIM_ConfigClockSource+0x15a>
 80033b4:	2b30      	cmp	r3, #48	@ 0x30
 80033b6:	d86b      	bhi.n	8003490 <HAL_TIM_ConfigClockSource+0x16c>
 80033b8:	2b20      	cmp	r3, #32
 80033ba:	d060      	beq.n	800347e <HAL_TIM_ConfigClockSource+0x15a>
 80033bc:	2b20      	cmp	r3, #32
 80033be:	d867      	bhi.n	8003490 <HAL_TIM_ConfigClockSource+0x16c>
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d05c      	beq.n	800347e <HAL_TIM_ConfigClockSource+0x15a>
 80033c4:	2b10      	cmp	r3, #16
 80033c6:	d05a      	beq.n	800347e <HAL_TIM_ConfigClockSource+0x15a>
 80033c8:	e062      	b.n	8003490 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80033da:	f000 f974 	bl	80036c6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80033ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	68ba      	ldr	r2, [r7, #8]
 80033f4:	609a      	str	r2, [r3, #8]
      break;
 80033f6:	e04f      	b.n	8003498 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003408:	f000 f95d 	bl	80036c6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	689a      	ldr	r2, [r3, #8]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800341a:	609a      	str	r2, [r3, #8]
      break;
 800341c:	e03c      	b.n	8003498 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800342a:	461a      	mov	r2, r3
 800342c:	f000 f8d4 	bl	80035d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2150      	movs	r1, #80	@ 0x50
 8003436:	4618      	mov	r0, r3
 8003438:	f000 f92b 	bl	8003692 <TIM_ITRx_SetConfig>
      break;
 800343c:	e02c      	b.n	8003498 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800344a:	461a      	mov	r2, r3
 800344c:	f000 f8f2 	bl	8003634 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2160      	movs	r1, #96	@ 0x60
 8003456:	4618      	mov	r0, r3
 8003458:	f000 f91b 	bl	8003692 <TIM_ITRx_SetConfig>
      break;
 800345c:	e01c      	b.n	8003498 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800346a:	461a      	mov	r2, r3
 800346c:	f000 f8b4 	bl	80035d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2140      	movs	r1, #64	@ 0x40
 8003476:	4618      	mov	r0, r3
 8003478:	f000 f90b 	bl	8003692 <TIM_ITRx_SetConfig>
      break;
 800347c:	e00c      	b.n	8003498 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4619      	mov	r1, r3
 8003488:	4610      	mov	r0, r2
 800348a:	f000 f902 	bl	8003692 <TIM_ITRx_SetConfig>
      break;
 800348e:	e003      	b.n	8003498 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	73fb      	strb	r3, [r7, #15]
      break;
 8003494:	e000      	b.n	8003498 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003496:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80034a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3710      	adds	r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}

080034b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034b2:	b480      	push	{r7}
 80034b4:	b083      	sub	sp, #12
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80034ba:	bf00      	nop
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	bc80      	pop	{r7}
 80034c2:	4770      	bx	lr

080034c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034cc:	bf00      	nop
 80034ce:	370c      	adds	r7, #12
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bc80      	pop	{r7}
 80034d4:	4770      	bx	lr

080034d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b083      	sub	sp, #12
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bc80      	pop	{r7}
 80034e6:	4770      	bx	lr

080034e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bc80      	pop	{r7}
 80034f8:	4770      	bx	lr
	...

080034fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b085      	sub	sp, #20
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a2f      	ldr	r2, [pc, #188]	@ (80035cc <TIM_Base_SetConfig+0xd0>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d00b      	beq.n	800352c <TIM_Base_SetConfig+0x30>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800351a:	d007      	beq.n	800352c <TIM_Base_SetConfig+0x30>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	4a2c      	ldr	r2, [pc, #176]	@ (80035d0 <TIM_Base_SetConfig+0xd4>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d003      	beq.n	800352c <TIM_Base_SetConfig+0x30>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	4a2b      	ldr	r2, [pc, #172]	@ (80035d4 <TIM_Base_SetConfig+0xd8>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d108      	bne.n	800353e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003532:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	68fa      	ldr	r2, [r7, #12]
 800353a:	4313      	orrs	r3, r2
 800353c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a22      	ldr	r2, [pc, #136]	@ (80035cc <TIM_Base_SetConfig+0xd0>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d00b      	beq.n	800355e <TIM_Base_SetConfig+0x62>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800354c:	d007      	beq.n	800355e <TIM_Base_SetConfig+0x62>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a1f      	ldr	r2, [pc, #124]	@ (80035d0 <TIM_Base_SetConfig+0xd4>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d003      	beq.n	800355e <TIM_Base_SetConfig+0x62>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a1e      	ldr	r2, [pc, #120]	@ (80035d4 <TIM_Base_SetConfig+0xd8>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d108      	bne.n	8003570 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003564:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	68fa      	ldr	r2, [r7, #12]
 800356c:	4313      	orrs	r3, r2
 800356e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	695b      	ldr	r3, [r3, #20]
 800357a:	4313      	orrs	r3, r2
 800357c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	68fa      	ldr	r2, [r7, #12]
 8003582:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	689a      	ldr	r2, [r3, #8]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4a0d      	ldr	r2, [pc, #52]	@ (80035cc <TIM_Base_SetConfig+0xd0>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d103      	bne.n	80035a4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	691a      	ldr	r2, [r3, #16]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	691b      	ldr	r3, [r3, #16]
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d005      	beq.n	80035c2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	691b      	ldr	r3, [r3, #16]
 80035ba:	f023 0201 	bic.w	r2, r3, #1
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	611a      	str	r2, [r3, #16]
  }
}
 80035c2:	bf00      	nop
 80035c4:	3714      	adds	r7, #20
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bc80      	pop	{r7}
 80035ca:	4770      	bx	lr
 80035cc:	40012c00 	.word	0x40012c00
 80035d0:	40000400 	.word	0x40000400
 80035d4:	40000800 	.word	0x40000800

080035d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035d8:	b480      	push	{r7}
 80035da:	b087      	sub	sp, #28
 80035dc:	af00      	add	r7, sp, #0
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6a1b      	ldr	r3, [r3, #32]
 80035e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6a1b      	ldr	r3, [r3, #32]
 80035ee:	f023 0201 	bic.w	r2, r3, #1
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	699b      	ldr	r3, [r3, #24]
 80035fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003602:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	011b      	lsls	r3, r3, #4
 8003608:	693a      	ldr	r2, [r7, #16]
 800360a:	4313      	orrs	r3, r2
 800360c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	f023 030a 	bic.w	r3, r3, #10
 8003614:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	4313      	orrs	r3, r2
 800361c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	693a      	ldr	r2, [r7, #16]
 8003622:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	697a      	ldr	r2, [r7, #20]
 8003628:	621a      	str	r2, [r3, #32]
}
 800362a:	bf00      	nop
 800362c:	371c      	adds	r7, #28
 800362e:	46bd      	mov	sp, r7
 8003630:	bc80      	pop	{r7}
 8003632:	4770      	bx	lr

08003634 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003634:	b480      	push	{r7}
 8003636:	b087      	sub	sp, #28
 8003638:	af00      	add	r7, sp, #0
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6a1b      	ldr	r3, [r3, #32]
 8003644:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6a1b      	ldr	r3, [r3, #32]
 800364a:	f023 0210 	bic.w	r2, r3, #16
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	699b      	ldr	r3, [r3, #24]
 8003656:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800365e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	031b      	lsls	r3, r3, #12
 8003664:	693a      	ldr	r2, [r7, #16]
 8003666:	4313      	orrs	r3, r2
 8003668:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003670:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	011b      	lsls	r3, r3, #4
 8003676:	697a      	ldr	r2, [r7, #20]
 8003678:	4313      	orrs	r3, r2
 800367a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	693a      	ldr	r2, [r7, #16]
 8003680:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	697a      	ldr	r2, [r7, #20]
 8003686:	621a      	str	r2, [r3, #32]
}
 8003688:	bf00      	nop
 800368a:	371c      	adds	r7, #28
 800368c:	46bd      	mov	sp, r7
 800368e:	bc80      	pop	{r7}
 8003690:	4770      	bx	lr

08003692 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003692:	b480      	push	{r7}
 8003694:	b085      	sub	sp, #20
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
 800369a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036aa:	683a      	ldr	r2, [r7, #0]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	f043 0307 	orr.w	r3, r3, #7
 80036b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	609a      	str	r2, [r3, #8]
}
 80036bc:	bf00      	nop
 80036be:	3714      	adds	r7, #20
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bc80      	pop	{r7}
 80036c4:	4770      	bx	lr

080036c6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036c6:	b480      	push	{r7}
 80036c8:	b087      	sub	sp, #28
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	60f8      	str	r0, [r7, #12]
 80036ce:	60b9      	str	r1, [r7, #8]
 80036d0:	607a      	str	r2, [r7, #4]
 80036d2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036e0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	021a      	lsls	r2, r3, #8
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	431a      	orrs	r2, r3
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	697a      	ldr	r2, [r7, #20]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	697a      	ldr	r2, [r7, #20]
 80036f8:	609a      	str	r2, [r3, #8]
}
 80036fa:	bf00      	nop
 80036fc:	371c      	adds	r7, #28
 80036fe:	46bd      	mov	sp, r7
 8003700:	bc80      	pop	{r7}
 8003702:	4770      	bx	lr

08003704 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003714:	2b01      	cmp	r3, #1
 8003716:	d101      	bne.n	800371c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003718:	2302      	movs	r3, #2
 800371a:	e046      	b.n	80037aa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2202      	movs	r2, #2
 8003728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003742:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	68fa      	ldr	r2, [r7, #12]
 800374a:	4313      	orrs	r3, r2
 800374c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	68fa      	ldr	r2, [r7, #12]
 8003754:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a16      	ldr	r2, [pc, #88]	@ (80037b4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d00e      	beq.n	800377e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003768:	d009      	beq.n	800377e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a12      	ldr	r2, [pc, #72]	@ (80037b8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d004      	beq.n	800377e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a10      	ldr	r2, [pc, #64]	@ (80037bc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d10c      	bne.n	8003798 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003784:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	68ba      	ldr	r2, [r7, #8]
 800378c:	4313      	orrs	r3, r2
 800378e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	68ba      	ldr	r2, [r7, #8]
 8003796:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3714      	adds	r7, #20
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bc80      	pop	{r7}
 80037b2:	4770      	bx	lr
 80037b4:	40012c00 	.word	0x40012c00
 80037b8:	40000400 	.word	0x40000400
 80037bc:	40000800 	.word	0x40000800

080037c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037c8:	bf00      	nop
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bc80      	pop	{r7}
 80037d0:	4770      	bx	lr

080037d2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80037d2:	b480      	push	{r7}
 80037d4:	b083      	sub	sp, #12
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80037da:	bf00      	nop
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	bc80      	pop	{r7}
 80037e2:	4770      	bx	lr

080037e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d101      	bne.n	80037f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e042      	b.n	800387c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d106      	bne.n	8003810 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f7fd fd3c 	bl	8001288 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2224      	movs	r2, #36	@ 0x24
 8003814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68da      	ldr	r2, [r3, #12]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003826:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f001 f9e7 	bl	8004bfc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	691a      	ldr	r2, [r3, #16]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800383c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	695a      	ldr	r2, [r3, #20]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800384c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	68da      	ldr	r2, [r3, #12]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800385c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2220      	movs	r2, #32
 8003868:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2220      	movs	r2, #32
 8003870:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	3708      	adds	r7, #8
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d101      	bne.n	8003896 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e024      	b.n	80038e0 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2224      	movs	r2, #36	@ 0x24
 800389a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	68da      	ldr	r2, [r3, #12]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038ac:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f7fd fe2a 	bl	8001508 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80038de:	2300      	movs	r3, #0
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3708      	adds	r7, #8
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	4613      	mov	r3, r2
 80038f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b20      	cmp	r3, #32
 8003900:	d121      	bne.n	8003946 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d002      	beq.n	800390e <HAL_UART_Transmit_IT+0x26>
 8003908:	88fb      	ldrh	r3, [r7, #6]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e01a      	b.n	8003948 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	68ba      	ldr	r2, [r7, #8]
 8003916:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	88fa      	ldrh	r2, [r7, #6]
 800391c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	88fa      	ldrh	r2, [r7, #6]
 8003922:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2200      	movs	r2, #0
 8003928:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2221      	movs	r2, #33	@ 0x21
 800392e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	68da      	ldr	r2, [r3, #12]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003940:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003942:	2300      	movs	r3, #0
 8003944:	e000      	b.n	8003948 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8003946:	2302      	movs	r3, #2
  }
}
 8003948:	4618      	mov	r0, r3
 800394a:	3714      	adds	r7, #20
 800394c:	46bd      	mov	sp, r7
 800394e:	bc80      	pop	{r7}
 8003950:	4770      	bx	lr

08003952 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003952:	b580      	push	{r7, lr}
 8003954:	b084      	sub	sp, #16
 8003956:	af00      	add	r7, sp, #0
 8003958:	60f8      	str	r0, [r7, #12]
 800395a:	60b9      	str	r1, [r7, #8]
 800395c:	4613      	mov	r3, r2
 800395e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003966:	b2db      	uxtb	r3, r3
 8003968:	2b20      	cmp	r3, #32
 800396a:	d112      	bne.n	8003992 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d002      	beq.n	8003978 <HAL_UART_Receive_IT+0x26>
 8003972:	88fb      	ldrh	r3, [r7, #6]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d101      	bne.n	800397c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e00b      	b.n	8003994 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2200      	movs	r2, #0
 8003980:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003982:	88fb      	ldrh	r3, [r7, #6]
 8003984:	461a      	mov	r2, r3
 8003986:	68b9      	ldr	r1, [r7, #8]
 8003988:	68f8      	ldr	r0, [r7, #12]
 800398a:	f000 fe8a 	bl	80046a2 <UART_Start_Receive_IT>
 800398e:	4603      	mov	r3, r0
 8003990:	e000      	b.n	8003994 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003992:	2302      	movs	r3, #2
  }
}
 8003994:	4618      	mov	r0, r3
 8003996:	3710      	adds	r7, #16
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}

0800399c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b08c      	sub	sp, #48	@ 0x30
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	4613      	mov	r3, r2
 80039a8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b20      	cmp	r3, #32
 80039b4:	d156      	bne.n	8003a64 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d002      	beq.n	80039c2 <HAL_UART_Transmit_DMA+0x26>
 80039bc:	88fb      	ldrh	r3, [r7, #6]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d101      	bne.n	80039c6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e04f      	b.n	8003a66 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80039c6:	68ba      	ldr	r2, [r7, #8]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	88fa      	ldrh	r2, [r7, #6]
 80039d0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	88fa      	ldrh	r2, [r7, #6]
 80039d6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2200      	movs	r2, #0
 80039dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2221      	movs	r2, #33	@ 0x21
 80039e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039ea:	4a21      	ldr	r2, [pc, #132]	@ (8003a70 <HAL_UART_Transmit_DMA+0xd4>)
 80039ec:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039f2:	4a20      	ldr	r2, [pc, #128]	@ (8003a74 <HAL_UART_Transmit_DMA+0xd8>)
 80039f4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039fa:	4a1f      	ldr	r2, [pc, #124]	@ (8003a78 <HAL_UART_Transmit_DMA+0xdc>)
 80039fc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a02:	2200      	movs	r2, #0
 8003a04:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8003a06:	f107 0308 	add.w	r3, r7, #8
 8003a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a12:	6819      	ldr	r1, [r3, #0]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	3304      	adds	r3, #4
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	88fb      	ldrh	r3, [r7, #6]
 8003a1e:	f7fd ffdf 	bl	80019e0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003a2a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	3314      	adds	r3, #20
 8003a32:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	e853 3f00 	ldrex	r3, [r3]
 8003a3a:	617b      	str	r3, [r7, #20]
   return(result);
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a42:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	3314      	adds	r3, #20
 8003a4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a4c:	627a      	str	r2, [r7, #36]	@ 0x24
 8003a4e:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a50:	6a39      	ldr	r1, [r7, #32]
 8003a52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a54:	e841 2300 	strex	r3, r2, [r1]
 8003a58:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d1e5      	bne.n	8003a2c <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8003a60:	2300      	movs	r3, #0
 8003a62:	e000      	b.n	8003a66 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8003a64:	2302      	movs	r3, #2
  }
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3730      	adds	r7, #48	@ 0x30
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	080043f1 	.word	0x080043f1
 8003a74:	0800448b 	.word	0x0800448b
 8003a78:	0800460f 	.word	0x0800460f

08003a7c <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b090      	sub	sp, #64	@ 0x40
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003a84:	2300      	movs	r3, #0
 8003a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	bf14      	ite	ne
 8003a96:	2301      	movne	r3, #1
 8003a98:	2300      	moveq	r3, #0
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	2b21      	cmp	r3, #33	@ 0x21
 8003aa8:	d128      	bne.n	8003afc <HAL_UART_DMAStop+0x80>
 8003aaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d025      	beq.n	8003afc <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	3314      	adds	r3, #20
 8003ab6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aba:	e853 3f00 	ldrex	r3, [r3]
 8003abe:	623b      	str	r3, [r7, #32]
   return(result);
 8003ac0:	6a3b      	ldr	r3, [r7, #32]
 8003ac2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ac6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	3314      	adds	r3, #20
 8003ace:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003ad0:	633a      	str	r2, [r7, #48]	@ 0x30
 8003ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ad6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ad8:	e841 2300 	strex	r3, r2, [r1]
 8003adc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d1e5      	bne.n	8003ab0 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d004      	beq.n	8003af6 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003af0:	4618      	mov	r0, r3
 8003af2:	f7fd ffd5 	bl	8001aa0 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f000 fea6 	bl	8004848 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	bf14      	ite	ne
 8003b0a:	2301      	movne	r3, #1
 8003b0c:	2300      	moveq	r3, #0
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b22      	cmp	r3, #34	@ 0x22
 8003b1c:	d128      	bne.n	8003b70 <HAL_UART_DMAStop+0xf4>
 8003b1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d025      	beq.n	8003b70 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	3314      	adds	r3, #20
 8003b2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	e853 3f00 	ldrex	r3, [r3]
 8003b32:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	3314      	adds	r3, #20
 8003b42:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003b44:	61fa      	str	r2, [r7, #28]
 8003b46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b48:	69b9      	ldr	r1, [r7, #24]
 8003b4a:	69fa      	ldr	r2, [r7, #28]
 8003b4c:	e841 2300 	strex	r3, r2, [r1]
 8003b50:	617b      	str	r3, [r7, #20]
   return(result);
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d1e5      	bne.n	8003b24 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d004      	beq.n	8003b6a <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7fd ff9b 	bl	8001aa0 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f000 fe93 	bl	8004896 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8003b70:	2300      	movs	r3, #0
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3740      	adds	r7, #64	@ 0x40
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}

08003b7a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b7a:	b580      	push	{r7, lr}
 8003b7c:	b08c      	sub	sp, #48	@ 0x30
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	60f8      	str	r0, [r7, #12]
 8003b82:	60b9      	str	r1, [r7, #8]
 8003b84:	4613      	mov	r3, r2
 8003b86:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	2b20      	cmp	r3, #32
 8003b92:	d146      	bne.n	8003c22 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d002      	beq.n	8003ba0 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8003b9a:	88fb      	ldrh	r3, [r7, #6]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d101      	bne.n	8003ba4 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e03f      	b.n	8003c24 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2200      	movs	r2, #0
 8003bae:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8003bb0:	88fb      	ldrh	r3, [r7, #6]
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	68b9      	ldr	r1, [r7, #8]
 8003bb6:	68f8      	ldr	r0, [r7, #12]
 8003bb8:	f000 fdac 	bl	8004714 <UART_Start_Receive_DMA>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d125      	bne.n	8003c16 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003bca:	2300      	movs	r3, #0
 8003bcc:	613b      	str	r3, [r7, #16]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	613b      	str	r3, [r7, #16]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	613b      	str	r3, [r7, #16]
 8003bde:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	330c      	adds	r3, #12
 8003be6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be8:	69bb      	ldr	r3, [r7, #24]
 8003bea:	e853 3f00 	ldrex	r3, [r3]
 8003bee:	617b      	str	r3, [r7, #20]
   return(result);
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	f043 0310 	orr.w	r3, r3, #16
 8003bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	330c      	adds	r3, #12
 8003bfe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c00:	627a      	str	r2, [r7, #36]	@ 0x24
 8003c02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c04:	6a39      	ldr	r1, [r7, #32]
 8003c06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c08:	e841 2300 	strex	r3, r2, [r1]
 8003c0c:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d1e5      	bne.n	8003be0 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8003c14:	e002      	b.n	8003c1c <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8003c1c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003c20:	e000      	b.n	8003c24 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8003c22:	2302      	movs	r3, #2
  }
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3730      	adds	r7, #48	@ 0x30
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b09a      	sub	sp, #104	@ 0x68
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	330c      	adds	r3, #12
 8003c3a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c3e:	e853 3f00 	ldrex	r3, [r3]
 8003c42:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003c44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c46:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c4a:	667b      	str	r3, [r7, #100]	@ 0x64
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	330c      	adds	r3, #12
 8003c52:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003c54:	657a      	str	r2, [r7, #84]	@ 0x54
 8003c56:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c58:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003c5a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003c5c:	e841 2300 	strex	r3, r2, [r1]
 8003c60:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003c62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d1e5      	bne.n	8003c34 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	3314      	adds	r3, #20
 8003c6e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c72:	e853 3f00 	ldrex	r3, [r3]
 8003c76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c7a:	f023 0301 	bic.w	r3, r3, #1
 8003c7e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	3314      	adds	r3, #20
 8003c86:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003c88:	643a      	str	r2, [r7, #64]	@ 0x40
 8003c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c8c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c90:	e841 2300 	strex	r3, r2, [r1]
 8003c94:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d1e5      	bne.n	8003c68 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d119      	bne.n	8003cd8 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	330c      	adds	r3, #12
 8003caa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cac:	6a3b      	ldr	r3, [r7, #32]
 8003cae:	e853 3f00 	ldrex	r3, [r3]
 8003cb2:	61fb      	str	r3, [r7, #28]
   return(result);
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	f023 0310 	bic.w	r3, r3, #16
 8003cba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	330c      	adds	r3, #12
 8003cc2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003cc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003cca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ccc:	e841 2300 	strex	r3, r2, [r1]
 8003cd0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d1e5      	bne.n	8003ca4 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d03f      	beq.n	8003d66 <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	3314      	adds	r3, #20
 8003cec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	e853 3f00 	ldrex	r3, [r3]
 8003cf4:	60bb      	str	r3, [r7, #8]
   return(result);
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003cfc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	3314      	adds	r3, #20
 8003d04:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003d06:	61ba      	str	r2, [r7, #24]
 8003d08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d0a:	6979      	ldr	r1, [r7, #20]
 8003d0c:	69ba      	ldr	r2, [r7, #24]
 8003d0e:	e841 2300 	strex	r3, r2, [r1]
 8003d12:	613b      	str	r3, [r7, #16]
   return(result);
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d1e5      	bne.n	8003ce6 <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d013      	beq.n	8003d4a <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d26:	4a19      	ldr	r2, [pc, #100]	@ (8003d8c <HAL_UART_AbortReceive_IT+0x160>)
 8003d28:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f7fd fef2 	bl	8001b18 <HAL_DMA_Abort_IT>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d022      	beq.n	8003d80 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003d44:	4610      	mov	r0, r2
 8003d46:	4798      	blx	r3
 8003d48:	e01a      	b.n	8003d80 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2220      	movs	r2, #32
 8003d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f000 faba 	bl	80042d8 <HAL_UART_AbortReceiveCpltCallback>
 8003d64:	e00c      	b.n	8003d80 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2220      	movs	r2, #32
 8003d70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f000 faac 	bl	80042d8 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3768      	adds	r7, #104	@ 0x68
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	08004983 	.word	0x08004983

08003d90 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b0ba      	sub	sp, #232	@ 0xe8
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003db6:	2300      	movs	r3, #0
 8003db8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003dc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dc6:	f003 030f 	and.w	r3, r3, #15
 8003dca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003dce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d10f      	bne.n	8003df6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003dd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dda:	f003 0320 	and.w	r3, r3, #32
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d009      	beq.n	8003df6 <HAL_UART_IRQHandler+0x66>
 8003de2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003de6:	f003 0320 	and.w	r3, r3, #32
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d003      	beq.n	8003df6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 fe46 	bl	8004a80 <UART_Receive_IT>
      return;
 8003df4:	e25b      	b.n	80042ae <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003df6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	f000 80de 	beq.w	8003fbc <HAL_UART_IRQHandler+0x22c>
 8003e00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e04:	f003 0301 	and.w	r3, r3, #1
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d106      	bne.n	8003e1a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e10:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	f000 80d1 	beq.w	8003fbc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d00b      	beq.n	8003e3e <HAL_UART_IRQHandler+0xae>
 8003e26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d005      	beq.n	8003e3e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e36:	f043 0201 	orr.w	r2, r3, #1
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e42:	f003 0304 	and.w	r3, r3, #4
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d00b      	beq.n	8003e62 <HAL_UART_IRQHandler+0xd2>
 8003e4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e4e:	f003 0301 	and.w	r3, r3, #1
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d005      	beq.n	8003e62 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e5a:	f043 0202 	orr.w	r2, r3, #2
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e66:	f003 0302 	and.w	r3, r3, #2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d00b      	beq.n	8003e86 <HAL_UART_IRQHandler+0xf6>
 8003e6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d005      	beq.n	8003e86 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e7e:	f043 0204 	orr.w	r2, r3, #4
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003e86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e8a:	f003 0308 	and.w	r3, r3, #8
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d011      	beq.n	8003eb6 <HAL_UART_IRQHandler+0x126>
 8003e92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e96:	f003 0320 	and.w	r3, r3, #32
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d105      	bne.n	8003eaa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003e9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ea2:	f003 0301 	and.w	r3, r3, #1
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d005      	beq.n	8003eb6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eae:	f043 0208 	orr.w	r2, r3, #8
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	f000 81f2 	beq.w	80042a4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ec0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ec4:	f003 0320 	and.w	r3, r3, #32
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d008      	beq.n	8003ede <HAL_UART_IRQHandler+0x14e>
 8003ecc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ed0:	f003 0320 	and.w	r3, r3, #32
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d002      	beq.n	8003ede <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f000 fdd1 	bl	8004a80 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	695b      	ldr	r3, [r3, #20]
 8003ee4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	bf14      	ite	ne
 8003eec:	2301      	movne	r3, #1
 8003eee:	2300      	moveq	r3, #0
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003efa:	f003 0308 	and.w	r3, r3, #8
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d103      	bne.n	8003f0a <HAL_UART_IRQHandler+0x17a>
 8003f02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d04f      	beq.n	8003faa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 fcc3 	bl	8004896 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d041      	beq.n	8003fa2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	3314      	adds	r3, #20
 8003f24:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f28:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f2c:	e853 3f00 	ldrex	r3, [r3]
 8003f30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003f34:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	3314      	adds	r3, #20
 8003f46:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003f4a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003f4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f52:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003f56:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003f5a:	e841 2300 	strex	r3, r2, [r1]
 8003f5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003f62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d1d9      	bne.n	8003f1e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d013      	beq.n	8003f9a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f76:	4a7e      	ldr	r2, [pc, #504]	@ (8004170 <HAL_UART_IRQHandler+0x3e0>)
 8003f78:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7fd fdca 	bl	8001b18 <HAL_DMA_Abort_IT>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d016      	beq.n	8003fb8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f90:	687a      	ldr	r2, [r7, #4]
 8003f92:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003f94:	4610      	mov	r0, r2
 8003f96:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f98:	e00e      	b.n	8003fb8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f002 ff5e 	bl	8006e5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fa0:	e00a      	b.n	8003fb8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f002 ff5a 	bl	8006e5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fa8:	e006      	b.n	8003fb8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f002 ff56 	bl	8006e5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003fb6:	e175      	b.n	80042a4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fb8:	bf00      	nop
    return;
 8003fba:	e173      	b.n	80042a4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	f040 814f 	bne.w	8004264 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003fc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fca:	f003 0310 	and.w	r3, r3, #16
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	f000 8148 	beq.w	8004264 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003fd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fd8:	f003 0310 	and.w	r3, r3, #16
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	f000 8141 	beq.w	8004264 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	60bb      	str	r3, [r7, #8]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	60bb      	str	r3, [r7, #8]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	60bb      	str	r3, [r7, #8]
 8003ff6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	695b      	ldr	r3, [r3, #20]
 8003ffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004002:	2b00      	cmp	r3, #0
 8004004:	f000 80b6 	beq.w	8004174 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004014:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004018:	2b00      	cmp	r3, #0
 800401a:	f000 8145 	beq.w	80042a8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004022:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004026:	429a      	cmp	r2, r3
 8004028:	f080 813e 	bcs.w	80042a8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004032:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004038:	699b      	ldr	r3, [r3, #24]
 800403a:	2b20      	cmp	r3, #32
 800403c:	f000 8088 	beq.w	8004150 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	330c      	adds	r3, #12
 8004046:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800404a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800404e:	e853 3f00 	ldrex	r3, [r3]
 8004052:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004056:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800405a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800405e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	330c      	adds	r3, #12
 8004068:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800406c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004070:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004074:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004078:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800407c:	e841 2300 	strex	r3, r2, [r1]
 8004080:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004084:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004088:	2b00      	cmp	r3, #0
 800408a:	d1d9      	bne.n	8004040 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	3314      	adds	r3, #20
 8004092:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004094:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004096:	e853 3f00 	ldrex	r3, [r3]
 800409a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800409c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800409e:	f023 0301 	bic.w	r3, r3, #1
 80040a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	3314      	adds	r3, #20
 80040ac:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80040b0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80040b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040b6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80040b8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80040bc:	e841 2300 	strex	r3, r2, [r1]
 80040c0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80040c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d1e1      	bne.n	800408c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	3314      	adds	r3, #20
 80040ce:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040d2:	e853 3f00 	ldrex	r3, [r3]
 80040d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80040d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	3314      	adds	r3, #20
 80040e8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80040ec:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80040ee:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040f0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80040f2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80040f4:	e841 2300 	strex	r3, r2, [r1]
 80040f8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80040fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d1e3      	bne.n	80040c8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2220      	movs	r2, #32
 8004104:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	330c      	adds	r3, #12
 8004114:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004116:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004118:	e853 3f00 	ldrex	r3, [r3]
 800411c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800411e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004120:	f023 0310 	bic.w	r3, r3, #16
 8004124:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	330c      	adds	r3, #12
 800412e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004132:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004134:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004136:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004138:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800413a:	e841 2300 	strex	r3, r2, [r1]
 800413e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004140:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004142:	2b00      	cmp	r3, #0
 8004144:	d1e3      	bne.n	800410e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800414a:	4618      	mov	r0, r3
 800414c:	f7fd fca8 	bl	8001aa0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2202      	movs	r2, #2
 8004154:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800415e:	b29b      	uxth	r3, r3
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	b29b      	uxth	r3, r3
 8004164:	4619      	mov	r1, r3
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f002 fefa 	bl	8006f60 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800416c:	e09c      	b.n	80042a8 <HAL_UART_IRQHandler+0x518>
 800416e:	bf00      	nop
 8004170:	0800495b 	.word	0x0800495b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800417c:	b29b      	uxth	r3, r3
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004188:	b29b      	uxth	r3, r3
 800418a:	2b00      	cmp	r3, #0
 800418c:	f000 808e 	beq.w	80042ac <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004190:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004194:	2b00      	cmp	r3, #0
 8004196:	f000 8089 	beq.w	80042ac <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	330c      	adds	r3, #12
 80041a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a4:	e853 3f00 	ldrex	r3, [r3]
 80041a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80041aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	330c      	adds	r3, #12
 80041ba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80041be:	647a      	str	r2, [r7, #68]	@ 0x44
 80041c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80041c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041c6:	e841 2300 	strex	r3, r2, [r1]
 80041ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80041cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1e3      	bne.n	800419a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	3314      	adds	r3, #20
 80041d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041dc:	e853 3f00 	ldrex	r3, [r3]
 80041e0:	623b      	str	r3, [r7, #32]
   return(result);
 80041e2:	6a3b      	ldr	r3, [r7, #32]
 80041e4:	f023 0301 	bic.w	r3, r3, #1
 80041e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	3314      	adds	r3, #20
 80041f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80041f6:	633a      	str	r2, [r7, #48]	@ 0x30
 80041f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80041fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041fe:	e841 2300 	strex	r3, r2, [r1]
 8004202:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1e3      	bne.n	80041d2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2220      	movs	r2, #32
 800420e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	330c      	adds	r3, #12
 800421e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	e853 3f00 	ldrex	r3, [r3]
 8004226:	60fb      	str	r3, [r7, #12]
   return(result);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f023 0310 	bic.w	r3, r3, #16
 800422e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	330c      	adds	r3, #12
 8004238:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800423c:	61fa      	str	r2, [r7, #28]
 800423e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004240:	69b9      	ldr	r1, [r7, #24]
 8004242:	69fa      	ldr	r2, [r7, #28]
 8004244:	e841 2300 	strex	r3, r2, [r1]
 8004248:	617b      	str	r3, [r7, #20]
   return(result);
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1e3      	bne.n	8004218 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2202      	movs	r2, #2
 8004254:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004256:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800425a:	4619      	mov	r1, r3
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	f002 fe7f 	bl	8006f60 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004262:	e023      	b.n	80042ac <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004264:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004268:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800426c:	2b00      	cmp	r3, #0
 800426e:	d009      	beq.n	8004284 <HAL_UART_IRQHandler+0x4f4>
 8004270:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004274:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004278:	2b00      	cmp	r3, #0
 800427a:	d003      	beq.n	8004284 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 fb98 	bl	80049b2 <UART_Transmit_IT>
    return;
 8004282:	e014      	b.n	80042ae <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004288:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800428c:	2b00      	cmp	r3, #0
 800428e:	d00e      	beq.n	80042ae <HAL_UART_IRQHandler+0x51e>
 8004290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004294:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004298:	2b00      	cmp	r3, #0
 800429a:	d008      	beq.n	80042ae <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 fbd7 	bl	8004a50 <UART_EndTransmit_IT>
    return;
 80042a2:	e004      	b.n	80042ae <HAL_UART_IRQHandler+0x51e>
    return;
 80042a4:	bf00      	nop
 80042a6:	e002      	b.n	80042ae <HAL_UART_IRQHandler+0x51e>
      return;
 80042a8:	bf00      	nop
 80042aa:	e000      	b.n	80042ae <HAL_UART_IRQHandler+0x51e>
      return;
 80042ac:	bf00      	nop
  }
}
 80042ae:	37e8      	adds	r7, #232	@ 0xe8
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bc80      	pop	{r7}
 80042c4:	4770      	bx	lr

080042c6 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80042c6:	b480      	push	{r7}
 80042c8:	b083      	sub	sp, #12
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80042ce:	bf00      	nop
 80042d0:	370c      	adds	r7, #12
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bc80      	pop	{r7}
 80042d6:	4770      	bx	lr

080042d8 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80042e0:	bf00      	nop
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bc80      	pop	{r7}
 80042e8:	4770      	bx	lr

080042ea <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 80042ea:	b480      	push	{r7}
 80042ec:	b085      	sub	sp, #20
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80042f2:	2300      	movs	r3, #0
 80042f4:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d101      	bne.n	8004304 <HAL_HalfDuplex_EnableTransmitter+0x1a>
 8004300:	2302      	movs	r3, #2
 8004302:	e020      	b.n	8004346 <HAL_HalfDuplex_EnableTransmitter+0x5c>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2224      	movs	r2, #36	@ 0x24
 8004310:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68db      	ldr	r3, [r3, #12]
 800431a:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f023 030c 	bic.w	r3, r3, #12
 8004322:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f043 0308 	orr.w	r3, r3, #8
 800432a:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68fa      	ldr	r2, [r7, #12]
 8004332:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2220      	movs	r2, #32
 8004338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	3714      	adds	r7, #20
 800434a:	46bd      	mov	sp, r7
 800434c:	bc80      	pop	{r7}
 800434e:	4770      	bx	lr

08004350 <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004358:	2300      	movs	r3, #0
 800435a:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004362:	2b01      	cmp	r3, #1
 8004364:	d101      	bne.n	800436a <HAL_HalfDuplex_EnableReceiver+0x1a>
 8004366:	2302      	movs	r3, #2
 8004368:	e020      	b.n	80043ac <HAL_HalfDuplex_EnableReceiver+0x5c>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2201      	movs	r2, #1
 800436e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2224      	movs	r2, #36	@ 0x24
 8004376:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	f023 030c 	bic.w	r3, r3, #12
 8004388:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f043 0304 	orr.w	r3, r3, #4
 8004390:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	68fa      	ldr	r2, [r7, #12]
 8004398:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2220      	movs	r2, #32
 800439e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80043aa:	2300      	movs	r3, #0
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3714      	adds	r7, #20
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bc80      	pop	{r7}
 80043b4:	4770      	bx	lr

080043b6 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 80043b6:	b480      	push	{r7}
 80043b8:	b085      	sub	sp, #20
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 80043be:	2300      	movs	r3, #0
 80043c0:	60fb      	str	r3, [r7, #12]
 80043c2:	2300      	movs	r3, #0
 80043c4:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	b2da      	uxtb	r2, r3
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	4313      	orrs	r3, r2
 80043e4:	b2db      	uxtb	r3, r3
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3714      	adds	r7, #20
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bc80      	pop	{r7}
 80043ee:	4770      	bx	lr

080043f0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b090      	sub	sp, #64	@ 0x40
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 0320 	and.w	r3, r3, #32
 8004408:	2b00      	cmp	r3, #0
 800440a:	d137      	bne.n	800447c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800440c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800440e:	2200      	movs	r2, #0
 8004410:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004412:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	3314      	adds	r3, #20
 8004418:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800441a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800441c:	e853 3f00 	ldrex	r3, [r3]
 8004420:	623b      	str	r3, [r7, #32]
   return(result);
 8004422:	6a3b      	ldr	r3, [r7, #32]
 8004424:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004428:	63bb      	str	r3, [r7, #56]	@ 0x38
 800442a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	3314      	adds	r3, #20
 8004430:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004432:	633a      	str	r2, [r7, #48]	@ 0x30
 8004434:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004436:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004438:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800443a:	e841 2300 	strex	r3, r2, [r1]
 800443e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004442:	2b00      	cmp	r3, #0
 8004444:	d1e5      	bne.n	8004412 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004446:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	330c      	adds	r3, #12
 800444c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	e853 3f00 	ldrex	r3, [r3]
 8004454:	60fb      	str	r3, [r7, #12]
   return(result);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800445c:	637b      	str	r3, [r7, #52]	@ 0x34
 800445e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	330c      	adds	r3, #12
 8004464:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004466:	61fa      	str	r2, [r7, #28]
 8004468:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800446a:	69b9      	ldr	r1, [r7, #24]
 800446c:	69fa      	ldr	r2, [r7, #28]
 800446e:	e841 2300 	strex	r3, r2, [r1]
 8004472:	617b      	str	r3, [r7, #20]
   return(result);
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d1e5      	bne.n	8004446 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800447a:	e002      	b.n	8004482 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800447c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800447e:	f002 fc45 	bl	8006d0c <HAL_UART_TxCpltCallback>
}
 8004482:	bf00      	nop
 8004484:	3740      	adds	r7, #64	@ 0x40
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}

0800448a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800448a:	b580      	push	{r7, lr}
 800448c:	b084      	sub	sp, #16
 800448e:	af00      	add	r7, sp, #0
 8004490:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004496:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004498:	68f8      	ldr	r0, [r7, #12]
 800449a:	f7ff ff0b 	bl	80042b4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800449e:	bf00      	nop
 80044a0:	3710      	adds	r7, #16
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80044a6:	b580      	push	{r7, lr}
 80044a8:	b09c      	sub	sp, #112	@ 0x70
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 0320 	and.w	r3, r3, #32
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d172      	bne.n	80045a8 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80044c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044c4:	2200      	movs	r2, #0
 80044c6:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80044c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	330c      	adds	r3, #12
 80044ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044d2:	e853 3f00 	ldrex	r3, [r3]
 80044d6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044da:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044de:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	330c      	adds	r3, #12
 80044e6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80044e8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80044ea:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80044ee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044f0:	e841 2300 	strex	r3, r2, [r1]
 80044f4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80044f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1e5      	bne.n	80044c8 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	3314      	adds	r3, #20
 8004502:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004506:	e853 3f00 	ldrex	r3, [r3]
 800450a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800450c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800450e:	f023 0301 	bic.w	r3, r3, #1
 8004512:	667b      	str	r3, [r7, #100]	@ 0x64
 8004514:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	3314      	adds	r3, #20
 800451a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800451c:	647a      	str	r2, [r7, #68]	@ 0x44
 800451e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004520:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004522:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004524:	e841 2300 	strex	r3, r2, [r1]
 8004528:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800452a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800452c:	2b00      	cmp	r3, #0
 800452e:	d1e5      	bne.n	80044fc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004530:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	3314      	adds	r3, #20
 8004536:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453a:	e853 3f00 	ldrex	r3, [r3]
 800453e:	623b      	str	r3, [r7, #32]
   return(result);
 8004540:	6a3b      	ldr	r3, [r7, #32]
 8004542:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004546:	663b      	str	r3, [r7, #96]	@ 0x60
 8004548:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	3314      	adds	r3, #20
 800454e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004550:	633a      	str	r2, [r7, #48]	@ 0x30
 8004552:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004554:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004556:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004558:	e841 2300 	strex	r3, r2, [r1]
 800455c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800455e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004560:	2b00      	cmp	r3, #0
 8004562:	d1e5      	bne.n	8004530 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004564:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004566:	2220      	movs	r2, #32
 8004568:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800456c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800456e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004570:	2b01      	cmp	r3, #1
 8004572:	d119      	bne.n	80045a8 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004574:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	330c      	adds	r3, #12
 800457a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	e853 3f00 	ldrex	r3, [r3]
 8004582:	60fb      	str	r3, [r7, #12]
   return(result);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f023 0310 	bic.w	r3, r3, #16
 800458a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800458c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	330c      	adds	r3, #12
 8004592:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004594:	61fa      	str	r2, [r7, #28]
 8004596:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004598:	69b9      	ldr	r1, [r7, #24]
 800459a:	69fa      	ldr	r2, [r7, #28]
 800459c:	e841 2300 	strex	r3, r2, [r1]
 80045a0:	617b      	str	r3, [r7, #20]
   return(result);
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d1e5      	bne.n	8004574 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045aa:	2200      	movs	r2, #0
 80045ac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d106      	bne.n	80045c4 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80045b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80045ba:	4619      	mov	r1, r3
 80045bc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80045be:	f002 fccf 	bl	8006f60 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80045c2:	e002      	b.n	80045ca <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80045c4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80045c6:	f002 fbdf 	bl	8006d88 <HAL_UART_RxCpltCallback>
}
 80045ca:	bf00      	nop
 80045cc:	3770      	adds	r7, #112	@ 0x70
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}

080045d2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80045d2:	b580      	push	{r7, lr}
 80045d4:	b084      	sub	sp, #16
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045de:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2201      	movs	r2, #1
 80045e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d108      	bne.n	8004600 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80045f2:	085b      	lsrs	r3, r3, #1
 80045f4:	b29b      	uxth	r3, r3
 80045f6:	4619      	mov	r1, r3
 80045f8:	68f8      	ldr	r0, [r7, #12]
 80045fa:	f002 fcb1 	bl	8006f60 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80045fe:	e002      	b.n	8004606 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004600:	68f8      	ldr	r0, [r7, #12]
 8004602:	f7ff fe60 	bl	80042c6 <HAL_UART_RxHalfCpltCallback>
}
 8004606:	bf00      	nop
 8004608:	3710      	adds	r7, #16
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}

0800460e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800460e:	b580      	push	{r7, lr}
 8004610:	b084      	sub	sp, #16
 8004612:	af00      	add	r7, sp, #0
 8004614:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004616:	2300      	movs	r3, #0
 8004618:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800461e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	695b      	ldr	r3, [r3, #20]
 8004626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800462a:	2b00      	cmp	r3, #0
 800462c:	bf14      	ite	ne
 800462e:	2301      	movne	r3, #1
 8004630:	2300      	moveq	r3, #0
 8004632:	b2db      	uxtb	r3, r3
 8004634:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800463c:	b2db      	uxtb	r3, r3
 800463e:	2b21      	cmp	r3, #33	@ 0x21
 8004640:	d108      	bne.n	8004654 <UART_DMAError+0x46>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d005      	beq.n	8004654 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	2200      	movs	r2, #0
 800464c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800464e:	68b8      	ldr	r0, [r7, #8]
 8004650:	f000 f8fa 	bl	8004848 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	695b      	ldr	r3, [r3, #20]
 800465a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800465e:	2b00      	cmp	r3, #0
 8004660:	bf14      	ite	ne
 8004662:	2301      	movne	r3, #1
 8004664:	2300      	moveq	r3, #0
 8004666:	b2db      	uxtb	r3, r3
 8004668:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004670:	b2db      	uxtb	r3, r3
 8004672:	2b22      	cmp	r3, #34	@ 0x22
 8004674:	d108      	bne.n	8004688 <UART_DMAError+0x7a>
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d005      	beq.n	8004688 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	2200      	movs	r2, #0
 8004680:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004682:	68b8      	ldr	r0, [r7, #8]
 8004684:	f000 f907 	bl	8004896 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800468c:	f043 0210 	orr.w	r2, r3, #16
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004694:	68b8      	ldr	r0, [r7, #8]
 8004696:	f002 fbe1 	bl	8006e5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800469a:	bf00      	nop
 800469c:	3710      	adds	r7, #16
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}

080046a2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046a2:	b480      	push	{r7}
 80046a4:	b085      	sub	sp, #20
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	60f8      	str	r0, [r7, #12]
 80046aa:	60b9      	str	r1, [r7, #8]
 80046ac:	4613      	mov	r3, r2
 80046ae:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	68ba      	ldr	r2, [r7, #8]
 80046b4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	88fa      	ldrh	r2, [r7, #6]
 80046ba:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	88fa      	ldrh	r2, [r7, #6]
 80046c0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2200      	movs	r2, #0
 80046c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2222      	movs	r2, #34	@ 0x22
 80046cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	691b      	ldr	r3, [r3, #16]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d007      	beq.n	80046e8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68da      	ldr	r2, [r3, #12]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046e6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	695a      	ldr	r2, [r3, #20]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f042 0201 	orr.w	r2, r2, #1
 80046f6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	68da      	ldr	r2, [r3, #12]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f042 0220 	orr.w	r2, r2, #32
 8004706:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004708:	2300      	movs	r3, #0
}
 800470a:	4618      	mov	r0, r3
 800470c:	3714      	adds	r7, #20
 800470e:	46bd      	mov	sp, r7
 8004710:	bc80      	pop	{r7}
 8004712:	4770      	bx	lr

08004714 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b098      	sub	sp, #96	@ 0x60
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	4613      	mov	r3, r2
 8004720:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004722:	68ba      	ldr	r2, [r7, #8]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	88fa      	ldrh	r2, [r7, #6]
 800472c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2200      	movs	r2, #0
 8004732:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2222      	movs	r2, #34	@ 0x22
 8004738:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004740:	4a3e      	ldr	r2, [pc, #248]	@ (800483c <UART_Start_Receive_DMA+0x128>)
 8004742:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004748:	4a3d      	ldr	r2, [pc, #244]	@ (8004840 <UART_Start_Receive_DMA+0x12c>)
 800474a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004750:	4a3c      	ldr	r2, [pc, #240]	@ (8004844 <UART_Start_Receive_DMA+0x130>)
 8004752:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004758:	2200      	movs	r2, #0
 800475a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800475c:	f107 0308 	add.w	r3, r7, #8
 8004760:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	3304      	adds	r3, #4
 800476c:	4619      	mov	r1, r3
 800476e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	88fb      	ldrh	r3, [r7, #6]
 8004774:	f7fd f934 	bl	80019e0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004778:	2300      	movs	r3, #0
 800477a:	613b      	str	r3, [r7, #16]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	613b      	str	r3, [r7, #16]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	613b      	str	r3, [r7, #16]
 800478c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	691b      	ldr	r3, [r3, #16]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d019      	beq.n	80047ca <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	330c      	adds	r3, #12
 800479c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800479e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047a0:	e853 3f00 	ldrex	r3, [r3]
 80047a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80047a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047ac:	65bb      	str	r3, [r7, #88]	@ 0x58
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	330c      	adds	r3, #12
 80047b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80047b6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80047b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ba:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80047bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047be:	e841 2300 	strex	r3, r2, [r1]
 80047c2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80047c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1e5      	bne.n	8004796 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	3314      	adds	r3, #20
 80047d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047d4:	e853 3f00 	ldrex	r3, [r3]
 80047d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80047da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047dc:	f043 0301 	orr.w	r3, r3, #1
 80047e0:	657b      	str	r3, [r7, #84]	@ 0x54
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	3314      	adds	r3, #20
 80047e8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80047ea:	63ba      	str	r2, [r7, #56]	@ 0x38
 80047ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ee:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80047f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80047f2:	e841 2300 	strex	r3, r2, [r1]
 80047f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80047f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1e5      	bne.n	80047ca <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	3314      	adds	r3, #20
 8004804:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004806:	69bb      	ldr	r3, [r7, #24]
 8004808:	e853 3f00 	ldrex	r3, [r3]
 800480c:	617b      	str	r3, [r7, #20]
   return(result);
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004814:	653b      	str	r3, [r7, #80]	@ 0x50
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	3314      	adds	r3, #20
 800481c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800481e:	627a      	str	r2, [r7, #36]	@ 0x24
 8004820:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004822:	6a39      	ldr	r1, [r7, #32]
 8004824:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004826:	e841 2300 	strex	r3, r2, [r1]
 800482a:	61fb      	str	r3, [r7, #28]
   return(result);
 800482c:	69fb      	ldr	r3, [r7, #28]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1e5      	bne.n	80047fe <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	3760      	adds	r7, #96	@ 0x60
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}
 800483c:	080044a7 	.word	0x080044a7
 8004840:	080045d3 	.word	0x080045d3
 8004844:	0800460f 	.word	0x0800460f

08004848 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004848:	b480      	push	{r7}
 800484a:	b089      	sub	sp, #36	@ 0x24
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	330c      	adds	r3, #12
 8004856:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	e853 3f00 	ldrex	r3, [r3]
 800485e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004866:	61fb      	str	r3, [r7, #28]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	330c      	adds	r3, #12
 800486e:	69fa      	ldr	r2, [r7, #28]
 8004870:	61ba      	str	r2, [r7, #24]
 8004872:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004874:	6979      	ldr	r1, [r7, #20]
 8004876:	69ba      	ldr	r2, [r7, #24]
 8004878:	e841 2300 	strex	r3, r2, [r1]
 800487c:	613b      	str	r3, [r7, #16]
   return(result);
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d1e5      	bne.n	8004850 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2220      	movs	r2, #32
 8004888:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800488c:	bf00      	nop
 800488e:	3724      	adds	r7, #36	@ 0x24
 8004890:	46bd      	mov	sp, r7
 8004892:	bc80      	pop	{r7}
 8004894:	4770      	bx	lr

08004896 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004896:	b480      	push	{r7}
 8004898:	b095      	sub	sp, #84	@ 0x54
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	330c      	adds	r3, #12
 80048a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048a8:	e853 3f00 	ldrex	r3, [r3]
 80048ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80048ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	330c      	adds	r3, #12
 80048bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80048be:	643a      	str	r2, [r7, #64]	@ 0x40
 80048c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80048c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048c6:	e841 2300 	strex	r3, r2, [r1]
 80048ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80048cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d1e5      	bne.n	800489e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	3314      	adds	r3, #20
 80048d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048da:	6a3b      	ldr	r3, [r7, #32]
 80048dc:	e853 3f00 	ldrex	r3, [r3]
 80048e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80048e2:	69fb      	ldr	r3, [r7, #28]
 80048e4:	f023 0301 	bic.w	r3, r3, #1
 80048e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	3314      	adds	r3, #20
 80048f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80048f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048fa:	e841 2300 	strex	r3, r2, [r1]
 80048fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004902:	2b00      	cmp	r3, #0
 8004904:	d1e5      	bne.n	80048d2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800490a:	2b01      	cmp	r3, #1
 800490c:	d119      	bne.n	8004942 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	330c      	adds	r3, #12
 8004914:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	e853 3f00 	ldrex	r3, [r3]
 800491c:	60bb      	str	r3, [r7, #8]
   return(result);
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	f023 0310 	bic.w	r3, r3, #16
 8004924:	647b      	str	r3, [r7, #68]	@ 0x44
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	330c      	adds	r3, #12
 800492c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800492e:	61ba      	str	r2, [r7, #24]
 8004930:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004932:	6979      	ldr	r1, [r7, #20]
 8004934:	69ba      	ldr	r2, [r7, #24]
 8004936:	e841 2300 	strex	r3, r2, [r1]
 800493a:	613b      	str	r3, [r7, #16]
   return(result);
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1e5      	bne.n	800490e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2220      	movs	r2, #32
 8004946:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004950:	bf00      	nop
 8004952:	3754      	adds	r7, #84	@ 0x54
 8004954:	46bd      	mov	sp, r7
 8004956:	bc80      	pop	{r7}
 8004958:	4770      	bx	lr

0800495a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800495a:	b580      	push	{r7, lr}
 800495c:	b084      	sub	sp, #16
 800495e:	af00      	add	r7, sp, #0
 8004960:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004966:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2200      	movs	r2, #0
 800496c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2200      	movs	r2, #0
 8004972:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004974:	68f8      	ldr	r0, [r7, #12]
 8004976:	f002 fa71 	bl	8006e5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800497a:	bf00      	nop
 800497c:	3710      	adds	r7, #16
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}

08004982 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8004982:	b580      	push	{r7, lr}
 8004984:	b084      	sub	sp, #16
 8004986:	af00      	add	r7, sp, #0
 8004988:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498e:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2200      	movs	r2, #0
 8004994:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2220      	movs	r2, #32
 800499a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2200      	movs	r2, #0
 80049a2:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 80049a4:	68f8      	ldr	r0, [r7, #12]
 80049a6:	f7ff fc97 	bl	80042d8 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049aa:	bf00      	nop
 80049ac:	3710      	adds	r7, #16
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}

080049b2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80049b2:	b480      	push	{r7}
 80049b4:	b085      	sub	sp, #20
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	2b21      	cmp	r3, #33	@ 0x21
 80049c4:	d13e      	bne.n	8004a44 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049ce:	d114      	bne.n	80049fa <UART_Transmit_IT+0x48>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	691b      	ldr	r3, [r3, #16]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d110      	bne.n	80049fa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6a1b      	ldr	r3, [r3, #32]
 80049dc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	881b      	ldrh	r3, [r3, #0]
 80049e2:	461a      	mov	r2, r3
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049ec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a1b      	ldr	r3, [r3, #32]
 80049f2:	1c9a      	adds	r2, r3, #2
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	621a      	str	r2, [r3, #32]
 80049f8:	e008      	b.n	8004a0c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6a1b      	ldr	r3, [r3, #32]
 80049fe:	1c59      	adds	r1, r3, #1
 8004a00:	687a      	ldr	r2, [r7, #4]
 8004a02:	6211      	str	r1, [r2, #32]
 8004a04:	781a      	ldrb	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	3b01      	subs	r3, #1
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	4619      	mov	r1, r3
 8004a1a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d10f      	bne.n	8004a40 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68da      	ldr	r2, [r3, #12]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004a2e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	68da      	ldr	r2, [r3, #12]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a3e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004a40:	2300      	movs	r3, #0
 8004a42:	e000      	b.n	8004a46 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004a44:	2302      	movs	r3, #2
  }
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3714      	adds	r7, #20
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bc80      	pop	{r7}
 8004a4e:	4770      	bx	lr

08004a50 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b082      	sub	sp, #8
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	68da      	ldr	r2, [r3, #12]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a66:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2220      	movs	r2, #32
 8004a6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f002 f94b 	bl	8006d0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a76:	2300      	movs	r3, #0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3708      	adds	r7, #8
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b08c      	sub	sp, #48	@ 0x30
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b22      	cmp	r3, #34	@ 0x22
 8004a92:	f040 80ae 	bne.w	8004bf2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a9e:	d117      	bne.n	8004ad0 <UART_Receive_IT+0x50>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	691b      	ldr	r3, [r3, #16]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d113      	bne.n	8004ad0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	b29b      	uxth	r3, r3
 8004aba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004abe:	b29a      	uxth	r2, r3
 8004ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ac8:	1c9a      	adds	r2, r3, #2
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	629a      	str	r2, [r3, #40]	@ 0x28
 8004ace:	e026      	b.n	8004b1e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ae2:	d007      	beq.n	8004af4 <UART_Receive_IT+0x74>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d10a      	bne.n	8004b02 <UART_Receive_IT+0x82>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	691b      	ldr	r3, [r3, #16]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d106      	bne.n	8004b02 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	b2da      	uxtb	r2, r3
 8004afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004afe:	701a      	strb	r2, [r3, #0]
 8004b00:	e008      	b.n	8004b14 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b0e:	b2da      	uxtb	r2, r3
 8004b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b12:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b18:	1c5a      	adds	r2, r3, #1
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b22:	b29b      	uxth	r3, r3
 8004b24:	3b01      	subs	r3, #1
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	687a      	ldr	r2, [r7, #4]
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d15d      	bne.n	8004bee <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68da      	ldr	r2, [r3, #12]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f022 0220 	bic.w	r2, r2, #32
 8004b40:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	68da      	ldr	r2, [r3, #12]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b50:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	695a      	ldr	r2, [r3, #20]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f022 0201 	bic.w	r2, r2, #1
 8004b60:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2220      	movs	r2, #32
 8004b66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d135      	bne.n	8004be4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	330c      	adds	r3, #12
 8004b84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	e853 3f00 	ldrex	r3, [r3]
 8004b8c:	613b      	str	r3, [r7, #16]
   return(result);
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	f023 0310 	bic.w	r3, r3, #16
 8004b94:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	330c      	adds	r3, #12
 8004b9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b9e:	623a      	str	r2, [r7, #32]
 8004ba0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba2:	69f9      	ldr	r1, [r7, #28]
 8004ba4:	6a3a      	ldr	r2, [r7, #32]
 8004ba6:	e841 2300 	strex	r3, r2, [r1]
 8004baa:	61bb      	str	r3, [r7, #24]
   return(result);
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d1e5      	bne.n	8004b7e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 0310 	and.w	r3, r3, #16
 8004bbc:	2b10      	cmp	r3, #16
 8004bbe:	d10a      	bne.n	8004bd6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	60fb      	str	r3, [r7, #12]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	60fb      	str	r3, [r7, #12]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	60fb      	str	r3, [r7, #12]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004bda:	4619      	mov	r1, r3
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f002 f9bf 	bl	8006f60 <HAL_UARTEx_RxEventCallback>
 8004be2:	e002      	b.n	8004bea <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f002 f8cf 	bl	8006d88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004bea:	2300      	movs	r3, #0
 8004bec:	e002      	b.n	8004bf4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	e000      	b.n	8004bf4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004bf2:	2302      	movs	r3, #2
  }
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3730      	adds	r7, #48	@ 0x30
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	68da      	ldr	r2, [r3, #12]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	430a      	orrs	r2, r1
 8004c18:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	689a      	ldr	r2, [r3, #8]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	691b      	ldr	r3, [r3, #16]
 8004c22:	431a      	orrs	r2, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	695b      	ldr	r3, [r3, #20]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	68db      	ldr	r3, [r3, #12]
 8004c32:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004c36:	f023 030c 	bic.w	r3, r3, #12
 8004c3a:	687a      	ldr	r2, [r7, #4]
 8004c3c:	6812      	ldr	r2, [r2, #0]
 8004c3e:	68b9      	ldr	r1, [r7, #8]
 8004c40:	430b      	orrs	r3, r1
 8004c42:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	695b      	ldr	r3, [r3, #20]
 8004c4a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	699a      	ldr	r2, [r3, #24]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	430a      	orrs	r2, r1
 8004c58:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a2c      	ldr	r2, [pc, #176]	@ (8004d10 <UART_SetConfig+0x114>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d103      	bne.n	8004c6c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004c64:	f7fe f96a 	bl	8002f3c <HAL_RCC_GetPCLK2Freq>
 8004c68:	60f8      	str	r0, [r7, #12]
 8004c6a:	e002      	b.n	8004c72 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004c6c:	f7fe f952 	bl	8002f14 <HAL_RCC_GetPCLK1Freq>
 8004c70:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	4613      	mov	r3, r2
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	4413      	add	r3, r2
 8004c7a:	009a      	lsls	r2, r3, #2
 8004c7c:	441a      	add	r2, r3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c88:	4a22      	ldr	r2, [pc, #136]	@ (8004d14 <UART_SetConfig+0x118>)
 8004c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c8e:	095b      	lsrs	r3, r3, #5
 8004c90:	0119      	lsls	r1, r3, #4
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	4613      	mov	r3, r2
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	4413      	add	r3, r2
 8004c9a:	009a      	lsls	r2, r3, #2
 8004c9c:	441a      	add	r2, r3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8004d14 <UART_SetConfig+0x118>)
 8004caa:	fba3 0302 	umull	r0, r3, r3, r2
 8004cae:	095b      	lsrs	r3, r3, #5
 8004cb0:	2064      	movs	r0, #100	@ 0x64
 8004cb2:	fb00 f303 	mul.w	r3, r0, r3
 8004cb6:	1ad3      	subs	r3, r2, r3
 8004cb8:	011b      	lsls	r3, r3, #4
 8004cba:	3332      	adds	r3, #50	@ 0x32
 8004cbc:	4a15      	ldr	r2, [pc, #84]	@ (8004d14 <UART_SetConfig+0x118>)
 8004cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc2:	095b      	lsrs	r3, r3, #5
 8004cc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004cc8:	4419      	add	r1, r3
 8004cca:	68fa      	ldr	r2, [r7, #12]
 8004ccc:	4613      	mov	r3, r2
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	4413      	add	r3, r2
 8004cd2:	009a      	lsls	r2, r3, #2
 8004cd4:	441a      	add	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8004d14 <UART_SetConfig+0x118>)
 8004ce2:	fba3 0302 	umull	r0, r3, r3, r2
 8004ce6:	095b      	lsrs	r3, r3, #5
 8004ce8:	2064      	movs	r0, #100	@ 0x64
 8004cea:	fb00 f303 	mul.w	r3, r0, r3
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	011b      	lsls	r3, r3, #4
 8004cf2:	3332      	adds	r3, #50	@ 0x32
 8004cf4:	4a07      	ldr	r2, [pc, #28]	@ (8004d14 <UART_SetConfig+0x118>)
 8004cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cfa:	095b      	lsrs	r3, r3, #5
 8004cfc:	f003 020f 	and.w	r2, r3, #15
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	440a      	add	r2, r1
 8004d06:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004d08:	bf00      	nop
 8004d0a:	3710      	adds	r7, #16
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}
 8004d10:	40013800 	.word	0x40013800
 8004d14:	51eb851f 	.word	0x51eb851f

08004d18 <EE_Init>:
  * @return Boolean value indicating the success of the initialization:
  *       - true: Initialization successful.
  *       - false: Initialization failed.
  */
bool EE_Init(void *pData, uint32_t Size)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
  bool answer = false;
 8004d22:	2300      	movs	r3, #0
 8004d24:	73fb      	strb	r3, [r7, #15]
  do
  {
    if ((pData == NULL) || (Size == 0))
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d033      	beq.n	8004d94 <EE_Init+0x7c>
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d030      	beq.n	8004d94 <EE_Init+0x7c>
      break;    
    }
#if EE_MANUAL_CONFIG == false
#if (EE_ERASE == EE_ERASE_PAGE_NUMBER) || (EE_ERASE == EE_ERASE_PAGE_ADDRESS)
#ifdef FLASH_PAGE_SIZE
    eeHandle.PageSectorSize = FLASH_PAGE_SIZE;
 8004d32:	4b1b      	ldr	r3, [pc, #108]	@ (8004da0 <EE_Init+0x88>)
 8004d34:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d38:	609a      	str	r2, [r3, #8]
#if defined FLASH_BANK_2
    eeHandle.BankNumber = FLASH_BANK_2;
    eeHandle.PageSectorNumber = ((FLASH_SIZE / eeHandle.PageSectorSize / 2) - 1);
    eeHandle.Address = (FLASH_BASE + eeHandle.PageSectorSize * (eeHandle.PageSectorNumber * 2 + 1));
#elif defined FLASH_BANK_1
    eeHandle.BankNumber = FLASH_BANK_1;
 8004d3a:	4b19      	ldr	r3, [pc, #100]	@ (8004da0 <EE_Init+0x88>)
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	745a      	strb	r2, [r3, #17]
    eeHandle.PageSectorNumber = ((FLASH_SIZE / eeHandle.PageSectorSize) - 1);
 8004d40:	4b18      	ldr	r3, [pc, #96]	@ (8004da4 <EE_Init+0x8c>)
 8004d42:	881b      	ldrh	r3, [r3, #0]
 8004d44:	029a      	lsls	r2, r3, #10
 8004d46:	4b16      	ldr	r3, [pc, #88]	@ (8004da0 <EE_Init+0x88>)
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	3b01      	subs	r3, #1
 8004d52:	b2da      	uxtb	r2, r3
 8004d54:	4b12      	ldr	r3, [pc, #72]	@ (8004da0 <EE_Init+0x88>)
 8004d56:	741a      	strb	r2, [r3, #16]
    eeHandle.Address = (FLASH_BASE + eeHandle.PageSectorSize * eeHandle.PageSectorNumber);
 8004d58:	4b11      	ldr	r3, [pc, #68]	@ (8004da0 <EE_Init+0x88>)
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	4a10      	ldr	r2, [pc, #64]	@ (8004da0 <EE_Init+0x88>)
 8004d5e:	7c12      	ldrb	r2, [r2, #16]
 8004d60:	fb02 f303 	mul.w	r3, r2, r3
 8004d64:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8004d68:	4a0d      	ldr	r2, [pc, #52]	@ (8004da0 <EE_Init+0x88>)
 8004d6a:	60d3      	str	r3, [r2, #12]
    eeHandle.PageSectorNumber = EE_SELECTED_PAGE_SECTOR_NUMBER;
    eeHandle.PageSectorSize = EE_SELECTED_PAGE_SECTOR_SIZE;
    eeHandle.Address = EE_SELECTED_ADDRESS;
#endif
    /* checking size of eeprom area*/
    if (Size > eeHandle.PageSectorSize)
 8004d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8004da0 <EE_Init+0x88>)
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	683a      	ldr	r2, [r7, #0]
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d906      	bls.n	8004d84 <EE_Init+0x6c>
    {
      eeHandle.Size = 0;
 8004d76:	4b0a      	ldr	r3, [pc, #40]	@ (8004da0 <EE_Init+0x88>)
 8004d78:	2200      	movs	r2, #0
 8004d7a:	605a      	str	r2, [r3, #4]
      eeHandle.pData = NULL;
 8004d7c:	4b08      	ldr	r3, [pc, #32]	@ (8004da0 <EE_Init+0x88>)
 8004d7e:	2200      	movs	r2, #0
 8004d80:	601a      	str	r2, [r3, #0]
      break;
 8004d82:	e007      	b.n	8004d94 <EE_Init+0x7c>
    }
    eeHandle.Size = Size;
 8004d84:	4a06      	ldr	r2, [pc, #24]	@ (8004da0 <EE_Init+0x88>)
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	6053      	str	r3, [r2, #4]
    eeHandle.pData = (uint8_t*)pData;
 8004d8a:	4a05      	ldr	r2, [pc, #20]	@ (8004da0 <EE_Init+0x88>)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6013      	str	r3, [r2, #0]
    answer = true;
 8004d90:	2301      	movs	r3, #1
 8004d92:	73fb      	strb	r3, [r7, #15]

  } while (0);

  return answer;
 8004d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3714      	adds	r7, #20
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bc80      	pop	{r7}
 8004d9e:	4770      	bx	lr
 8004da0:	200006d8 	.word	0x200006d8
 8004da4:	1ffff7e0 	.word	0x1ffff7e0

08004da8 <EE_Format>:
  * @return bool Boolean value indicating the success of the operation:
  *     - true: Formatting successful.
  *     - false: Formatting failed.
  */
bool EE_Format(void)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b086      	sub	sp, #24
 8004dac:	af00      	add	r7, sp, #0
  bool answer = false;
 8004dae:	2300      	movs	r3, #0
 8004db0:	75fb      	strb	r3, [r7, #23]
  uint32_t error;
  FLASH_EraseInitTypeDef flashErase;
  do
  {
    HAL_FLASH_Unlock();
 8004db2:	f7fd f8cd 	bl	8001f50 <HAL_FLASH_Unlock>
#ifdef HAL_ICACHE_MODULE_ENABLED
    /* disabling ICACHE if enabled*/
    HAL_ICACHE_Disable();
#endif
#if EE_ERASE == EE_ERASE_PAGE_ADDRESS
    flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 8004db6:	2300      	movs	r3, #0
 8004db8:	603b      	str	r3, [r7, #0]
    flashErase.PageAddress = eeHandle.Address;
 8004dba:	4b11      	ldr	r3, [pc, #68]	@ (8004e00 <EE_Format+0x58>)
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	60bb      	str	r3, [r7, #8]
    flashErase.NbPages = 1;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	60fb      	str	r3, [r7, #12]
    flashErase.TypeErase = FLASH_TYPEERASE_SECTORS;
    flashErase.Sector = eeHandle.PageSectorNumber;
    flashErase.NbSectors = 1;
#endif
#if (defined FLASH_BANK_1) || (defined FLASH_BANK_2)
    flashErase.Banks = eeHandle.BankNumber;
 8004dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8004e00 <EE_Format+0x58>)
 8004dc6:	7c5b      	ldrb	r3, [r3, #17]
 8004dc8:	607b      	str	r3, [r7, #4]
#endif
#ifdef FLASH_VOLTAGE_RANGE_3
    flashErase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
#endif
    /* erasing page/sector */
    if (HAL_FLASHEx_Erase(&flashErase, &error) != HAL_OK)
 8004dca:	f107 0210 	add.w	r2, r7, #16
 8004dce:	463b      	mov	r3, r7
 8004dd0:	4611      	mov	r1, r2
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f7fd f9a4 	bl	8002120 <HAL_FLASHEx_Erase>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d106      	bne.n	8004dec <EE_Format+0x44>
    {
      break;
    }
    /* checking result */
    if (error != 0xFFFFFFFF)
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004de4:	d104      	bne.n	8004df0 <EE_Format+0x48>
    {
      break;
    }
    answer = true;
 8004de6:	2301      	movs	r3, #1
 8004de8:	75fb      	strb	r3, [r7, #23]
 8004dea:	e002      	b.n	8004df2 <EE_Format+0x4a>
      break;
 8004dec:	bf00      	nop
 8004dee:	e000      	b.n	8004df2 <EE_Format+0x4a>
      break;
 8004df0:	bf00      	nop

  } while (0);

  HAL_FLASH_Lock();
 8004df2:	f7fd f8d3 	bl	8001f9c <HAL_FLASH_Lock>
#ifdef HAL_ICACHE_MODULE_ENABLED
  HAL_ICACHE_Enable();
#endif
  return answer;
 8004df6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3718      	adds	r7, #24
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	200006d8 	.word	0x200006d8

08004e04 <EE_Read>:
  * @brief Reads data from the EEPROM emulation area.
  * @note This function reads data from the EEPROM emulation area
  *  and loads it into the specified storage pointer.
  */
void EE_Read(void)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
  uint8_t *data = eeHandle.pData;
 8004e0a:	4b10      	ldr	r3, [pc, #64]	@ (8004e4c <EE_Read+0x48>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	607b      	str	r3, [r7, #4]
#ifdef HAL_ICACHE_MODULE_ENABLED
    /* disabling ICACHE if enabled*/
    HAL_ICACHE_Disable();
#endif
  if (data != NULL)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d015      	beq.n	8004e42 <EE_Read+0x3e>
  {
    /* reading flash */
    for (uint32_t i = 0; i < eeHandle.Size; i++)
 8004e16:	2300      	movs	r3, #0
 8004e18:	603b      	str	r3, [r7, #0]
 8004e1a:	e00d      	b.n	8004e38 <EE_Read+0x34>
    {
      *data = (*(__IO uint8_t*) (eeHandle.Address + i));
 8004e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004e4c <EE_Read+0x48>)
 8004e1e:	68da      	ldr	r2, [r3, #12]
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	4413      	add	r3, r2
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	b2da      	uxtb	r2, r3
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	701a      	strb	r2, [r3, #0]
      data++;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	3301      	adds	r3, #1
 8004e30:	607b      	str	r3, [r7, #4]
    for (uint32_t i = 0; i < eeHandle.Size; i++)
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	3301      	adds	r3, #1
 8004e36:	603b      	str	r3, [r7, #0]
 8004e38:	4b04      	ldr	r3, [pc, #16]	@ (8004e4c <EE_Read+0x48>)
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	683a      	ldr	r2, [r7, #0]
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d3ec      	bcc.n	8004e1c <EE_Read+0x18>
  }
#ifdef HAL_ICACHE_MODULE_ENABLED
    /* disabling ICACHE if enabled*/
    HAL_ICACHE_Enable();
#endif
}
 8004e42:	bf00      	nop
 8004e44:	370c      	adds	r7, #12
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bc80      	pop	{r7}
 8004e4a:	4770      	bx	lr
 8004e4c:	200006d8 	.word	0x200006d8

08004e50 <EE_Write>:
  * @brief Writes data to the EEPROM emulation area.
  * @note This function writes data to the EEPROM emulation area.
  * @retval true if the write operation is successful, false otherwise.
  */
bool EE_Write(void)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b086      	sub	sp, #24
 8004e54:	af00      	add	r7, sp, #0
  bool answer = true;
 8004e56:	2301      	movs	r3, #1
 8004e58:	75fb      	strb	r3, [r7, #23]
  uint8_t *data = eeHandle.pData;
 8004e5a:	4b2e      	ldr	r3, [pc, #184]	@ (8004f14 <EE_Write+0xc4>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	613b      	str	r3, [r7, #16]
  do
  {
    /* checking eeprom is initialize correctly */
    if (data == NULL)
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d102      	bne.n	8004e6c <EE_Write+0x1c>
    {
      answer = false;
 8004e66:	2300      	movs	r3, #0
 8004e68:	75fb      	strb	r3, [r7, #23]
      break;
 8004e6a:	e04b      	b.n	8004f04 <EE_Write+0xb4>
    }
    /* formating flash area before writing */
    if (EE_Format() == false)
 8004e6c:	f7ff ff9c 	bl	8004da8 <EE_Format>
 8004e70:	4603      	mov	r3, r0
 8004e72:	f083 0301 	eor.w	r3, r3, #1
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d002      	beq.n	8004e82 <EE_Write+0x32>
    {
      answer = false;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	75fb      	strb	r3, [r7, #23]
      break;
 8004e80:	e040      	b.n	8004f04 <EE_Write+0xb4>
    }
    HAL_FLASH_Unlock();
 8004e82:	f7fd f865 	bl	8001f50 <HAL_FLASH_Unlock>
    /* disabling ICACHE if enabled*/
    HAL_ICACHE_Disable();
#endif
#if (defined FLASH_TYPEPROGRAM_HALFWORD)
    /* writing buffer to flash */
    for (uint32_t i = 0; i < eeHandle.Size ; i += 2)
 8004e86:	2300      	movs	r3, #0
 8004e88:	60fb      	str	r3, [r7, #12]
 8004e8a:	e018      	b.n	8004ebe <EE_Write+0x6e>
    {
      uint64_t halfWord;
      memcpy((uint8_t*)&halfWord, data, 2);
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	881b      	ldrh	r3, [r3, #0]
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	803b      	strh	r3, [r7, #0]
      if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, eeHandle.Address + i, halfWord) != HAL_OK)
 8004e94:	4b1f      	ldr	r3, [pc, #124]	@ (8004f14 <EE_Write+0xc4>)
 8004e96:	68da      	ldr	r2, [r3, #12]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	18d1      	adds	r1, r2, r3
 8004e9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ea0:	2001      	movs	r0, #1
 8004ea2:	f7fc ffe5 	bl	8001e70 <HAL_FLASH_Program>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d002      	beq.n	8004eb2 <EE_Write+0x62>
      {
        answer = false;
 8004eac:	2300      	movs	r3, #0
 8004eae:	75fb      	strb	r3, [r7, #23]
 8004eb0:	e00a      	b.n	8004ec8 <EE_Write+0x78>
        break;
      }
      data += 2;
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	3302      	adds	r3, #2
 8004eb6:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 0; i < eeHandle.Size ; i += 2)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	3302      	adds	r3, #2
 8004ebc:	60fb      	str	r3, [r7, #12]
 8004ebe:	4b15      	ldr	r3, [pc, #84]	@ (8004f14 <EE_Write+0xc4>)
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d3e1      	bcc.n	8004e8c <EE_Write+0x3c>
      }
      data += FLASH_NB_32BITWORD_IN_FLASHWORD * 4;
    }
#endif
    /* verifying Flash content */
    data = eeHandle.pData;
 8004ec8:	4b12      	ldr	r3, [pc, #72]	@ (8004f14 <EE_Write+0xc4>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 0; i < eeHandle.Size; i++)
 8004ece:	2300      	movs	r3, #0
 8004ed0:	60bb      	str	r3, [r7, #8]
 8004ed2:	e012      	b.n	8004efa <EE_Write+0xaa>
    {
      if (*data != (*(__IO uint8_t*) (eeHandle.Address + i)))
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	781a      	ldrb	r2, [r3, #0]
 8004ed8:	4b0e      	ldr	r3, [pc, #56]	@ (8004f14 <EE_Write+0xc4>)
 8004eda:	68d9      	ldr	r1, [r3, #12]
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	440b      	add	r3, r1
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d002      	beq.n	8004eee <EE_Write+0x9e>
      {
        answer = false;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	75fb      	strb	r3, [r7, #23]
        break;
 8004eec:	e00a      	b.n	8004f04 <EE_Write+0xb4>
      }
      data++;
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 0; i < eeHandle.Size; i++)
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	60bb      	str	r3, [r7, #8]
 8004efa:	4b06      	ldr	r3, [pc, #24]	@ (8004f14 <EE_Write+0xc4>)
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	68ba      	ldr	r2, [r7, #8]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d3e7      	bcc.n	8004ed4 <EE_Write+0x84>
    }

  } while (0);

  HAL_FLASH_Lock();
 8004f04:	f7fd f84a 	bl	8001f9c <HAL_FLASH_Lock>
#ifdef HAL_ICACHE_MODULE_ENABLED
  HAL_ICACHE_Enable();
#endif
  return answer;
 8004f08:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3718      	adds	r7, #24
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	200006d8 	.word	0x200006d8

08004f18 <HSM_RootHandler>:
uint8_t gucHsmNestLevel;
const char * const apucHsmNestIndent[] = { "", "", "\t", "\t\t", "\t\t\t", "\t\t\t\t"};
#endif // HSM_FEATURE_DEBUG_NESTED_CALL

HSM_EVENT HSM_RootHandler(HSM *This, HSM_EVENT event, void *param)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b085      	sub	sp, #20
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
              HSM_DEBUG_EVT2STR(event), This->name, This->curState->name, (unsigned long)param);
#else
    HSM_DEBUG("\tEvent:%lx dropped, No Parent handling of %s[%s] param %lx",
              (unsigned long)event, This->name, This->curState->name, (unsigned long)param);
#endif // HSM_DEBUG_EVT2STR
    return HSME_NULL;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3714      	adds	r7, #20
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bc80      	pop	{r7}
 8004f2e:	4770      	bx	lr

08004f30 <HSM_STATE_Create>:
    .name = ":ROOT:",
    .level = 0
};

void HSM_STATE_Create(HSM_STATE *This, const char *name, HSM_FN handler, HSM_STATE *parent)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b085      	sub	sp, #20
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	60f8      	str	r0, [r7, #12]
 8004f38:	60b9      	str	r1, [r7, #8]
 8004f3a:	607a      	str	r2, [r7, #4]
 8004f3c:	603b      	str	r3, [r7, #0]
    if (((void *)0) == parent)
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d101      	bne.n	8004f48 <HSM_STATE_Create+0x18>
    {
        parent = (HSM_STATE *)&HSM_ROOT;
 8004f44:	4b0d      	ldr	r3, [pc, #52]	@ (8004f7c <HSM_STATE_Create+0x4c>)
 8004f46:	603b      	str	r3, [r7, #0]
    }
    This->name = name;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	68ba      	ldr	r2, [r7, #8]
 8004f4c:	609a      	str	r2, [r3, #8]
    This->handler = handler;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	605a      	str	r2, [r3, #4]
    This->parent = parent;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	683a      	ldr	r2, [r7, #0]
 8004f58:	601a      	str	r2, [r3, #0]
    This->level = parent->level + 1;
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	7b1b      	ldrb	r3, [r3, #12]
 8004f5e:	3301      	adds	r3, #1
 8004f60:	b2da      	uxtb	r2, r3
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	731a      	strb	r2, [r3, #12]
    if (This->level >= HSM_MAX_DEPTH)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	7b1b      	ldrb	r3, [r3, #12]
 8004f6a:	2b04      	cmp	r3, #4
 8004f6c:	d901      	bls.n	8004f72 <HSM_STATE_Create+0x42>
    {
        HSM_DEBUG("Please increase HSM_MAX_DEPTH > %d", This->level);
        // assert(0, "Please increase HSM_MAX_DEPTH");
        while(1);
 8004f6e:	bf00      	nop
 8004f70:	e7fd      	b.n	8004f6e <HSM_STATE_Create+0x3e>
    }
}
 8004f72:	bf00      	nop
 8004f74:	3714      	adds	r7, #20
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bc80      	pop	{r7}
 8004f7a:	4770      	bx	lr
 8004f7c:	0800afe4 	.word	0x0800afe4

08004f80 <HSM_Create>:

void HSM_Create(HSM *This, const char *name, HSM_STATE *initState)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b084      	sub	sp, #16
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	60f8      	str	r0, [r7, #12]
 8004f88:	60b9      	str	r1, [r7, #8]
 8004f8a:	607a      	str	r2, [r7, #4]
#endif // HSM_FEATURE_DEBUG_ENABLE
    // Supress warning for unused variable if HSM_FEATURE_DEBUG_ENABLE is not defined
    (void)name;

    // Initialize state
    This->curState = initState;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	601a      	str	r2, [r3, #0]
    // Invoke ENTRY and INIT event
    HSM_DEBUGC1("  %s[%s](ENTRY)", This->name, initState->name);
    This->curState->handler(This, HSME_ENTRY, 0);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f06f 0101 	mvn.w	r1, #1
 8004f9e:	68f8      	ldr	r0, [r7, #12]
 8004fa0:	4798      	blx	r3
    HSM_DEBUGC1("  %s[%s](INIT)", This->name, initState->name);
    This->curState->handler(This, HSME_INIT, 0);
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f06f 0102 	mvn.w	r1, #2
 8004fae:	68f8      	ldr	r0, [r7, #12]
 8004fb0:	4798      	blx	r3
}
 8004fb2:	bf00      	nop
 8004fb4:	3710      	adds	r7, #16
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}

08004fba <HSM_Run>:
    // This HSM is not in state or parent state
    return 0;
}

void HSM_Run(HSM *This, HSM_EVENT event, void *param)
{
 8004fba:	b580      	push	{r7, lr}
 8004fbc:	b086      	sub	sp, #24
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	60f8      	str	r0, [r7, #12]
 8004fc2:	60b9      	str	r1, [r7, #8]
 8004fc4:	607a      	str	r2, [r7, #4]
    gucHsmNestLevel++;
#endif // HSM_FEATURE_DEBUG_ENABLE && HSM_FEATURE_DEBUG_NESTED_CALL

    // This runs the state's event handler and forwards unhandled events to
    // the parent state
    HSM_STATE *state = This->curState;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	617b      	str	r3, [r7, #20]
#ifdef HSM_DEBUG_EVT2STR
    HSM_DEBUGC1("Run %s[%s](evt:%s, param:%08lx)", This->name, state->name, HSM_DEBUG_EVT2STR(event), (unsigned long)param);
#else
    HSM_DEBUGC1("Run %s[%s](evt:%lx, param:%08lx)", This->name, state->name, (unsigned long)event, (unsigned long)param);
#endif // HSM_DEBUG_EVT2STR
    while (event)
 8004fcc:	e009      	b.n	8004fe2 <HSM_Run+0x28>
    {
        event = state->handler(This, event, param);
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	68b9      	ldr	r1, [r7, #8]
 8004fd6:	68f8      	ldr	r0, [r7, #12]
 8004fd8:	4798      	blx	r3
 8004fda:	60b8      	str	r0, [r7, #8]
        state = state->parent;
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	617b      	str	r3, [r7, #20]
    while (event)
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d1f2      	bne.n	8004fce <HSM_Run+0x14>
        // Decrement the nesting count
        gucHsmNestLevel--;
    }
#endif // HSM_FEATURE_DEBUG_NESTED_CALL
#endif // HSM_FEATURE_DEBUG_ENABLE
}
 8004fe8:	bf00      	nop
 8004fea:	bf00      	nop
 8004fec:	3718      	adds	r7, #24
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}

08004ff2 <HSM_Tran>:

void HSM_Tran(HSM *This, HSM_STATE *nextState, void *param, void (*method)(HSM *This, void *param))
{
 8004ff2:	b580      	push	{r7, lr}
 8004ff4:	b092      	sub	sp, #72	@ 0x48
 8004ff6:	af00      	add	r7, sp, #0
 8004ff8:	60f8      	str	r0, [r7, #12]
 8004ffa:	60b9      	str	r1, [r7, #8]
 8004ffc:	607a      	str	r2, [r7, #4]
 8004ffe:	603b      	str	r3, [r7, #0]
#if HSM_FEATURE_SAFETY_CHECK
    // [optional] Check for illegal call to HSM_Tran in HSME_ENTRY or HSME_EXIT
    if (This->hsmTran)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	791b      	ldrb	r3, [r3, #4]
 8005004:	2b00      	cmp	r3, #0
 8005006:	f040 80af 	bne.w	8005168 <HSM_Tran+0x176>
        HSM_DEBUG("!!!!Illegal call of HSM_Tran[%s -> %s] in HSME_ENTRY or HSME_EXIT Handler!!!!",
            This->curState->name, nextState->name);
        return;
    }
    // Guard HSM_Tran() from certain recursive calls
    This->hsmTran = 1;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2201      	movs	r2, #1
 800500e:	711a      	strb	r2, [r3, #4]
#endif // HSM_FEATURE_SAFETY_CHECK

    HSM_STATE *list_exit[HSM_MAX_DEPTH];
    HSM_STATE *list_entry[HSM_MAX_DEPTH];
    uint8_t cnt_exit = 0;
 8005010:	2300      	movs	r3, #0
 8005012:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t cnt_entry = 0;
 8005016:	2300      	movs	r3, #0
 8005018:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    uint8_t idx;
    // This performs the state transition with calls of exit, entry and init
    // Bulk of the work handles the exit and entry event during transitions
    HSM_DEBUGC2("Tran %s[%s -> %s]", This->name, This->curState->name, nextState->name);
    // 1) Find the lowest common parent state
    HSM_STATE *src = This->curState;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	643b      	str	r3, [r7, #64]	@ 0x40
    HSM_STATE *dst = nextState;
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	63fb      	str	r3, [r7, #60]	@ 0x3c
    // 1a) Equalize the levels
    while (src->level != dst->level)
 8005026:	e022      	b.n	800506e <HSM_Tran+0x7c>
    {
        if (src->level > dst->level)
 8005028:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800502a:	7b1a      	ldrb	r2, [r3, #12]
 800502c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800502e:	7b1b      	ldrb	r3, [r3, #12]
 8005030:	429a      	cmp	r2, r3
 8005032:	d90e      	bls.n	8005052 <HSM_Tran+0x60>
        {
            // source is deeper
            list_exit[cnt_exit++] = src;
 8005034:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005038:	1c5a      	adds	r2, r3, #1
 800503a:	f887 2047 	strb.w	r2, [r7, #71]	@ 0x47
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	3348      	adds	r3, #72	@ 0x48
 8005042:	443b      	add	r3, r7
 8005044:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005046:	f843 2c20 	str.w	r2, [r3, #-32]
            src = src->parent;
 800504a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005050:	e00d      	b.n	800506e <HSM_Tran+0x7c>
        }
        else
        {
            // destination is deeper
            list_entry[cnt_entry++] = dst;
 8005052:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005056:	1c5a      	adds	r2, r3, #1
 8005058:	f887 2046 	strb.w	r2, [r7, #70]	@ 0x46
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	3348      	adds	r3, #72	@ 0x48
 8005060:	443b      	add	r3, r7
 8005062:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005064:	f843 2c34 	str.w	r2, [r3, #-52]
            dst = dst->parent;
 8005068:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (src->level != dst->level)
 800506e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005070:	7b1a      	ldrb	r2, [r3, #12]
 8005072:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005074:	7b1b      	ldrb	r3, [r3, #12]
 8005076:	429a      	cmp	r2, r3
 8005078:	d1d6      	bne.n	8005028 <HSM_Tran+0x36>
        }
    }
    // 1b) find the common parent
    while (src != dst)
 800507a:	e01b      	b.n	80050b4 <HSM_Tran+0xc2>
    {
        list_exit[cnt_exit++] = src;
 800507c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005080:	1c5a      	adds	r2, r3, #1
 8005082:	f887 2047 	strb.w	r2, [r7, #71]	@ 0x47
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	3348      	adds	r3, #72	@ 0x48
 800508a:	443b      	add	r3, r7
 800508c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800508e:	f843 2c20 	str.w	r2, [r3, #-32]
        src = src->parent;
 8005092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	643b      	str	r3, [r7, #64]	@ 0x40
        list_entry[cnt_entry++] = dst;
 8005098:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800509c:	1c5a      	adds	r2, r3, #1
 800509e:	f887 2046 	strb.w	r2, [r7, #70]	@ 0x46
 80050a2:	009b      	lsls	r3, r3, #2
 80050a4:	3348      	adds	r3, #72	@ 0x48
 80050a6:	443b      	add	r3, r7
 80050a8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80050aa:	f843 2c34 	str.w	r2, [r3, #-52]
        dst = dst->parent;
 80050ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (src != dst)
 80050b4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d1df      	bne.n	800507c <HSM_Tran+0x8a>
    }
    // 2) Process all the exit events
    for (idx = 0; idx < cnt_exit; idx++)
 80050bc:	2300      	movs	r3, #0
 80050be:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80050c2:	e013      	b.n	80050ec <HSM_Tran+0xfa>
    {
        src = list_exit[idx];
 80050c4:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	3348      	adds	r3, #72	@ 0x48
 80050cc:	443b      	add	r3, r7
 80050ce:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80050d2:	643b      	str	r3, [r7, #64]	@ 0x40
        HSM_DEBUGC3("  %s[%s](EXIT)", This->name, src->name);
        src->handler(This, HSME_EXIT, param);
 80050d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	687a      	ldr	r2, [r7, #4]
 80050da:	f04f 31ff 	mov.w	r1, #4294967295
 80050de:	68f8      	ldr	r0, [r7, #12]
 80050e0:	4798      	blx	r3
    for (idx = 0; idx < cnt_exit; idx++)
 80050e2:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80050e6:	3301      	adds	r3, #1
 80050e8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80050ec:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80050f0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d3e5      	bcc.n	80050c4 <HSM_Tran+0xd2>
    }
    // 3) Call the transitional method hook
    if (method)
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d003      	beq.n	8005106 <HSM_Tran+0x114>
    {
        method(This, param);
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	6879      	ldr	r1, [r7, #4]
 8005102:	68f8      	ldr	r0, [r7, #12]
 8005104:	4798      	blx	r3
    }
    // 4) Process all the entry events
    for (idx = 0; idx < cnt_entry; idx++)
 8005106:	2300      	movs	r3, #0
 8005108:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 800510c:	e017      	b.n	800513e <HSM_Tran+0x14c>
    {
        dst = list_entry[cnt_entry - idx - 1];
 800510e:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8005112:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8005116:	1ad3      	subs	r3, r2, r3
 8005118:	3b01      	subs	r3, #1
 800511a:	009b      	lsls	r3, r3, #2
 800511c:	3348      	adds	r3, #72	@ 0x48
 800511e:	443b      	add	r3, r7
 8005120:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8005124:	63fb      	str	r3, [r7, #60]	@ 0x3c
        HSM_DEBUGC3("  %s[%s](ENTRY)", This->name, dst->name);
        dst->handler(This, HSME_ENTRY, param);
 8005126:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	f06f 0101 	mvn.w	r1, #1
 8005130:	68f8      	ldr	r0, [r7, #12]
 8005132:	4798      	blx	r3
    for (idx = 0; idx < cnt_entry; idx++)
 8005134:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8005138:	3301      	adds	r3, #1
 800513a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 800513e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005142:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005146:	429a      	cmp	r2, r3
 8005148:	d3e1      	bcc.n	800510e <HSM_Tran+0x11c>
    }
    // 5) Now we can set the destination state
    This->curState = nextState;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	68ba      	ldr	r2, [r7, #8]
 800514e:	601a      	str	r2, [r3, #0]
#if HSM_FEATURE_SAFETY_CHECK
    This->hsmTran = 0;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2200      	movs	r2, #0
 8005154:	711a      	strb	r2, [r3, #4]
#endif // HSM_FEATURE_SAFETY_CHECK
#if HSM_FEATURE_INIT
    // 6) Invoke INIT signal, NOTE: Only HSME_INIT can recursively call HSM_Tran()
    HSM_DEBUGC3("  %s[%s](INIT)", This->name, nextState->name);
    This->curState->handler(This, HSME_INIT, param);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	f06f 0102 	mvn.w	r1, #2
 8005162:	68f8      	ldr	r0, [r7, #12]
 8005164:	4798      	blx	r3
 8005166:	e000      	b.n	800516a <HSM_Tran+0x178>
        return;
 8005168:	bf00      	nop
#endif // HSM_FEATURE_INIT
}
 800516a:	3748      	adds	r7, #72	@ 0x48
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}

08005170 <timer_get_index>:
/**
 * @brief  Find the index of a timer in the pool based on hsmTimerId.
 * @param  timer_id: pointer to the timer to search for.
 * @retval Returns the index if found, otherwise returns -1.
 */
static int8_t timer_get_index(hsmTimerId timer_id) {
 8005170:	b480      	push	{r7}
 8005172:	b085      	sub	sp, #20
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
    int8_t i;
    for (i = 0; i < TIMER_MAX; i++) {
 8005178:	2300      	movs	r3, #0
 800517a:	73fb      	strb	r3, [r7, #15]
 800517c:	e018      	b.n	80051b0 <timer_get_index+0x40>
        if (timerAllocated[i] && (timer_id == &timerPool[i])) {
 800517e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005182:	4a11      	ldr	r2, [pc, #68]	@ (80051c8 <timer_get_index+0x58>)
 8005184:	5cd3      	ldrb	r3, [r2, r3]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d00c      	beq.n	80051a4 <timer_get_index+0x34>
 800518a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800518e:	2254      	movs	r2, #84	@ 0x54
 8005190:	fb02 f303 	mul.w	r3, r2, r3
 8005194:	4a0d      	ldr	r2, [pc, #52]	@ (80051cc <timer_get_index+0x5c>)
 8005196:	4413      	add	r3, r2
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	429a      	cmp	r2, r3
 800519c:	d102      	bne.n	80051a4 <timer_get_index+0x34>
            return i;
 800519e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051a2:	e00b      	b.n	80051bc <timer_get_index+0x4c>
    for (i = 0; i < TIMER_MAX; i++) {
 80051a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	3301      	adds	r3, #1
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	73fb      	strb	r3, [r7, #15]
 80051b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051b4:	2b0f      	cmp	r3, #15
 80051b6:	dde2      	ble.n	800517e <timer_get_index+0xe>
        }
    }
    return -1;
 80051b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3714      	adds	r7, #20
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bc80      	pop	{r7}
 80051c4:	4770      	bx	lr
 80051c6:	bf00      	nop
 80051c8:	20000c2c 	.word	0x20000c2c
 80051cc:	200006ec 	.word	0x200006ec

080051d0 <hsmTimerCreate>:
 * @param  timer_def: pointer to the timer definition structure (contains the callback).
 * @param  type: timer type (one-shot or periodic).
 * @param  argument: parameter to pass to the callback.
 * @retval Returns a pointer to the created timer, or NULL if no slot is available.
 */
hsmTimerId hsmTimerCreate(const hsmTimerDef_t *timer_def, hsmTimerType type, void *argument) {
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b086      	sub	sp, #24
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	60f8      	str	r0, [r7, #12]
 80051d8:	460b      	mov	r3, r1
 80051da:	607a      	str	r2, [r7, #4]
 80051dc:	72fb      	strb	r3, [r7, #11]
    uint8_t i;
    for (i = 0; i < TIMER_MAX; i++) {
 80051de:	2300      	movs	r3, #0
 80051e0:	75fb      	strb	r3, [r7, #23]
 80051e2:	e058      	b.n	8005296 <hsmTimerCreate+0xc6>
        if (timerAllocated[i] == 0) {
 80051e4:	7dfb      	ldrb	r3, [r7, #23]
 80051e6:	4a30      	ldr	r2, [pc, #192]	@ (80052a8 <hsmTimerCreate+0xd8>)
 80051e8:	5cd3      	ldrb	r3, [r2, r3]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d150      	bne.n	8005290 <hsmTimerCreate+0xc0>
            /* Mark this slot as allocated */
            timerAllocated[i] = 1;
 80051ee:	7dfb      	ldrb	r3, [r7, #23]
 80051f0:	4a2d      	ldr	r2, [pc, #180]	@ (80052a8 <hsmTimerCreate+0xd8>)
 80051f2:	2101      	movs	r1, #1
 80051f4:	54d1      	strb	r1, [r2, r3]
            /* Assign the callback and argument */
            timerPool[i].callback = timer_def->callback;
 80051f6:	7dfb      	ldrb	r3, [r7, #23]
 80051f8:	68fa      	ldr	r2, [r7, #12]
 80051fa:	6852      	ldr	r2, [r2, #4]
 80051fc:	492b      	ldr	r1, [pc, #172]	@ (80052ac <hsmTimerCreate+0xdc>)
 80051fe:	2054      	movs	r0, #84	@ 0x54
 8005200:	fb00 f303 	mul.w	r3, r0, r3
 8005204:	440b      	add	r3, r1
 8005206:	3348      	adds	r3, #72	@ 0x48
 8005208:	601a      	str	r2, [r3, #0]
            timerPool[i].argument = argument;
 800520a:	7dfb      	ldrb	r3, [r7, #23]
 800520c:	4a27      	ldr	r2, [pc, #156]	@ (80052ac <hsmTimerCreate+0xdc>)
 800520e:	2154      	movs	r1, #84	@ 0x54
 8005210:	fb01 f303 	mul.w	r3, r1, r3
 8005214:	4413      	add	r3, r2
 8005216:	334c      	adds	r3, #76	@ 0x4c
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	601a      	str	r2, [r3, #0]
            timerPool[i].type = type;
 800521c:	7dfb      	ldrb	r3, [r7, #23]
 800521e:	4a23      	ldr	r2, [pc, #140]	@ (80052ac <hsmTimerCreate+0xdc>)
 8005220:	2154      	movs	r1, #84	@ 0x54
 8005222:	fb01 f303 	mul.w	r3, r1, r3
 8005226:	4413      	add	r3, r2
 8005228:	3350      	adds	r3, #80	@ 0x50
 800522a:	7afa      	ldrb	r2, [r7, #11]
 800522c:	701a      	strb	r2, [r3, #0]
            /* Assign the timer handle (using Timer2) */
            timerPool[i].htim = hsm_htim;
 800522e:	7dfb      	ldrb	r3, [r7, #23]
 8005230:	4a1e      	ldr	r2, [pc, #120]	@ (80052ac <hsmTimerCreate+0xdc>)
 8005232:	2154      	movs	r1, #84	@ 0x54
 8005234:	fb01 f303 	mul.w	r3, r1, r3
 8005238:	4413      	add	r3, r2
 800523a:	4a1d      	ldr	r2, [pc, #116]	@ (80052b0 <hsmTimerCreate+0xe0>)
 800523c:	4618      	mov	r0, r3
 800523e:	4611      	mov	r1, r2
 8005240:	2348      	movs	r3, #72	@ 0x48
 8005242:	461a      	mov	r2, r3
 8005244:	f005 fd64 	bl	800ad10 <memcpy>
            /* Initialize runtime data */
            timerRuntime[i].active = 0;
 8005248:	7dfa      	ldrb	r2, [r7, #23]
 800524a:	491a      	ldr	r1, [pc, #104]	@ (80052b4 <hsmTimerCreate+0xe4>)
 800524c:	4613      	mov	r3, r2
 800524e:	005b      	lsls	r3, r3, #1
 8005250:	4413      	add	r3, r2
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	440b      	add	r3, r1
 8005256:	2200      	movs	r2, #0
 8005258:	701a      	strb	r2, [r3, #0]
            timerRuntime[i].reload = 0;
 800525a:	7dfa      	ldrb	r2, [r7, #23]
 800525c:	4915      	ldr	r1, [pc, #84]	@ (80052b4 <hsmTimerCreate+0xe4>)
 800525e:	4613      	mov	r3, r2
 8005260:	005b      	lsls	r3, r3, #1
 8005262:	4413      	add	r3, r2
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	440b      	add	r3, r1
 8005268:	3304      	adds	r3, #4
 800526a:	2200      	movs	r2, #0
 800526c:	601a      	str	r2, [r3, #0]
            timerRuntime[i].counter = 0;
 800526e:	7dfa      	ldrb	r2, [r7, #23]
 8005270:	4910      	ldr	r1, [pc, #64]	@ (80052b4 <hsmTimerCreate+0xe4>)
 8005272:	4613      	mov	r3, r2
 8005274:	005b      	lsls	r3, r3, #1
 8005276:	4413      	add	r3, r2
 8005278:	009b      	lsls	r3, r3, #2
 800527a:	440b      	add	r3, r1
 800527c:	3308      	adds	r3, #8
 800527e:	2200      	movs	r2, #0
 8005280:	601a      	str	r2, [r3, #0]
            return &timerPool[i];
 8005282:	7dfb      	ldrb	r3, [r7, #23]
 8005284:	2254      	movs	r2, #84	@ 0x54
 8005286:	fb02 f303 	mul.w	r3, r2, r3
 800528a:	4a08      	ldr	r2, [pc, #32]	@ (80052ac <hsmTimerCreate+0xdc>)
 800528c:	4413      	add	r3, r2
 800528e:	e006      	b.n	800529e <hsmTimerCreate+0xce>
    for (i = 0; i < TIMER_MAX; i++) {
 8005290:	7dfb      	ldrb	r3, [r7, #23]
 8005292:	3301      	adds	r3, #1
 8005294:	75fb      	strb	r3, [r7, #23]
 8005296:	7dfb      	ldrb	r3, [r7, #23]
 8005298:	2b0f      	cmp	r3, #15
 800529a:	d9a3      	bls.n	80051e4 <hsmTimerCreate+0x14>
        }
    }
    return NULL;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3718      	adds	r7, #24
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	20000c2c 	.word	0x20000c2c
 80052ac:	200006ec 	.word	0x200006ec
 80052b0:	200004c8 	.word	0x200004c8
 80052b4:	20000c3c 	.word	0x20000c3c

080052b8 <hsmTimerStart>:
 * @brief  Start a software timer.
 * @param  timer_id: pointer to the timer to start.
 * @param  millisec: duration of the timer in milliseconds.
 * @retval Returns hsmOK if successful, otherwise returns an error.
 */
hsmStatus hsmTimerStart(hsmTimerId timer_id, uint32_t millisec) {
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	6039      	str	r1, [r7, #0]
    int8_t idx = timer_get_index(timer_id);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f7ff ff54 	bl	8005170 <timer_get_index>
 80052c8:	4603      	mov	r3, r0
 80052ca:	73fb      	strb	r3, [r7, #15]
    if (idx < 0 || millisec == 0) {
 80052cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	db02      	blt.n	80052da <hsmTimerStart+0x22>
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d101      	bne.n	80052de <hsmTimerStart+0x26>
        return hsmErrorParameter;
 80052da:	2301      	movs	r3, #1
 80052dc:	e020      	b.n	8005320 <hsmTimerStart+0x68>
    }

    /* Set the timer duration */
    timerRuntime[idx].reload = millisec;
 80052de:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80052e2:	4911      	ldr	r1, [pc, #68]	@ (8005328 <hsmTimerStart+0x70>)
 80052e4:	4613      	mov	r3, r2
 80052e6:	005b      	lsls	r3, r3, #1
 80052e8:	4413      	add	r3, r2
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	440b      	add	r3, r1
 80052ee:	3304      	adds	r3, #4
 80052f0:	683a      	ldr	r2, [r7, #0]
 80052f2:	601a      	str	r2, [r3, #0]
    timerRuntime[idx].counter = millisec;
 80052f4:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80052f8:	490b      	ldr	r1, [pc, #44]	@ (8005328 <hsmTimerStart+0x70>)
 80052fa:	4613      	mov	r3, r2
 80052fc:	005b      	lsls	r3, r3, #1
 80052fe:	4413      	add	r3, r2
 8005300:	009b      	lsls	r3, r3, #2
 8005302:	440b      	add	r3, r1
 8005304:	3308      	adds	r3, #8
 8005306:	683a      	ldr	r2, [r7, #0]
 8005308:	601a      	str	r2, [r3, #0]
    timerRuntime[idx].active = 1;
 800530a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800530e:	4906      	ldr	r1, [pc, #24]	@ (8005328 <hsmTimerStart+0x70>)
 8005310:	4613      	mov	r3, r2
 8005312:	005b      	lsls	r3, r3, #1
 8005314:	4413      	add	r3, r2
 8005316:	009b      	lsls	r3, r3, #2
 8005318:	440b      	add	r3, r1
 800531a:	2201      	movs	r2, #1
 800531c:	701a      	strb	r2, [r3, #0]

    return hsmOK;
 800531e:	2300      	movs	r3, #0
}
 8005320:	4618      	mov	r0, r3
 8005322:	3710      	adds	r7, #16
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}
 8005328:	20000c3c 	.word	0x20000c3c

0800532c <hsmTimerStop>:
/**
 * @brief  Stop a software timer.
 * @param  timer_id: pointer to the timer to stop.
 * @retval Returns hsmOK if successful, otherwise returns an error.
 */
hsmStatus hsmTimerStop(hsmTimerId timer_id) {
 800532c:	b580      	push	{r7, lr}
 800532e:	b084      	sub	sp, #16
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
    int8_t idx = timer_get_index(timer_id);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f7ff ff1b 	bl	8005170 <timer_get_index>
 800533a:	4603      	mov	r3, r0
 800533c:	73fb      	strb	r3, [r7, #15]
    if (idx < 0) {
 800533e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005342:	2b00      	cmp	r3, #0
 8005344:	da01      	bge.n	800534a <hsmTimerStop+0x1e>
        return hsmErrorParameter;
 8005346:	2301      	movs	r3, #1
 8005348:	e00a      	b.n	8005360 <hsmTimerStop+0x34>
    }

    timerRuntime[idx].active = 0;
 800534a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800534e:	4906      	ldr	r1, [pc, #24]	@ (8005368 <hsmTimerStop+0x3c>)
 8005350:	4613      	mov	r3, r2
 8005352:	005b      	lsls	r3, r3, #1
 8005354:	4413      	add	r3, r2
 8005356:	009b      	lsls	r3, r3, #2
 8005358:	440b      	add	r3, r1
 800535a:	2200      	movs	r2, #0
 800535c:	701a      	strb	r2, [r3, #0]
    return hsmOK;
 800535e:	2300      	movs	r3, #0
}
 8005360:	4618      	mov	r0, r3
 8005362:	3710      	adds	r7, #16
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}
 8005368:	20000c3c 	.word	0x20000c3c

0800536c <HSM_TIM_IRQHandler>:

/**
 * @brief  Timer2 interrupt handler (called every 1ms).
 *         This function should be called from Timer2's ISR.
 */
void HSM_TIM_IRQHandler(void) {
 800536c:	b580      	push	{r7, lr}
 800536e:	b082      	sub	sp, #8
 8005370:	af00      	add	r7, sp, #0
    uint8_t i;

    /* Process tick for each software timer */
    for (i = 0; i < TIMER_MAX; i++) {
 8005372:	2300      	movs	r3, #0
 8005374:	71fb      	strb	r3, [r7, #7]
 8005376:	e07b      	b.n	8005470 <HSM_TIM_IRQHandler+0x104>
        if (timerAllocated[i] && timerRuntime[i].active) {
 8005378:	79fb      	ldrb	r3, [r7, #7]
 800537a:	4a42      	ldr	r2, [pc, #264]	@ (8005484 <HSM_TIM_IRQHandler+0x118>)
 800537c:	5cd3      	ldrb	r3, [r2, r3]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d073      	beq.n	800546a <HSM_TIM_IRQHandler+0xfe>
 8005382:	79fa      	ldrb	r2, [r7, #7]
 8005384:	4940      	ldr	r1, [pc, #256]	@ (8005488 <HSM_TIM_IRQHandler+0x11c>)
 8005386:	4613      	mov	r3, r2
 8005388:	005b      	lsls	r3, r3, #1
 800538a:	4413      	add	r3, r2
 800538c:	009b      	lsls	r3, r3, #2
 800538e:	440b      	add	r3, r1
 8005390:	781b      	ldrb	r3, [r3, #0]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d069      	beq.n	800546a <HSM_TIM_IRQHandler+0xfe>
            if (timerRuntime[i].counter > 0) {
 8005396:	79fa      	ldrb	r2, [r7, #7]
 8005398:	493b      	ldr	r1, [pc, #236]	@ (8005488 <HSM_TIM_IRQHandler+0x11c>)
 800539a:	4613      	mov	r3, r2
 800539c:	005b      	lsls	r3, r3, #1
 800539e:	4413      	add	r3, r2
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	440b      	add	r3, r1
 80053a4:	3308      	adds	r3, #8
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d011      	beq.n	80053d0 <HSM_TIM_IRQHandler+0x64>
                timerRuntime[i].counter--;
 80053ac:	79fa      	ldrb	r2, [r7, #7]
 80053ae:	4936      	ldr	r1, [pc, #216]	@ (8005488 <HSM_TIM_IRQHandler+0x11c>)
 80053b0:	4613      	mov	r3, r2
 80053b2:	005b      	lsls	r3, r3, #1
 80053b4:	4413      	add	r3, r2
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	440b      	add	r3, r1
 80053ba:	3308      	adds	r3, #8
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	1e59      	subs	r1, r3, #1
 80053c0:	4831      	ldr	r0, [pc, #196]	@ (8005488 <HSM_TIM_IRQHandler+0x11c>)
 80053c2:	4613      	mov	r3, r2
 80053c4:	005b      	lsls	r3, r3, #1
 80053c6:	4413      	add	r3, r2
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	4403      	add	r3, r0
 80053cc:	3308      	adds	r3, #8
 80053ce:	6019      	str	r1, [r3, #0]
            }
            /* When the counter reaches zero, invoke the callback */
            if (timerRuntime[i].counter == 0) {
 80053d0:	79fa      	ldrb	r2, [r7, #7]
 80053d2:	492d      	ldr	r1, [pc, #180]	@ (8005488 <HSM_TIM_IRQHandler+0x11c>)
 80053d4:	4613      	mov	r3, r2
 80053d6:	005b      	lsls	r3, r3, #1
 80053d8:	4413      	add	r3, r2
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	440b      	add	r3, r1
 80053de:	3308      	adds	r3, #8
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d141      	bne.n	800546a <HSM_TIM_IRQHandler+0xfe>
                if (timerPool[i].callback != NULL) {
 80053e6:	79fb      	ldrb	r3, [r7, #7]
 80053e8:	4a28      	ldr	r2, [pc, #160]	@ (800548c <HSM_TIM_IRQHandler+0x120>)
 80053ea:	2154      	movs	r1, #84	@ 0x54
 80053ec:	fb01 f303 	mul.w	r3, r1, r3
 80053f0:	4413      	add	r3, r2
 80053f2:	3348      	adds	r3, #72	@ 0x48
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d011      	beq.n	800541e <HSM_TIM_IRQHandler+0xb2>
                    timerPool[i].callback(timerPool[i].argument);
 80053fa:	79fb      	ldrb	r3, [r7, #7]
 80053fc:	4a23      	ldr	r2, [pc, #140]	@ (800548c <HSM_TIM_IRQHandler+0x120>)
 80053fe:	2154      	movs	r1, #84	@ 0x54
 8005400:	fb01 f303 	mul.w	r3, r1, r3
 8005404:	4413      	add	r3, r2
 8005406:	3348      	adds	r3, #72	@ 0x48
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	79fa      	ldrb	r2, [r7, #7]
 800540c:	491f      	ldr	r1, [pc, #124]	@ (800548c <HSM_TIM_IRQHandler+0x120>)
 800540e:	2054      	movs	r0, #84	@ 0x54
 8005410:	fb00 f202 	mul.w	r2, r0, r2
 8005414:	440a      	add	r2, r1
 8005416:	324c      	adds	r2, #76	@ 0x4c
 8005418:	6812      	ldr	r2, [r2, #0]
 800541a:	4610      	mov	r0, r2
 800541c:	4798      	blx	r3
                }
                /* For one-shot timers, stop the timer.
                   For periodic timers, reload the counter. */
                if (timerPool[i].type == hsmTimerOnce) {
 800541e:	79fb      	ldrb	r3, [r7, #7]
 8005420:	4a1a      	ldr	r2, [pc, #104]	@ (800548c <HSM_TIM_IRQHandler+0x120>)
 8005422:	2154      	movs	r1, #84	@ 0x54
 8005424:	fb01 f303 	mul.w	r3, r1, r3
 8005428:	4413      	add	r3, r2
 800542a:	3350      	adds	r3, #80	@ 0x50
 800542c:	781b      	ldrb	r3, [r3, #0]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d109      	bne.n	8005446 <HSM_TIM_IRQHandler+0xda>
                    timerRuntime[i].active = 0;
 8005432:	79fa      	ldrb	r2, [r7, #7]
 8005434:	4914      	ldr	r1, [pc, #80]	@ (8005488 <HSM_TIM_IRQHandler+0x11c>)
 8005436:	4613      	mov	r3, r2
 8005438:	005b      	lsls	r3, r3, #1
 800543a:	4413      	add	r3, r2
 800543c:	009b      	lsls	r3, r3, #2
 800543e:	440b      	add	r3, r1
 8005440:	2200      	movs	r2, #0
 8005442:	701a      	strb	r2, [r3, #0]
 8005444:	e011      	b.n	800546a <HSM_TIM_IRQHandler+0xfe>
                } else {
                    timerRuntime[i].counter = timerRuntime[i].reload;
 8005446:	79f9      	ldrb	r1, [r7, #7]
 8005448:	79fa      	ldrb	r2, [r7, #7]
 800544a:	480f      	ldr	r0, [pc, #60]	@ (8005488 <HSM_TIM_IRQHandler+0x11c>)
 800544c:	460b      	mov	r3, r1
 800544e:	005b      	lsls	r3, r3, #1
 8005450:	440b      	add	r3, r1
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	4403      	add	r3, r0
 8005456:	3304      	adds	r3, #4
 8005458:	6819      	ldr	r1, [r3, #0]
 800545a:	480b      	ldr	r0, [pc, #44]	@ (8005488 <HSM_TIM_IRQHandler+0x11c>)
 800545c:	4613      	mov	r3, r2
 800545e:	005b      	lsls	r3, r3, #1
 8005460:	4413      	add	r3, r2
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	4403      	add	r3, r0
 8005466:	3308      	adds	r3, #8
 8005468:	6019      	str	r1, [r3, #0]
    for (i = 0; i < TIMER_MAX; i++) {
 800546a:	79fb      	ldrb	r3, [r7, #7]
 800546c:	3301      	adds	r3, #1
 800546e:	71fb      	strb	r3, [r7, #7]
 8005470:	79fb      	ldrb	r3, [r7, #7]
 8005472:	2b0f      	cmp	r3, #15
 8005474:	d980      	bls.n	8005378 <HSM_TIM_IRQHandler+0xc>
            }
        }
    }

    /* Clear the interrupt flag and call the HAL handler if needed (depending on HAL) */
    HAL_TIM_IRQHandler(&hsm_htim);
 8005476:	4806      	ldr	r0, [pc, #24]	@ (8005490 <HSM_TIM_IRQHandler+0x124>)
 8005478:	f7fd fe64 	bl	8003144 <HAL_TIM_IRQHandler>
}
 800547c:	bf00      	nop
 800547e:	3708      	adds	r7, #8
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}
 8005484:	20000c2c 	.word	0x20000c2c
 8005488:	20000c3c 	.word	0x20000c3c
 800548c:	200006ec 	.word	0x200006ec
 8005490:	200004c8 	.word	0x200004c8

08005494 <hsmTimerInit>:

/**
 * @brief  Initialize Timer2 to generate an interrupt every 1ms.
 *         Call this function in main() before using the software timers.
 */
void hsmTimerInit(void) {
 8005494:	b580      	push	{r7, lr}
 8005496:	af00      	add	r7, sp, #0
    /* Start Timer2 in interrupt mode with a 1ms period.
       It is assumed that Timer2 is properly configured in tim.c.
       If not, you need to configure Timer2 in Base mode.
     */
    HAL_TIM_Base_Start_IT(&hsm_htim);
 8005498:	4802      	ldr	r0, [pc, #8]	@ (80054a4 <hsmTimerInit+0x10>)
 800549a:	f7fd fe01 	bl	80030a0 <HAL_TIM_Base_Start_IT>
}
 800549e:	bf00      	nop
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	200004c8 	.word	0x200004c8

080054a8 <RingAdd>:


/* Ring Buffer functions */
// This function must be called only after disabling USART RX interrupt or inside of the RX interrupt
void RingAdd(modbusRingBuffer_t *xRingBuffer, uint8_t u8Val)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
 80054b0:	460b      	mov	r3, r1
 80054b2:	70fb      	strb	r3, [r7, #3]

	xRingBuffer->uxBuffer[xRingBuffer->u8end] = u8Val;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80054ba:	4619      	mov	r1, r3
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	78fa      	ldrb	r2, [r7, #3]
 80054c0:	545a      	strb	r2, [r3, r1]
	xRingBuffer->u8end = (xRingBuffer->u8end + 1) % MAX_BUFFER;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80054c8:	3301      	adds	r3, #1
 80054ca:	425a      	negs	r2, r3
 80054cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80054d4:	bf58      	it	pl
 80054d6:	4253      	negpl	r3, r2
 80054d8:	b2da      	uxtb	r2, r3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	if (xRingBuffer->u8available == MAX_BUFFER)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 80054e6:	2b80      	cmp	r3, #128	@ 0x80
 80054e8:	d113      	bne.n	8005512 <RingAdd+0x6a>
	{
		xRingBuffer->overflow = true;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80054f8:	3301      	adds	r3, #1
 80054fa:	425a      	negs	r2, r3
 80054fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005500:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005504:	bf58      	it	pl
 8005506:	4253      	negpl	r3, r2
 8005508:	b2da      	uxtb	r2, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	{
		xRingBuffer->overflow = false;
		xRingBuffer->u8available++;
	}

}
 8005510:	e00b      	b.n	800552a <RingAdd+0x82>
		xRingBuffer->overflow = false;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2200      	movs	r2, #0
 8005516:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
		xRingBuffer->u8available++;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8005520:	3301      	adds	r3, #1
 8005522:	b2da      	uxtb	r2, r3
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
}
 800552a:	bf00      	nop
 800552c:	370c      	adds	r7, #12
 800552e:	46bd      	mov	sp, r7
 8005530:	bc80      	pop	{r7}
 8005532:	4770      	bx	lr

08005534 <RingGetAllBytes>:

// This function must be called only after disabling USART RX interrupt
uint8_t RingGetAllBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b082      	sub	sp, #8
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
	return RingGetNBytes(xRingBuffer, buffer, xRingBuffer->u8available);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8005544:	461a      	mov	r2, r3
 8005546:	6839      	ldr	r1, [r7, #0]
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f000 f805 	bl	8005558 <RingGetNBytes>
 800554e:	4603      	mov	r3, r0
}
 8005550:	4618      	mov	r0, r3
 8005552:	3708      	adds	r7, #8
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <RingGetNBytes>:

// This function must be called only after disabling USART RX interrupt
uint8_t RingGetNBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer, uint8_t uNumber)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b086      	sub	sp, #24
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	4613      	mov	r3, r2
 8005564:	71fb      	strb	r3, [r7, #7]
	uint8_t uCounter;
	if(xRingBuffer->u8available == 0  || uNumber == 0 ) return 0;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800556c:	2b00      	cmp	r3, #0
 800556e:	d002      	beq.n	8005576 <RingGetNBytes+0x1e>
 8005570:	79fb      	ldrb	r3, [r7, #7]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d101      	bne.n	800557a <RingGetNBytes+0x22>
 8005576:	2300      	movs	r3, #0
 8005578:	e03e      	b.n	80055f8 <RingGetNBytes+0xa0>
	if(uNumber > MAX_BUFFER) return 0;
 800557a:	79fb      	ldrb	r3, [r7, #7]
 800557c:	2b80      	cmp	r3, #128	@ 0x80
 800557e:	d901      	bls.n	8005584 <RingGetNBytes+0x2c>
 8005580:	2300      	movs	r3, #0
 8005582:	e039      	b.n	80055f8 <RingGetNBytes+0xa0>

	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 8005584:	2300      	movs	r3, #0
 8005586:	75fb      	strb	r3, [r7, #23]
 8005588:	e01b      	b.n	80055c2 <RingGetNBytes+0x6a>
	{
		buffer[uCounter] = xRingBuffer->uxBuffer[xRingBuffer->u8start];
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005590:	4619      	mov	r1, r3
 8005592:	7dfb      	ldrb	r3, [r7, #23]
 8005594:	68ba      	ldr	r2, [r7, #8]
 8005596:	4413      	add	r3, r2
 8005598:	68fa      	ldr	r2, [r7, #12]
 800559a:	5c52      	ldrb	r2, [r2, r1]
 800559c:	701a      	strb	r2, [r3, #0]
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80055a4:	3301      	adds	r3, #1
 80055a6:	425a      	negs	r2, r3
 80055a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055ac:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80055b0:	bf58      	it	pl
 80055b2:	4253      	negpl	r3, r2
 80055b4:	b2da      	uxtb	r2, r3
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 80055bc:	7dfb      	ldrb	r3, [r7, #23]
 80055be:	3301      	adds	r3, #1
 80055c0:	75fb      	strb	r3, [r7, #23]
 80055c2:	7dfa      	ldrb	r2, [r7, #23]
 80055c4:	79fb      	ldrb	r3, [r7, #7]
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d205      	bcs.n	80055d6 <RingGetNBytes+0x7e>
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 80055d0:	7dfa      	ldrb	r2, [r7, #23]
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d3d9      	bcc.n	800558a <RingGetNBytes+0x32>
	}
	xRingBuffer->u8available = xRingBuffer->u8available - uCounter;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f893 2082 	ldrb.w	r2, [r3, #130]	@ 0x82
 80055dc:	7dfb      	ldrb	r3, [r7, #23]
 80055de:	1ad3      	subs	r3, r2, r3
 80055e0:	b2da      	uxtb	r2, r3
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
	xRingBuffer->overflow = false;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2200      	movs	r2, #0
 80055ec:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
	RingClear(xRingBuffer);
 80055f0:	68f8      	ldr	r0, [r7, #12]
 80055f2:	f000 f805 	bl	8005600 <RingClear>

	return uCounter;
 80055f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3718      	adds	r7, #24
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}

08005600 <RingClear>:
{
return xRingBuffer->u8available;
}

void RingClear(modbusRingBuffer_t *xRingBuffer)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
xRingBuffer->u8start = 0;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2200      	movs	r2, #0
 800560c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
xRingBuffer->u8end = 0;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
xRingBuffer->u8available = 0;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
xRingBuffer->overflow = false;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2200      	movs	r2, #0
 8005624:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
}
 8005628:	bf00      	nop
 800562a:	370c      	adds	r7, #12
 800562c:	46bd      	mov	sp, r7
 800562e:	bc80      	pop	{r7}
 8005630:	4770      	bx	lr
	...

08005634 <ModbusInit>:
 * of the modbus handler
 *
 * @param modH   modbus handler
 */
void ModbusInit(modbusHandler_t * modH)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af02      	add	r7, sp, #8
 800563a:	6078      	str	r0, [r7, #4]

  if (numberHandlers < MAX_M_HANDLERS)
 800563c:	4b45      	ldr	r3, [pc, #276]	@ (8005754 <ModbusInit+0x120>)
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	2b01      	cmp	r3, #1
 8005642:	f200 8083 	bhi.w	800574c <ModbusInit+0x118>
  {

	  //Initialize the ring buffer

	  RingClear(&modH->xBufferRX);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	33c0      	adds	r3, #192	@ 0xc0
 800564a:	4618      	mov	r0, r3
 800564c:	f7ff ffd8 	bl	8005600 <RingClear>

	  if(modH->uModbusType == MB_SLAVE)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	781b      	ldrb	r3, [r3, #0]
 8005654:	2b03      	cmp	r3, #3
 8005656:	d109      	bne.n	800566c <ModbusInit+0x38>
		  }
		  else{
			  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
		  }
#else
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
 8005658:	4a3f      	ldr	r2, [pc, #252]	@ (8005758 <ModbusInit+0x124>)
 800565a:	6879      	ldr	r1, [r7, #4]
 800565c:	483f      	ldr	r0, [pc, #252]	@ (800575c <ModbusInit+0x128>)
 800565e:	f001 fd93 	bl	8007188 <osThreadNew>
 8005662:	4602      	mov	r2, r0
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 800566a:	e035      	b.n	80056d8 <ModbusInit+0xa4>
#endif


	  }
	  else if (modH->uModbusType == MB_MASTER)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	781b      	ldrb	r3, [r3, #0]
 8005670:	2b04      	cmp	r3, #4
 8005672:	d130      	bne.n	80056d6 <ModbusInit+0xa2>
		  else
		  {
		     modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
		  }
#else
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
 8005674:	4a3a      	ldr	r2, [pc, #232]	@ (8005760 <ModbusInit+0x12c>)
 8005676:	6879      	ldr	r1, [r7, #4]
 8005678:	483a      	ldr	r0, [pc, #232]	@ (8005764 <ModbusInit+0x130>)
 800567a:	f001 fd85 	bl	8007188 <osThreadNew>
 800567e:	4602      	mov	r2, r0
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
#endif



		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
				  	  	modH->u16timeOut ,     		// The timer period in ticks.
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	@ 0xa2
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 800568c:	4619      	mov	r1, r3
						pdFALSE,         // The timers will auto-reload themselves when they expire.
						( void * )modH->xTimerTimeout,     // Assign each timer a unique id equal to its array index.
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 8005694:	4a34      	ldr	r2, [pc, #208]	@ (8005768 <ModbusInit+0x134>)
 8005696:	9200      	str	r2, [sp, #0]
 8005698:	2200      	movs	r2, #0
 800569a:	4834      	ldr	r0, [pc, #208]	@ (800576c <ModbusInit+0x138>)
 800569c:	f004 fb60 	bl	8009d60 <xTimerCreate>
 80056a0:	4602      	mov	r2, r0
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
						(TimerCallbackFunction_t) vTimerCallbackTimeout  // Each timer calls the same callback when it expires.
                  	  	);

		  if(modH->xTimerTimeout == NULL)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d101      	bne.n	80056b6 <ModbusInit+0x82>
		  {
			  while(1); //error creating timer, check heap and stack size
 80056b2:	bf00      	nop
 80056b4:	e7fd      	b.n	80056b2 <ModbusInit+0x7e>
		  }


		  modH->QueueTelegramHandle = osMessageQueueNew (MAX_TELEGRAMS, sizeof(modbus_t), &QueueTelegram_attributes);
 80056b6:	4a2e      	ldr	r2, [pc, #184]	@ (8005770 <ModbusInit+0x13c>)
 80056b8:	2110      	movs	r1, #16
 80056ba:	2002      	movs	r0, #2
 80056bc:	f001 ff3c 	bl	8007538 <osMessageQueueNew>
 80056c0:	4602      	mov	r2, r0
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

		  if(modH->QueueTelegramHandle == NULL)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d102      	bne.n	80056d8 <ModbusInit+0xa4>
		  {
			  while(1); //error creating queue for telegrams, check heap and stack size
 80056d2:	bf00      	nop
 80056d4:	e7fd      	b.n	80056d2 <ModbusInit+0x9e>
		  }

	  }
	  else
	  {
		  while(1); //Error Modbus type not supported choose a valid Type
 80056d6:	e7fe      	b.n	80056d6 <ModbusInit+0xa2>
	  }

	  if  (modH->myTaskModbusAHandle == NULL)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d101      	bne.n	80056e6 <ModbusInit+0xb2>
	  {
		  while(1); //Error creating Modbus task, check heap and stack size
 80056e2:	bf00      	nop
 80056e4:	e7fd      	b.n	80056e2 <ModbusInit+0xae>


	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
		  	  	  	  	  	  	  	T35 ,     // The timer period in ticks.
                                    pdFALSE,         // The timers will auto-reload themselves when they expire.
									( void * )modH->xTimerT35,     // Assign each timer a unique id equal to its array index.
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
 80056ec:	4a21      	ldr	r2, [pc, #132]	@ (8005774 <ModbusInit+0x140>)
 80056ee:	9200      	str	r2, [sp, #0]
 80056f0:	2200      	movs	r2, #0
 80056f2:	2105      	movs	r1, #5
 80056f4:	4820      	ldr	r0, [pc, #128]	@ (8005778 <ModbusInit+0x144>)
 80056f6:	f004 fb33 	bl	8009d60 <xTimerCreate>
 80056fa:	4602      	mov	r2, r0
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
                                    (TimerCallbackFunction_t) vTimerCallbackT35     // Each timer calls the same callback when it expires.
                                    );
	  if (modH->xTimerT35 == NULL)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005708:	2b00      	cmp	r3, #0
 800570a:	d101      	bne.n	8005710 <ModbusInit+0xdc>
	  {
		  while(1); //Error creating the timer, check heap and stack size
 800570c:	bf00      	nop
 800570e:	e7fd      	b.n	800570c <ModbusInit+0xd8>
	  }


	  modH->ModBusSphrHandle = osSemaphoreNew(1, 1, &ModBusSphr_attributes);
 8005710:	4a1a      	ldr	r2, [pc, #104]	@ (800577c <ModbusInit+0x148>)
 8005712:	2101      	movs	r1, #1
 8005714:	2001      	movs	r0, #1
 8005716:	f001 fdef 	bl	80072f8 <osSemaphoreNew>
 800571a:	4602      	mov	r2, r0
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

	  if(modH->ModBusSphrHandle == NULL)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005728:	2b00      	cmp	r3, #0
 800572a:	d101      	bne.n	8005730 <ModbusInit+0xfc>
	  {
		  while(1); //Error creating the semaphore, check heap and stack size
 800572c:	bf00      	nop
 800572e:	e7fd      	b.n	800572c <ModbusInit+0xf8>
	  }

	  mHandlers[numberHandlers] = modH;
 8005730:	4b08      	ldr	r3, [pc, #32]	@ (8005754 <ModbusInit+0x120>)
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	4619      	mov	r1, r3
 8005736:	4a12      	ldr	r2, [pc, #72]	@ (8005780 <ModbusInit+0x14c>)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	  numberHandlers++;
 800573e:	4b05      	ldr	r3, [pc, #20]	@ (8005754 <ModbusInit+0x120>)
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	3301      	adds	r3, #1
 8005744:	b2da      	uxtb	r2, r3
 8005746:	4b03      	ldr	r3, [pc, #12]	@ (8005754 <ModbusInit+0x120>)
 8005748:	701a      	strb	r2, [r3, #0]
  else
  {
	  while(1); //error no more Modbus handlers supported
  }

}
 800574a:	e000      	b.n	800574e <ModbusInit+0x11a>
	  while(1); //error no more Modbus handlers supported
 800574c:	e7fe      	b.n	800574c <ModbusInit+0x118>
}
 800574e:	3708      	adds	r7, #8
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	20000d04 	.word	0x20000d04
 8005758:	0800b00c 	.word	0x0800b00c
 800575c:	080059a9 	.word	0x080059a9
 8005760:	0800b030 	.word	0x0800b030
 8005764:	08005ea1 	.word	0x08005ea1
 8005768:	0800594d 	.word	0x0800594d
 800576c:	0800aef8 	.word	0x0800aef8
 8005770:	0800aff4 	.word	0x0800aff4
 8005774:	080058c9 	.word	0x080058c9
 8005778:	0800af08 	.word	0x0800af08
 800577c:	0800b054 	.word	0x0800b054
 8005780:	20000cfc 	.word	0x20000cfc

08005784 <ModbusStart>:
 * ModbusRtu's own begin() functions.)
 *
 * @ingroup setup
 */
void ModbusStart(modbusHandler_t * modH)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b082      	sub	sp, #8
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]

	if(modH->xTypeHW != USART_HW && modH->xTypeHW != TCP_HW && modH->xTypeHW != USB_CDC_HW  && modH->xTypeHW != USART_HW_DMA )
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8005792:	2b01      	cmp	r3, #1
 8005794:	d010      	beq.n	80057b8 <ModbusStart+0x34>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 800579c:	2b03      	cmp	r3, #3
 800579e:	d00b      	beq.n	80057b8 <ModbusStart+0x34>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80057a6:	2b02      	cmp	r3, #2
 80057a8:	d006      	beq.n	80057b8 <ModbusStart+0x34>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80057b0:	2b04      	cmp	r3, #4
 80057b2:	d001      	beq.n	80057b8 <ModbusStart+0x34>
	{

		while(1); //ERROR select the type of hardware
 80057b4:	bf00      	nop
 80057b6:	e7fd      	b.n	80057b4 <ModbusStart+0x30>
		while(1); //ERROR To use USART_HW_DMA you need to enable it in the ModbusConfig.h file
	}



	if (modH->xTypeHW == USART_HW || modH->xTypeHW ==  USART_HW_DMA )
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d004      	beq.n	80057cc <ModbusStart+0x48>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80057c8:	2b04      	cmp	r3, #4
 80057ca:	d15f      	bne.n	800588c <ModbusStart+0x108>
	{

	      if (modH->EN_Port != NULL )
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d007      	beq.n	80057e4 <ModbusStart+0x60>
          {
              // return RS485 transceiver to receive mode
          	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	68d8      	ldr	r0, [r3, #12]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	8a1b      	ldrh	r3, [r3, #16]
 80057dc:	2200      	movs	r2, #0
 80057de:	4619      	mov	r1, r3
 80057e0:	f7fc ff9d 	bl	800271e <HAL_GPIO_WritePin>
          }

          if (modH->uModbusType == MB_SLAVE &&  modH->u16regs == NULL )
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	781b      	ldrb	r3, [r3, #0]
 80057e8:	2b03      	cmp	r3, #3
 80057ea:	d106      	bne.n	80057fa <ModbusStart+0x76>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d101      	bne.n	80057fa <ModbusStart+0x76>
          {
          	while(1); //ERROR define the DATA pointer shared through Modbus
 80057f6:	bf00      	nop
 80057f8:	e7fd      	b.n	80057f6 <ModbusStart+0x72>
          }

          //check that port is initialized
          while (HAL_UART_GetState(modH->port) != HAL_UART_STATE_READY)
 80057fa:	bf00      	nop
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	4618      	mov	r0, r3
 8005802:	f7fe fdd8 	bl	80043b6 <HAL_UART_GetState>
 8005806:	4603      	mov	r3, r0
 8005808:	2b20      	cmp	r3, #32
 800580a:	d1f7      	bne.n	80057fc <ModbusStart+0x78>
          {

          }

#if ENABLE_USART_DMA ==1
          if( modH->xTypeHW == USART_HW_DMA )
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8005812:	2b04      	cmp	r3, #4
 8005814:	d119      	bne.n	800584a <ModbusStart+0xc6>
          {


        	  if(HAL_UARTEx_ReceiveToIdle_DMA(modH->port, modH->xBufferRX.uxBuffer, MAX_BUFFER ) != HAL_OK)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6858      	ldr	r0, [r3, #4]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	33c0      	adds	r3, #192	@ 0xc0
 800581e:	2280      	movs	r2, #128	@ 0x80
 8005820:	4619      	mov	r1, r3
 8005822:	f7fe f9aa 	bl	8003b7a <HAL_UARTEx_ReceiveToIdle_DMA>
 8005826:	4603      	mov	r3, r0
 8005828:	2b00      	cmp	r3, #0
 800582a:	d001      	beq.n	8005830 <ModbusStart+0xac>
        	   {
        	         while(1)
 800582c:	bf00      	nop
 800582e:	e7fd      	b.n	800582c <ModbusStart+0xa8>
        	         {
        	                    	  //error in your initialization code
        	         }
        	   }
        	  __HAL_DMA_DISABLE_IT(modH->port->hdmarx, DMA_IT_HT); // we don't need half-transfer interrupt
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f022 0204 	bic.w	r2, r2, #4
 8005846:	601a      	str	r2, [r3, #0]
 8005848:	e00c      	b.n	8005864 <ModbusStart+0xe0>

          }
          else{

        	  // Receive data from serial port for Modbus using interrupt
        	  if(HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1) != HAL_OK)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6858      	ldr	r0, [r3, #4]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	33a6      	adds	r3, #166	@ 0xa6
 8005852:	2201      	movs	r2, #1
 8005854:	4619      	mov	r1, r3
 8005856:	f7fe f87c 	bl	8003952 <HAL_UART_Receive_IT>
 800585a:	4603      	mov	r3, r0
 800585c:	2b00      	cmp	r3, #0
 800585e:	d001      	beq.n	8005864 <ModbusStart+0xe0>
        	  {
        	           while(1)
 8005860:	bf00      	nop
 8005862:	e7fd      	b.n	8005860 <ModbusStart+0xdc>
                 }
          }

#endif

          if(modH->u8id !=0 && modH->uModbusType == MB_MASTER )
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	7a1b      	ldrb	r3, [r3, #8]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d005      	beq.n	8005878 <ModbusStart+0xf4>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	781b      	ldrb	r3, [r3, #0]
 8005870:	2b04      	cmp	r3, #4
 8005872:	d101      	bne.n	8005878 <ModbusStart+0xf4>
          {
        	  while(1)
 8005874:	bf00      	nop
 8005876:	e7fd      	b.n	8005874 <ModbusStart+0xf0>
        	     	  //error Master ID must be zero
        	  }

          }

          if(modH->u8id ==0 && modH->uModbusType == MB_SLAVE )
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	7a1b      	ldrb	r3, [r3, #8]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d105      	bne.n	800588c <ModbusStart+0x108>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	2b03      	cmp	r3, #3
 8005886:	d101      	bne.n	800588c <ModbusStart+0x108>
          {
             	  while(1)
 8005888:	bf00      	nop
 800588a:	e7fd      	b.n	8005888 <ModbusStart+0x104>


#endif


    modH->u8lastRec = modH->u8BufferSize = 0;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	f893 2093 	ldrb.w	r2, [r3, #147]	@ 0x93
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
    modH->u16InCnt = modH->u16OutCnt = modH->u16errCnt = 0;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f8b3 20a0 	ldrh.w	r2, [r3, #160]	@ 0xa0
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f8b3 209e 	ldrh.w	r2, [r3, #158]	@ 0x9e
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c

}
 80058c0:	bf00      	nop
 80058c2:	3708      	adds	r7, #8
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd80      	pop	{r7, pc}

080058c8 <vTimerCallbackT35>:
}
#endif


void vTimerCallbackT35(TimerHandle_t *pxTimer)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b086      	sub	sp, #24
 80058cc:	af02      	add	r7, sp, #8
 80058ce:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 80058d0:	2300      	movs	r3, #0
 80058d2:	60fb      	str	r3, [r7, #12]
 80058d4:	e02a      	b.n	800592c <vTimerCallbackT35+0x64>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerT35 ==  pxTimer ){
 80058d6:	4a1b      	ldr	r2, [pc, #108]	@ (8005944 <vTimerCallbackT35+0x7c>)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058de:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d11e      	bne.n	8005926 <vTimerCallbackT35+0x5e>
			if(mHandlers[i]->uModbusType == MB_MASTER)
 80058e8:	4a16      	ldr	r2, [pc, #88]	@ (8005944 <vTimerCallbackT35+0x7c>)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058f0:	781b      	ldrb	r3, [r3, #0]
 80058f2:	2b04      	cmp	r3, #4
 80058f4:	d10c      	bne.n	8005910 <vTimerCallbackT35+0x48>
			{
				xTimerStop(mHandlers[i]->xTimerTimeout,0);
 80058f6:	4a13      	ldr	r2, [pc, #76]	@ (8005944 <vTimerCallbackT35+0x7c>)
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058fe:	f8d3 00b8 	ldr.w	r0, [r3, #184]	@ 0xb8
 8005902:	2300      	movs	r3, #0
 8005904:	9300      	str	r3, [sp, #0]
 8005906:	2300      	movs	r3, #0
 8005908:	2200      	movs	r2, #0
 800590a:	2103      	movs	r1, #3
 800590c:	f004 fa86 	bl	8009e1c <xTimerGenericCommand>
			}
			xTaskNotify(mHandlers[i]->myTaskModbusAHandle, 0, eSetValueWithOverwrite);
 8005910:	4a0c      	ldr	r2, [pc, #48]	@ (8005944 <vTimerCallbackT35+0x7c>)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005918:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
 800591c:	2300      	movs	r3, #0
 800591e:	2203      	movs	r2, #3
 8005920:	2100      	movs	r1, #0
 8005922:	f003 ffd7 	bl	80098d4 <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	3301      	adds	r3, #1
 800592a:	60fb      	str	r3, [r7, #12]
 800592c:	4b06      	ldr	r3, [pc, #24]	@ (8005948 <vTimerCallbackT35+0x80>)
 800592e:	781b      	ldrb	r3, [r3, #0]
 8005930:	461a      	mov	r2, r3
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	4293      	cmp	r3, r2
 8005936:	dbce      	blt.n	80058d6 <vTimerCallbackT35+0xe>
		}

	}
}
 8005938:	bf00      	nop
 800593a:	bf00      	nop
 800593c:	3710      	adds	r7, #16
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	20000cfc 	.word	0x20000cfc
 8005948:	20000d04 	.word	0x20000d04

0800594c <vTimerCallbackTimeout>:

void vTimerCallbackTimeout(TimerHandle_t *pxTimer)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b084      	sub	sp, #16
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 8005954:	2300      	movs	r3, #0
 8005956:	60fb      	str	r3, [r7, #12]
 8005958:	e016      	b.n	8005988 <vTimerCallbackTimeout+0x3c>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerTimeout ==  pxTimer ){
 800595a:	4a11      	ldr	r2, [pc, #68]	@ (80059a0 <vTimerCallbackTimeout+0x54>)
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005962:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005966:	687a      	ldr	r2, [r7, #4]
 8005968:	429a      	cmp	r2, r3
 800596a:	d10a      	bne.n	8005982 <vTimerCallbackTimeout+0x36>
				xTaskNotify(mHandlers[i]->myTaskModbusAHandle, ERR_TIME_OUT, eSetValueWithOverwrite);
 800596c:	4a0c      	ldr	r2, [pc, #48]	@ (80059a0 <vTimerCallbackTimeout+0x54>)
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005974:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
 8005978:	2300      	movs	r3, #0
 800597a:	2203      	movs	r2, #3
 800597c:	2111      	movs	r1, #17
 800597e:	f003 ffa9 	bl	80098d4 <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	3301      	adds	r3, #1
 8005986:	60fb      	str	r3, [r7, #12]
 8005988:	4b06      	ldr	r3, [pc, #24]	@ (80059a4 <vTimerCallbackTimeout+0x58>)
 800598a:	781b      	ldrb	r3, [r3, #0]
 800598c:	461a      	mov	r2, r3
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	4293      	cmp	r3, r2
 8005992:	dbe2      	blt.n	800595a <vTimerCallbackTimeout+0xe>
		}

	}

}
 8005994:	bf00      	nop
 8005996:	bf00      	nop
 8005998:	3710      	adds	r7, #16
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop
 80059a0:	20000cfc 	.word	0x20000cfc
 80059a4:	20000d04 	.word	0x20000d04

080059a8 <StartTaskModbusSlave>:
#endif



void StartTaskModbusSlave(void *argument)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	60fb      	str	r3, [r7, #12]
#endif

  for(;;)
  {

	modH->i8lastError = 0;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2200      	movs	r2, #0
 80059b8:	749a      	strb	r2, [r3, #18]

	  }
#endif


   if(modH->xTypeHW == USART_HW || modH->xTypeHW == USART_HW_DMA)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d004      	beq.n	80059ce <StartTaskModbusSlave+0x26>
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80059ca:	2b04      	cmp	r3, #4
 80059cc:	d116      	bne.n	80059fc <StartTaskModbusSlave+0x54>
   {

	  ulTaskNotifyTake(pdTRUE, portMAX_DELAY); /* Block until a Modbus Frame arrives */
 80059ce:	f04f 31ff 	mov.w	r1, #4294967295
 80059d2:	2001      	movs	r0, #1
 80059d4:	f003 ff32 	bl	800983c <ulTaskNotifyTake>

	  if (getRxBuffer(modH) == ERR_BUFF_OVERFLOW)
 80059d8:	68f8      	ldr	r0, [r7, #12]
 80059da:	f000 fc41 	bl	8006260 <getRxBuffer>
 80059de:	4603      	mov	r3, r0
 80059e0:	2b0c      	cmp	r3, #12
 80059e2:	d10b      	bne.n	80059fc <StartTaskModbusSlave+0x54>
	  {
	      modH->i8lastError = ERR_BUFF_OVERFLOW;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	220c      	movs	r2, #12
 80059e8:	749a      	strb	r2, [r3, #18]
	   	  modH->u16errCnt++;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 80059f0:	3301      	adds	r3, #1
 80059f2:	b29a      	uxth	r2, r3
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
		  continue;
 80059fa:	e0c2      	b.n	8005b82 <StartTaskModbusSlave+0x1da>
	  }

   }

   if (modH->u8BufferSize < 7)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005a02:	2b06      	cmp	r3, #6
 8005a04:	d80b      	bhi.n	8005a1e <StartTaskModbusSlave+0x76>
   {
      //The size of the frame is invalid
      modH->i8lastError = ERR_BAD_SIZE;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	220f      	movs	r2, #15
 8005a0a:	749a      	strb	r2, [r3, #18]
      modH->u16errCnt++;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8005a12:	3301      	adds	r3, #1
 8005a14:	b29a      	uxth	r2, r3
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0

	  continue;
 8005a1c:	e0b1      	b.n	8005b82 <StartTaskModbusSlave+0x1da>
    }

    //check broadcast mode
    modH->u8AddressMode = ADDRESS_NORMAL;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2201      	movs	r2, #1
 8005a22:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
    if (modH->u8Buffer[ID] == ADDRESS_BROADCAST)
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	7cdb      	ldrb	r3, [r3, #19]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d103      	bne.n	8005a36 <StartTaskModbusSlave+0x8e>
    {
        modH->u8AddressMode = ADDRESS_BROADCAST;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
    }

   // check slave id
    if ( modH->u8Buffer[ID] !=  modH->u8id && modH->u8AddressMode != ADDRESS_BROADCAST)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	7cda      	ldrb	r2, [r3, #19]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	7a1b      	ldrb	r3, [r3, #8]
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	d005      	beq.n	8005a4e <StartTaskModbusSlave+0xa6>
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	f040 8099 	bne.w	8005b80 <StartTaskModbusSlave+0x1d8>
    	}
#endif
	 }

	  // validate message: CRC, FCT, address and size
    uint8_t u8exception = validateRequest(modH);
 8005a4e:	68f8      	ldr	r0, [r7, #12]
 8005a50:	f000 fc4e 	bl	80062f0 <validateRequest>
 8005a54:	4603      	mov	r3, r0
 8005a56:	72fb      	strb	r3, [r7, #11]
	if (u8exception > 0)
 8005a58:	7afb      	ldrb	r3, [r7, #11]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d00e      	beq.n	8005a7c <StartTaskModbusSlave+0xd4>
	{
	    if (u8exception != ERR_TIME_OUT)
 8005a5e:	7afb      	ldrb	r3, [r7, #11]
 8005a60:	2b11      	cmp	r3, #17
 8005a62:	d007      	beq.n	8005a74 <StartTaskModbusSlave+0xcc>
		{
		    buildException( u8exception, modH);
 8005a64:	7afb      	ldrb	r3, [r7, #11]
 8005a66:	68f9      	ldr	r1, [r7, #12]
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f000 fde3 	bl	8006634 <buildException>
			sendTxBuffer(modH);
 8005a6e:	68f8      	ldr	r0, [r7, #12]
 8005a70:	f000 fdfe 	bl	8006670 <sendTxBuffer>
		}
		modH->i8lastError = u8exception;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	7afa      	ldrb	r2, [r7, #11]
 8005a78:	749a      	strb	r2, [r3, #18]
		//return u8exception

		continue;
 8005a7a:	e082      	b.n	8005b82 <StartTaskModbusSlave+0x1da>
	 }

	 modH->i8lastError = 0;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	749a      	strb	r2, [r3, #18]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005a88:	f04f 31ff 	mov.w	r1, #4294967295
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f002 fb6f 	bl	8008170 <xQueueSemaphoreTake>

	 // process message
	 switch(modH->u8Buffer[ FUNC ] )
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	7d1b      	ldrb	r3, [r3, #20]
 8005a96:	3b01      	subs	r3, #1
 8005a98:	2b0f      	cmp	r3, #15
 8005a9a:	d863      	bhi.n	8005b64 <StartTaskModbusSlave+0x1bc>
 8005a9c:	a201      	add	r2, pc, #4	@ (adr r2, 8005aa4 <StartTaskModbusSlave+0xfc>)
 8005a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aa2:	bf00      	nop
 8005aa4:	08005ae5 	.word	0x08005ae5
 8005aa8:	08005ae5 	.word	0x08005ae5
 8005aac:	08005b01 	.word	0x08005b01
 8005ab0:	08005b01 	.word	0x08005b01
 8005ab4:	08005b1d 	.word	0x08005b1d
 8005ab8:	08005b2f 	.word	0x08005b2f
 8005abc:	08005b65 	.word	0x08005b65
 8005ac0:	08005b65 	.word	0x08005b65
 8005ac4:	08005b65 	.word	0x08005b65
 8005ac8:	08005b65 	.word	0x08005b65
 8005acc:	08005b65 	.word	0x08005b65
 8005ad0:	08005b65 	.word	0x08005b65
 8005ad4:	08005b65 	.word	0x08005b65
 8005ad8:	08005b65 	.word	0x08005b65
 8005adc:	08005b41 	.word	0x08005b41
 8005ae0:	08005b53 	.word	0x08005b53
	 {
		case MB_FC_READ_COILS:
		case MB_FC_READ_DISCRETE_INPUT:
			if (modH->u8AddressMode == ADDRESS_BROADCAST)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d03c      	beq.n	8005b68 <StartTaskModbusSlave+0x1c0>
			{
				/* broadcast mode should ignore read function */
				break;
			}
			modH->i8state = process_FC1(modH);
 8005aee:	68f8      	ldr	r0, [r7, #12]
 8005af0:	f000 fe7a 	bl	80067e8 <process_FC1>
 8005af4:	4603      	mov	r3, r0
 8005af6:	461a      	mov	r2, r3
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005afe:	e036      	b.n	8005b6e <StartTaskModbusSlave+0x1c6>
		case MB_FC_READ_INPUT_REGISTER:
		case MB_FC_READ_REGISTERS :
			if (modH->u8AddressMode == ADDRESS_BROADCAST)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d030      	beq.n	8005b6c <StartTaskModbusSlave+0x1c4>
			{
				/* broadcast mode should ignore read function */
				break;
			}
			modH->i8state = process_FC3(modH);
 8005b0a:	68f8      	ldr	r0, [r7, #12]
 8005b0c:	f000 ff21 	bl	8006952 <process_FC3>
 8005b10:	4603      	mov	r3, r0
 8005b12:	461a      	mov	r2, r3
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005b1a:	e028      	b.n	8005b6e <StartTaskModbusSlave+0x1c6>
		case MB_FC_WRITE_COIL:
			modH->i8state = process_FC5(modH);
 8005b1c:	68f8      	ldr	r0, [r7, #12]
 8005b1e:	f000 ff83 	bl	8006a28 <process_FC5>
 8005b22:	4603      	mov	r3, r0
 8005b24:	461a      	mov	r2, r3
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005b2c:	e01f      	b.n	8005b6e <StartTaskModbusSlave+0x1c6>
		case MB_FC_WRITE_REGISTER :
			modH->i8state = process_FC6(modH);
 8005b2e:	68f8      	ldr	r0, [r7, #12]
 8005b30:	f000 ffd3 	bl	8006ada <process_FC6>
 8005b34:	4603      	mov	r3, r0
 8005b36:	461a      	mov	r2, r3
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005b3e:	e016      	b.n	8005b6e <StartTaskModbusSlave+0x1c6>
		case MB_FC_WRITE_MULTIPLE_COILS:
			modH->i8state = process_FC15(modH);
 8005b40:	68f8      	ldr	r0, [r7, #12]
 8005b42:	f000 fffc 	bl	8006b3e <process_FC15>
 8005b46:	4603      	mov	r3, r0
 8005b48:	461a      	mov	r2, r3
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005b50:	e00d      	b.n	8005b6e <StartTaskModbusSlave+0x1c6>
		case MB_FC_WRITE_MULTIPLE_REGISTERS :
			modH->i8state = process_FC16(modH);
 8005b52:	68f8      	ldr	r0, [r7, #12]
 8005b54:	f001 f881 	bl	8006c5a <process_FC16>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005b62:	e004      	b.n	8005b6e <StartTaskModbusSlave+0x1c6>
		default:
			break;
 8005b64:	bf00      	nop
 8005b66:	e002      	b.n	8005b6e <StartTaskModbusSlave+0x1c6>
				break;
 8005b68:	bf00      	nop
 8005b6a:	e000      	b.n	8005b6e <StartTaskModbusSlave+0x1c6>
				break;
 8005b6c:	bf00      	nop
	 }


	 xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f8d3 00bc 	ldr.w	r0, [r3, #188]	@ 0xbc
 8005b74:	2300      	movs	r3, #0
 8005b76:	2200      	movs	r2, #0
 8005b78:	2100      	movs	r1, #0
 8005b7a:	f001 ffe7 	bl	8007b4c <xQueueGenericSend>

	 continue;
 8005b7e:	e000      	b.n	8005b82 <StartTaskModbusSlave+0x1da>
    	continue; // continue this is not for us
 8005b80:	bf00      	nop
  {
 8005b82:	e717      	b.n	80059b4 <StartTaskModbusSlave+0xc>

08005b84 <ModbusQuery>:
}



void ModbusQuery(modbusHandler_t * modH, modbus_t telegram )
{
 8005b84:	b084      	sub	sp, #16
 8005b86:	b580      	push	{r7, lr}
 8005b88:	b082      	sub	sp, #8
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
 8005b8e:	f107 0014 	add.w	r0, r7, #20
 8005b92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//Add the telegram to the TX tail Queue of Modbus
	if (modH->uModbusType == MB_MASTER)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	781b      	ldrb	r3, [r3, #0]
 8005b9a:	2b04      	cmp	r3, #4
 8005b9c:	d10d      	bne.n	8005bba <ModbusQuery+0x36>
	{
	telegram.u32CurrentTask = (uint32_t *) osThreadGetId();
 8005b9e:	f001 fb85 	bl	80072ac <osThreadGetId>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	623b      	str	r3, [r7, #32]
	xQueueSendToBack(modH->QueueTelegramHandle, &telegram, 0);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f8d3 00ac 	ldr.w	r0, [r3, #172]	@ 0xac
 8005bac:	f107 0114 	add.w	r1, r7, #20
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f001 ffca 	bl	8007b4c <xQueueGenericSend>
	}
	else{
		while(1);// error a slave cannot send queries as a master
	}
}
 8005bb8:	e000      	b.n	8005bbc <ModbusQuery+0x38>
		while(1);// error a slave cannot send queries as a master
 8005bba:	e7fe      	b.n	8005bba <ModbusQuery+0x36>
}
 8005bbc:	3708      	adds	r7, #8
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005bc4:	b004      	add	sp, #16
 8005bc6:	4770      	bx	lr

08005bc8 <SendQuery>:
 * @param modH  modbus handler
 * @param modbus_t  modbus telegram structure (id, fct, ...)
 * @ingroup loop
 */
int8_t SendQuery(modbusHandler_t *modH ,  modbus_t telegram )
{
 8005bc8:	b084      	sub	sp, #16
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b084      	sub	sp, #16
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
 8005bd2:	f107 001c 	add.w	r0, r7, #28
 8005bd6:	e880 000e 	stmia.w	r0, {r1, r2, r3}


	uint8_t u8regsno, u8bytesno;
	uint8_t  error = 0;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	73bb      	strb	r3, [r7, #14]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005be4:	f04f 31ff 	mov.w	r1, #4294967295
 8005be8:	4618      	mov	r0, r3
 8005bea:	f002 fac1 	bl	8008170 <xQueueSemaphoreTake>

	if (modH->u8id!=0) error = ERR_NOT_MASTER;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	7a1b      	ldrb	r3, [r3, #8]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d001      	beq.n	8005bfa <SendQuery+0x32>
 8005bf6:	230a      	movs	r3, #10
 8005bf8:	73bb      	strb	r3, [r7, #14]
	if (modH->i8state != COM_IDLE) error = ERR_POLLING ;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f993 30a7 	ldrsb.w	r3, [r3, #167]	@ 0xa7
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d001      	beq.n	8005c08 <SendQuery+0x40>
 8005c04:	230b      	movs	r3, #11
 8005c06:	73bb      	strb	r3, [r7, #14]
	if ((telegram.u8id==0) || (telegram.u8id>247)) error = ERR_BAD_SLAVE_ID;
 8005c08:	7f3b      	ldrb	r3, [r7, #28]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d002      	beq.n	8005c14 <SendQuery+0x4c>
 8005c0e:	7f3b      	ldrb	r3, [r7, #28]
 8005c10:	2bf7      	cmp	r3, #247	@ 0xf7
 8005c12:	d901      	bls.n	8005c18 <SendQuery+0x50>
 8005c14:	2312      	movs	r3, #18
 8005c16:	73bb      	strb	r3, [r7, #14]


	if(error)
 8005c18:	7bbb      	ldrb	r3, [r7, #14]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d00d      	beq.n	8005c3a <SendQuery+0x72>
	{
		 modH->i8lastError = error;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	7bba      	ldrb	r2, [r7, #14]
 8005c22:	749a      	strb	r2, [r3, #18]
		 xSemaphoreGive(modH->ModBusSphrHandle);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	f8d3 00bc 	ldr.w	r0, [r3, #188]	@ 0xbc
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	2100      	movs	r1, #0
 8005c30:	f001 ff8c 	bl	8007b4c <xQueueGenericSend>
		 return error;
 8005c34:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005c38:	e12a      	b.n	8005e90 <SendQuery+0x2c8>
	}


	modH->u16regs = telegram.u16reg;
 8005c3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

	// telegram header
	modH->u8Buffer[ ID ]         = telegram.u8id;
 8005c42:	7f3a      	ldrb	r2, [r7, #28]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	74da      	strb	r2, [r3, #19]
	modH->u8Buffer[ FUNC ]       = telegram.u8fct;
 8005c48:	7f7a      	ldrb	r2, [r7, #29]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	751a      	strb	r2, [r3, #20]
	modH->u8Buffer[ ADD_HI ]     = highByte(telegram.u16RegAdd );
 8005c4e:	8bfb      	ldrh	r3, [r7, #30]
 8005c50:	0a1b      	lsrs	r3, r3, #8
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	b2da      	uxtb	r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	755a      	strb	r2, [r3, #21]
	modH->u8Buffer[ ADD_LO ]     = lowByte( telegram.u16RegAdd );
 8005c5a:	8bfb      	ldrh	r3, [r7, #30]
 8005c5c:	b2da      	uxtb	r2, r3
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	759a      	strb	r2, [r3, #22]

	switch( telegram.u8fct )
 8005c62:	7f7b      	ldrb	r3, [r7, #29]
 8005c64:	3b01      	subs	r3, #1
 8005c66:	2b0f      	cmp	r3, #15
 8005c68:	f200 80ff 	bhi.w	8005e6a <SendQuery+0x2a2>
 8005c6c:	a201      	add	r2, pc, #4	@ (adr r2, 8005c74 <SendQuery+0xac>)
 8005c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c72:	bf00      	nop
 8005c74:	08005cb5 	.word	0x08005cb5
 8005c78:	08005cb5 	.word	0x08005cb5
 8005c7c:	08005cb5 	.word	0x08005cb5
 8005c80:	08005cb5 	.word	0x08005cb5
 8005c84:	08005cd3 	.word	0x08005cd3
 8005c88:	08005cf5 	.word	0x08005cf5
 8005c8c:	08005e6b 	.word	0x08005e6b
 8005c90:	08005e6b 	.word	0x08005e6b
 8005c94:	08005e6b 	.word	0x08005e6b
 8005c98:	08005e6b 	.word	0x08005e6b
 8005c9c:	08005e6b 	.word	0x08005e6b
 8005ca0:	08005e6b 	.word	0x08005e6b
 8005ca4:	08005e6b 	.word	0x08005e6b
 8005ca8:	08005e6b 	.word	0x08005e6b
 8005cac:	08005d17 	.word	0x08005d17
 8005cb0:	08005dd5 	.word	0x08005dd5
	{
	case MB_FC_READ_COILS:
	case MB_FC_READ_DISCRETE_INPUT:
	case MB_FC_READ_REGISTERS:
	case MB_FC_READ_INPUT_REGISTER:
	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8005cb4:	8c3b      	ldrh	r3, [r7, #32]
 8005cb6:	0a1b      	lsrs	r3, r3, #8
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	b2da      	uxtb	r2, r3
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8005cc0:	8c3b      	ldrh	r3, [r7, #32]
 8005cc2:	b2da      	uxtb	r2, r3
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2206      	movs	r2, #6
 8005ccc:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    break;
 8005cd0:	e0cb      	b.n	8005e6a <SendQuery+0x2a2>
	case MB_FC_WRITE_COIL:
	    modH->u8Buffer[ NB_HI ]      = (( telegram.u16reg[0]> 0) ? 0xff : 0);
 8005cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd4:	881b      	ldrh	r3, [r3, #0]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d001      	beq.n	8005cde <SendQuery+0x116>
 8005cda:	22ff      	movs	r2, #255	@ 0xff
 8005cdc:	e000      	b.n	8005ce0 <SendQuery+0x118>
 8005cde:	2200      	movs	r2, #0
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = 0;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2206      	movs	r2, #6
 8005cee:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    break;
 8005cf2:	e0ba      	b.n	8005e6a <SendQuery+0x2a2>
	case MB_FC_WRITE_REGISTER:
	    modH->u8Buffer[ NB_HI ]      = highByte( telegram.u16reg[0]);
 8005cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf6:	881b      	ldrh	r3, [r3, #0]
 8005cf8:	0a1b      	lsrs	r3, r3, #8
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	b2da      	uxtb	r2, r3
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16reg[0]);
 8005d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d04:	881b      	ldrh	r3, [r3, #0]
 8005d06:	b2da      	uxtb	r2, r3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2206      	movs	r2, #6
 8005d10:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    break;
 8005d14:	e0a9      	b.n	8005e6a <SendQuery+0x2a2>
	case MB_FC_WRITE_MULTIPLE_COILS: // TODO: implement "sending coils"
	    u8regsno = telegram.u16CoilsNo / 16;
 8005d16:	8c3b      	ldrh	r3, [r7, #32]
 8005d18:	091b      	lsrs	r3, r3, #4
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	727b      	strb	r3, [r7, #9]
	    u8bytesno = u8regsno * 2;
 8005d1e:	7a7b      	ldrb	r3, [r7, #9]
 8005d20:	005b      	lsls	r3, r3, #1
 8005d22:	73fb      	strb	r3, [r7, #15]
	    if ((telegram.u16CoilsNo % 16) != 0)
 8005d24:	8c3b      	ldrh	r3, [r7, #32]
 8005d26:	f003 030f 	and.w	r3, r3, #15
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d005      	beq.n	8005d3c <SendQuery+0x174>
	    {
	        u8bytesno++;
 8005d30:	7bfb      	ldrb	r3, [r7, #15]
 8005d32:	3301      	adds	r3, #1
 8005d34:	73fb      	strb	r3, [r7, #15]
	        u8regsno++;
 8005d36:	7a7b      	ldrb	r3, [r7, #9]
 8005d38:	3301      	adds	r3, #1
 8005d3a:	727b      	strb	r3, [r7, #9]
	    }

	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8005d3c:	8c3b      	ldrh	r3, [r7, #32]
 8005d3e:	0a1b      	lsrs	r3, r3, #8
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	b2da      	uxtb	r2, r3
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8005d48:	8c3b      	ldrh	r3, [r7, #32]
 8005d4a:	b2da      	uxtb	r2, r3
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	761a      	strb	r2, [r3, #24]
	    modH->u8Buffer[ BYTE_CNT ]    = u8bytesno;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	7bfa      	ldrb	r2, [r7, #15]
 8005d54:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2207      	movs	r2, #7
 8005d5a:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

	    for (uint16_t i = 0; i < u8bytesno; i++)
 8005d5e:	2300      	movs	r3, #0
 8005d60:	81bb      	strh	r3, [r7, #12]
 8005d62:	e031      	b.n	8005dc8 <SendQuery+0x200>
	    {
	        if(i%2)
 8005d64:	89bb      	ldrh	r3, [r7, #12]
 8005d66:	f003 0301 	and.w	r3, r3, #1
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d00f      	beq.n	8005d90 <SendQuery+0x1c8>
	        {
	        	modH->u8Buffer[ modH->u8BufferSize ] = lowByte( telegram.u16reg[ i/2 ] );
 8005d70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d72:	89bb      	ldrh	r3, [r7, #12]
 8005d74:	085b      	lsrs	r3, r3, #1
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	005b      	lsls	r3, r3, #1
 8005d7a:	4413      	add	r3, r2
 8005d7c:	881a      	ldrh	r2, [r3, #0]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005d84:	4619      	mov	r1, r3
 8005d86:	b2d2      	uxtb	r2, r2
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	440b      	add	r3, r1
 8005d8c:	74da      	strb	r2, [r3, #19]
 8005d8e:	e010      	b.n	8005db2 <SendQuery+0x1ea>
	        }
	        else
	        {
	        	modH->u8Buffer[  modH->u8BufferSize ] = highByte( telegram.u16reg[ i/2 ] );
 8005d90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d92:	89bb      	ldrh	r3, [r7, #12]
 8005d94:	085b      	lsrs	r3, r3, #1
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	005b      	lsls	r3, r3, #1
 8005d9a:	4413      	add	r3, r2
 8005d9c:	881b      	ldrh	r3, [r3, #0]
 8005d9e:	0a1b      	lsrs	r3, r3, #8
 8005da0:	b29a      	uxth	r2, r3
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005da8:	4619      	mov	r1, r3
 8005daa:	b2d2      	uxtb	r2, r2
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	440b      	add	r3, r1
 8005db0:	74da      	strb	r2, [r3, #19]

	        }
	        modH->u8BufferSize++;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005db8:	3301      	adds	r3, #1
 8005dba:	b2da      	uxtb	r2, r3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    for (uint16_t i = 0; i < u8bytesno; i++)
 8005dc2:	89bb      	ldrh	r3, [r7, #12]
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	81bb      	strh	r3, [r7, #12]
 8005dc8:	7bfb      	ldrb	r3, [r7, #15]
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	89ba      	ldrh	r2, [r7, #12]
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d3c8      	bcc.n	8005d64 <SendQuery+0x19c>
	    }
	    break;
 8005dd2:	e04a      	b.n	8005e6a <SendQuery+0x2a2>

	case MB_FC_WRITE_MULTIPLE_REGISTERS:
	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8005dd4:	8c3b      	ldrh	r3, [r7, #32]
 8005dd6:	0a1b      	lsrs	r3, r3, #8
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	b2da      	uxtb	r2, r3
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8005de0:	8c3b      	ldrh	r3, [r7, #32]
 8005de2:	b2da      	uxtb	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	761a      	strb	r2, [r3, #24]
	    modH->u8Buffer[ BYTE_CNT ]    = (uint8_t) ( telegram.u16CoilsNo * 2 );
 8005de8:	8c3b      	ldrh	r3, [r7, #32]
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	005b      	lsls	r3, r3, #1
 8005dee:	b2da      	uxtb	r2, r3
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2207      	movs	r2, #7
 8005df8:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	817b      	strh	r3, [r7, #10]
 8005e00:	e02e      	b.n	8005e60 <SendQuery+0x298>
	    {

	        modH->u8Buffer[  modH->u8BufferSize ] = highByte(  telegram.u16reg[ i ] );
 8005e02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e04:	897b      	ldrh	r3, [r7, #10]
 8005e06:	005b      	lsls	r3, r3, #1
 8005e08:	4413      	add	r3, r2
 8005e0a:	881b      	ldrh	r3, [r3, #0]
 8005e0c:	0a1b      	lsrs	r3, r3, #8
 8005e0e:	b29a      	uxth	r2, r3
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005e16:	4619      	mov	r1, r3
 8005e18:	b2d2      	uxtb	r2, r2
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	440b      	add	r3, r1
 8005e1e:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005e26:	3301      	adds	r3, #1
 8005e28:	b2da      	uxtb	r2, r3
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	        modH->u8Buffer[  modH->u8BufferSize ] = lowByte( telegram.u16reg[ i ] );
 8005e30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e32:	897b      	ldrh	r3, [r7, #10]
 8005e34:	005b      	lsls	r3, r3, #1
 8005e36:	4413      	add	r3, r2
 8005e38:	881a      	ldrh	r2, [r3, #0]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005e40:	4619      	mov	r1, r3
 8005e42:	b2d2      	uxtb	r2, r2
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	440b      	add	r3, r1
 8005e48:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005e50:	3301      	adds	r3, #1
 8005e52:	b2da      	uxtb	r2, r3
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 8005e5a:	897b      	ldrh	r3, [r7, #10]
 8005e5c:	3301      	adds	r3, #1
 8005e5e:	817b      	strh	r3, [r7, #10]
 8005e60:	8c3b      	ldrh	r3, [r7, #32]
 8005e62:	897a      	ldrh	r2, [r7, #10]
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d3cc      	bcc.n	8005e02 <SendQuery+0x23a>
	    }
	    break;
 8005e68:	bf00      	nop
	}


	sendTxBuffer(modH);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 fc00 	bl	8006670 <sendTxBuffer>

	xSemaphoreGive(modH->ModBusSphrHandle);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f8d3 00bc 	ldr.w	r0, [r3, #188]	@ 0xbc
 8005e76:	2300      	movs	r3, #0
 8005e78:	2200      	movs	r2, #0
 8005e7a:	2100      	movs	r1, #0
 8005e7c:	f001 fe66 	bl	8007b4c <xQueueGenericSend>

	modH->i8state = COM_WAITING;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
	modH->i8lastError = 0;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	749a      	strb	r2, [r3, #18]
	return 0;
 8005e8e:	2300      	movs	r3, #0


}
 8005e90:	4618      	mov	r0, r3
 8005e92:	3710      	adds	r7, #16
 8005e94:	46bd      	mov	sp, r7
 8005e96:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e9a:	b004      	add	sp, #16
 8005e9c:	4770      	bx	lr
 8005e9e:	bf00      	nop

08005ea0 <StartTaskModbusMaster>:
}

#endif

void StartTaskModbusMaster(void *argument)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b08c      	sub	sp, #48	@ 0x30
 8005ea4:	af02      	add	r7, sp, #8
 8005ea6:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	627b      	str	r3, [r7, #36]	@ 0x24


  for(;;)
  {
	  /*Wait indefinitely for a telegram to send */
	  xQueueReceive(modH->QueueTelegramHandle, &telegram, portMAX_DELAY);
 8005eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005eb2:	f107 010c 	add.w	r1, r7, #12
 8005eb6:	f04f 32ff 	mov.w	r2, #4294967295
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f002 f876 	bl	8007fac <xQueueReceive>
       /* Block until a Modbus Frame arrives or query timeouts*/
   	   ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
     }
#else
     /*Wait period of silence between modbus frame */
	 if(modH->port->Init.BaudRate <= 19200)
 8005ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	f5b3 4f96 	cmp.w	r3, #19200	@ 0x4b00
 8005eca:	d80b      	bhi.n	8005ee4 <StartTaskModbusMaster+0x44>
	 	osDelay((int)(35000/modH->port->Init.BaudRate) + 2);
 8005ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	f648 02b8 	movw	r2, #35000	@ 0x88b8
 8005ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eda:	3302      	adds	r3, #2
 8005edc:	4618      	mov	r0, r3
 8005ede:	f001 f9f0 	bl	80072c2 <osDelay>
 8005ee2:	e002      	b.n	8005eea <StartTaskModbusMaster+0x4a>
	 else
	 	osDelay(3);
 8005ee4:	2003      	movs	r0, #3
 8005ee6:	f001 f9ec 	bl	80072c2 <osDelay>

     // This is the case for implementations with only USART support
     SendQuery(modH, telegram);
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	9300      	str	r3, [sp, #0]
 8005eee:	f107 030c 	add.w	r3, r7, #12
 8005ef2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ef4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005ef6:	f7ff fe67 	bl	8005bc8 <SendQuery>
     /* Block indefinitely until a Modbus Frame arrives or query timeouts*/
     ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8005efa:	f04f 31ff 	mov.w	r1, #4294967295
 8005efe:	2001      	movs	r0, #1
 8005f00:	f003 fc9c 	bl	800983c <ulTaskNotifyTake>
 8005f04:	6238      	str	r0, [r7, #32]

#endif

	  // notify the task the request timeout
      modH->i8lastError = 0;
 8005f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f08:	2200      	movs	r2, #0
 8005f0a:	749a      	strb	r2, [r3, #18]
      if(ulNotificationValue)
 8005f0c:	6a3b      	ldr	r3, [r7, #32]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d017      	beq.n	8005f42 <StartTaskModbusMaster+0xa2>
      {
    	  modH->i8state = COM_IDLE;
 8005f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f14:	2200      	movs	r2, #0
 8005f16:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
    	  modH->i8lastError = ERR_TIME_OUT;
 8005f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f1c:	2211      	movs	r2, #17
 8005f1e:	749a      	strb	r2, [r3, #18]
    	  modH->u16errCnt++;
 8005f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f22:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8005f26:	3301      	adds	r3, #1
 8005f28:	b29a      	uxth	r2, r3
 8005f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f2c:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
    	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8005f30:	69b8      	ldr	r0, [r7, #24]
 8005f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f34:	7c9b      	ldrb	r3, [r3, #18]
 8005f36:	4619      	mov	r1, r3
 8005f38:	2300      	movs	r3, #0
 8005f3a:	2203      	movs	r2, #3
 8005f3c:	f003 fcca 	bl	80098d4 <xTaskGenericNotify>
    	  continue;
 8005f40:	e096      	b.n	8006070 <StartTaskModbusMaster+0x1d0>
      {
    	  getRxBuffer(modH);
      }

#else
      getRxBuffer(modH);
 8005f42:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005f44:	f000 f98c 	bl	8006260 <getRxBuffer>
#endif



	  if ( modH->u8BufferSize < 6){
 8005f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4a:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005f4e:	2b05      	cmp	r3, #5
 8005f50:	d817      	bhi.n	8005f82 <StartTaskModbusMaster+0xe2>

		  modH->i8state = COM_IDLE;
 8005f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f54:	2200      	movs	r2, #0
 8005f56:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
		  modH->i8lastError = ERR_BAD_SIZE;
 8005f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f5c:	220f      	movs	r2, #15
 8005f5e:	749a      	strb	r2, [r3, #18]
		  modH->u16errCnt++;
 8005f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f62:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8005f66:	3301      	adds	r3, #1
 8005f68:	b29a      	uxth	r2, r3
 8005f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6c:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8005f70:	69b8      	ldr	r0, [r7, #24]
 8005f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f74:	7c9b      	ldrb	r3, [r3, #18]
 8005f76:	4619      	mov	r1, r3
 8005f78:	2300      	movs	r3, #0
 8005f7a:	2203      	movs	r2, #3
 8005f7c:	f003 fcaa 	bl	80098d4 <xTaskGenericNotify>
		  continue;
 8005f80:	e076      	b.n	8006070 <StartTaskModbusMaster+0x1d0>
	  }

	  xTimerStop(modH->xTimerTimeout,0); // cancel timeout timer
 8005f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f84:	f8d3 00b8 	ldr.w	r0, [r3, #184]	@ 0xb8
 8005f88:	2300      	movs	r3, #0
 8005f8a:	9300      	str	r3, [sp, #0]
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	2200      	movs	r2, #0
 8005f90:	2103      	movs	r1, #3
 8005f92:	f003 ff43 	bl	8009e1c <xTimerGenericCommand>


	  // validate message: id, CRC, FCT, exception
	  int8_t u8exception = validateAnswer(modH);
 8005f96:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005f98:	f000 f8f2 	bl	8006180 <validateAnswer>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	77fb      	strb	r3, [r7, #31]
	  if (u8exception != 0)
 8005fa0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d00f      	beq.n	8005fc8 <StartTaskModbusMaster+0x128>
	  {
		 modH->i8state = COM_IDLE;
 8005fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005faa:	2200      	movs	r2, #0
 8005fac:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
         modH->i8lastError = u8exception;
 8005fb0:	7ffa      	ldrb	r2, [r7, #31]
 8005fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fb4:	749a      	strb	r2, [r3, #18]
		 xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8005fb6:	69b8      	ldr	r0, [r7, #24]
 8005fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fba:	7c9b      	ldrb	r3, [r3, #18]
 8005fbc:	4619      	mov	r1, r3
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	2203      	movs	r2, #3
 8005fc2:	f003 fc87 	bl	80098d4 <xTaskGenericNotify>
	     continue;
 8005fc6:	e053      	b.n	8006070 <StartTaskModbusMaster+0x1d0>
	  }

	  modH->i8lastError = u8exception;
 8005fc8:	7ffa      	ldrb	r2, [r7, #31]
 8005fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fcc:	749a      	strb	r2, [r3, #18]

	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8005fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005fd4:	f04f 31ff 	mov.w	r1, #4294967295
 8005fd8:	4618      	mov	r0, r3
 8005fda:	f002 f8c9 	bl	8008170 <xQueueSemaphoreTake>
	  // process answer
	  switch( modH->u8Buffer[ FUNC ] )
 8005fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe0:	7d1b      	ldrb	r3, [r3, #20]
 8005fe2:	3b01      	subs	r3, #1
 8005fe4:	2b0f      	cmp	r3, #15
 8005fe6:	d82b      	bhi.n	8006040 <StartTaskModbusMaster+0x1a0>
 8005fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8005ff0 <StartTaskModbusMaster+0x150>)
 8005fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fee:	bf00      	nop
 8005ff0:	08006031 	.word	0x08006031
 8005ff4:	08006031 	.word	0x08006031
 8005ff8:	08006039 	.word	0x08006039
 8005ffc:	08006039 	.word	0x08006039
 8006000:	08006041 	.word	0x08006041
 8006004:	08006041 	.word	0x08006041
 8006008:	08006041 	.word	0x08006041
 800600c:	08006041 	.word	0x08006041
 8006010:	08006041 	.word	0x08006041
 8006014:	08006041 	.word	0x08006041
 8006018:	08006041 	.word	0x08006041
 800601c:	08006041 	.word	0x08006041
 8006020:	08006041 	.word	0x08006041
 8006024:	08006041 	.word	0x08006041
 8006028:	08006041 	.word	0x08006041
 800602c:	08006041 	.word	0x08006041
	  {
	  case MB_FC_READ_COILS:
	  case MB_FC_READ_DISCRETE_INPUT:
	      //call get_FC1 to transfer the incoming message to u16regs buffer
	      get_FC1(modH);
 8006030:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006032:	f000 f81f 	bl	8006074 <get_FC1>
	      break;
 8006036:	e004      	b.n	8006042 <StartTaskModbusMaster+0x1a2>
	  case MB_FC_READ_INPUT_REGISTER:
	  case MB_FC_READ_REGISTERS :
	      // call get_FC3 to transfer the incoming message to u16regs buffer
	      get_FC3(modH);
 8006038:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800603a:	f000 f872 	bl	8006122 <get_FC3>
	      break;
 800603e:	e000      	b.n	8006042 <StartTaskModbusMaster+0x1a2>
	  case MB_FC_WRITE_MULTIPLE_COILS:
	  case MB_FC_WRITE_MULTIPLE_REGISTERS :
	      // nothing to do
	      break;
	  default:
	      break;
 8006040:	bf00      	nop
	  }
	  modH->i8state = COM_IDLE;
 8006042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006044:	2200      	movs	r2, #0
 8006046:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7

	  if (modH->i8lastError ==0) // no error, we use OP_OK_QUERY, since we need to use a different value than 0 to detect the timeout
 800604a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800604c:	7c9b      	ldrb	r3, [r3, #18]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d10d      	bne.n	800606e <StartTaskModbusMaster+0x1ce>
	  {
		  xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 8006052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006054:	f8d3 00bc 	ldr.w	r0, [r3, #188]	@ 0xbc
 8006058:	2300      	movs	r3, #0
 800605a:	2200      	movs	r2, #0
 800605c:	2100      	movs	r1, #0
 800605e:	f001 fd75 	bl	8007b4c <xQueueGenericSend>
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, OP_OK_QUERY, eSetValueWithOverwrite);
 8006062:	69b8      	ldr	r0, [r7, #24]
 8006064:	2300      	movs	r3, #0
 8006066:	2203      	movs	r2, #3
 8006068:	2114      	movs	r1, #20
 800606a:	f003 fc33 	bl	80098d4 <xTaskGenericNotify>
	  }


	  continue;
 800606e:	bf00      	nop
  {
 8006070:	e71c      	b.n	8005eac <StartTaskModbusMaster+0xc>
 8006072:	bf00      	nop

08006074 <get_FC1>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC1(modbusHandler_t *modH)
{
 8006074:	b590      	push	{r4, r7, lr}
 8006076:	b085      	sub	sp, #20
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 800607c:	2303      	movs	r3, #3
 800607e:	73bb      	strb	r3, [r7, #14]
     for (i=0; i< modH->u8Buffer[2]; i++) {
 8006080:	2300      	movs	r3, #0
 8006082:	73fb      	strb	r3, [r7, #15]
 8006084:	e043      	b.n	800610e <get_FC1+0x9a>

        if(i%2)
 8006086:	7bfb      	ldrb	r3, [r7, #15]
 8006088:	f003 0301 	and.w	r3, r3, #1
 800608c:	b2db      	uxtb	r3, r3
 800608e:	2b00      	cmp	r3, #0
 8006090:	d01c      	beq.n	80060cc <get_FC1+0x58>
        {
        	modH->u16regs[i/2]= word(modH->u8Buffer[i+u8byte], lowByte(modH->u16regs[i/2]));
 8006092:	7bfa      	ldrb	r2, [r7, #15]
 8006094:	7bbb      	ldrb	r3, [r7, #14]
 8006096:	4413      	add	r3, r2
 8006098:	687a      	ldr	r2, [r7, #4]
 800609a:	4413      	add	r3, r2
 800609c:	7cd8      	ldrb	r0, [r3, #19]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80060a4:	7bfb      	ldrb	r3, [r7, #15]
 80060a6:	085b      	lsrs	r3, r3, #1
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	005b      	lsls	r3, r3, #1
 80060ac:	4413      	add	r3, r2
 80060ae:	881b      	ldrh	r3, [r3, #0]
 80060b0:	b2d9      	uxtb	r1, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80060b8:	7bfb      	ldrb	r3, [r7, #15]
 80060ba:	085b      	lsrs	r3, r3, #1
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	005b      	lsls	r3, r3, #1
 80060c0:	18d4      	adds	r4, r2, r3
 80060c2:	f000 fa5f 	bl	8006584 <word>
 80060c6:	4603      	mov	r3, r0
 80060c8:	8023      	strh	r3, [r4, #0]
 80060ca:	e01d      	b.n	8006108 <get_FC1+0x94>
        }
        else
        {

        	modH->u16regs[i/2]= word(highByte(modH->u16regs[i/2]), modH->u8Buffer[i+u8byte]);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80060d2:	7bfb      	ldrb	r3, [r7, #15]
 80060d4:	085b      	lsrs	r3, r3, #1
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	005b      	lsls	r3, r3, #1
 80060da:	4413      	add	r3, r2
 80060dc:	881b      	ldrh	r3, [r3, #0]
 80060de:	0a1b      	lsrs	r3, r3, #8
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	b2d8      	uxtb	r0, r3
 80060e4:	7bfa      	ldrb	r2, [r7, #15]
 80060e6:	7bbb      	ldrb	r3, [r7, #14]
 80060e8:	4413      	add	r3, r2
 80060ea:	687a      	ldr	r2, [r7, #4]
 80060ec:	4413      	add	r3, r2
 80060ee:	7cd9      	ldrb	r1, [r3, #19]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80060f6:	7bfb      	ldrb	r3, [r7, #15]
 80060f8:	085b      	lsrs	r3, r3, #1
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	005b      	lsls	r3, r3, #1
 80060fe:	18d4      	adds	r4, r2, r3
 8006100:	f000 fa40 	bl	8006584 <word>
 8006104:	4603      	mov	r3, r0
 8006106:	8023      	strh	r3, [r4, #0]
     for (i=0; i< modH->u8Buffer[2]; i++) {
 8006108:	7bfb      	ldrb	r3, [r7, #15]
 800610a:	3301      	adds	r3, #1
 800610c:	73fb      	strb	r3, [r7, #15]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	7d5b      	ldrb	r3, [r3, #21]
 8006112:	7bfa      	ldrb	r2, [r7, #15]
 8006114:	429a      	cmp	r2, r3
 8006116:	d3b6      	bcc.n	8006086 <get_FC1+0x12>
        }

     }
}
 8006118:	bf00      	nop
 800611a:	bf00      	nop
 800611c:	3714      	adds	r7, #20
 800611e:	46bd      	mov	sp, r7
 8006120:	bd90      	pop	{r4, r7, pc}

08006122 <get_FC3>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC3(modbusHandler_t *modH)
{
 8006122:	b590      	push	{r4, r7, lr}
 8006124:	b085      	sub	sp, #20
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 800612a:	2303      	movs	r3, #3
 800612c:	73fb      	strb	r3, [r7, #15]

    for (i=0; i< modH->u8Buffer[ 2 ] /2; i++)
 800612e:	2300      	movs	r3, #0
 8006130:	73bb      	strb	r3, [r7, #14]
 8006132:	e018      	b.n	8006166 <get_FC3+0x44>
    {
    	modH->u16regs[ i ] = word(modH->u8Buffer[ u8byte ], modH->u8Buffer[ u8byte +1 ]);
 8006134:	7bfb      	ldrb	r3, [r7, #15]
 8006136:	687a      	ldr	r2, [r7, #4]
 8006138:	4413      	add	r3, r2
 800613a:	7cd8      	ldrb	r0, [r3, #19]
 800613c:	7bfb      	ldrb	r3, [r7, #15]
 800613e:	3301      	adds	r3, #1
 8006140:	687a      	ldr	r2, [r7, #4]
 8006142:	4413      	add	r3, r2
 8006144:	7cd9      	ldrb	r1, [r3, #19]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800614c:	7bbb      	ldrb	r3, [r7, #14]
 800614e:	005b      	lsls	r3, r3, #1
 8006150:	18d4      	adds	r4, r2, r3
 8006152:	f000 fa17 	bl	8006584 <word>
 8006156:	4603      	mov	r3, r0
 8006158:	8023      	strh	r3, [r4, #0]
        u8byte += 2;
 800615a:	7bfb      	ldrb	r3, [r7, #15]
 800615c:	3302      	adds	r3, #2
 800615e:	73fb      	strb	r3, [r7, #15]
    for (i=0; i< modH->u8Buffer[ 2 ] /2; i++)
 8006160:	7bbb      	ldrb	r3, [r7, #14]
 8006162:	3301      	adds	r3, #1
 8006164:	73bb      	strb	r3, [r7, #14]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	7d5b      	ldrb	r3, [r3, #21]
 800616a:	085b      	lsrs	r3, r3, #1
 800616c:	b2db      	uxtb	r3, r3
 800616e:	7bba      	ldrb	r2, [r7, #14]
 8006170:	429a      	cmp	r2, r3
 8006172:	d3df      	bcc.n	8006134 <get_FC3+0x12>
    }
}
 8006174:	bf00      	nop
 8006176:	bf00      	nop
 8006178:	3714      	adds	r7, #20
 800617a:	46bd      	mov	sp, r7
 800617c:	bd90      	pop	{r4, r7, pc}
	...

08006180 <validateAnswer>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup buffer
 */
uint8_t validateAnswer(modbusHandler_t *modH)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b084      	sub	sp, #16
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
#if ENABLE_TCP ==1
	if(modH->xTypeHW != TCP_HW)
	{
#endif
	uint16_t u16MsgCRC =
        ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800618e:	3b02      	subs	r3, #2
 8006190:	687a      	ldr	r2, [r7, #4]
 8006192:	4413      	add	r3, r2
 8006194:	7cdb      	ldrb	r3, [r3, #19]
         | modH->u8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 8006196:	b21b      	sxth	r3, r3
 8006198:	021b      	lsls	r3, r3, #8
 800619a:	b21a      	sxth	r2, r3
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80061a2:	3b01      	subs	r3, #1
 80061a4:	6879      	ldr	r1, [r7, #4]
 80061a6:	440b      	add	r3, r1
 80061a8:	7cdb      	ldrb	r3, [r3, #19]
 80061aa:	b21b      	sxth	r3, r3
 80061ac:	4313      	orrs	r3, r2
 80061ae:	b21b      	sxth	r3, r3
	uint16_t u16MsgCRC =
 80061b0:	81bb      	strh	r3, [r7, #12]
    if ( calcCRC(modH->u8Buffer,  modH->u8BufferSize-2) != u16MsgCRC )
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f103 0213 	add.w	r2, r3, #19
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80061be:	3b02      	subs	r3, #2
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	4619      	mov	r1, r3
 80061c4:	4610      	mov	r0, r2
 80061c6:	f000 f9ef 	bl	80065a8 <calcCRC>
 80061ca:	4603      	mov	r3, r0
 80061cc:	461a      	mov	r2, r3
 80061ce:	89bb      	ldrh	r3, [r7, #12]
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d009      	beq.n	80061e8 <validateAnswer+0x68>
    {
    	modH->u16errCnt ++;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 80061da:	3301      	adds	r3, #1
 80061dc:	b29a      	uxth	r2, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
        return ERR_BAD_CRC;
 80061e4:	230d      	movs	r3, #13
 80061e6:	e034      	b.n	8006252 <validateAnswer+0xd2>
	}
#endif


    // check exception
    if ((modH->u8Buffer[ FUNC ] & 0x80) != 0)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	7d1b      	ldrb	r3, [r3, #20]
 80061ec:	b25b      	sxtb	r3, r3
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	da09      	bge.n	8006206 <validateAnswer+0x86>
    {
    	modH->u16errCnt ++;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 80061f8:	3301      	adds	r3, #1
 80061fa:	b29a      	uxth	r2, r3
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
        return ERR_EXCEPTION;
 8006202:	230e      	movs	r3, #14
 8006204:	e025      	b.n	8006252 <validateAnswer+0xd2>
    }

    // check fct code
    bool isSupported = false;
 8006206:	2300      	movs	r3, #0
 8006208:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800620a:	2300      	movs	r3, #0
 800620c:	73bb      	strb	r3, [r7, #14]
 800620e:	e00c      	b.n	800622a <validateAnswer+0xaa>
    {
        if (fctsupported[i] == modH->u8Buffer[FUNC])
 8006210:	7bbb      	ldrb	r3, [r7, #14]
 8006212:	4a12      	ldr	r2, [pc, #72]	@ (800625c <validateAnswer+0xdc>)
 8006214:	5cd2      	ldrb	r2, [r2, r3]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	7d1b      	ldrb	r3, [r3, #20]
 800621a:	429a      	cmp	r2, r3
 800621c:	d102      	bne.n	8006224 <validateAnswer+0xa4>
        {
            isSupported = 1;
 800621e:	2301      	movs	r3, #1
 8006220:	73fb      	strb	r3, [r7, #15]
            break;
 8006222:	e005      	b.n	8006230 <validateAnswer+0xb0>
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8006224:	7bbb      	ldrb	r3, [r7, #14]
 8006226:	3301      	adds	r3, #1
 8006228:	73bb      	strb	r3, [r7, #14]
 800622a:	7bbb      	ldrb	r3, [r7, #14]
 800622c:	2b07      	cmp	r3, #7
 800622e:	d9ef      	bls.n	8006210 <validateAnswer+0x90>
        }
    }
    if (!isSupported)
 8006230:	7bfb      	ldrb	r3, [r7, #15]
 8006232:	f083 0301 	eor.w	r3, r3, #1
 8006236:	b2db      	uxtb	r3, r3
 8006238:	2b00      	cmp	r3, #0
 800623a:	d009      	beq.n	8006250 <validateAnswer+0xd0>
    {
    	modH->u16errCnt ++;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8006242:	3301      	adds	r3, #1
 8006244:	b29a      	uxth	r2, r3
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
        return EXC_FUNC_CODE;
 800624c:	2301      	movs	r3, #1
 800624e:	e000      	b.n	8006252 <validateAnswer+0xd2>
    }

    return 0; // OK, no exception code thrown
 8006250:	2300      	movs	r3, #0
}
 8006252:	4618      	mov	r0, r3
 8006254:	3710      	adds	r7, #16
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}
 800625a:	bf00      	nop
 800625c:	0800b064 	.word	0x0800b064

08006260 <getRxBuffer>:
 *
 * @return buffer size if OK, ERR_BUFF_OVERFLOW if u8BufferSize >= MAX_BUFFER
 * @ingroup buffer
 */
int16_t getRxBuffer(modbusHandler_t *modH)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b084      	sub	sp, #16
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]

    int16_t i16result;

    if(modH->xTypeHW == USART_HW)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 800626e:	2b01      	cmp	r3, #1
 8006270:	d104      	bne.n	800627c <getRxBuffer+0x1c>
    {
    	HAL_UART_AbortReceive_IT(modH->port); // disable interrupts to avoid race conditions on serial port
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	4618      	mov	r0, r3
 8006278:	f7fd fcd8 	bl	8003c2c <HAL_UART_AbortReceive_IT>
    }

	if (modH->xBufferRX.overflow)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f893 3143 	ldrb.w	r3, [r3, #323]	@ 0x143
 8006282:	2b00      	cmp	r3, #0
 8006284:	d007      	beq.n	8006296 <getRxBuffer+0x36>
    {
       	RingClear(&modH->xBufferRX); // clean up the overflowed buffer
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	33c0      	adds	r3, #192	@ 0xc0
 800628a:	4618      	mov	r0, r3
 800628c:	f7ff f9b8 	bl	8005600 <RingClear>
       	i16result =  ERR_BUFF_OVERFLOW;
 8006290:	230c      	movs	r3, #12
 8006292:	81fb      	strh	r3, [r7, #14]
 8006294:	e019      	b.n	80062ca <getRxBuffer+0x6a>
    }
	else
	{
		modH->u8BufferSize = RingGetAllBytes(&modH->xBufferRX, modH->u8Buffer);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	3313      	adds	r3, #19
 80062a0:	4619      	mov	r1, r3
 80062a2:	4610      	mov	r0, r2
 80062a4:	f7ff f946 	bl	8005534 <RingGetAllBytes>
 80062a8:	4603      	mov	r3, r0
 80062aa:	461a      	mov	r2, r3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
		modH->u16InCnt++;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 80062b8:	3301      	adds	r3, #1
 80062ba:	b29a      	uxth	r2, r3
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
		i16result = modH->u8BufferSize;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80062c8:	81fb      	strh	r3, [r7, #14]
	}

	if(modH->xTypeHW == USART_HW)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d107      	bne.n	80062e4 <getRxBuffer+0x84>
	{
		HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6858      	ldr	r0, [r3, #4]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	33a6      	adds	r3, #166	@ 0xa6
 80062dc:	2201      	movs	r2, #1
 80062de:	4619      	mov	r1, r3
 80062e0:	f7fd fb37 	bl	8003952 <HAL_UART_Receive_IT>
	}

    return i16result;
 80062e4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3710      	adds	r7, #16
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}

080062f0 <validateRequest>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup modH Modbus handler
 */
uint8_t validateRequest(modbusHandler_t *modH)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b084      	sub	sp, #16
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
	    		return ERR_BAD_CRC;
	    		}
	    }
#else
	    uint16_t u16MsgCRC;
	    u16MsgCRC= ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80062fe:	3b02      	subs	r3, #2
 8006300:	687a      	ldr	r2, [r7, #4]
 8006302:	4413      	add	r3, r2
 8006304:	7cdb      	ldrb	r3, [r3, #19]
	    		   	         | modH->u8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 8006306:	b21b      	sxth	r3, r3
 8006308:	021b      	lsls	r3, r3, #8
 800630a:	b21a      	sxth	r2, r3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006312:	3b01      	subs	r3, #1
 8006314:	6879      	ldr	r1, [r7, #4]
 8006316:	440b      	add	r3, r1
 8006318:	7cdb      	ldrb	r3, [r3, #19]
 800631a:	b21b      	sxth	r3, r3
 800631c:	4313      	orrs	r3, r2
 800631e:	b21b      	sxth	r3, r3
	    u16MsgCRC= ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 8006320:	813b      	strh	r3, [r7, #8]


	    if ( calcCRC( modH->u8Buffer,  modH->u8BufferSize-2 ) != u16MsgCRC )
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	f103 0213 	add.w	r2, r3, #19
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800632e:	3b02      	subs	r3, #2
 8006330:	b2db      	uxtb	r3, r3
 8006332:	4619      	mov	r1, r3
 8006334:	4610      	mov	r0, r2
 8006336:	f000 f937 	bl	80065a8 <calcCRC>
 800633a:	4603      	mov	r3, r0
 800633c:	461a      	mov	r2, r3
 800633e:	893b      	ldrh	r3, [r7, #8]
 8006340:	4293      	cmp	r3, r2
 8006342:	d009      	beq.n	8006358 <validateRequest+0x68>
	    {
	       		modH->u16errCnt ++;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 800634a:	3301      	adds	r3, #1
 800634c:	b29a      	uxth	r2, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
	       		return ERR_BAD_CRC;
 8006354:	230d      	movs	r3, #13
 8006356:	e10e      	b.n	8006576 <validateRequest+0x286>


#endif

	    // check fct code
	    bool isSupported = false;
 8006358:	2300      	movs	r3, #0
 800635a:	73fb      	strb	r3, [r7, #15]
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800635c:	2300      	movs	r3, #0
 800635e:	73bb      	strb	r3, [r7, #14]
 8006360:	e00c      	b.n	800637c <validateRequest+0x8c>
	    {
	        if (fctsupported[i] == modH->u8Buffer[FUNC])
 8006362:	7bbb      	ldrb	r3, [r7, #14]
 8006364:	4a86      	ldr	r2, [pc, #536]	@ (8006580 <validateRequest+0x290>)
 8006366:	5cd2      	ldrb	r2, [r2, r3]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	7d1b      	ldrb	r3, [r3, #20]
 800636c:	429a      	cmp	r2, r3
 800636e:	d102      	bne.n	8006376 <validateRequest+0x86>
	        {
	            isSupported = 1;
 8006370:	2301      	movs	r3, #1
 8006372:	73fb      	strb	r3, [r7, #15]
	            break;
 8006374:	e005      	b.n	8006382 <validateRequest+0x92>
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8006376:	7bbb      	ldrb	r3, [r7, #14]
 8006378:	3301      	adds	r3, #1
 800637a:	73bb      	strb	r3, [r7, #14]
 800637c:	7bbb      	ldrb	r3, [r7, #14]
 800637e:	2b07      	cmp	r3, #7
 8006380:	d9ef      	bls.n	8006362 <validateRequest+0x72>
	        }
	    }
	    if (!isSupported)
 8006382:	7bfb      	ldrb	r3, [r7, #15]
 8006384:	f083 0301 	eor.w	r3, r3, #1
 8006388:	b2db      	uxtb	r3, r3
 800638a:	2b00      	cmp	r3, #0
 800638c:	d009      	beq.n	80063a2 <validateRequest+0xb2>
	    {
	    	modH->u16errCnt ++;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8006394:	3301      	adds	r3, #1
 8006396:	b29a      	uxth	r2, r3
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
	        return EXC_FUNC_CODE;
 800639e:	2301      	movs	r3, #1
 80063a0:	e0e9      	b.n	8006576 <validateRequest+0x286>
	    }

	    // check start address & nb range
	    uint16_t u16AdRegs = 0;
 80063a2:	2300      	movs	r3, #0
 80063a4:	81bb      	strh	r3, [r7, #12]
	    uint16_t u16NRegs = 0;
 80063a6:	2300      	movs	r3, #0
 80063a8:	817b      	strh	r3, [r7, #10]

	    //uint8_t u8regs;
	    switch ( modH->u8Buffer[ FUNC ] )
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	7d1b      	ldrb	r3, [r3, #20]
 80063ae:	3b01      	subs	r3, #1
 80063b0:	2b0f      	cmp	r3, #15
 80063b2:	f200 80df 	bhi.w	8006574 <validateRequest+0x284>
 80063b6:	a201      	add	r2, pc, #4	@ (adr r2, 80063bc <validateRequest+0xcc>)
 80063b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063bc:	080063fd 	.word	0x080063fd
 80063c0:	080063fd 	.word	0x080063fd
 80063c4:	08006515 	.word	0x08006515
 80063c8:	08006515 	.word	0x08006515
 80063cc:	080064a9 	.word	0x080064a9
 80063d0:	080064f1 	.word	0x080064f1
 80063d4:	08006575 	.word	0x08006575
 80063d8:	08006575 	.word	0x08006575
 80063dc:	08006575 	.word	0x08006575
 80063e0:	08006575 	.word	0x08006575
 80063e4:	08006575 	.word	0x08006575
 80063e8:	08006575 	.word	0x08006575
 80063ec:	08006575 	.word	0x08006575
 80063f0:	08006575 	.word	0x08006575
 80063f4:	080063fd 	.word	0x080063fd
 80063f8:	08006515 	.word	0x08006515
	    {
	    case MB_FC_READ_COILS:
	    case MB_FC_READ_DISCRETE_INPUT:
	    case MB_FC_WRITE_MULTIPLE_COILS:
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) / 16;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	7d5a      	ldrb	r2, [r3, #21]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	7d9b      	ldrb	r3, [r3, #22]
 8006404:	4619      	mov	r1, r3
 8006406:	4610      	mov	r0, r2
 8006408:	f000 f8bc 	bl	8006584 <word>
 800640c:	4603      	mov	r3, r0
 800640e:	091b      	lsrs	r3, r3, #4
 8006410:	81bb      	strh	r3, [r7, #12]
	    	u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) /16;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	7dda      	ldrb	r2, [r3, #23]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	7e1b      	ldrb	r3, [r3, #24]
 800641a:	4619      	mov	r1, r3
 800641c:	4610      	mov	r0, r2
 800641e:	f000 f8b1 	bl	8006584 <word>
 8006422:	4603      	mov	r3, r0
 8006424:	091b      	lsrs	r3, r3, #4
 8006426:	817b      	strh	r3, [r7, #10]
	    	if(word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) % 16) u16NRegs++; // check for incomplete words
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	7dda      	ldrb	r2, [r3, #23]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	7e1b      	ldrb	r3, [r3, #24]
 8006430:	4619      	mov	r1, r3
 8006432:	4610      	mov	r0, r2
 8006434:	f000 f8a6 	bl	8006584 <word>
 8006438:	4603      	mov	r3, r0
 800643a:	f003 030f 	and.w	r3, r3, #15
 800643e:	b29b      	uxth	r3, r3
 8006440:	2b00      	cmp	r3, #0
 8006442:	d002      	beq.n	800644a <validateRequest+0x15a>
 8006444:	897b      	ldrh	r3, [r7, #10]
 8006446:	3301      	adds	r3, #1
 8006448:	817b      	strh	r3, [r7, #10]
	    	// verify address range
	    	if((u16AdRegs + u16NRegs) > modH->u16regsize) return EXC_ADDR_RANGE;
 800644a:	89ba      	ldrh	r2, [r7, #12]
 800644c:	897b      	ldrh	r3, [r7, #10]
 800644e:	4413      	add	r3, r2
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	f8b2 20a4 	ldrh.w	r2, [r2, #164]	@ 0xa4
 8006456:	4293      	cmp	r3, r2
 8006458:	dd01      	ble.n	800645e <validateRequest+0x16e>
 800645a:	2302      	movs	r3, #2
 800645c:	e08b      	b.n	8006576 <validateRequest+0x286>

	    	//verify answer frame size in bytes

	    	u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) / 8;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	7dda      	ldrb	r2, [r3, #23]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	7e1b      	ldrb	r3, [r3, #24]
 8006466:	4619      	mov	r1, r3
 8006468:	4610      	mov	r0, r2
 800646a:	f000 f88b 	bl	8006584 <word>
 800646e:	4603      	mov	r3, r0
 8006470:	08db      	lsrs	r3, r3, #3
 8006472:	817b      	strh	r3, [r7, #10]
	    	if(word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) % 8) u16NRegs++;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	7dda      	ldrb	r2, [r3, #23]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	7e1b      	ldrb	r3, [r3, #24]
 800647c:	4619      	mov	r1, r3
 800647e:	4610      	mov	r0, r2
 8006480:	f000 f880 	bl	8006584 <word>
 8006484:	4603      	mov	r3, r0
 8006486:	f003 0307 	and.w	r3, r3, #7
 800648a:	b29b      	uxth	r3, r3
 800648c:	2b00      	cmp	r3, #0
 800648e:	d002      	beq.n	8006496 <validateRequest+0x1a6>
 8006490:	897b      	ldrh	r3, [r7, #10]
 8006492:	3301      	adds	r3, #1
 8006494:	817b      	strh	r3, [r7, #10]
	    	u16NRegs = u16NRegs + 5; // adding the header  and CRC ( Slave address + Function code  + number of data bytes to follow + 2-byte CRC )
 8006496:	897b      	ldrh	r3, [r7, #10]
 8006498:	3305      	adds	r3, #5
 800649a:	817b      	strh	r3, [r7, #10]
	        if(u16NRegs > 256) return EXC_REGS_QUANT;
 800649c:	897b      	ldrh	r3, [r7, #10]
 800649e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064a2:	d960      	bls.n	8006566 <validateRequest+0x276>
 80064a4:	2303      	movs	r3, #3
 80064a6:	e066      	b.n	8006576 <validateRequest+0x286>

	        break;
	    case MB_FC_WRITE_COIL:
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) / 16;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	7d5a      	ldrb	r2, [r3, #21]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	7d9b      	ldrb	r3, [r3, #22]
 80064b0:	4619      	mov	r1, r3
 80064b2:	4610      	mov	r0, r2
 80064b4:	f000 f866 	bl	8006584 <word>
 80064b8:	4603      	mov	r3, r0
 80064ba:	091b      	lsrs	r3, r3, #4
 80064bc:	81bb      	strh	r3, [r7, #12]
	    	if(word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) % 16) u16AdRegs++;	// check for incomplete words
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	7d5a      	ldrb	r2, [r3, #21]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	7d9b      	ldrb	r3, [r3, #22]
 80064c6:	4619      	mov	r1, r3
 80064c8:	4610      	mov	r0, r2
 80064ca:	f000 f85b 	bl	8006584 <word>
 80064ce:	4603      	mov	r3, r0
 80064d0:	f003 030f 	and.w	r3, r3, #15
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d002      	beq.n	80064e0 <validateRequest+0x1f0>
 80064da:	89bb      	ldrh	r3, [r7, #12]
 80064dc:	3301      	adds	r3, #1
 80064de:	81bb      	strh	r3, [r7, #12]
	        if (u16AdRegs >= modH->u16regsize) return EXC_ADDR_RANGE;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 80064e6:	89ba      	ldrh	r2, [r7, #12]
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d33e      	bcc.n	800656a <validateRequest+0x27a>
 80064ec:	2302      	movs	r3, #2
 80064ee:	e042      	b.n	8006576 <validateRequest+0x286>
	        break;
	    case MB_FC_WRITE_REGISTER :
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	7d5a      	ldrb	r2, [r3, #21]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	7d9b      	ldrb	r3, [r3, #22]
 80064f8:	4619      	mov	r1, r3
 80064fa:	4610      	mov	r0, r2
 80064fc:	f000 f842 	bl	8006584 <word>
 8006500:	4603      	mov	r3, r0
 8006502:	81bb      	strh	r3, [r7, #12]
	        if (u16AdRegs >= modH-> u16regsize) return EXC_ADDR_RANGE;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 800650a:	89ba      	ldrh	r2, [r7, #12]
 800650c:	429a      	cmp	r2, r3
 800650e:	d32e      	bcc.n	800656e <validateRequest+0x27e>
 8006510:	2302      	movs	r3, #2
 8006512:	e030      	b.n	8006576 <validateRequest+0x286>
	        break;
	    case MB_FC_READ_REGISTERS :
	    case MB_FC_READ_INPUT_REGISTER :
	    case MB_FC_WRITE_MULTIPLE_REGISTERS :
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	7d5a      	ldrb	r2, [r3, #21]
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	7d9b      	ldrb	r3, [r3, #22]
 800651c:	4619      	mov	r1, r3
 800651e:	4610      	mov	r0, r2
 8006520:	f000 f830 	bl	8006584 <word>
 8006524:	4603      	mov	r3, r0
 8006526:	81bb      	strh	r3, [r7, #12]
	        u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	7dda      	ldrb	r2, [r3, #23]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	7e1b      	ldrb	r3, [r3, #24]
 8006530:	4619      	mov	r1, r3
 8006532:	4610      	mov	r0, r2
 8006534:	f000 f826 	bl	8006584 <word>
 8006538:	4603      	mov	r3, r0
 800653a:	817b      	strh	r3, [r7, #10]
	        if (( u16AdRegs + u16NRegs ) > modH->u16regsize) return EXC_ADDR_RANGE;
 800653c:	89ba      	ldrh	r2, [r7, #12]
 800653e:	897b      	ldrh	r3, [r7, #10]
 8006540:	4413      	add	r3, r2
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	f8b2 20a4 	ldrh.w	r2, [r2, #164]	@ 0xa4
 8006548:	4293      	cmp	r3, r2
 800654a:	dd01      	ble.n	8006550 <validateRequest+0x260>
 800654c:	2302      	movs	r3, #2
 800654e:	e012      	b.n	8006576 <validateRequest+0x286>

	        //verify answer frame size in bytes
	        u16NRegs = u16NRegs*2 + 5; // adding the header  and CRC
 8006550:	897b      	ldrh	r3, [r7, #10]
 8006552:	005b      	lsls	r3, r3, #1
 8006554:	b29b      	uxth	r3, r3
 8006556:	3305      	adds	r3, #5
 8006558:	817b      	strh	r3, [r7, #10]
	        if ( u16NRegs > 256 ) return EXC_REGS_QUANT;
 800655a:	897b      	ldrh	r3, [r7, #10]
 800655c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006560:	d907      	bls.n	8006572 <validateRequest+0x282>
 8006562:	2303      	movs	r3, #3
 8006564:	e007      	b.n	8006576 <validateRequest+0x286>
	        break;
 8006566:	bf00      	nop
 8006568:	e004      	b.n	8006574 <validateRequest+0x284>
	        break;
 800656a:	bf00      	nop
 800656c:	e002      	b.n	8006574 <validateRequest+0x284>
	        break;
 800656e:	bf00      	nop
 8006570:	e000      	b.n	8006574 <validateRequest+0x284>
	        break;
 8006572:	bf00      	nop
	    }
	    return 0; // OK, no exception code thrown
 8006574:	2300      	movs	r3, #0

}
 8006576:	4618      	mov	r0, r3
 8006578:	3710      	adds	r7, #16
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}
 800657e:	bf00      	nop
 8006580:	0800b064 	.word	0x0800b064

08006584 <word>:
 * @return uint16_t (word)
 * @ingroup H  Most significant byte
 * @ingroup L  Less significant byte
 */
uint16_t word(uint8_t H, uint8_t L)
{
 8006584:	b480      	push	{r7}
 8006586:	b085      	sub	sp, #20
 8006588:	af00      	add	r7, sp, #0
 800658a:	4603      	mov	r3, r0
 800658c:	460a      	mov	r2, r1
 800658e:	71fb      	strb	r3, [r7, #7]
 8006590:	4613      	mov	r3, r2
 8006592:	71bb      	strb	r3, [r7, #6]
	bytesFields W;
	W.u8[0] = L;
 8006594:	79bb      	ldrb	r3, [r7, #6]
 8006596:	733b      	strb	r3, [r7, #12]
	W.u8[1] = H;
 8006598:	79fb      	ldrb	r3, [r7, #7]
 800659a:	737b      	strb	r3, [r7, #13]

	return W.u16[0];
 800659c:	89bb      	ldrh	r3, [r7, #12]
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3714      	adds	r7, #20
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bc80      	pop	{r7}
 80065a6:	4770      	bx	lr

080065a8 <calcCRC>:
 * @return uint16_t calculated CRC value for the message
 * @ingroup Buffer
 * @ingroup u8length
 */
uint16_t calcCRC(uint8_t *Buffer, uint8_t u8length)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b087      	sub	sp, #28
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
 80065b0:	460b      	mov	r3, r1
 80065b2:	70fb      	strb	r3, [r7, #3]
    unsigned int temp, temp2, flag;
    temp = 0xFFFF;
 80065b4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80065b8:	617b      	str	r3, [r7, #20]
    for (unsigned char i = 0; i < u8length; i++)
 80065ba:	2300      	movs	r3, #0
 80065bc:	74fb      	strb	r3, [r7, #19]
 80065be:	e023      	b.n	8006608 <calcCRC+0x60>
    {
        temp = temp ^ Buffer[i];
 80065c0:	7cfb      	ldrb	r3, [r7, #19]
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	4413      	add	r3, r2
 80065c6:	781b      	ldrb	r3, [r3, #0]
 80065c8:	461a      	mov	r2, r3
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	4053      	eors	r3, r2
 80065ce:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 80065d0:	2301      	movs	r3, #1
 80065d2:	74bb      	strb	r3, [r7, #18]
 80065d4:	e012      	b.n	80065fc <calcCRC+0x54>
        {
            flag = temp & 0x0001;
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	f003 0301 	and.w	r3, r3, #1
 80065dc:	60bb      	str	r3, [r7, #8]
            temp >>=1;
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	085b      	lsrs	r3, r3, #1
 80065e2:	617b      	str	r3, [r7, #20]
            if (flag)
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d005      	beq.n	80065f6 <calcCRC+0x4e>
                temp ^= 0xA001;
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	f483 4320 	eor.w	r3, r3, #40960	@ 0xa000
 80065f0:	f083 0301 	eor.w	r3, r3, #1
 80065f4:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 80065f6:	7cbb      	ldrb	r3, [r7, #18]
 80065f8:	3301      	adds	r3, #1
 80065fa:	74bb      	strb	r3, [r7, #18]
 80065fc:	7cbb      	ldrb	r3, [r7, #18]
 80065fe:	2b08      	cmp	r3, #8
 8006600:	d9e9      	bls.n	80065d6 <calcCRC+0x2e>
    for (unsigned char i = 0; i < u8length; i++)
 8006602:	7cfb      	ldrb	r3, [r7, #19]
 8006604:	3301      	adds	r3, #1
 8006606:	74fb      	strb	r3, [r7, #19]
 8006608:	7cfa      	ldrb	r2, [r7, #19]
 800660a:	78fb      	ldrb	r3, [r7, #3]
 800660c:	429a      	cmp	r2, r3
 800660e:	d3d7      	bcc.n	80065c0 <calcCRC+0x18>
        }
    }
    // Reverse byte order.
    temp2 = temp >> 8;
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	0a1b      	lsrs	r3, r3, #8
 8006614:	60fb      	str	r3, [r7, #12]
    temp = (temp << 8) | temp2;
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	021b      	lsls	r3, r3, #8
 800661a:	68fa      	ldr	r2, [r7, #12]
 800661c:	4313      	orrs	r3, r2
 800661e:	617b      	str	r3, [r7, #20]
    temp &= 0xFFFF;
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	b29b      	uxth	r3, r3
 8006624:	617b      	str	r3, [r7, #20]
    // the returned value is already swapped
    // crcLo byte is first & crcHi byte is last
    return temp;
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	b29b      	uxth	r3, r3

}
 800662a:	4618      	mov	r0, r3
 800662c:	371c      	adds	r7, #28
 800662e:	46bd      	mov	sp, r7
 8006630:	bc80      	pop	{r7}
 8006632:	4770      	bx	lr

08006634 <buildException>:
 *
 * @ingroup u8exception exception number
 * @ingroup modH modbus handler
 */
void buildException( uint8_t u8exception, modbusHandler_t *modH )
{
 8006634:	b480      	push	{r7}
 8006636:	b085      	sub	sp, #20
 8006638:	af00      	add	r7, sp, #0
 800663a:	4603      	mov	r3, r0
 800663c:	6039      	str	r1, [r7, #0]
 800663e:	71fb      	strb	r3, [r7, #7]
    uint8_t u8func = modH->u8Buffer[ FUNC ];  // get the original FUNC code
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	7d1b      	ldrb	r3, [r3, #20]
 8006644:	73fb      	strb	r3, [r7, #15]

    modH->u8Buffer[ ID ]      = modH->u8id;
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	7a1a      	ldrb	r2, [r3, #8]
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	74da      	strb	r2, [r3, #19]
    modH->u8Buffer[ FUNC ]    = u8func + 0x80;
 800664e:	7bfb      	ldrb	r3, [r7, #15]
 8006650:	3b80      	subs	r3, #128	@ 0x80
 8006652:	b2da      	uxtb	r2, r3
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	751a      	strb	r2, [r3, #20]
    modH->u8Buffer[ 2 ]       = u8exception;
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	79fa      	ldrb	r2, [r7, #7]
 800665c:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = EXCEPTION_SIZE;
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	2203      	movs	r2, #3
 8006662:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
}
 8006666:	bf00      	nop
 8006668:	3714      	adds	r7, #20
 800666a:	46bd      	mov	sp, r7
 800666c:	bc80      	pop	{r7}
 800666e:	4770      	bx	lr

08006670 <sendTxBuffer>:
 *
 * @return nothing
 * @ingroup modH Modbus handler
 */
static void sendTxBuffer(modbusHandler_t *modH)
{
 8006670:	b590      	push	{r4, r7, lr}
 8006672:	b087      	sub	sp, #28
 8006674:	af02      	add	r7, sp, #8
 8006676:	6078      	str	r0, [r7, #4]
    // when in slaveType and u8AddressMode == ADDRESS_BROADCAST, do not send anything
    if (modH->uModbusType == MB_SLAVE && modH->u8AddressMode == ADDRESS_BROADCAST)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	781b      	ldrb	r3, [r3, #0]
 800667c:	2b03      	cmp	r3, #3
 800667e:	d111      	bne.n	80066a4 <sendTxBuffer+0x34>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8006686:	2b00      	cmp	r3, #0
 8006688:	d10c      	bne.n	80066a4 <sendTxBuffer+0x34>
    {
        modH->u8BufferSize = 0;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2200      	movs	r2, #0
 800668e:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
        // increase message counter
        modH->u16OutCnt++;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f8b3 309e 	ldrh.w	r3, [r3, #158]	@ 0x9e
 8006698:	3301      	adds	r3, #1
 800669a:	b29a      	uxth	r2, r3
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
        return;
 80066a2:	e09e      	b.n	80067e2 <sendTxBuffer+0x172>
#if  ENABLE_TCP == 1
if(modH->xTypeHW != TCP_HW)
	 {
#endif

	uint16_t u16crc = calcCRC(modH->u8Buffer, modH->u8BufferSize);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f103 0213 	add.w	r2, r3, #19
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80066b0:	4619      	mov	r1, r3
 80066b2:	4610      	mov	r0, r2
 80066b4:	f7ff ff78 	bl	80065a8 <calcCRC>
 80066b8:	4603      	mov	r3, r0
 80066ba:	81fb      	strh	r3, [r7, #14]
    modH->u8Buffer[ modH->u8BufferSize ] = u16crc >> 8;
 80066bc:	89fb      	ldrh	r3, [r7, #14]
 80066be:	0a1b      	lsrs	r3, r3, #8
 80066c0:	b29a      	uxth	r2, r3
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80066c8:	4619      	mov	r1, r3
 80066ca:	b2d2      	uxtb	r2, r2
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	440b      	add	r3, r1
 80066d0:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80066d8:	3301      	adds	r3, #1
 80066da:	b2da      	uxtb	r2, r3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    modH->u8Buffer[ modH->u8BufferSize ] = u16crc & 0x00ff;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80066e8:	4619      	mov	r1, r3
 80066ea:	89fb      	ldrh	r3, [r7, #14]
 80066ec:	b2da      	uxtb	r2, r3
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	440b      	add	r3, r1
 80066f2:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80066fa:	3301      	adds	r3, #1
 80066fc:	b2da      	uxtb	r2, r3
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
#if ENABLE_USB_CDC == 1 || ENABLE_TCP == 1
    if(modH->xTypeHW == USART_HW || modH->xTypeHW == USART_HW_DMA )
    {
#endif

    	if (modH->EN_Port != NULL)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d00c      	beq.n	8006726 <sendTxBuffer+0xb6>
        {
    		//enable transmitter, disable receiver to avoid echo on RS485 transceivers
    		HAL_HalfDuplex_EnableTransmitter(modH->port);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	4618      	mov	r0, r3
 8006712:	f7fd fdea 	bl	80042ea <HAL_HalfDuplex_EnableTransmitter>
    		HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_SET);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	68d8      	ldr	r0, [r3, #12]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	8a1b      	ldrh	r3, [r3, #16]
 800671e:	2201      	movs	r2, #1
 8006720:	4619      	mov	r1, r3
 8006722:	f7fb fffc 	bl	800271e <HAL_GPIO_WritePin>
        }

#if ENABLE_USART_DMA ==1
    	if(modH->xTypeHW == USART_HW)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 800672c:	2b01      	cmp	r3, #1
 800672e:	d10b      	bne.n	8006748 <sendTxBuffer+0xd8>
    	{
#endif
    		// transfer buffer to serial line IT
    		HAL_UART_Transmit_IT(modH->port, modH->u8Buffer,  modH->u8BufferSize);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6858      	ldr	r0, [r3, #4]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f103 0113 	add.w	r1, r3, #19
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006740:	461a      	mov	r2, r3
 8006742:	f7fd f8d1 	bl	80038e8 <HAL_UART_Transmit_IT>
 8006746:	e00a      	b.n	800675e <sendTxBuffer+0xee>
#if ENABLE_USART_DMA ==1
    	}
        else
        {
        	//transfer buffer to serial line DMA
        	HAL_UART_Transmit_DMA(modH->port, modH->u8Buffer, modH->u8BufferSize);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6858      	ldr	r0, [r3, #4]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f103 0113 	add.w	r1, r3, #19
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006758:	461a      	mov	r2, r3
 800675a:	f7fd f91f 	bl	800399c <HAL_UART_Transmit_DMA>

        }
#endif

        ulTaskNotifyTake(pdTRUE, 250); //wait notification from TXE interrupt
 800675e:	21fa      	movs	r1, #250	@ 0xfa
 8006760:	2001      	movs	r0, #1
 8006762:	f003 f86b 	bl	800983c <ulTaskNotifyTake>
*/
#if defined(STM32H7)  || defined(STM32F3) || defined(STM32L4) || defined(STM32L082xx) || defined(STM32F7) || defined(STM32WB) || defined(STM32G070xx) || defined(STM32F0) || defined(STM32G431xx) || defined(STM32H5)
          while((modH->port->Instance->ISR & USART_ISR_TC) ==0 )
#else
          // F429, F103, L152 ...
	  while((modH->port->Instance->SR & USART_SR_TC) ==0 )
 8006766:	bf00      	nop
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006774:	2b00      	cmp	r3, #0
 8006776:	d0f7      	beq.n	8006768 <sendTxBuffer+0xf8>
         {
 	        //block the task until the the last byte is send out of the shifting buffer in USART
         }


         if (modH->EN_Port != NULL)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	68db      	ldr	r3, [r3, #12]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d00c      	beq.n	800679a <sendTxBuffer+0x12a>
         {

             //return RS485 transceiver to receive mode
        	 HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	68d8      	ldr	r0, [r3, #12]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	8a1b      	ldrh	r3, [r3, #16]
 8006788:	2200      	movs	r2, #0
 800678a:	4619      	mov	r1, r3
 800678c:	f7fb ffc7 	bl	800271e <HAL_GPIO_WritePin>
        	 //enable receiver, disable transmitter
        	 HAL_HalfDuplex_EnableReceiver(modH->port);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	4618      	mov	r0, r3
 8006796:	f7fd fddb 	bl	8004350 <HAL_HalfDuplex_EnableReceiver>

         }

         // set timeout for master query
         if(modH->uModbusType == MB_MASTER )
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	781b      	ldrb	r3, [r3, #0]
 800679e:	2b04      	cmp	r3, #4
 80067a0:	d10c      	bne.n	80067bc <sendTxBuffer+0x14c>
         {
        	 xTimerReset(modH->xTimerTimeout,0);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f8d3 40b8 	ldr.w	r4, [r3, #184]	@ 0xb8
 80067a8:	f002 fb56 	bl	8008e58 <xTaskGetTickCount>
 80067ac:	4602      	mov	r2, r0
 80067ae:	2300      	movs	r3, #0
 80067b0:	9300      	str	r3, [sp, #0]
 80067b2:	2300      	movs	r3, #0
 80067b4:	2102      	movs	r1, #2
 80067b6:	4620      	mov	r0, r4
 80067b8:	f003 fb30 	bl	8009e1c <xTimerGenericCommand>

#endif

#endif

     modH->u8BufferSize = 0;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2200      	movs	r2, #0
 80067c0:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
     // increase message counter
     modH->u16OutCnt++;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	f8b3 309e 	ldrh.w	r3, [r3, #158]	@ 0x9e
 80067ca:	3301      	adds	r3, #1
 80067cc:	b29a      	uxth	r2, r3
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e

     //  CALLBACK
     if(modH->uModbusType == MB_SLAVE) {
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	781b      	ldrb	r3, [r3, #0]
 80067d8:	2b03      	cmp	r3, #3
 80067da:	d102      	bne.n	80067e2 <sendTxBuffer+0x172>
         ModbusSlave_TxCompleteCallback(modH);
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f7fa fa69 	bl	8000cb4 <ModbusSlave_TxCompleteCallback>
     }
}
 80067e2:	3714      	adds	r7, #20
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd90      	pop	{r4, r7, pc}

080067e8 <process_FC1>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC1(modbusHandler_t *modH )
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b086      	sub	sp, #24
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
    uint8_t u8currentBit, u8bytesno, u8bitsno;
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	7d5a      	ldrb	r2, [r3, #21]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	7d9b      	ldrb	r3, [r3, #22]
 80067f8:	4619      	mov	r1, r3
 80067fa:	4610      	mov	r0, r2
 80067fc:	f7ff fec2 	bl	8006584 <word>
 8006800:	4603      	mov	r3, r0
 8006802:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	7dda      	ldrb	r2, [r3, #23]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	7e1b      	ldrb	r3, [r3, #24]
 800680c:	4619      	mov	r1, r3
 800680e:	4610      	mov	r0, r2
 8006810:	f7ff feb8 	bl	8006584 <word>
 8006814:	4603      	mov	r3, r0
 8006816:	823b      	strh	r3, [r7, #16]

    // put the number of bytes in the outcoming message
    u8bytesno = (uint8_t) (u16Coilno / 8);
 8006818:	8a3b      	ldrh	r3, [r7, #16]
 800681a:	08db      	lsrs	r3, r3, #3
 800681c:	b29b      	uxth	r3, r3
 800681e:	75fb      	strb	r3, [r7, #23]
    if (u16Coilno % 8 != 0) u8bytesno ++;
 8006820:	8a3b      	ldrh	r3, [r7, #16]
 8006822:	f003 0307 	and.w	r3, r3, #7
 8006826:	b29b      	uxth	r3, r3
 8006828:	2b00      	cmp	r3, #0
 800682a:	d002      	beq.n	8006832 <process_FC1+0x4a>
 800682c:	7dfb      	ldrb	r3, [r7, #23]
 800682e:	3301      	adds	r3, #1
 8006830:	75fb      	strb	r3, [r7, #23]
    modH->u8Buffer[ ADD_HI ]  = u8bytesno;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	7dfa      	ldrb	r2, [r7, #23]
 8006836:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = ADD_LO;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2203      	movs	r2, #3
 800683c:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    modH->u8Buffer[modH->u8BufferSize + u8bytesno - 1 ] = 0;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006846:	461a      	mov	r2, r3
 8006848:	7dfb      	ldrb	r3, [r7, #23]
 800684a:	4413      	add	r3, r2
 800684c:	3b01      	subs	r3, #1
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	4413      	add	r3, r2
 8006852:	2200      	movs	r2, #0
 8006854:	74da      	strb	r2, [r3, #19]

    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 8006856:	2300      	movs	r3, #0
 8006858:	75bb      	strb	r3, [r7, #22]

    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 800685a:	2300      	movs	r3, #0
 800685c:	82bb      	strh	r3, [r7, #20]
 800685e:	e058      	b.n	8006912 <process_FC1+0x12a>
    {
        u16coil = u16StartCoil + u16currentCoil;
 8006860:	8a7a      	ldrh	r2, [r7, #18]
 8006862:	8abb      	ldrh	r3, [r7, #20]
 8006864:	4413      	add	r3, r2
 8006866:	81bb      	strh	r3, [r7, #12]
        u16currentRegister =  (u16coil / 16);
 8006868:	89bb      	ldrh	r3, [r7, #12]
 800686a:	091b      	lsrs	r3, r3, #4
 800686c:	817b      	strh	r3, [r7, #10]
        u8currentBit = (uint8_t) (u16coil % 16);
 800686e:	89bb      	ldrh	r3, [r7, #12]
 8006870:	b2db      	uxtb	r3, r3
 8006872:	f003 030f 	and.w	r3, r3, #15
 8006876:	727b      	strb	r3, [r7, #9]

        bitWrite(
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800687e:	897b      	ldrh	r3, [r7, #10]
 8006880:	005b      	lsls	r3, r3, #1
 8006882:	4413      	add	r3, r2
 8006884:	881b      	ldrh	r3, [r3, #0]
 8006886:	461a      	mov	r2, r3
 8006888:	7a7b      	ldrb	r3, [r7, #9]
 800688a:	fa42 f303 	asr.w	r3, r2, r3
 800688e:	f003 0301 	and.w	r3, r3, #1
 8006892:	2b00      	cmp	r3, #0
 8006894:	d014      	beq.n	80068c0 <process_FC1+0xd8>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800689c:	461a      	mov	r2, r3
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4413      	add	r3, r2
 80068a2:	7cda      	ldrb	r2, [r3, #19]
 80068a4:	7dbb      	ldrb	r3, [r7, #22]
 80068a6:	2101      	movs	r1, #1
 80068a8:	fa01 f303 	lsl.w	r3, r1, r3
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	6879      	ldr	r1, [r7, #4]
 80068b0:	f891 1093 	ldrb.w	r1, [r1, #147]	@ 0x93
 80068b4:	4313      	orrs	r3, r2
 80068b6:	b2da      	uxtb	r2, r3
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	440b      	add	r3, r1
 80068bc:	74da      	strb	r2, [r3, #19]
 80068be:	e015      	b.n	80068ec <process_FC1+0x104>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80068c6:	461a      	mov	r2, r3
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	4413      	add	r3, r2
 80068cc:	7cda      	ldrb	r2, [r3, #19]
 80068ce:	7dbb      	ldrb	r3, [r7, #22]
 80068d0:	2101      	movs	r1, #1
 80068d2:	fa01 f303 	lsl.w	r3, r1, r3
 80068d6:	b2db      	uxtb	r3, r3
 80068d8:	43db      	mvns	r3, r3
 80068da:	b2db      	uxtb	r3, r3
 80068dc:	6879      	ldr	r1, [r7, #4]
 80068de:	f891 1093 	ldrb.w	r1, [r1, #147]	@ 0x93
 80068e2:	4013      	ands	r3, r2
 80068e4:	b2da      	uxtb	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	440b      	add	r3, r1
 80068ea:	74da      	strb	r2, [r3, #19]
        	modH->u8Buffer[ modH->u8BufferSize ],
            u8bitsno,
		    bitRead( modH->u16regs[ u16currentRegister ], u8currentBit ) );
        u8bitsno ++;
 80068ec:	7dbb      	ldrb	r3, [r7, #22]
 80068ee:	3301      	adds	r3, #1
 80068f0:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 80068f2:	7dbb      	ldrb	r3, [r7, #22]
 80068f4:	2b07      	cmp	r3, #7
 80068f6:	d909      	bls.n	800690c <process_FC1+0x124>
        {
            u8bitsno = 0;
 80068f8:	2300      	movs	r3, #0
 80068fa:	75bb      	strb	r3, [r7, #22]
            modH->u8BufferSize++;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006902:	3301      	adds	r3, #1
 8006904:	b2da      	uxtb	r2, r3
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 800690c:	8abb      	ldrh	r3, [r7, #20]
 800690e:	3301      	adds	r3, #1
 8006910:	82bb      	strh	r3, [r7, #20]
 8006912:	8aba      	ldrh	r2, [r7, #20]
 8006914:	8a3b      	ldrh	r3, [r7, #16]
 8006916:	429a      	cmp	r2, r3
 8006918:	d3a2      	bcc.n	8006860 <process_FC1+0x78>
        }
    }

    // send outcoming message
    if (u16Coilno % 8 != 0) modH->u8BufferSize ++;
 800691a:	8a3b      	ldrh	r3, [r7, #16]
 800691c:	f003 0307 	and.w	r3, r3, #7
 8006920:	b29b      	uxth	r3, r3
 8006922:	2b00      	cmp	r3, #0
 8006924:	d007      	beq.n	8006936 <process_FC1+0x14e>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800692c:	3301      	adds	r3, #1
 800692e:	b2da      	uxtb	r2, r3
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800693c:	3302      	adds	r3, #2
 800693e:	73fb      	strb	r3, [r7, #15]
    sendTxBuffer(modH);
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f7ff fe95 	bl	8006670 <sendTxBuffer>
    return u8CopyBufferSize;
 8006946:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800694a:	4618      	mov	r0, r3
 800694c:	3718      	adds	r7, #24
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}

08006952 <process_FC3>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC3(modbusHandler_t *modH)
{
 8006952:	b580      	push	{r7, lr}
 8006954:	b084      	sub	sp, #16
 8006956:	af00      	add	r7, sp, #0
 8006958:	6078      	str	r0, [r7, #4]

    uint16_t u16StartAdd = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	7d5a      	ldrb	r2, [r3, #21]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	7d9b      	ldrb	r3, [r3, #22]
 8006962:	4619      	mov	r1, r3
 8006964:	4610      	mov	r0, r2
 8006966:	f7ff fe0d 	bl	8006584 <word>
 800696a:	4603      	mov	r3, r0
 800696c:	81bb      	strh	r3, [r7, #12]
    uint8_t u8regsno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	7dda      	ldrb	r2, [r3, #23]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	7e1b      	ldrb	r3, [r3, #24]
 8006976:	4619      	mov	r1, r3
 8006978:	4610      	mov	r0, r2
 800697a:	f7ff fe03 	bl	8006584 <word>
 800697e:	4603      	mov	r3, r0
 8006980:	72fb      	strb	r3, [r7, #11]
    uint8_t u8CopyBufferSize;
    uint16_t i;

    modH->u8Buffer[ 2 ]       = u8regsno * 2;
 8006982:	7afb      	ldrb	r3, [r7, #11]
 8006984:	005b      	lsls	r3, r3, #1
 8006986:	b2da      	uxtb	r2, r3
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = 3;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2203      	movs	r2, #3
 8006990:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

    for (i = u16StartAdd; i < u16StartAdd + u8regsno; i++)
 8006994:	89bb      	ldrh	r3, [r7, #12]
 8006996:	81fb      	strh	r3, [r7, #14]
 8006998:	e032      	b.n	8006a00 <process_FC3+0xae>
    {
    	modH->u8Buffer[ modH->u8BufferSize ] = highByte(modH->u16regs[i]);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80069a0:	89fb      	ldrh	r3, [r7, #14]
 80069a2:	005b      	lsls	r3, r3, #1
 80069a4:	4413      	add	r3, r2
 80069a6:	881b      	ldrh	r3, [r3, #0]
 80069a8:	0a1b      	lsrs	r3, r3, #8
 80069aa:	b29a      	uxth	r2, r3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80069b2:	4619      	mov	r1, r3
 80069b4:	b2d2      	uxtb	r2, r2
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	440b      	add	r3, r1
 80069ba:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80069c2:	3301      	adds	r3, #1
 80069c4:	b2da      	uxtb	r2, r3
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    	modH->u8Buffer[ modH->u8BufferSize ] = lowByte(modH->u16regs[i]);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80069d2:	89fb      	ldrh	r3, [r7, #14]
 80069d4:	005b      	lsls	r3, r3, #1
 80069d6:	4413      	add	r3, r2
 80069d8:	881a      	ldrh	r2, [r3, #0]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80069e0:	4619      	mov	r1, r3
 80069e2:	b2d2      	uxtb	r2, r2
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	440b      	add	r3, r1
 80069e8:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80069f0:	3301      	adds	r3, #1
 80069f2:	b2da      	uxtb	r2, r3
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    for (i = u16StartAdd; i < u16StartAdd + u8regsno; i++)
 80069fa:	89fb      	ldrh	r3, [r7, #14]
 80069fc:	3301      	adds	r3, #1
 80069fe:	81fb      	strh	r3, [r7, #14]
 8006a00:	89fa      	ldrh	r2, [r7, #14]
 8006a02:	89b9      	ldrh	r1, [r7, #12]
 8006a04:	7afb      	ldrb	r3, [r7, #11]
 8006a06:	440b      	add	r3, r1
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	dbc6      	blt.n	800699a <process_FC3+0x48>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006a12:	3302      	adds	r3, #2
 8006a14:	72bb      	strb	r3, [r7, #10]
    sendTxBuffer(modH);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f7ff fe2a 	bl	8006670 <sendTxBuffer>

    return u8CopyBufferSize;
 8006a1c:	f997 300a 	ldrsb.w	r3, [r7, #10]
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3710      	adds	r7, #16
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <process_FC5>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC5( modbusHandler_t *modH )
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
    uint8_t u8currentBit;
    uint16_t u16currentRegister;
    uint8_t u8CopyBufferSize;
    uint16_t u16coil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	7d5a      	ldrb	r2, [r3, #21]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	7d9b      	ldrb	r3, [r3, #22]
 8006a38:	4619      	mov	r1, r3
 8006a3a:	4610      	mov	r0, r2
 8006a3c:	f7ff fda2 	bl	8006584 <word>
 8006a40:	4603      	mov	r3, r0
 8006a42:	81fb      	strh	r3, [r7, #14]

    // point to the register and its bit
    u16currentRegister = (u16coil / 16);
 8006a44:	89fb      	ldrh	r3, [r7, #14]
 8006a46:	091b      	lsrs	r3, r3, #4
 8006a48:	81bb      	strh	r3, [r7, #12]
    u8currentBit = (uint8_t) (u16coil % 16);
 8006a4a:	89fb      	ldrh	r3, [r7, #14]
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	f003 030f 	and.w	r3, r3, #15
 8006a52:	72fb      	strb	r3, [r7, #11]

    // write to coil
    bitWrite(
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	7ddb      	ldrb	r3, [r3, #23]
 8006a58:	2bff      	cmp	r3, #255	@ 0xff
 8006a5a:	d115      	bne.n	8006a88 <process_FC5+0x60>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006a62:	89bb      	ldrh	r3, [r7, #12]
 8006a64:	005b      	lsls	r3, r3, #1
 8006a66:	4413      	add	r3, r2
 8006a68:	8819      	ldrh	r1, [r3, #0]
 8006a6a:	7afb      	ldrb	r3, [r7, #11]
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a72:	b29a      	uxth	r2, r3
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f8d3 0098 	ldr.w	r0, [r3, #152]	@ 0x98
 8006a7a:	89bb      	ldrh	r3, [r7, #12]
 8006a7c:	005b      	lsls	r3, r3, #1
 8006a7e:	4403      	add	r3, r0
 8006a80:	430a      	orrs	r2, r1
 8006a82:	b292      	uxth	r2, r2
 8006a84:	801a      	strh	r2, [r3, #0]
 8006a86:	e016      	b.n	8006ab6 <process_FC5+0x8e>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006a8e:	89bb      	ldrh	r3, [r7, #12]
 8006a90:	005b      	lsls	r3, r3, #1
 8006a92:	4413      	add	r3, r2
 8006a94:	8819      	ldrh	r1, [r3, #0]
 8006a96:	7afb      	ldrb	r3, [r7, #11]
 8006a98:	2201      	movs	r2, #1
 8006a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	43db      	mvns	r3, r3
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f8d3 0098 	ldr.w	r0, [r3, #152]	@ 0x98
 8006aaa:	89bb      	ldrh	r3, [r7, #12]
 8006aac:	005b      	lsls	r3, r3, #1
 8006aae:	4403      	add	r3, r0
 8006ab0:	400a      	ands	r2, r1
 8006ab2:	b292      	uxth	r2, r2
 8006ab4:	801a      	strh	r2, [r3, #0]
        u8currentBit,
		modH->u8Buffer[ NB_HI ] == 0xff );


    // send answer to master
    modH->u8BufferSize = 6;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2206      	movs	r2, #6
 8006aba:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    u8CopyBufferSize =  modH->u8BufferSize +2;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006ac4:	3302      	adds	r3, #2
 8006ac6:	72bb      	strb	r3, [r7, #10]
    sendTxBuffer(modH);
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f7ff fdd1 	bl	8006670 <sendTxBuffer>

    return u8CopyBufferSize;
 8006ace:	f997 300a 	ldrsb.w	r3, [r7, #10]
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3710      	adds	r7, #16
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}

08006ada <process_FC6>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC6(modbusHandler_t *modH )
{
 8006ada:	b580      	push	{r7, lr}
 8006adc:	b084      	sub	sp, #16
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	6078      	str	r0, [r7, #4]

    uint16_t u16add = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	7d5a      	ldrb	r2, [r3, #21]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	7d9b      	ldrb	r3, [r3, #22]
 8006aea:	4619      	mov	r1, r3
 8006aec:	4610      	mov	r0, r2
 8006aee:	f7ff fd49 	bl	8006584 <word>
 8006af2:	4603      	mov	r3, r0
 8006af4:	81fb      	strh	r3, [r7, #14]
    uint8_t u8CopyBufferSize;
    uint16_t u16val = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	7dda      	ldrb	r2, [r3, #23]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	7e1b      	ldrb	r3, [r3, #24]
 8006afe:	4619      	mov	r1, r3
 8006b00:	4610      	mov	r0, r2
 8006b02:	f7ff fd3f 	bl	8006584 <word>
 8006b06:	4603      	mov	r3, r0
 8006b08:	81bb      	strh	r3, [r7, #12]

    modH->u16regs[ u16add ] = u16val;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006b10:	89fb      	ldrh	r3, [r7, #14]
 8006b12:	005b      	lsls	r3, r3, #1
 8006b14:	4413      	add	r3, r2
 8006b16:	89ba      	ldrh	r2, [r7, #12]
 8006b18:	801a      	strh	r2, [r3, #0]

    // keep the same header
    modH->u8BufferSize = RESPONSE_SIZE;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2206      	movs	r2, #6
 8006b1e:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

    u8CopyBufferSize = modH->u8BufferSize + 2;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006b28:	3302      	adds	r3, #2
 8006b2a:	72fb      	strb	r3, [r7, #11]
    sendTxBuffer(modH);
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f7ff fd9f 	bl	8006670 <sendTxBuffer>

    return u8CopyBufferSize;
 8006b32:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3710      	adds	r7, #16
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}

08006b3e <process_FC15>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC15( modbusHandler_t *modH )
{
 8006b3e:	b580      	push	{r7, lr}
 8006b40:	b086      	sub	sp, #24
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	6078      	str	r0, [r7, #4]
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;
    bool bTemp;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	7d5a      	ldrb	r2, [r3, #21]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	7d9b      	ldrb	r3, [r3, #22]
 8006b4e:	4619      	mov	r1, r3
 8006b50:	4610      	mov	r0, r2
 8006b52:	f7ff fd17 	bl	8006584 <word>
 8006b56:	4603      	mov	r3, r0
 8006b58:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	7dda      	ldrb	r2, [r3, #23]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	7e1b      	ldrb	r3, [r3, #24]
 8006b62:	4619      	mov	r1, r3
 8006b64:	4610      	mov	r0, r2
 8006b66:	f7ff fd0d 	bl	8006584 <word>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	823b      	strh	r3, [r7, #16]


    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	75bb      	strb	r3, [r7, #22]
    u8frameByte = 7;
 8006b72:	2307      	movs	r3, #7
 8006b74:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8006b76:	2300      	movs	r3, #0
 8006b78:	82bb      	strh	r3, [r7, #20]
 8006b7a:	e058      	b.n	8006c2e <process_FC15+0xf0>
    {

        u16coil = u16StartCoil + u16currentCoil;
 8006b7c:	8a7a      	ldrh	r2, [r7, #18]
 8006b7e:	8abb      	ldrh	r3, [r7, #20]
 8006b80:	4413      	add	r3, r2
 8006b82:	81bb      	strh	r3, [r7, #12]
        u16currentRegister = (u16coil / 16);
 8006b84:	89bb      	ldrh	r3, [r7, #12]
 8006b86:	091b      	lsrs	r3, r3, #4
 8006b88:	817b      	strh	r3, [r7, #10]
        u8currentBit = (uint8_t) (u16coil % 16);
 8006b8a:	89bb      	ldrh	r3, [r7, #12]
 8006b8c:	b2db      	uxtb	r3, r3
 8006b8e:	f003 030f 	and.w	r3, r3, #15
 8006b92:	727b      	strb	r3, [r7, #9]

        bTemp = bitRead(
 8006b94:	7dfb      	ldrb	r3, [r7, #23]
 8006b96:	687a      	ldr	r2, [r7, #4]
 8006b98:	4413      	add	r3, r2
 8006b9a:	7cdb      	ldrb	r3, [r3, #19]
 8006b9c:	461a      	mov	r2, r3
 8006b9e:	7dbb      	ldrb	r3, [r7, #22]
 8006ba0:	fa42 f303 	asr.w	r3, r2, r3
 8006ba4:	f003 0301 	and.w	r3, r3, #1
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	bf14      	ite	ne
 8006bac:	2301      	movne	r3, #1
 8006bae:	2300      	moveq	r3, #0
 8006bb0:	723b      	strb	r3, [r7, #8]
        			modH->u8Buffer[ u8frameByte ],
                    u8bitsno );

        bitWrite(
 8006bb2:	7a3b      	ldrb	r3, [r7, #8]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d015      	beq.n	8006be4 <process_FC15+0xa6>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006bbe:	897b      	ldrh	r3, [r7, #10]
 8006bc0:	005b      	lsls	r3, r3, #1
 8006bc2:	4413      	add	r3, r2
 8006bc4:	8819      	ldrh	r1, [r3, #0]
 8006bc6:	7a7b      	ldrb	r3, [r7, #9]
 8006bc8:	2201      	movs	r2, #1
 8006bca:	fa02 f303 	lsl.w	r3, r2, r3
 8006bce:	b29a      	uxth	r2, r3
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f8d3 0098 	ldr.w	r0, [r3, #152]	@ 0x98
 8006bd6:	897b      	ldrh	r3, [r7, #10]
 8006bd8:	005b      	lsls	r3, r3, #1
 8006bda:	4403      	add	r3, r0
 8006bdc:	430a      	orrs	r2, r1
 8006bde:	b292      	uxth	r2, r2
 8006be0:	801a      	strh	r2, [r3, #0]
 8006be2:	e016      	b.n	8006c12 <process_FC15+0xd4>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006bea:	897b      	ldrh	r3, [r7, #10]
 8006bec:	005b      	lsls	r3, r3, #1
 8006bee:	4413      	add	r3, r2
 8006bf0:	8819      	ldrh	r1, [r3, #0]
 8006bf2:	7a7b      	ldrb	r3, [r7, #9]
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	43db      	mvns	r3, r3
 8006bfe:	b29a      	uxth	r2, r3
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f8d3 0098 	ldr.w	r0, [r3, #152]	@ 0x98
 8006c06:	897b      	ldrh	r3, [r7, #10]
 8006c08:	005b      	lsls	r3, r3, #1
 8006c0a:	4403      	add	r3, r0
 8006c0c:	400a      	ands	r2, r1
 8006c0e:	b292      	uxth	r2, r2
 8006c10:	801a      	strh	r2, [r3, #0]
            modH->u16regs[ u16currentRegister ],
            u8currentBit,
            bTemp );

        u8bitsno ++;
 8006c12:	7dbb      	ldrb	r3, [r7, #22]
 8006c14:	3301      	adds	r3, #1
 8006c16:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 8006c18:	7dbb      	ldrb	r3, [r7, #22]
 8006c1a:	2b07      	cmp	r3, #7
 8006c1c:	d904      	bls.n	8006c28 <process_FC15+0xea>
        {
            u8bitsno = 0;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	75bb      	strb	r3, [r7, #22]
            u8frameByte++;
 8006c22:	7dfb      	ldrb	r3, [r7, #23]
 8006c24:	3301      	adds	r3, #1
 8006c26:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8006c28:	8abb      	ldrh	r3, [r7, #20]
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	82bb      	strh	r3, [r7, #20]
 8006c2e:	8aba      	ldrh	r2, [r7, #20]
 8006c30:	8a3b      	ldrh	r3, [r7, #16]
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d3a2      	bcc.n	8006b7c <process_FC15+0x3e>
        }
    }

    // send outcoming message
    // it's just a copy of the incomping frame until 6th byte
    modH->u8BufferSize         = 6;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2206      	movs	r2, #6
 8006c3a:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006c44:	3302      	adds	r3, #2
 8006c46:	73fb      	strb	r3, [r7, #15]
    sendTxBuffer(modH);
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f7ff fd11 	bl	8006670 <sendTxBuffer>
    return u8CopyBufferSize;
 8006c4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006c52:	4618      	mov	r0, r3
 8006c54:	3718      	adds	r7, #24
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}

08006c5a <process_FC16>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC16(modbusHandler_t *modH )
{
 8006c5a:	b580      	push	{r7, lr}
 8006c5c:	b086      	sub	sp, #24
 8006c5e:	af00      	add	r7, sp, #0
 8006c60:	6078      	str	r0, [r7, #4]
    uint16_t u16StartAdd = modH->u8Buffer[ ADD_HI ] << 8 | modH->u8Buffer[ ADD_LO ];
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	7d5b      	ldrb	r3, [r3, #21]
 8006c66:	b21b      	sxth	r3, r3
 8006c68:	021b      	lsls	r3, r3, #8
 8006c6a:	b21a      	sxth	r2, r3
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	7d9b      	ldrb	r3, [r3, #22]
 8006c70:	b21b      	sxth	r3, r3
 8006c72:	4313      	orrs	r3, r2
 8006c74:	b21b      	sxth	r3, r3
 8006c76:	82bb      	strh	r3, [r7, #20]
    uint16_t u16regsno = modH->u8Buffer[ NB_HI ] << 8 | modH->u8Buffer[ NB_LO ];
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	7ddb      	ldrb	r3, [r3, #23]
 8006c7c:	b21b      	sxth	r3, r3
 8006c7e:	021b      	lsls	r3, r3, #8
 8006c80:	b21a      	sxth	r2, r3
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	7e1b      	ldrb	r3, [r3, #24]
 8006c86:	b21b      	sxth	r3, r3
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	b21b      	sxth	r3, r3
 8006c8c:	827b      	strh	r3, [r7, #18]
    uint8_t u8CopyBufferSize;
    uint16_t i;
    uint16_t temp;

    // build header
    modH->u8Buffer[ NB_HI ]   = 0;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2200      	movs	r2, #0
 8006c92:	75da      	strb	r2, [r3, #23]
    modH->u8Buffer[ NB_LO ]   = (uint8_t) u16regsno; // answer is always 256 or less bytes
 8006c94:	8a7b      	ldrh	r3, [r7, #18]
 8006c96:	b2da      	uxtb	r2, r3
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	761a      	strb	r2, [r3, #24]
    modH->u8BufferSize         = RESPONSE_SIZE;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2206      	movs	r2, #6
 8006ca0:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

    // write registers
    for (i = 0; i < u16regsno; i++)
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	82fb      	strh	r3, [r7, #22]
 8006ca8:	e01d      	b.n	8006ce6 <process_FC16+0x8c>
    {
        temp = word(
        		modH->u8Buffer[ (BYTE_CNT + 1) + i * 2 ],
 8006caa:	8afb      	ldrh	r3, [r7, #22]
 8006cac:	005b      	lsls	r3, r3, #1
 8006cae:	3307      	adds	r3, #7
        temp = word(
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	4413      	add	r3, r2
 8006cb4:	7cd8      	ldrb	r0, [r3, #19]
				modH->u8Buffer[ (BYTE_CNT + 2) + i * 2 ]);
 8006cb6:	8afb      	ldrh	r3, [r7, #22]
 8006cb8:	3304      	adds	r3, #4
 8006cba:	005b      	lsls	r3, r3, #1
        temp = word(
 8006cbc:	687a      	ldr	r2, [r7, #4]
 8006cbe:	4413      	add	r3, r2
 8006cc0:	7cdb      	ldrb	r3, [r3, #19]
 8006cc2:	4619      	mov	r1, r3
 8006cc4:	f7ff fc5e 	bl	8006584 <word>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	81fb      	strh	r3, [r7, #14]

        modH->u16regs[ u16StartAdd + i ] = temp;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006cd2:	8ab9      	ldrh	r1, [r7, #20]
 8006cd4:	8afb      	ldrh	r3, [r7, #22]
 8006cd6:	440b      	add	r3, r1
 8006cd8:	005b      	lsls	r3, r3, #1
 8006cda:	4413      	add	r3, r2
 8006cdc:	89fa      	ldrh	r2, [r7, #14]
 8006cde:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < u16regsno; i++)
 8006ce0:	8afb      	ldrh	r3, [r7, #22]
 8006ce2:	3301      	adds	r3, #1
 8006ce4:	82fb      	strh	r3, [r7, #22]
 8006ce6:	8afa      	ldrh	r2, [r7, #22]
 8006ce8:	8a7b      	ldrh	r3, [r7, #18]
 8006cea:	429a      	cmp	r2, r3
 8006cec:	d3dd      	bcc.n	8006caa <process_FC16+0x50>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006cf4:	3302      	adds	r3, #2
 8006cf6:	747b      	strb	r3, [r7, #17]
    sendTxBuffer(modH);
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f7ff fcb9 	bl	8006670 <sendTxBuffer>

    return u8CopyBufferSize;
 8006cfe:	f997 3011 	ldrsb.w	r3, [r7, #17]
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3718      	adds	r7, #24
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd80      	pop	{r7, pc}
	...

08006d0c <HAL_UART_TxCpltCallback>:
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b086      	sub	sp, #24
 8006d10:	af02      	add	r7, sp, #8
 8006d12:	6078      	str	r0, [r7, #4]
	/* Modbus RTU TX callback BEGIN */
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8006d14:	2300      	movs	r3, #0
 8006d16:	60bb      	str	r3, [r7, #8]
	int i;
	for (i = 0; i < numberHandlers; i++ )
 8006d18:	2300      	movs	r3, #0
 8006d1a:	60fb      	str	r3, [r7, #12]
 8006d1c:	e019      	b.n	8006d52 <HAL_UART_TxCpltCallback+0x46>
	{
	   	if (mHandlers[i]->port == huart  )
 8006d1e:	4a17      	ldr	r2, [pc, #92]	@ (8006d7c <HAL_UART_TxCpltCallback+0x70>)
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	687a      	ldr	r2, [r7, #4]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d10e      	bne.n	8006d4c <HAL_UART_TxCpltCallback+0x40>
	   	{
	   		// notify the end of TX
	   		xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0, eNoAction, &xHigherPriorityTaskWoken);
 8006d2e:	4a13      	ldr	r2, [pc, #76]	@ (8006d7c <HAL_UART_TxCpltCallback+0x70>)
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d36:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
 8006d3a:	f107 0308 	add.w	r3, r7, #8
 8006d3e:	9300      	str	r3, [sp, #0]
 8006d40:	2300      	movs	r3, #0
 8006d42:	2200      	movs	r2, #0
 8006d44:	2100      	movs	r1, #0
 8006d46:	f002 fe87 	bl	8009a58 <xTaskGenericNotifyFromISR>
	   		break;
 8006d4a:	e008      	b.n	8006d5e <HAL_UART_TxCpltCallback+0x52>
	for (i = 0; i < numberHandlers; i++ )
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	3301      	adds	r3, #1
 8006d50:	60fb      	str	r3, [r7, #12]
 8006d52:	4b0b      	ldr	r3, [pc, #44]	@ (8006d80 <HAL_UART_TxCpltCallback+0x74>)
 8006d54:	781b      	ldrb	r3, [r3, #0]
 8006d56:	461a      	mov	r2, r3
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	dbdf      	blt.n	8006d1e <HAL_UART_TxCpltCallback+0x12>
	   	}

	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d007      	beq.n	8006d74 <HAL_UART_TxCpltCallback+0x68>
 8006d64:	4b07      	ldr	r3, [pc, #28]	@ (8006d84 <HAL_UART_TxCpltCallback+0x78>)
 8006d66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d6a:	601a      	str	r2, [r3, #0]
 8006d6c:	f3bf 8f4f 	dsb	sy
 8006d70:	f3bf 8f6f 	isb	sy
	/*
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 * */

}
 8006d74:	bf00      	nop
 8006d76:	3710      	adds	r7, #16
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}
 8006d7c:	20000cfc 	.word	0x20000cfc
 8006d80:	20000d04 	.word	0x20000d04
 8006d84:	e000ed04 	.word	0xe000ed04

08006d88 <HAL_UART_RxCpltCallback>:
 * user should implement the correct control flow and verification to maintain
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8006d88:	b590      	push	{r4, r7, lr}
 8006d8a:	b087      	sub	sp, #28
 8006d8c:	af02      	add	r7, sp, #8
 8006d8e:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8006d90:	2300      	movs	r3, #0
 8006d92:	60bb      	str	r3, [r7, #8]

	/* Modbus RTU RX callback BEGIN */
    int i;
    for (i = 0; i < numberHandlers; i++ )
 8006d94:	2300      	movs	r3, #0
 8006d96:	60fb      	str	r3, [r7, #12]
 8006d98:	e042      	b.n	8006e20 <HAL_UART_RxCpltCallback+0x98>
    {
    	if (mHandlers[i]->port == UartHandle  )
 8006d9a:	4a2d      	ldr	r2, [pc, #180]	@ (8006e50 <HAL_UART_RxCpltCallback+0xc8>)
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	687a      	ldr	r2, [r7, #4]
 8006da6:	429a      	cmp	r2, r3
 8006da8:	d137      	bne.n	8006e1a <HAL_UART_RxCpltCallback+0x92>
    	{

    		if(mHandlers[i]->xTypeHW == USART_HW)
 8006daa:	4a29      	ldr	r2, [pc, #164]	@ (8006e50 <HAL_UART_RxCpltCallback+0xc8>)
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006db2:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006db6:	2b01      	cmp	r3, #1
 8006db8:	d139      	bne.n	8006e2e <HAL_UART_RxCpltCallback+0xa6>
    		{
    			RingAdd(&mHandlers[i]->xBufferRX, mHandlers[i]->dataRX);
 8006dba:	4a25      	ldr	r2, [pc, #148]	@ (8006e50 <HAL_UART_RxCpltCallback+0xc8>)
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dc2:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 8006dc6:	4922      	ldr	r1, [pc, #136]	@ (8006e50 <HAL_UART_RxCpltCallback+0xc8>)
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006dce:	f893 30a6 	ldrb.w	r3, [r3, #166]	@ 0xa6
 8006dd2:	4619      	mov	r1, r3
 8006dd4:	4610      	mov	r0, r2
 8006dd6:	f7fe fb67 	bl	80054a8 <RingAdd>
    			HAL_UART_Receive_IT(mHandlers[i]->port, &mHandlers[i]->dataRX, 1);
 8006dda:	4a1d      	ldr	r2, [pc, #116]	@ (8006e50 <HAL_UART_RxCpltCallback+0xc8>)
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006de2:	6858      	ldr	r0, [r3, #4]
 8006de4:	4a1a      	ldr	r2, [pc, #104]	@ (8006e50 <HAL_UART_RxCpltCallback+0xc8>)
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dec:	33a6      	adds	r3, #166	@ 0xa6
 8006dee:	2201      	movs	r2, #1
 8006df0:	4619      	mov	r1, r3
 8006df2:	f7fc fdae 	bl	8003952 <HAL_UART_Receive_IT>
    			xTimerResetFromISR(mHandlers[i]->xTimerT35, &xHigherPriorityTaskWoken);
 8006df6:	4a16      	ldr	r2, [pc, #88]	@ (8006e50 <HAL_UART_RxCpltCallback+0xc8>)
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dfe:	f8d3 40b4 	ldr.w	r4, [r3, #180]	@ 0xb4
 8006e02:	f002 f837 	bl	8008e74 <xTaskGetTickCountFromISR>
 8006e06:	4602      	mov	r2, r0
 8006e08:	f107 0308 	add.w	r3, r7, #8
 8006e0c:	2100      	movs	r1, #0
 8006e0e:	9100      	str	r1, [sp, #0]
 8006e10:	2107      	movs	r1, #7
 8006e12:	4620      	mov	r0, r4
 8006e14:	f003 f802 	bl	8009e1c <xTimerGenericCommand>
    		}
    		break;
 8006e18:	e009      	b.n	8006e2e <HAL_UART_RxCpltCallback+0xa6>
    for (i = 0; i < numberHandlers; i++ )
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	3301      	adds	r3, #1
 8006e1e:	60fb      	str	r3, [r7, #12]
 8006e20:	4b0c      	ldr	r3, [pc, #48]	@ (8006e54 <HAL_UART_RxCpltCallback+0xcc>)
 8006e22:	781b      	ldrb	r3, [r3, #0]
 8006e24:	461a      	mov	r2, r3
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	dbb6      	blt.n	8006d9a <HAL_UART_RxCpltCallback+0x12>
 8006e2c:	e000      	b.n	8006e30 <HAL_UART_RxCpltCallback+0xa8>
    		break;
 8006e2e:	bf00      	nop
    	}
    }
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d007      	beq.n	8006e46 <HAL_UART_RxCpltCallback+0xbe>
 8006e36:	4b08      	ldr	r3, [pc, #32]	@ (8006e58 <HAL_UART_RxCpltCallback+0xd0>)
 8006e38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e3c:	601a      	str	r2, [r3, #0]
 8006e3e:	f3bf 8f4f 	dsb	sy
 8006e42:	f3bf 8f6f 	isb	sy
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 *
	 * */

}
 8006e46:	bf00      	nop
 8006e48:	3714      	adds	r7, #20
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	bd90      	pop	{r4, r7, pc}
 8006e4e:	bf00      	nop
 8006e50:	20000cfc 	.word	0x20000cfc
 8006e54:	20000d04 	.word	0x20000d04
 8006e58:	e000ed04 	.word	0xe000ed04

08006e5c <HAL_UART_ErrorCallback>:
 * handled by the HAL
 * */


void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b088      	sub	sp, #32
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
    int i;

    for (i = 0; i < numberHandlers; i++)
 8006e64:	2300      	movs	r3, #0
 8006e66:	61fb      	str	r3, [r7, #28]
 8006e68:	e06a      	b.n	8006f40 <HAL_UART_ErrorCallback+0xe4>
    {
        if (mHandlers[i]->port == huart)
 8006e6a:	4a3b      	ldr	r2, [pc, #236]	@ (8006f58 <HAL_UART_ErrorCallback+0xfc>)
 8006e6c:	69fb      	ldr	r3, [r7, #28]
 8006e6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d15f      	bne.n	8006f3a <HAL_UART_ErrorCallback+0xde>
        {
            // Xa tt c c li
            __HAL_UART_CLEAR_OREFLAG(huart);
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	61bb      	str	r3, [r7, #24]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	61bb      	str	r3, [r7, #24]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	685b      	ldr	r3, [r3, #4]
 8006e8c:	61bb      	str	r3, [r7, #24]
 8006e8e:	69bb      	ldr	r3, [r7, #24]
            __HAL_UART_CLEAR_FEFLAG(huart);
 8006e90:	2300      	movs	r3, #0
 8006e92:	617b      	str	r3, [r7, #20]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	617b      	str	r3, [r7, #20]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	617b      	str	r3, [r7, #20]
 8006ea4:	697b      	ldr	r3, [r7, #20]
            __HAL_UART_CLEAR_NEFLAG(huart);
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	613b      	str	r3, [r7, #16]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	613b      	str	r3, [r7, #16]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	613b      	str	r3, [r7, #16]
 8006eba:	693b      	ldr	r3, [r7, #16]
            __HAL_UART_CLEAR_PEFLAG(huart);
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	60fb      	str	r3, [r7, #12]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	60fb      	str	r3, [r7, #12]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	60fb      	str	r3, [r7, #12]
 8006ed0:	68fb      	ldr	r3, [r7, #12]

            if(mHandlers[i]->xTypeHW == USART_HW_DMA)
 8006ed2:	4a21      	ldr	r2, [pc, #132]	@ (8006f58 <HAL_UART_ErrorCallback+0xfc>)
 8006ed4:	69fb      	ldr	r3, [r7, #28]
 8006ed6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006eda:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006ede:	2b04      	cmp	r3, #4
 8006ee0:	d135      	bne.n	8006f4e <HAL_UART_ErrorCallback+0xf2>
            {
                HAL_UART_DMAStop(mHandlers[i]->port);
 8006ee2:	4a1d      	ldr	r2, [pc, #116]	@ (8006f58 <HAL_UART_ErrorCallback+0xfc>)
 8006ee4:	69fb      	ldr	r3, [r7, #28]
 8006ee6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	4618      	mov	r0, r3
 8006eee:	f7fc fdc5 	bl	8003a7c <HAL_UART_DMAStop>

                // Khi ng li DMA
                if(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port,
 8006ef2:	4a19      	ldr	r2, [pc, #100]	@ (8006f58 <HAL_UART_ErrorCallback+0xfc>)
 8006ef4:	69fb      	ldr	r3, [r7, #28]
 8006ef6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006efa:	6858      	ldr	r0, [r3, #4]
                    mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) == HAL_OK)
 8006efc:	4a16      	ldr	r2, [pc, #88]	@ (8006f58 <HAL_UART_ErrorCallback+0xfc>)
 8006efe:	69fb      	ldr	r3, [r7, #28]
 8006f00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f04:	33c0      	adds	r3, #192	@ 0xc0
                if(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port,
 8006f06:	2280      	movs	r2, #128	@ 0x80
 8006f08:	4619      	mov	r1, r3
 8006f0a:	f7fc fe36 	bl	8003b7a <HAL_UARTEx_ReceiveToIdle_DMA>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d11c      	bne.n	8006f4e <HAL_UART_ErrorCallback+0xf2>
                {
                    __HAL_DMA_DISABLE_IT(mHandlers[i]->port->hdmarx, DMA_IT_HT);
 8006f14:	4a10      	ldr	r2, [pc, #64]	@ (8006f58 <HAL_UART_ErrorCallback+0xfc>)
 8006f16:	69fb      	ldr	r3, [r7, #28]
 8006f18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	681a      	ldr	r2, [r3, #0]
 8006f24:	490c      	ldr	r1, [pc, #48]	@ (8006f58 <HAL_UART_ErrorCallback+0xfc>)
 8006f26:	69fb      	ldr	r3, [r7, #28]
 8006f28:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f022 0204 	bic.w	r2, r2, #4
 8006f36:	601a      	str	r2, [r3, #0]
                }
            }

            break;
 8006f38:	e009      	b.n	8006f4e <HAL_UART_ErrorCallback+0xf2>
    for (i = 0; i < numberHandlers; i++)
 8006f3a:	69fb      	ldr	r3, [r7, #28]
 8006f3c:	3301      	adds	r3, #1
 8006f3e:	61fb      	str	r3, [r7, #28]
 8006f40:	4b06      	ldr	r3, [pc, #24]	@ (8006f5c <HAL_UART_ErrorCallback+0x100>)
 8006f42:	781b      	ldrb	r3, [r3, #0]
 8006f44:	461a      	mov	r2, r3
 8006f46:	69fb      	ldr	r3, [r7, #28]
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	db8e      	blt.n	8006e6a <HAL_UART_ErrorCallback+0xe>
        }
    }
}
 8006f4c:	e000      	b.n	8006f50 <HAL_UART_ErrorCallback+0xf4>
            break;
 8006f4e:	bf00      	nop
}
 8006f50:	bf00      	nop
 8006f52:	3720      	adds	r7, #32
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bd80      	pop	{r7, pc}
 8006f58:	20000cfc 	.word	0x20000cfc
 8006f5c:	20000d04 	.word	0x20000d04

08006f60 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b086      	sub	sp, #24
 8006f64:	af02      	add	r7, sp, #8
 8006f66:	6078      	str	r0, [r7, #4]
 8006f68:	460b      	mov	r3, r1
 8006f6a:	807b      	strh	r3, [r7, #2]
	    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	60bb      	str	r3, [r7, #8]
		/* Modbus RTU RX callback BEGIN */
	    int i;
	    for (i = 0; i < numberHandlers; i++ )
 8006f70:	2300      	movs	r3, #0
 8006f72:	60fb      	str	r3, [r7, #12]
 8006f74:	e05f      	b.n	8007036 <HAL_UARTEx_RxEventCallback+0xd6>
	    {
	    	if (mHandlers[i]->port == huart  )
 8006f76:	4a3b      	ldr	r2, [pc, #236]	@ (8007064 <HAL_UARTEx_RxEventCallback+0x104>)
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	687a      	ldr	r2, [r7, #4]
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d154      	bne.n	8007030 <HAL_UARTEx_RxEventCallback+0xd0>
	    	{


	    		if(mHandlers[i]->xTypeHW == USART_HW_DMA)
 8006f86:	4a37      	ldr	r2, [pc, #220]	@ (8007064 <HAL_UARTEx_RxEventCallback+0x104>)
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f8e:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006f92:	2b04      	cmp	r3, #4
 8006f94:	d156      	bne.n	8007044 <HAL_UARTEx_RxEventCallback+0xe4>
	    		{
	    			if(Size) //check if we have received any byte
 8006f96:	887b      	ldrh	r3, [r7, #2]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d053      	beq.n	8007044 <HAL_UARTEx_RxEventCallback+0xe4>
	    			{
		    				mHandlers[i]->xBufferRX.u8available = Size;
 8006f9c:	4a31      	ldr	r2, [pc, #196]	@ (8007064 <HAL_UARTEx_RxEventCallback+0x104>)
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fa4:	887a      	ldrh	r2, [r7, #2]
 8006fa6:	b2d2      	uxtb	r2, r2
 8006fa8:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
		    				mHandlers[i]->xBufferRX.overflow = false;
 8006fac:	4a2d      	ldr	r2, [pc, #180]	@ (8007064 <HAL_UARTEx_RxEventCallback+0x104>)
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143

		    				while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 8006fba:	e007      	b.n	8006fcc <HAL_UARTEx_RxEventCallback+0x6c>
		    				{
		    					HAL_UART_DMAStop(mHandlers[i]->port);
 8006fbc:	4a29      	ldr	r2, [pc, #164]	@ (8007064 <HAL_UARTEx_RxEventCallback+0x104>)
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f7fc fd58 	bl	8003a7c <HAL_UART_DMAStop>
		    				while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 8006fcc:	4a25      	ldr	r2, [pc, #148]	@ (8007064 <HAL_UARTEx_RxEventCallback+0x104>)
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fd4:	6858      	ldr	r0, [r3, #4]
 8006fd6:	4a23      	ldr	r2, [pc, #140]	@ (8007064 <HAL_UARTEx_RxEventCallback+0x104>)
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fde:	33c0      	adds	r3, #192	@ 0xc0
 8006fe0:	2280      	movs	r2, #128	@ 0x80
 8006fe2:	4619      	mov	r1, r3
 8006fe4:	f7fc fdc9 	bl	8003b7a <HAL_UARTEx_ReceiveToIdle_DMA>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d1e6      	bne.n	8006fbc <HAL_UARTEx_RxEventCallback+0x5c>

		    				}
		    				__HAL_DMA_DISABLE_IT(mHandlers[i]->port->hdmarx, DMA_IT_HT); // we don't need half-transfer interrupt
 8006fee:	4a1d      	ldr	r2, [pc, #116]	@ (8007064 <HAL_UARTEx_RxEventCallback+0x104>)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681a      	ldr	r2, [r3, #0]
 8006ffe:	4919      	ldr	r1, [pc, #100]	@ (8007064 <HAL_UARTEx_RxEventCallback+0x104>)
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f022 0204 	bic.w	r2, r2, #4
 8007010:	601a      	str	r2, [r3, #0]

		    				xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0 , eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8007012:	4a14      	ldr	r2, [pc, #80]	@ (8007064 <HAL_UARTEx_RxEventCallback+0x104>)
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800701a:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
 800701e:	f107 0308 	add.w	r3, r7, #8
 8007022:	9300      	str	r3, [sp, #0]
 8007024:	2300      	movs	r3, #0
 8007026:	2203      	movs	r2, #3
 8007028:	2100      	movs	r1, #0
 800702a:	f002 fd15 	bl	8009a58 <xTaskGenericNotifyFromISR>
	    			}
	    		}

	    		break;
 800702e:	e009      	b.n	8007044 <HAL_UARTEx_RxEventCallback+0xe4>
	    for (i = 0; i < numberHandlers; i++ )
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	3301      	adds	r3, #1
 8007034:	60fb      	str	r3, [r7, #12]
 8007036:	4b0c      	ldr	r3, [pc, #48]	@ (8007068 <HAL_UARTEx_RxEventCallback+0x108>)
 8007038:	781b      	ldrb	r3, [r3, #0]
 800703a:	461a      	mov	r2, r3
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	4293      	cmp	r3, r2
 8007040:	db99      	blt.n	8006f76 <HAL_UARTEx_RxEventCallback+0x16>
 8007042:	e000      	b.n	8007046 <HAL_UARTEx_RxEventCallback+0xe6>
	    		break;
 8007044:	bf00      	nop
	    	}
	    }
	    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d007      	beq.n	800705c <HAL_UARTEx_RxEventCallback+0xfc>
 800704c:	4b07      	ldr	r3, [pc, #28]	@ (800706c <HAL_UARTEx_RxEventCallback+0x10c>)
 800704e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007052:	601a      	str	r2, [r3, #0]
 8007054:	f3bf 8f4f 	dsb	sy
 8007058:	f3bf 8f6f 	isb	sy
}
 800705c:	bf00      	nop
 800705e:	3710      	adds	r7, #16
 8007060:	46bd      	mov	sp, r7
 8007062:	bd80      	pop	{r7, pc}
 8007064:	20000cfc 	.word	0x20000cfc
 8007068:	20000d04 	.word	0x20000d04
 800706c:	e000ed04 	.word	0xe000ed04

08007070 <__NVIC_SetPriority>:
{
 8007070:	b480      	push	{r7}
 8007072:	b083      	sub	sp, #12
 8007074:	af00      	add	r7, sp, #0
 8007076:	4603      	mov	r3, r0
 8007078:	6039      	str	r1, [r7, #0]
 800707a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800707c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007080:	2b00      	cmp	r3, #0
 8007082:	db0a      	blt.n	800709a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	b2da      	uxtb	r2, r3
 8007088:	490c      	ldr	r1, [pc, #48]	@ (80070bc <__NVIC_SetPriority+0x4c>)
 800708a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800708e:	0112      	lsls	r2, r2, #4
 8007090:	b2d2      	uxtb	r2, r2
 8007092:	440b      	add	r3, r1
 8007094:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007098:	e00a      	b.n	80070b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	b2da      	uxtb	r2, r3
 800709e:	4908      	ldr	r1, [pc, #32]	@ (80070c0 <__NVIC_SetPriority+0x50>)
 80070a0:	79fb      	ldrb	r3, [r7, #7]
 80070a2:	f003 030f 	and.w	r3, r3, #15
 80070a6:	3b04      	subs	r3, #4
 80070a8:	0112      	lsls	r2, r2, #4
 80070aa:	b2d2      	uxtb	r2, r2
 80070ac:	440b      	add	r3, r1
 80070ae:	761a      	strb	r2, [r3, #24]
}
 80070b0:	bf00      	nop
 80070b2:	370c      	adds	r7, #12
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bc80      	pop	{r7}
 80070b8:	4770      	bx	lr
 80070ba:	bf00      	nop
 80070bc:	e000e100 	.word	0xe000e100
 80070c0:	e000ed00 	.word	0xe000ed00

080070c4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80070c4:	b580      	push	{r7, lr}
 80070c6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80070c8:	4b05      	ldr	r3, [pc, #20]	@ (80070e0 <SysTick_Handler+0x1c>)
 80070ca:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80070cc:	f002 fa28 	bl	8009520 <xTaskGetSchedulerState>
 80070d0:	4603      	mov	r3, r0
 80070d2:	2b01      	cmp	r3, #1
 80070d4:	d001      	beq.n	80070da <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80070d6:	f003 fb1f 	bl	800a718 <xPortSysTickHandler>
  }
}
 80070da:	bf00      	nop
 80070dc:	bd80      	pop	{r7, pc}
 80070de:	bf00      	nop
 80070e0:	e000e010 	.word	0xe000e010

080070e4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80070e4:	b580      	push	{r7, lr}
 80070e6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80070e8:	2100      	movs	r1, #0
 80070ea:	f06f 0004 	mvn.w	r0, #4
 80070ee:	f7ff ffbf 	bl	8007070 <__NVIC_SetPriority>
#endif
}
 80070f2:	bf00      	nop
 80070f4:	bd80      	pop	{r7, pc}
	...

080070f8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80070f8:	b480      	push	{r7}
 80070fa:	b083      	sub	sp, #12
 80070fc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80070fe:	f3ef 8305 	mrs	r3, IPSR
 8007102:	603b      	str	r3, [r7, #0]
  return(result);
 8007104:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007106:	2b00      	cmp	r3, #0
 8007108:	d003      	beq.n	8007112 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800710a:	f06f 0305 	mvn.w	r3, #5
 800710e:	607b      	str	r3, [r7, #4]
 8007110:	e00c      	b.n	800712c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007112:	4b09      	ldr	r3, [pc, #36]	@ (8007138 <osKernelInitialize+0x40>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d105      	bne.n	8007126 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800711a:	4b07      	ldr	r3, [pc, #28]	@ (8007138 <osKernelInitialize+0x40>)
 800711c:	2201      	movs	r2, #1
 800711e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007120:	2300      	movs	r3, #0
 8007122:	607b      	str	r3, [r7, #4]
 8007124:	e002      	b.n	800712c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007126:	f04f 33ff 	mov.w	r3, #4294967295
 800712a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800712c:	687b      	ldr	r3, [r7, #4]
}
 800712e:	4618      	mov	r0, r3
 8007130:	370c      	adds	r7, #12
 8007132:	46bd      	mov	sp, r7
 8007134:	bc80      	pop	{r7}
 8007136:	4770      	bx	lr
 8007138:	20000d08 	.word	0x20000d08

0800713c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007142:	f3ef 8305 	mrs	r3, IPSR
 8007146:	603b      	str	r3, [r7, #0]
  return(result);
 8007148:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800714a:	2b00      	cmp	r3, #0
 800714c:	d003      	beq.n	8007156 <osKernelStart+0x1a>
    stat = osErrorISR;
 800714e:	f06f 0305 	mvn.w	r3, #5
 8007152:	607b      	str	r3, [r7, #4]
 8007154:	e010      	b.n	8007178 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007156:	4b0b      	ldr	r3, [pc, #44]	@ (8007184 <osKernelStart+0x48>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	2b01      	cmp	r3, #1
 800715c:	d109      	bne.n	8007172 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800715e:	f7ff ffc1 	bl	80070e4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007162:	4b08      	ldr	r3, [pc, #32]	@ (8007184 <osKernelStart+0x48>)
 8007164:	2202      	movs	r2, #2
 8007166:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007168:	f001 fd5a 	bl	8008c20 <vTaskStartScheduler>
      stat = osOK;
 800716c:	2300      	movs	r3, #0
 800716e:	607b      	str	r3, [r7, #4]
 8007170:	e002      	b.n	8007178 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007172:	f04f 33ff 	mov.w	r3, #4294967295
 8007176:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007178:	687b      	ldr	r3, [r7, #4]
}
 800717a:	4618      	mov	r0, r3
 800717c:	3708      	adds	r7, #8
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}
 8007182:	bf00      	nop
 8007184:	20000d08 	.word	0x20000d08

08007188 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007188:	b580      	push	{r7, lr}
 800718a:	b08e      	sub	sp, #56	@ 0x38
 800718c:	af04      	add	r7, sp, #16
 800718e:	60f8      	str	r0, [r7, #12]
 8007190:	60b9      	str	r1, [r7, #8]
 8007192:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007194:	2300      	movs	r3, #0
 8007196:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007198:	f3ef 8305 	mrs	r3, IPSR
 800719c:	617b      	str	r3, [r7, #20]
  return(result);
 800719e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d17e      	bne.n	80072a2 <osThreadNew+0x11a>
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d07b      	beq.n	80072a2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80071aa:	2380      	movs	r3, #128	@ 0x80
 80071ac:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80071ae:	2318      	movs	r3, #24
 80071b0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80071b2:	2300      	movs	r3, #0
 80071b4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80071b6:	f04f 33ff 	mov.w	r3, #4294967295
 80071ba:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d045      	beq.n	800724e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d002      	beq.n	80071d0 <osThreadNew+0x48>
        name = attr->name;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	699b      	ldr	r3, [r3, #24]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d002      	beq.n	80071de <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	699b      	ldr	r3, [r3, #24]
 80071dc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80071de:	69fb      	ldr	r3, [r7, #28]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d008      	beq.n	80071f6 <osThreadNew+0x6e>
 80071e4:	69fb      	ldr	r3, [r7, #28]
 80071e6:	2b38      	cmp	r3, #56	@ 0x38
 80071e8:	d805      	bhi.n	80071f6 <osThreadNew+0x6e>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	f003 0301 	and.w	r3, r3, #1
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d001      	beq.n	80071fa <osThreadNew+0x72>
        return (NULL);
 80071f6:	2300      	movs	r3, #0
 80071f8:	e054      	b.n	80072a4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	695b      	ldr	r3, [r3, #20]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d003      	beq.n	800720a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	695b      	ldr	r3, [r3, #20]
 8007206:	089b      	lsrs	r3, r3, #2
 8007208:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00e      	beq.n	8007230 <osThreadNew+0xa8>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	68db      	ldr	r3, [r3, #12]
 8007216:	2ba7      	cmp	r3, #167	@ 0xa7
 8007218:	d90a      	bls.n	8007230 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800721e:	2b00      	cmp	r3, #0
 8007220:	d006      	beq.n	8007230 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	695b      	ldr	r3, [r3, #20]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d002      	beq.n	8007230 <osThreadNew+0xa8>
        mem = 1;
 800722a:	2301      	movs	r3, #1
 800722c:	61bb      	str	r3, [r7, #24]
 800722e:	e010      	b.n	8007252 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	689b      	ldr	r3, [r3, #8]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d10c      	bne.n	8007252 <osThreadNew+0xca>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d108      	bne.n	8007252 <osThreadNew+0xca>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	691b      	ldr	r3, [r3, #16]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d104      	bne.n	8007252 <osThreadNew+0xca>
          mem = 0;
 8007248:	2300      	movs	r3, #0
 800724a:	61bb      	str	r3, [r7, #24]
 800724c:	e001      	b.n	8007252 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800724e:	2300      	movs	r3, #0
 8007250:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007252:	69bb      	ldr	r3, [r7, #24]
 8007254:	2b01      	cmp	r3, #1
 8007256:	d110      	bne.n	800727a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800725c:	687a      	ldr	r2, [r7, #4]
 800725e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007260:	9202      	str	r2, [sp, #8]
 8007262:	9301      	str	r3, [sp, #4]
 8007264:	69fb      	ldr	r3, [r7, #28]
 8007266:	9300      	str	r3, [sp, #0]
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	6a3a      	ldr	r2, [r7, #32]
 800726c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800726e:	68f8      	ldr	r0, [r7, #12]
 8007270:	f001 fae2 	bl	8008838 <xTaskCreateStatic>
 8007274:	4603      	mov	r3, r0
 8007276:	613b      	str	r3, [r7, #16]
 8007278:	e013      	b.n	80072a2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800727a:	69bb      	ldr	r3, [r7, #24]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d110      	bne.n	80072a2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007280:	6a3b      	ldr	r3, [r7, #32]
 8007282:	b29a      	uxth	r2, r3
 8007284:	f107 0310 	add.w	r3, r7, #16
 8007288:	9301      	str	r3, [sp, #4]
 800728a:	69fb      	ldr	r3, [r7, #28]
 800728c:	9300      	str	r3, [sp, #0]
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007292:	68f8      	ldr	r0, [r7, #12]
 8007294:	f001 fb30 	bl	80088f8 <xTaskCreate>
 8007298:	4603      	mov	r3, r0
 800729a:	2b01      	cmp	r3, #1
 800729c:	d001      	beq.n	80072a2 <osThreadNew+0x11a>
            hTask = NULL;
 800729e:	2300      	movs	r3, #0
 80072a0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80072a2:	693b      	ldr	r3, [r7, #16]
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	3728      	adds	r7, #40	@ 0x28
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b082      	sub	sp, #8
 80072b0:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 80072b2:	f002 f927 	bl	8009504 <xTaskGetCurrentTaskHandle>
 80072b6:	6078      	str	r0, [r7, #4]

  return (id);
 80072b8:	687b      	ldr	r3, [r7, #4]
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3708      	adds	r7, #8
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}

080072c2 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80072c2:	b580      	push	{r7, lr}
 80072c4:	b084      	sub	sp, #16
 80072c6:	af00      	add	r7, sp, #0
 80072c8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072ca:	f3ef 8305 	mrs	r3, IPSR
 80072ce:	60bb      	str	r3, [r7, #8]
  return(result);
 80072d0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d003      	beq.n	80072de <osDelay+0x1c>
    stat = osErrorISR;
 80072d6:	f06f 0305 	mvn.w	r3, #5
 80072da:	60fb      	str	r3, [r7, #12]
 80072dc:	e007      	b.n	80072ee <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80072de:	2300      	movs	r3, #0
 80072e0:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d002      	beq.n	80072ee <osDelay+0x2c>
      vTaskDelay(ticks);
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f001 fc63 	bl	8008bb4 <vTaskDelay>
    }
  }

  return (stat);
 80072ee:	68fb      	ldr	r3, [r7, #12]
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3710      	adds	r7, #16
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}

080072f8 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b08a      	sub	sp, #40	@ 0x28
 80072fc:	af02      	add	r7, sp, #8
 80072fe:	60f8      	str	r0, [r7, #12]
 8007300:	60b9      	str	r1, [r7, #8]
 8007302:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007304:	2300      	movs	r3, #0
 8007306:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007308:	f3ef 8305 	mrs	r3, IPSR
 800730c:	613b      	str	r3, [r7, #16]
  return(result);
 800730e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007310:	2b00      	cmp	r3, #0
 8007312:	d175      	bne.n	8007400 <osSemaphoreNew+0x108>
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d072      	beq.n	8007400 <osSemaphoreNew+0x108>
 800731a:	68ba      	ldr	r2, [r7, #8]
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	429a      	cmp	r2, r3
 8007320:	d86e      	bhi.n	8007400 <osSemaphoreNew+0x108>
    mem = -1;
 8007322:	f04f 33ff 	mov.w	r3, #4294967295
 8007326:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d015      	beq.n	800735a <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d006      	beq.n	8007344 <osSemaphoreNew+0x4c>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	2b4f      	cmp	r3, #79	@ 0x4f
 800733c:	d902      	bls.n	8007344 <osSemaphoreNew+0x4c>
        mem = 1;
 800733e:	2301      	movs	r3, #1
 8007340:	61bb      	str	r3, [r7, #24]
 8007342:	e00c      	b.n	800735e <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	689b      	ldr	r3, [r3, #8]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d108      	bne.n	800735e <osSemaphoreNew+0x66>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	68db      	ldr	r3, [r3, #12]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d104      	bne.n	800735e <osSemaphoreNew+0x66>
          mem = 0;
 8007354:	2300      	movs	r3, #0
 8007356:	61bb      	str	r3, [r7, #24]
 8007358:	e001      	b.n	800735e <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800735a:	2300      	movs	r3, #0
 800735c:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800735e:	69bb      	ldr	r3, [r7, #24]
 8007360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007364:	d04c      	beq.n	8007400 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2b01      	cmp	r3, #1
 800736a:	d128      	bne.n	80073be <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800736c:	69bb      	ldr	r3, [r7, #24]
 800736e:	2b01      	cmp	r3, #1
 8007370:	d10a      	bne.n	8007388 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	689b      	ldr	r3, [r3, #8]
 8007376:	2203      	movs	r2, #3
 8007378:	9200      	str	r2, [sp, #0]
 800737a:	2200      	movs	r2, #0
 800737c:	2100      	movs	r1, #0
 800737e:	2001      	movs	r0, #1
 8007380:	f000 fa9a 	bl	80078b8 <xQueueGenericCreateStatic>
 8007384:	61f8      	str	r0, [r7, #28]
 8007386:	e005      	b.n	8007394 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8007388:	2203      	movs	r2, #3
 800738a:	2100      	movs	r1, #0
 800738c:	2001      	movs	r0, #1
 800738e:	f000 fb10 	bl	80079b2 <xQueueGenericCreate>
 8007392:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007394:	69fb      	ldr	r3, [r7, #28]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d022      	beq.n	80073e0 <osSemaphoreNew+0xe8>
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d01f      	beq.n	80073e0 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80073a0:	2300      	movs	r3, #0
 80073a2:	2200      	movs	r2, #0
 80073a4:	2100      	movs	r1, #0
 80073a6:	69f8      	ldr	r0, [r7, #28]
 80073a8:	f000 fbd0 	bl	8007b4c <xQueueGenericSend>
 80073ac:	4603      	mov	r3, r0
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d016      	beq.n	80073e0 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80073b2:	69f8      	ldr	r0, [r7, #28]
 80073b4:	f001 f86e 	bl	8008494 <vQueueDelete>
            hSemaphore = NULL;
 80073b8:	2300      	movs	r3, #0
 80073ba:	61fb      	str	r3, [r7, #28]
 80073bc:	e010      	b.n	80073e0 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80073be:	69bb      	ldr	r3, [r7, #24]
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d108      	bne.n	80073d6 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	461a      	mov	r2, r3
 80073ca:	68b9      	ldr	r1, [r7, #8]
 80073cc:	68f8      	ldr	r0, [r7, #12]
 80073ce:	f000 fb4e 	bl	8007a6e <xQueueCreateCountingSemaphoreStatic>
 80073d2:	61f8      	str	r0, [r7, #28]
 80073d4:	e004      	b.n	80073e0 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80073d6:	68b9      	ldr	r1, [r7, #8]
 80073d8:	68f8      	ldr	r0, [r7, #12]
 80073da:	f000 fb81 	bl	8007ae0 <xQueueCreateCountingSemaphore>
 80073de:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80073e0:	69fb      	ldr	r3, [r7, #28]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d00c      	beq.n	8007400 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d003      	beq.n	80073f4 <osSemaphoreNew+0xfc>
          name = attr->name;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	617b      	str	r3, [r7, #20]
 80073f2:	e001      	b.n	80073f8 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80073f4:	2300      	movs	r3, #0
 80073f6:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80073f8:	6979      	ldr	r1, [r7, #20]
 80073fa:	69f8      	ldr	r0, [r7, #28]
 80073fc:	f001 f996 	bl	800872c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007400:	69fb      	ldr	r3, [r7, #28]
}
 8007402:	4618      	mov	r0, r3
 8007404:	3720      	adds	r7, #32
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}
	...

0800740c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800740c:	b580      	push	{r7, lr}
 800740e:	b086      	sub	sp, #24
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800741a:	2300      	movs	r3, #0
 800741c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d103      	bne.n	800742c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007424:	f06f 0303 	mvn.w	r3, #3
 8007428:	617b      	str	r3, [r7, #20]
 800742a:	e039      	b.n	80074a0 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800742c:	f3ef 8305 	mrs	r3, IPSR
 8007430:	60fb      	str	r3, [r7, #12]
  return(result);
 8007432:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007434:	2b00      	cmp	r3, #0
 8007436:	d022      	beq.n	800747e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d003      	beq.n	8007446 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800743e:	f06f 0303 	mvn.w	r3, #3
 8007442:	617b      	str	r3, [r7, #20]
 8007444:	e02c      	b.n	80074a0 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8007446:	2300      	movs	r3, #0
 8007448:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800744a:	f107 0308 	add.w	r3, r7, #8
 800744e:	461a      	mov	r2, r3
 8007450:	2100      	movs	r1, #0
 8007452:	6938      	ldr	r0, [r7, #16]
 8007454:	f000 ff9c 	bl	8008390 <xQueueReceiveFromISR>
 8007458:	4603      	mov	r3, r0
 800745a:	2b01      	cmp	r3, #1
 800745c:	d003      	beq.n	8007466 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800745e:	f06f 0302 	mvn.w	r3, #2
 8007462:	617b      	str	r3, [r7, #20]
 8007464:	e01c      	b.n	80074a0 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d019      	beq.n	80074a0 <osSemaphoreAcquire+0x94>
 800746c:	4b0f      	ldr	r3, [pc, #60]	@ (80074ac <osSemaphoreAcquire+0xa0>)
 800746e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007472:	601a      	str	r2, [r3, #0]
 8007474:	f3bf 8f4f 	dsb	sy
 8007478:	f3bf 8f6f 	isb	sy
 800747c:	e010      	b.n	80074a0 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800747e:	6839      	ldr	r1, [r7, #0]
 8007480:	6938      	ldr	r0, [r7, #16]
 8007482:	f000 fe75 	bl	8008170 <xQueueSemaphoreTake>
 8007486:	4603      	mov	r3, r0
 8007488:	2b01      	cmp	r3, #1
 800748a:	d009      	beq.n	80074a0 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d003      	beq.n	800749a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8007492:	f06f 0301 	mvn.w	r3, #1
 8007496:	617b      	str	r3, [r7, #20]
 8007498:	e002      	b.n	80074a0 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800749a:	f06f 0302 	mvn.w	r3, #2
 800749e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80074a0:	697b      	ldr	r3, [r7, #20]
}
 80074a2:	4618      	mov	r0, r3
 80074a4:	3718      	adds	r7, #24
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}
 80074aa:	bf00      	nop
 80074ac:	e000ed04 	.word	0xe000ed04

080074b0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b086      	sub	sp, #24
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80074bc:	2300      	movs	r3, #0
 80074be:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d103      	bne.n	80074ce <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80074c6:	f06f 0303 	mvn.w	r3, #3
 80074ca:	617b      	str	r3, [r7, #20]
 80074cc:	e02c      	b.n	8007528 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074ce:	f3ef 8305 	mrs	r3, IPSR
 80074d2:	60fb      	str	r3, [r7, #12]
  return(result);
 80074d4:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d01a      	beq.n	8007510 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80074da:	2300      	movs	r3, #0
 80074dc:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80074de:	f107 0308 	add.w	r3, r7, #8
 80074e2:	4619      	mov	r1, r3
 80074e4:	6938      	ldr	r0, [r7, #16]
 80074e6:	f000 fcd1 	bl	8007e8c <xQueueGiveFromISR>
 80074ea:	4603      	mov	r3, r0
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	d003      	beq.n	80074f8 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80074f0:	f06f 0302 	mvn.w	r3, #2
 80074f4:	617b      	str	r3, [r7, #20]
 80074f6:	e017      	b.n	8007528 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d014      	beq.n	8007528 <osSemaphoreRelease+0x78>
 80074fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007534 <osSemaphoreRelease+0x84>)
 8007500:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007504:	601a      	str	r2, [r3, #0]
 8007506:	f3bf 8f4f 	dsb	sy
 800750a:	f3bf 8f6f 	isb	sy
 800750e:	e00b      	b.n	8007528 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007510:	2300      	movs	r3, #0
 8007512:	2200      	movs	r2, #0
 8007514:	2100      	movs	r1, #0
 8007516:	6938      	ldr	r0, [r7, #16]
 8007518:	f000 fb18 	bl	8007b4c <xQueueGenericSend>
 800751c:	4603      	mov	r3, r0
 800751e:	2b01      	cmp	r3, #1
 8007520:	d002      	beq.n	8007528 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8007522:	f06f 0302 	mvn.w	r3, #2
 8007526:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8007528:	697b      	ldr	r3, [r7, #20]
}
 800752a:	4618      	mov	r0, r3
 800752c:	3718      	adds	r7, #24
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}
 8007532:	bf00      	nop
 8007534:	e000ed04 	.word	0xe000ed04

08007538 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8007538:	b580      	push	{r7, lr}
 800753a:	b08a      	sub	sp, #40	@ 0x28
 800753c:	af02      	add	r7, sp, #8
 800753e:	60f8      	str	r0, [r7, #12]
 8007540:	60b9      	str	r1, [r7, #8]
 8007542:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007544:	2300      	movs	r3, #0
 8007546:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007548:	f3ef 8305 	mrs	r3, IPSR
 800754c:	613b      	str	r3, [r7, #16]
  return(result);
 800754e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007550:	2b00      	cmp	r3, #0
 8007552:	d15f      	bne.n	8007614 <osMessageQueueNew+0xdc>
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d05c      	beq.n	8007614 <osMessageQueueNew+0xdc>
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d059      	beq.n	8007614 <osMessageQueueNew+0xdc>
    mem = -1;
 8007560:	f04f 33ff 	mov.w	r3, #4294967295
 8007564:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d029      	beq.n	80075c0 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	689b      	ldr	r3, [r3, #8]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d012      	beq.n	800759a <osMessageQueueNew+0x62>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	68db      	ldr	r3, [r3, #12]
 8007578:	2b4f      	cmp	r3, #79	@ 0x4f
 800757a:	d90e      	bls.n	800759a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007580:	2b00      	cmp	r3, #0
 8007582:	d00a      	beq.n	800759a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	695a      	ldr	r2, [r3, #20]
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	68b9      	ldr	r1, [r7, #8]
 800758c:	fb01 f303 	mul.w	r3, r1, r3
 8007590:	429a      	cmp	r2, r3
 8007592:	d302      	bcc.n	800759a <osMessageQueueNew+0x62>
        mem = 1;
 8007594:	2301      	movs	r3, #1
 8007596:	61bb      	str	r3, [r7, #24]
 8007598:	e014      	b.n	80075c4 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d110      	bne.n	80075c4 <osMessageQueueNew+0x8c>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	68db      	ldr	r3, [r3, #12]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d10c      	bne.n	80075c4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d108      	bne.n	80075c4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	695b      	ldr	r3, [r3, #20]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d104      	bne.n	80075c4 <osMessageQueueNew+0x8c>
          mem = 0;
 80075ba:	2300      	movs	r3, #0
 80075bc:	61bb      	str	r3, [r7, #24]
 80075be:	e001      	b.n	80075c4 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80075c0:	2300      	movs	r3, #0
 80075c2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80075c4:	69bb      	ldr	r3, [r7, #24]
 80075c6:	2b01      	cmp	r3, #1
 80075c8:	d10b      	bne.n	80075e2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	691a      	ldr	r2, [r3, #16]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	2100      	movs	r1, #0
 80075d4:	9100      	str	r1, [sp, #0]
 80075d6:	68b9      	ldr	r1, [r7, #8]
 80075d8:	68f8      	ldr	r0, [r7, #12]
 80075da:	f000 f96d 	bl	80078b8 <xQueueGenericCreateStatic>
 80075de:	61f8      	str	r0, [r7, #28]
 80075e0:	e008      	b.n	80075f4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80075e2:	69bb      	ldr	r3, [r7, #24]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d105      	bne.n	80075f4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80075e8:	2200      	movs	r2, #0
 80075ea:	68b9      	ldr	r1, [r7, #8]
 80075ec:	68f8      	ldr	r0, [r7, #12]
 80075ee:	f000 f9e0 	bl	80079b2 <xQueueGenericCreate>
 80075f2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80075f4:	69fb      	ldr	r3, [r7, #28]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d00c      	beq.n	8007614 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d003      	beq.n	8007608 <osMessageQueueNew+0xd0>
        name = attr->name;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	617b      	str	r3, [r7, #20]
 8007606:	e001      	b.n	800760c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8007608:	2300      	movs	r3, #0
 800760a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800760c:	6979      	ldr	r1, [r7, #20]
 800760e:	69f8      	ldr	r0, [r7, #28]
 8007610:	f001 f88c 	bl	800872c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8007614:	69fb      	ldr	r3, [r7, #28]
}
 8007616:	4618      	mov	r0, r3
 8007618:	3720      	adds	r7, #32
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}
	...

08007620 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007620:	b480      	push	{r7}
 8007622:	b085      	sub	sp, #20
 8007624:	af00      	add	r7, sp, #0
 8007626:	60f8      	str	r0, [r7, #12]
 8007628:	60b9      	str	r1, [r7, #8]
 800762a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	4a06      	ldr	r2, [pc, #24]	@ (8007648 <vApplicationGetIdleTaskMemory+0x28>)
 8007630:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	4a05      	ldr	r2, [pc, #20]	@ (800764c <vApplicationGetIdleTaskMemory+0x2c>)
 8007636:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2280      	movs	r2, #128	@ 0x80
 800763c:	601a      	str	r2, [r3, #0]
}
 800763e:	bf00      	nop
 8007640:	3714      	adds	r7, #20
 8007642:	46bd      	mov	sp, r7
 8007644:	bc80      	pop	{r7}
 8007646:	4770      	bx	lr
 8007648:	20000d0c 	.word	0x20000d0c
 800764c:	20000db4 	.word	0x20000db4

08007650 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007650:	b480      	push	{r7}
 8007652:	b085      	sub	sp, #20
 8007654:	af00      	add	r7, sp, #0
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	4a07      	ldr	r2, [pc, #28]	@ (800767c <vApplicationGetTimerTaskMemory+0x2c>)
 8007660:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	4a06      	ldr	r2, [pc, #24]	@ (8007680 <vApplicationGetTimerTaskMemory+0x30>)
 8007666:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800766e:	601a      	str	r2, [r3, #0]
}
 8007670:	bf00      	nop
 8007672:	3714      	adds	r7, #20
 8007674:	46bd      	mov	sp, r7
 8007676:	bc80      	pop	{r7}
 8007678:	4770      	bx	lr
 800767a:	bf00      	nop
 800767c:	20000fb4 	.word	0x20000fb4
 8007680:	2000105c 	.word	0x2000105c

08007684 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007684:	b480      	push	{r7}
 8007686:	b083      	sub	sp, #12
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	f103 0208 	add.w	r2, r3, #8
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f04f 32ff 	mov.w	r2, #4294967295
 800769c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f103 0208 	add.w	r2, r3, #8
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f103 0208 	add.w	r2, r3, #8
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2200      	movs	r2, #0
 80076b6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80076b8:	bf00      	nop
 80076ba:	370c      	adds	r7, #12
 80076bc:	46bd      	mov	sp, r7
 80076be:	bc80      	pop	{r7}
 80076c0:	4770      	bx	lr

080076c2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80076c2:	b480      	push	{r7}
 80076c4:	b083      	sub	sp, #12
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2200      	movs	r2, #0
 80076ce:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80076d0:	bf00      	nop
 80076d2:	370c      	adds	r7, #12
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bc80      	pop	{r7}
 80076d8:	4770      	bx	lr

080076da <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80076da:	b480      	push	{r7}
 80076dc:	b085      	sub	sp, #20
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6078      	str	r0, [r7, #4]
 80076e2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	685b      	ldr	r3, [r3, #4]
 80076e8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	68fa      	ldr	r2, [r7, #12]
 80076ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	689a      	ldr	r2, [r3, #8]
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	689b      	ldr	r3, [r3, #8]
 80076fc:	683a      	ldr	r2, [r7, #0]
 80076fe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	683a      	ldr	r2, [r7, #0]
 8007704:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	687a      	ldr	r2, [r7, #4]
 800770a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	1c5a      	adds	r2, r3, #1
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	601a      	str	r2, [r3, #0]
}
 8007716:	bf00      	nop
 8007718:	3714      	adds	r7, #20
 800771a:	46bd      	mov	sp, r7
 800771c:	bc80      	pop	{r7}
 800771e:	4770      	bx	lr

08007720 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007720:	b480      	push	{r7}
 8007722:	b085      	sub	sp, #20
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007736:	d103      	bne.n	8007740 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	691b      	ldr	r3, [r3, #16]
 800773c:	60fb      	str	r3, [r7, #12]
 800773e:	e00c      	b.n	800775a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	3308      	adds	r3, #8
 8007744:	60fb      	str	r3, [r7, #12]
 8007746:	e002      	b.n	800774e <vListInsert+0x2e>
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	60fb      	str	r3, [r7, #12]
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	68ba      	ldr	r2, [r7, #8]
 8007756:	429a      	cmp	r2, r3
 8007758:	d2f6      	bcs.n	8007748 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	685a      	ldr	r2, [r3, #4]
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	683a      	ldr	r2, [r7, #0]
 8007768:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	68fa      	ldr	r2, [r7, #12]
 800776e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	683a      	ldr	r2, [r7, #0]
 8007774:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	687a      	ldr	r2, [r7, #4]
 800777a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	1c5a      	adds	r2, r3, #1
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	601a      	str	r2, [r3, #0]
}
 8007786:	bf00      	nop
 8007788:	3714      	adds	r7, #20
 800778a:	46bd      	mov	sp, r7
 800778c:	bc80      	pop	{r7}
 800778e:	4770      	bx	lr

08007790 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007790:	b480      	push	{r7}
 8007792:	b085      	sub	sp, #20
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	691b      	ldr	r3, [r3, #16]
 800779c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	6892      	ldr	r2, [r2, #8]
 80077a6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	687a      	ldr	r2, [r7, #4]
 80077ae:	6852      	ldr	r2, [r2, #4]
 80077b0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	687a      	ldr	r2, [r7, #4]
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d103      	bne.n	80077c4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	689a      	ldr	r2, [r3, #8]
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	1e5a      	subs	r2, r3, #1
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
}
 80077d8:	4618      	mov	r0, r3
 80077da:	3714      	adds	r7, #20
 80077dc:	46bd      	mov	sp, r7
 80077de:	bc80      	pop	{r7}
 80077e0:	4770      	bx	lr
	...

080077e4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b084      	sub	sp, #16
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
 80077ec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d10b      	bne.n	8007810 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80077f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077fc:	f383 8811 	msr	BASEPRI, r3
 8007800:	f3bf 8f6f 	isb	sy
 8007804:	f3bf 8f4f 	dsb	sy
 8007808:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800780a:	bf00      	nop
 800780c:	bf00      	nop
 800780e:	e7fd      	b.n	800780c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007810:	f002 ff04 	bl	800a61c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681a      	ldr	r2, [r3, #0]
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800781c:	68f9      	ldr	r1, [r7, #12]
 800781e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007820:	fb01 f303 	mul.w	r3, r1, r3
 8007824:	441a      	add	r2, r3
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2200      	movs	r2, #0
 800782e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681a      	ldr	r2, [r3, #0]
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007840:	3b01      	subs	r3, #1
 8007842:	68f9      	ldr	r1, [r7, #12]
 8007844:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007846:	fb01 f303 	mul.w	r3, r1, r3
 800784a:	441a      	add	r2, r3
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	22ff      	movs	r2, #255	@ 0xff
 8007854:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	22ff      	movs	r2, #255	@ 0xff
 800785c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d114      	bne.n	8007890 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	691b      	ldr	r3, [r3, #16]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d01a      	beq.n	80078a4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	3310      	adds	r3, #16
 8007872:	4618      	mov	r0, r3
 8007874:	f001 fc80 	bl	8009178 <xTaskRemoveFromEventList>
 8007878:	4603      	mov	r3, r0
 800787a:	2b00      	cmp	r3, #0
 800787c:	d012      	beq.n	80078a4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800787e:	4b0d      	ldr	r3, [pc, #52]	@ (80078b4 <xQueueGenericReset+0xd0>)
 8007880:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007884:	601a      	str	r2, [r3, #0]
 8007886:	f3bf 8f4f 	dsb	sy
 800788a:	f3bf 8f6f 	isb	sy
 800788e:	e009      	b.n	80078a4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	3310      	adds	r3, #16
 8007894:	4618      	mov	r0, r3
 8007896:	f7ff fef5 	bl	8007684 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	3324      	adds	r3, #36	@ 0x24
 800789e:	4618      	mov	r0, r3
 80078a0:	f7ff fef0 	bl	8007684 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80078a4:	f002 feea 	bl	800a67c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80078a8:	2301      	movs	r3, #1
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3710      	adds	r7, #16
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}
 80078b2:	bf00      	nop
 80078b4:	e000ed04 	.word	0xe000ed04

080078b8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b08e      	sub	sp, #56	@ 0x38
 80078bc:	af02      	add	r7, sp, #8
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	607a      	str	r2, [r7, #4]
 80078c4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d10b      	bne.n	80078e4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80078cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078d0:	f383 8811 	msr	BASEPRI, r3
 80078d4:	f3bf 8f6f 	isb	sy
 80078d8:	f3bf 8f4f 	dsb	sy
 80078dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80078de:	bf00      	nop
 80078e0:	bf00      	nop
 80078e2:	e7fd      	b.n	80078e0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d10b      	bne.n	8007902 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80078ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ee:	f383 8811 	msr	BASEPRI, r3
 80078f2:	f3bf 8f6f 	isb	sy
 80078f6:	f3bf 8f4f 	dsb	sy
 80078fa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80078fc:	bf00      	nop
 80078fe:	bf00      	nop
 8007900:	e7fd      	b.n	80078fe <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d002      	beq.n	800790e <xQueueGenericCreateStatic+0x56>
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d001      	beq.n	8007912 <xQueueGenericCreateStatic+0x5a>
 800790e:	2301      	movs	r3, #1
 8007910:	e000      	b.n	8007914 <xQueueGenericCreateStatic+0x5c>
 8007912:	2300      	movs	r3, #0
 8007914:	2b00      	cmp	r3, #0
 8007916:	d10b      	bne.n	8007930 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800791c:	f383 8811 	msr	BASEPRI, r3
 8007920:	f3bf 8f6f 	isb	sy
 8007924:	f3bf 8f4f 	dsb	sy
 8007928:	623b      	str	r3, [r7, #32]
}
 800792a:	bf00      	nop
 800792c:	bf00      	nop
 800792e:	e7fd      	b.n	800792c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d102      	bne.n	800793c <xQueueGenericCreateStatic+0x84>
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d101      	bne.n	8007940 <xQueueGenericCreateStatic+0x88>
 800793c:	2301      	movs	r3, #1
 800793e:	e000      	b.n	8007942 <xQueueGenericCreateStatic+0x8a>
 8007940:	2300      	movs	r3, #0
 8007942:	2b00      	cmp	r3, #0
 8007944:	d10b      	bne.n	800795e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800794a:	f383 8811 	msr	BASEPRI, r3
 800794e:	f3bf 8f6f 	isb	sy
 8007952:	f3bf 8f4f 	dsb	sy
 8007956:	61fb      	str	r3, [r7, #28]
}
 8007958:	bf00      	nop
 800795a:	bf00      	nop
 800795c:	e7fd      	b.n	800795a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800795e:	2350      	movs	r3, #80	@ 0x50
 8007960:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	2b50      	cmp	r3, #80	@ 0x50
 8007966:	d00b      	beq.n	8007980 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796c:	f383 8811 	msr	BASEPRI, r3
 8007970:	f3bf 8f6f 	isb	sy
 8007974:	f3bf 8f4f 	dsb	sy
 8007978:	61bb      	str	r3, [r7, #24]
}
 800797a:	bf00      	nop
 800797c:	bf00      	nop
 800797e:	e7fd      	b.n	800797c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007980:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007986:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007988:	2b00      	cmp	r3, #0
 800798a:	d00d      	beq.n	80079a8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800798c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800798e:	2201      	movs	r2, #1
 8007990:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007994:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800799a:	9300      	str	r3, [sp, #0]
 800799c:	4613      	mov	r3, r2
 800799e:	687a      	ldr	r2, [r7, #4]
 80079a0:	68b9      	ldr	r1, [r7, #8]
 80079a2:	68f8      	ldr	r0, [r7, #12]
 80079a4:	f000 f840 	bl	8007a28 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80079a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3730      	adds	r7, #48	@ 0x30
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}

080079b2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80079b2:	b580      	push	{r7, lr}
 80079b4:	b08a      	sub	sp, #40	@ 0x28
 80079b6:	af02      	add	r7, sp, #8
 80079b8:	60f8      	str	r0, [r7, #12]
 80079ba:	60b9      	str	r1, [r7, #8]
 80079bc:	4613      	mov	r3, r2
 80079be:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d10b      	bne.n	80079de <xQueueGenericCreate+0x2c>
	__asm volatile
 80079c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ca:	f383 8811 	msr	BASEPRI, r3
 80079ce:	f3bf 8f6f 	isb	sy
 80079d2:	f3bf 8f4f 	dsb	sy
 80079d6:	613b      	str	r3, [r7, #16]
}
 80079d8:	bf00      	nop
 80079da:	bf00      	nop
 80079dc:	e7fd      	b.n	80079da <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	68ba      	ldr	r2, [r7, #8]
 80079e2:	fb02 f303 	mul.w	r3, r2, r3
 80079e6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80079e8:	69fb      	ldr	r3, [r7, #28]
 80079ea:	3350      	adds	r3, #80	@ 0x50
 80079ec:	4618      	mov	r0, r3
 80079ee:	f002 ff17 	bl	800a820 <pvPortMalloc>
 80079f2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80079f4:	69bb      	ldr	r3, [r7, #24]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d011      	beq.n	8007a1e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80079fa:	69bb      	ldr	r3, [r7, #24]
 80079fc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	3350      	adds	r3, #80	@ 0x50
 8007a02:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007a04:	69bb      	ldr	r3, [r7, #24]
 8007a06:	2200      	movs	r2, #0
 8007a08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007a0c:	79fa      	ldrb	r2, [r7, #7]
 8007a0e:	69bb      	ldr	r3, [r7, #24]
 8007a10:	9300      	str	r3, [sp, #0]
 8007a12:	4613      	mov	r3, r2
 8007a14:	697a      	ldr	r2, [r7, #20]
 8007a16:	68b9      	ldr	r1, [r7, #8]
 8007a18:	68f8      	ldr	r0, [r7, #12]
 8007a1a:	f000 f805 	bl	8007a28 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007a1e:	69bb      	ldr	r3, [r7, #24]
	}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3720      	adds	r7, #32
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}

08007a28 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b084      	sub	sp, #16
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	607a      	str	r2, [r7, #4]
 8007a34:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d103      	bne.n	8007a44 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007a3c:	69bb      	ldr	r3, [r7, #24]
 8007a3e:	69ba      	ldr	r2, [r7, #24]
 8007a40:	601a      	str	r2, [r3, #0]
 8007a42:	e002      	b.n	8007a4a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007a44:	69bb      	ldr	r3, [r7, #24]
 8007a46:	687a      	ldr	r2, [r7, #4]
 8007a48:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007a4a:	69bb      	ldr	r3, [r7, #24]
 8007a4c:	68fa      	ldr	r2, [r7, #12]
 8007a4e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007a50:	69bb      	ldr	r3, [r7, #24]
 8007a52:	68ba      	ldr	r2, [r7, #8]
 8007a54:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007a56:	2101      	movs	r1, #1
 8007a58:	69b8      	ldr	r0, [r7, #24]
 8007a5a:	f7ff fec3 	bl	80077e4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007a5e:	69bb      	ldr	r3, [r7, #24]
 8007a60:	78fa      	ldrb	r2, [r7, #3]
 8007a62:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007a66:	bf00      	nop
 8007a68:	3710      	adds	r7, #16
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}

08007a6e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007a6e:	b580      	push	{r7, lr}
 8007a70:	b08a      	sub	sp, #40	@ 0x28
 8007a72:	af02      	add	r7, sp, #8
 8007a74:	60f8      	str	r0, [r7, #12]
 8007a76:	60b9      	str	r1, [r7, #8]
 8007a78:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d10b      	bne.n	8007a98 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8007a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a84:	f383 8811 	msr	BASEPRI, r3
 8007a88:	f3bf 8f6f 	isb	sy
 8007a8c:	f3bf 8f4f 	dsb	sy
 8007a90:	61bb      	str	r3, [r7, #24]
}
 8007a92:	bf00      	nop
 8007a94:	bf00      	nop
 8007a96:	e7fd      	b.n	8007a94 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007a98:	68ba      	ldr	r2, [r7, #8]
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d90b      	bls.n	8007ab8 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8007aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aa4:	f383 8811 	msr	BASEPRI, r3
 8007aa8:	f3bf 8f6f 	isb	sy
 8007aac:	f3bf 8f4f 	dsb	sy
 8007ab0:	617b      	str	r3, [r7, #20]
}
 8007ab2:	bf00      	nop
 8007ab4:	bf00      	nop
 8007ab6:	e7fd      	b.n	8007ab4 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007ab8:	2302      	movs	r3, #2
 8007aba:	9300      	str	r3, [sp, #0]
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	2100      	movs	r1, #0
 8007ac2:	68f8      	ldr	r0, [r7, #12]
 8007ac4:	f7ff fef8 	bl	80078b8 <xQueueGenericCreateStatic>
 8007ac8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007aca:	69fb      	ldr	r3, [r7, #28]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d002      	beq.n	8007ad6 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007ad0:	69fb      	ldr	r3, [r7, #28]
 8007ad2:	68ba      	ldr	r2, [r7, #8]
 8007ad4:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007ad6:	69fb      	ldr	r3, [r7, #28]
	}
 8007ad8:	4618      	mov	r0, r3
 8007ada:	3720      	adds	r7, #32
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bd80      	pop	{r7, pc}

08007ae0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b086      	sub	sp, #24
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d10b      	bne.n	8007b08 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8007af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007af4:	f383 8811 	msr	BASEPRI, r3
 8007af8:	f3bf 8f6f 	isb	sy
 8007afc:	f3bf 8f4f 	dsb	sy
 8007b00:	613b      	str	r3, [r7, #16]
}
 8007b02:	bf00      	nop
 8007b04:	bf00      	nop
 8007b06:	e7fd      	b.n	8007b04 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007b08:	683a      	ldr	r2, [r7, #0]
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d90b      	bls.n	8007b28 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8007b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b14:	f383 8811 	msr	BASEPRI, r3
 8007b18:	f3bf 8f6f 	isb	sy
 8007b1c:	f3bf 8f4f 	dsb	sy
 8007b20:	60fb      	str	r3, [r7, #12]
}
 8007b22:	bf00      	nop
 8007b24:	bf00      	nop
 8007b26:	e7fd      	b.n	8007b24 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007b28:	2202      	movs	r2, #2
 8007b2a:	2100      	movs	r1, #0
 8007b2c:	6878      	ldr	r0, [r7, #4]
 8007b2e:	f7ff ff40 	bl	80079b2 <xQueueGenericCreate>
 8007b32:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d002      	beq.n	8007b40 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	683a      	ldr	r2, [r7, #0]
 8007b3e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007b40:	697b      	ldr	r3, [r7, #20]
	}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3718      	adds	r7, #24
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
	...

08007b4c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b08e      	sub	sp, #56	@ 0x38
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	607a      	str	r2, [r7, #4]
 8007b58:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d10b      	bne.n	8007b80 <xQueueGenericSend+0x34>
	__asm volatile
 8007b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b6c:	f383 8811 	msr	BASEPRI, r3
 8007b70:	f3bf 8f6f 	isb	sy
 8007b74:	f3bf 8f4f 	dsb	sy
 8007b78:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007b7a:	bf00      	nop
 8007b7c:	bf00      	nop
 8007b7e:	e7fd      	b.n	8007b7c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d103      	bne.n	8007b8e <xQueueGenericSend+0x42>
 8007b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d101      	bne.n	8007b92 <xQueueGenericSend+0x46>
 8007b8e:	2301      	movs	r3, #1
 8007b90:	e000      	b.n	8007b94 <xQueueGenericSend+0x48>
 8007b92:	2300      	movs	r3, #0
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d10b      	bne.n	8007bb0 <xQueueGenericSend+0x64>
	__asm volatile
 8007b98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b9c:	f383 8811 	msr	BASEPRI, r3
 8007ba0:	f3bf 8f6f 	isb	sy
 8007ba4:	f3bf 8f4f 	dsb	sy
 8007ba8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007baa:	bf00      	nop
 8007bac:	bf00      	nop
 8007bae:	e7fd      	b.n	8007bac <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	2b02      	cmp	r3, #2
 8007bb4:	d103      	bne.n	8007bbe <xQueueGenericSend+0x72>
 8007bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bba:	2b01      	cmp	r3, #1
 8007bbc:	d101      	bne.n	8007bc2 <xQueueGenericSend+0x76>
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e000      	b.n	8007bc4 <xQueueGenericSend+0x78>
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d10b      	bne.n	8007be0 <xQueueGenericSend+0x94>
	__asm volatile
 8007bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bcc:	f383 8811 	msr	BASEPRI, r3
 8007bd0:	f3bf 8f6f 	isb	sy
 8007bd4:	f3bf 8f4f 	dsb	sy
 8007bd8:	623b      	str	r3, [r7, #32]
}
 8007bda:	bf00      	nop
 8007bdc:	bf00      	nop
 8007bde:	e7fd      	b.n	8007bdc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007be0:	f001 fc9e 	bl	8009520 <xTaskGetSchedulerState>
 8007be4:	4603      	mov	r3, r0
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d102      	bne.n	8007bf0 <xQueueGenericSend+0xa4>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d101      	bne.n	8007bf4 <xQueueGenericSend+0xa8>
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	e000      	b.n	8007bf6 <xQueueGenericSend+0xaa>
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d10b      	bne.n	8007c12 <xQueueGenericSend+0xc6>
	__asm volatile
 8007bfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bfe:	f383 8811 	msr	BASEPRI, r3
 8007c02:	f3bf 8f6f 	isb	sy
 8007c06:	f3bf 8f4f 	dsb	sy
 8007c0a:	61fb      	str	r3, [r7, #28]
}
 8007c0c:	bf00      	nop
 8007c0e:	bf00      	nop
 8007c10:	e7fd      	b.n	8007c0e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007c12:	f002 fd03 	bl	800a61c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	d302      	bcc.n	8007c28 <xQueueGenericSend+0xdc>
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	2b02      	cmp	r3, #2
 8007c26:	d129      	bne.n	8007c7c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007c28:	683a      	ldr	r2, [r7, #0]
 8007c2a:	68b9      	ldr	r1, [r7, #8]
 8007c2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c2e:	f000 fc6c 	bl	800850a <prvCopyDataToQueue>
 8007c32:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d010      	beq.n	8007c5e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c3e:	3324      	adds	r3, #36	@ 0x24
 8007c40:	4618      	mov	r0, r3
 8007c42:	f001 fa99 	bl	8009178 <xTaskRemoveFromEventList>
 8007c46:	4603      	mov	r3, r0
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d013      	beq.n	8007c74 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007c4c:	4b3f      	ldr	r3, [pc, #252]	@ (8007d4c <xQueueGenericSend+0x200>)
 8007c4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c52:	601a      	str	r2, [r3, #0]
 8007c54:	f3bf 8f4f 	dsb	sy
 8007c58:	f3bf 8f6f 	isb	sy
 8007c5c:	e00a      	b.n	8007c74 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007c5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d007      	beq.n	8007c74 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007c64:	4b39      	ldr	r3, [pc, #228]	@ (8007d4c <xQueueGenericSend+0x200>)
 8007c66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c6a:	601a      	str	r2, [r3, #0]
 8007c6c:	f3bf 8f4f 	dsb	sy
 8007c70:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007c74:	f002 fd02 	bl	800a67c <vPortExitCritical>
				return pdPASS;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	e063      	b.n	8007d44 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d103      	bne.n	8007c8a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007c82:	f002 fcfb 	bl	800a67c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007c86:	2300      	movs	r3, #0
 8007c88:	e05c      	b.n	8007d44 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007c8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d106      	bne.n	8007c9e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007c90:	f107 0314 	add.w	r3, r7, #20
 8007c94:	4618      	mov	r0, r3
 8007c96:	f001 fad3 	bl	8009240 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007c9e:	f002 fced 	bl	800a67c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007ca2:	f001 f82d 	bl	8008d00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007ca6:	f002 fcb9 	bl	800a61c <vPortEnterCritical>
 8007caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007cb0:	b25b      	sxtb	r3, r3
 8007cb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cb6:	d103      	bne.n	8007cc0 <xQueueGenericSend+0x174>
 8007cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007cc6:	b25b      	sxtb	r3, r3
 8007cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ccc:	d103      	bne.n	8007cd6 <xQueueGenericSend+0x18a>
 8007cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007cd6:	f002 fcd1 	bl	800a67c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007cda:	1d3a      	adds	r2, r7, #4
 8007cdc:	f107 0314 	add.w	r3, r7, #20
 8007ce0:	4611      	mov	r1, r2
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	f001 fac2 	bl	800926c <xTaskCheckForTimeOut>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d124      	bne.n	8007d38 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007cee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007cf0:	f000 fd03 	bl	80086fa <prvIsQueueFull>
 8007cf4:	4603      	mov	r3, r0
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d018      	beq.n	8007d2c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cfc:	3310      	adds	r3, #16
 8007cfe:	687a      	ldr	r2, [r7, #4]
 8007d00:	4611      	mov	r1, r2
 8007d02:	4618      	mov	r0, r3
 8007d04:	f001 f9e6 	bl	80090d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007d08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007d0a:	f000 fc8e 	bl	800862a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007d0e:	f001 f805 	bl	8008d1c <xTaskResumeAll>
 8007d12:	4603      	mov	r3, r0
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	f47f af7c 	bne.w	8007c12 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8007d4c <xQueueGenericSend+0x200>)
 8007d1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d20:	601a      	str	r2, [r3, #0]
 8007d22:	f3bf 8f4f 	dsb	sy
 8007d26:	f3bf 8f6f 	isb	sy
 8007d2a:	e772      	b.n	8007c12 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007d2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007d2e:	f000 fc7c 	bl	800862a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007d32:	f000 fff3 	bl	8008d1c <xTaskResumeAll>
 8007d36:	e76c      	b.n	8007c12 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007d38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007d3a:	f000 fc76 	bl	800862a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007d3e:	f000 ffed 	bl	8008d1c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007d42:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3738      	adds	r7, #56	@ 0x38
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}
 8007d4c:	e000ed04 	.word	0xe000ed04

08007d50 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b090      	sub	sp, #64	@ 0x40
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	60f8      	str	r0, [r7, #12]
 8007d58:	60b9      	str	r1, [r7, #8]
 8007d5a:	607a      	str	r2, [r7, #4]
 8007d5c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d10b      	bne.n	8007d80 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d6c:	f383 8811 	msr	BASEPRI, r3
 8007d70:	f3bf 8f6f 	isb	sy
 8007d74:	f3bf 8f4f 	dsb	sy
 8007d78:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007d7a:	bf00      	nop
 8007d7c:	bf00      	nop
 8007d7e:	e7fd      	b.n	8007d7c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d103      	bne.n	8007d8e <xQueueGenericSendFromISR+0x3e>
 8007d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d101      	bne.n	8007d92 <xQueueGenericSendFromISR+0x42>
 8007d8e:	2301      	movs	r3, #1
 8007d90:	e000      	b.n	8007d94 <xQueueGenericSendFromISR+0x44>
 8007d92:	2300      	movs	r3, #0
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d10b      	bne.n	8007db0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007d98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d9c:	f383 8811 	msr	BASEPRI, r3
 8007da0:	f3bf 8f6f 	isb	sy
 8007da4:	f3bf 8f4f 	dsb	sy
 8007da8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007daa:	bf00      	nop
 8007dac:	bf00      	nop
 8007dae:	e7fd      	b.n	8007dac <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	2b02      	cmp	r3, #2
 8007db4:	d103      	bne.n	8007dbe <xQueueGenericSendFromISR+0x6e>
 8007db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007db8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dba:	2b01      	cmp	r3, #1
 8007dbc:	d101      	bne.n	8007dc2 <xQueueGenericSendFromISR+0x72>
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	e000      	b.n	8007dc4 <xQueueGenericSendFromISR+0x74>
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d10b      	bne.n	8007de0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dcc:	f383 8811 	msr	BASEPRI, r3
 8007dd0:	f3bf 8f6f 	isb	sy
 8007dd4:	f3bf 8f4f 	dsb	sy
 8007dd8:	623b      	str	r3, [r7, #32]
}
 8007dda:	bf00      	nop
 8007ddc:	bf00      	nop
 8007dde:	e7fd      	b.n	8007ddc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007de0:	f002 fcde 	bl	800a7a0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007de4:	f3ef 8211 	mrs	r2, BASEPRI
 8007de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dec:	f383 8811 	msr	BASEPRI, r3
 8007df0:	f3bf 8f6f 	isb	sy
 8007df4:	f3bf 8f4f 	dsb	sy
 8007df8:	61fa      	str	r2, [r7, #28]
 8007dfa:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007dfc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007dfe:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d302      	bcc.n	8007e12 <xQueueGenericSendFromISR+0xc2>
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	2b02      	cmp	r3, #2
 8007e10:	d12f      	bne.n	8007e72 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e14:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e18:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007e22:	683a      	ldr	r2, [r7, #0]
 8007e24:	68b9      	ldr	r1, [r7, #8]
 8007e26:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007e28:	f000 fb6f 	bl	800850a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007e2c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e34:	d112      	bne.n	8007e5c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d016      	beq.n	8007e6c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e40:	3324      	adds	r3, #36	@ 0x24
 8007e42:	4618      	mov	r0, r3
 8007e44:	f001 f998 	bl	8009178 <xTaskRemoveFromEventList>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d00e      	beq.n	8007e6c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d00b      	beq.n	8007e6c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2201      	movs	r2, #1
 8007e58:	601a      	str	r2, [r3, #0]
 8007e5a:	e007      	b.n	8007e6c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007e5c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007e60:	3301      	adds	r3, #1
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	b25a      	sxtb	r2, r3
 8007e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007e70:	e001      	b.n	8007e76 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007e72:	2300      	movs	r3, #0
 8007e74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e78:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007e80:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007e82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3740      	adds	r7, #64	@ 0x40
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}

08007e8c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b08e      	sub	sp, #56	@ 0x38
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d10b      	bne.n	8007eb8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ea4:	f383 8811 	msr	BASEPRI, r3
 8007ea8:	f3bf 8f6f 	isb	sy
 8007eac:	f3bf 8f4f 	dsb	sy
 8007eb0:	623b      	str	r3, [r7, #32]
}
 8007eb2:	bf00      	nop
 8007eb4:	bf00      	nop
 8007eb6:	e7fd      	b.n	8007eb4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d00b      	beq.n	8007ed8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ec4:	f383 8811 	msr	BASEPRI, r3
 8007ec8:	f3bf 8f6f 	isb	sy
 8007ecc:	f3bf 8f4f 	dsb	sy
 8007ed0:	61fb      	str	r3, [r7, #28]
}
 8007ed2:	bf00      	nop
 8007ed4:	bf00      	nop
 8007ed6:	e7fd      	b.n	8007ed4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d103      	bne.n	8007ee8 <xQueueGiveFromISR+0x5c>
 8007ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee2:	689b      	ldr	r3, [r3, #8]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d101      	bne.n	8007eec <xQueueGiveFromISR+0x60>
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e000      	b.n	8007eee <xQueueGiveFromISR+0x62>
 8007eec:	2300      	movs	r3, #0
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d10b      	bne.n	8007f0a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ef6:	f383 8811 	msr	BASEPRI, r3
 8007efa:	f3bf 8f6f 	isb	sy
 8007efe:	f3bf 8f4f 	dsb	sy
 8007f02:	61bb      	str	r3, [r7, #24]
}
 8007f04:	bf00      	nop
 8007f06:	bf00      	nop
 8007f08:	e7fd      	b.n	8007f06 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007f0a:	f002 fc49 	bl	800a7a0 <vPortValidateInterruptPriority>
	__asm volatile
 8007f0e:	f3ef 8211 	mrs	r2, BASEPRI
 8007f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f16:	f383 8811 	msr	BASEPRI, r3
 8007f1a:	f3bf 8f6f 	isb	sy
 8007f1e:	f3bf 8f4f 	dsb	sy
 8007f22:	617a      	str	r2, [r7, #20]
 8007f24:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007f26:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f2e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007f36:	429a      	cmp	r2, r3
 8007f38:	d22b      	bcs.n	8007f92 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f46:	1c5a      	adds	r2, r3, #1
 8007f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f4a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007f4c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f54:	d112      	bne.n	8007f7c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d016      	beq.n	8007f8c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f60:	3324      	adds	r3, #36	@ 0x24
 8007f62:	4618      	mov	r0, r3
 8007f64:	f001 f908 	bl	8009178 <xTaskRemoveFromEventList>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d00e      	beq.n	8007f8c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d00b      	beq.n	8007f8c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	2201      	movs	r2, #1
 8007f78:	601a      	str	r2, [r3, #0]
 8007f7a:	e007      	b.n	8007f8c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007f7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f80:	3301      	adds	r3, #1
 8007f82:	b2db      	uxtb	r3, r3
 8007f84:	b25a      	sxtb	r2, r3
 8007f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f90:	e001      	b.n	8007f96 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007f92:	2300      	movs	r3, #0
 8007f94:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f98:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	f383 8811 	msr	BASEPRI, r3
}
 8007fa0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007fa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3738      	adds	r7, #56	@ 0x38
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b08c      	sub	sp, #48	@ 0x30
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	60f8      	str	r0, [r7, #12]
 8007fb4:	60b9      	str	r1, [r7, #8]
 8007fb6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d10b      	bne.n	8007fde <xQueueReceive+0x32>
	__asm volatile
 8007fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fca:	f383 8811 	msr	BASEPRI, r3
 8007fce:	f3bf 8f6f 	isb	sy
 8007fd2:	f3bf 8f4f 	dsb	sy
 8007fd6:	623b      	str	r3, [r7, #32]
}
 8007fd8:	bf00      	nop
 8007fda:	bf00      	nop
 8007fdc:	e7fd      	b.n	8007fda <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d103      	bne.n	8007fec <xQueueReceive+0x40>
 8007fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d101      	bne.n	8007ff0 <xQueueReceive+0x44>
 8007fec:	2301      	movs	r3, #1
 8007fee:	e000      	b.n	8007ff2 <xQueueReceive+0x46>
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d10b      	bne.n	800800e <xQueueReceive+0x62>
	__asm volatile
 8007ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ffa:	f383 8811 	msr	BASEPRI, r3
 8007ffe:	f3bf 8f6f 	isb	sy
 8008002:	f3bf 8f4f 	dsb	sy
 8008006:	61fb      	str	r3, [r7, #28]
}
 8008008:	bf00      	nop
 800800a:	bf00      	nop
 800800c:	e7fd      	b.n	800800a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800800e:	f001 fa87 	bl	8009520 <xTaskGetSchedulerState>
 8008012:	4603      	mov	r3, r0
 8008014:	2b00      	cmp	r3, #0
 8008016:	d102      	bne.n	800801e <xQueueReceive+0x72>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d101      	bne.n	8008022 <xQueueReceive+0x76>
 800801e:	2301      	movs	r3, #1
 8008020:	e000      	b.n	8008024 <xQueueReceive+0x78>
 8008022:	2300      	movs	r3, #0
 8008024:	2b00      	cmp	r3, #0
 8008026:	d10b      	bne.n	8008040 <xQueueReceive+0x94>
	__asm volatile
 8008028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800802c:	f383 8811 	msr	BASEPRI, r3
 8008030:	f3bf 8f6f 	isb	sy
 8008034:	f3bf 8f4f 	dsb	sy
 8008038:	61bb      	str	r3, [r7, #24]
}
 800803a:	bf00      	nop
 800803c:	bf00      	nop
 800803e:	e7fd      	b.n	800803c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008040:	f002 faec 	bl	800a61c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008048:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800804a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800804c:	2b00      	cmp	r3, #0
 800804e:	d01f      	beq.n	8008090 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008050:	68b9      	ldr	r1, [r7, #8]
 8008052:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008054:	f000 fac3 	bl	80085de <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800805a:	1e5a      	subs	r2, r3, #1
 800805c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800805e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008062:	691b      	ldr	r3, [r3, #16]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d00f      	beq.n	8008088 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800806a:	3310      	adds	r3, #16
 800806c:	4618      	mov	r0, r3
 800806e:	f001 f883 	bl	8009178 <xTaskRemoveFromEventList>
 8008072:	4603      	mov	r3, r0
 8008074:	2b00      	cmp	r3, #0
 8008076:	d007      	beq.n	8008088 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008078:	4b3c      	ldr	r3, [pc, #240]	@ (800816c <xQueueReceive+0x1c0>)
 800807a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800807e:	601a      	str	r2, [r3, #0]
 8008080:	f3bf 8f4f 	dsb	sy
 8008084:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008088:	f002 faf8 	bl	800a67c <vPortExitCritical>
				return pdPASS;
 800808c:	2301      	movs	r3, #1
 800808e:	e069      	b.n	8008164 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d103      	bne.n	800809e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008096:	f002 faf1 	bl	800a67c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800809a:	2300      	movs	r3, #0
 800809c:	e062      	b.n	8008164 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800809e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d106      	bne.n	80080b2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80080a4:	f107 0310 	add.w	r3, r7, #16
 80080a8:	4618      	mov	r0, r3
 80080aa:	f001 f8c9 	bl	8009240 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80080ae:	2301      	movs	r3, #1
 80080b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80080b2:	f002 fae3 	bl	800a67c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80080b6:	f000 fe23 	bl	8008d00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80080ba:	f002 faaf 	bl	800a61c <vPortEnterCritical>
 80080be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80080c4:	b25b      	sxtb	r3, r3
 80080c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ca:	d103      	bne.n	80080d4 <xQueueReceive+0x128>
 80080cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ce:	2200      	movs	r2, #0
 80080d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80080da:	b25b      	sxtb	r3, r3
 80080dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080e0:	d103      	bne.n	80080ea <xQueueReceive+0x13e>
 80080e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080e4:	2200      	movs	r2, #0
 80080e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80080ea:	f002 fac7 	bl	800a67c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80080ee:	1d3a      	adds	r2, r7, #4
 80080f0:	f107 0310 	add.w	r3, r7, #16
 80080f4:	4611      	mov	r1, r2
 80080f6:	4618      	mov	r0, r3
 80080f8:	f001 f8b8 	bl	800926c <xTaskCheckForTimeOut>
 80080fc:	4603      	mov	r3, r0
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d123      	bne.n	800814a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008102:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008104:	f000 fae3 	bl	80086ce <prvIsQueueEmpty>
 8008108:	4603      	mov	r3, r0
 800810a:	2b00      	cmp	r3, #0
 800810c:	d017      	beq.n	800813e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800810e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008110:	3324      	adds	r3, #36	@ 0x24
 8008112:	687a      	ldr	r2, [r7, #4]
 8008114:	4611      	mov	r1, r2
 8008116:	4618      	mov	r0, r3
 8008118:	f000 ffdc 	bl	80090d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800811c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800811e:	f000 fa84 	bl	800862a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008122:	f000 fdfb 	bl	8008d1c <xTaskResumeAll>
 8008126:	4603      	mov	r3, r0
 8008128:	2b00      	cmp	r3, #0
 800812a:	d189      	bne.n	8008040 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800812c:	4b0f      	ldr	r3, [pc, #60]	@ (800816c <xQueueReceive+0x1c0>)
 800812e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008132:	601a      	str	r2, [r3, #0]
 8008134:	f3bf 8f4f 	dsb	sy
 8008138:	f3bf 8f6f 	isb	sy
 800813c:	e780      	b.n	8008040 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800813e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008140:	f000 fa73 	bl	800862a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008144:	f000 fdea 	bl	8008d1c <xTaskResumeAll>
 8008148:	e77a      	b.n	8008040 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800814a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800814c:	f000 fa6d 	bl	800862a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008150:	f000 fde4 	bl	8008d1c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008154:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008156:	f000 faba 	bl	80086ce <prvIsQueueEmpty>
 800815a:	4603      	mov	r3, r0
 800815c:	2b00      	cmp	r3, #0
 800815e:	f43f af6f 	beq.w	8008040 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008162:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008164:	4618      	mov	r0, r3
 8008166:	3730      	adds	r7, #48	@ 0x30
 8008168:	46bd      	mov	sp, r7
 800816a:	bd80      	pop	{r7, pc}
 800816c:	e000ed04 	.word	0xe000ed04

08008170 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b08e      	sub	sp, #56	@ 0x38
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800817a:	2300      	movs	r3, #0
 800817c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008182:	2300      	movs	r3, #0
 8008184:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008186:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008188:	2b00      	cmp	r3, #0
 800818a:	d10b      	bne.n	80081a4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800818c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008190:	f383 8811 	msr	BASEPRI, r3
 8008194:	f3bf 8f6f 	isb	sy
 8008198:	f3bf 8f4f 	dsb	sy
 800819c:	623b      	str	r3, [r7, #32]
}
 800819e:	bf00      	nop
 80081a0:	bf00      	nop
 80081a2:	e7fd      	b.n	80081a0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80081a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d00b      	beq.n	80081c4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80081ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b0:	f383 8811 	msr	BASEPRI, r3
 80081b4:	f3bf 8f6f 	isb	sy
 80081b8:	f3bf 8f4f 	dsb	sy
 80081bc:	61fb      	str	r3, [r7, #28]
}
 80081be:	bf00      	nop
 80081c0:	bf00      	nop
 80081c2:	e7fd      	b.n	80081c0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80081c4:	f001 f9ac 	bl	8009520 <xTaskGetSchedulerState>
 80081c8:	4603      	mov	r3, r0
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d102      	bne.n	80081d4 <xQueueSemaphoreTake+0x64>
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d101      	bne.n	80081d8 <xQueueSemaphoreTake+0x68>
 80081d4:	2301      	movs	r3, #1
 80081d6:	e000      	b.n	80081da <xQueueSemaphoreTake+0x6a>
 80081d8:	2300      	movs	r3, #0
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d10b      	bne.n	80081f6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80081de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081e2:	f383 8811 	msr	BASEPRI, r3
 80081e6:	f3bf 8f6f 	isb	sy
 80081ea:	f3bf 8f4f 	dsb	sy
 80081ee:	61bb      	str	r3, [r7, #24]
}
 80081f0:	bf00      	nop
 80081f2:	bf00      	nop
 80081f4:	e7fd      	b.n	80081f2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80081f6:	f002 fa11 	bl	800a61c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80081fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081fe:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008202:	2b00      	cmp	r3, #0
 8008204:	d024      	beq.n	8008250 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008208:	1e5a      	subs	r2, r3, #1
 800820a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800820c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800820e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d104      	bne.n	8008220 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008216:	f001 fafd 	bl	8009814 <pvTaskIncrementMutexHeldCount>
 800821a:	4602      	mov	r2, r0
 800821c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800821e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008222:	691b      	ldr	r3, [r3, #16]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d00f      	beq.n	8008248 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800822a:	3310      	adds	r3, #16
 800822c:	4618      	mov	r0, r3
 800822e:	f000 ffa3 	bl	8009178 <xTaskRemoveFromEventList>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d007      	beq.n	8008248 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008238:	4b54      	ldr	r3, [pc, #336]	@ (800838c <xQueueSemaphoreTake+0x21c>)
 800823a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800823e:	601a      	str	r2, [r3, #0]
 8008240:	f3bf 8f4f 	dsb	sy
 8008244:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008248:	f002 fa18 	bl	800a67c <vPortExitCritical>
				return pdPASS;
 800824c:	2301      	movs	r3, #1
 800824e:	e098      	b.n	8008382 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d112      	bne.n	800827c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008258:	2b00      	cmp	r3, #0
 800825a:	d00b      	beq.n	8008274 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800825c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008260:	f383 8811 	msr	BASEPRI, r3
 8008264:	f3bf 8f6f 	isb	sy
 8008268:	f3bf 8f4f 	dsb	sy
 800826c:	617b      	str	r3, [r7, #20]
}
 800826e:	bf00      	nop
 8008270:	bf00      	nop
 8008272:	e7fd      	b.n	8008270 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008274:	f002 fa02 	bl	800a67c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008278:	2300      	movs	r3, #0
 800827a:	e082      	b.n	8008382 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800827c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800827e:	2b00      	cmp	r3, #0
 8008280:	d106      	bne.n	8008290 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008282:	f107 030c 	add.w	r3, r7, #12
 8008286:	4618      	mov	r0, r3
 8008288:	f000 ffda 	bl	8009240 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800828c:	2301      	movs	r3, #1
 800828e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008290:	f002 f9f4 	bl	800a67c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008294:	f000 fd34 	bl	8008d00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008298:	f002 f9c0 	bl	800a61c <vPortEnterCritical>
 800829c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800829e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80082a2:	b25b      	sxtb	r3, r3
 80082a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082a8:	d103      	bne.n	80082b2 <xQueueSemaphoreTake+0x142>
 80082aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ac:	2200      	movs	r2, #0
 80082ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80082b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80082b8:	b25b      	sxtb	r3, r3
 80082ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082be:	d103      	bne.n	80082c8 <xQueueSemaphoreTake+0x158>
 80082c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082c2:	2200      	movs	r2, #0
 80082c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80082c8:	f002 f9d8 	bl	800a67c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80082cc:	463a      	mov	r2, r7
 80082ce:	f107 030c 	add.w	r3, r7, #12
 80082d2:	4611      	mov	r1, r2
 80082d4:	4618      	mov	r0, r3
 80082d6:	f000 ffc9 	bl	800926c <xTaskCheckForTimeOut>
 80082da:	4603      	mov	r3, r0
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d132      	bne.n	8008346 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80082e0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80082e2:	f000 f9f4 	bl	80086ce <prvIsQueueEmpty>
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d026      	beq.n	800833a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80082ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d109      	bne.n	8008308 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80082f4:	f002 f992 	bl	800a61c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80082f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082fa:	689b      	ldr	r3, [r3, #8]
 80082fc:	4618      	mov	r0, r3
 80082fe:	f001 f92d 	bl	800955c <xTaskPriorityInherit>
 8008302:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008304:	f002 f9ba 	bl	800a67c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800830a:	3324      	adds	r3, #36	@ 0x24
 800830c:	683a      	ldr	r2, [r7, #0]
 800830e:	4611      	mov	r1, r2
 8008310:	4618      	mov	r0, r3
 8008312:	f000 fedf 	bl	80090d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008316:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008318:	f000 f987 	bl	800862a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800831c:	f000 fcfe 	bl	8008d1c <xTaskResumeAll>
 8008320:	4603      	mov	r3, r0
 8008322:	2b00      	cmp	r3, #0
 8008324:	f47f af67 	bne.w	80081f6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008328:	4b18      	ldr	r3, [pc, #96]	@ (800838c <xQueueSemaphoreTake+0x21c>)
 800832a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800832e:	601a      	str	r2, [r3, #0]
 8008330:	f3bf 8f4f 	dsb	sy
 8008334:	f3bf 8f6f 	isb	sy
 8008338:	e75d      	b.n	80081f6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800833a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800833c:	f000 f975 	bl	800862a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008340:	f000 fcec 	bl	8008d1c <xTaskResumeAll>
 8008344:	e757      	b.n	80081f6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008346:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008348:	f000 f96f 	bl	800862a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800834c:	f000 fce6 	bl	8008d1c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008350:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008352:	f000 f9bc 	bl	80086ce <prvIsQueueEmpty>
 8008356:	4603      	mov	r3, r0
 8008358:	2b00      	cmp	r3, #0
 800835a:	f43f af4c 	beq.w	80081f6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800835e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008360:	2b00      	cmp	r3, #0
 8008362:	d00d      	beq.n	8008380 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008364:	f002 f95a 	bl	800a61c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008368:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800836a:	f000 f8b7 	bl	80084dc <prvGetDisinheritPriorityAfterTimeout>
 800836e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008376:	4618      	mov	r0, r3
 8008378:	f001 f9c8 	bl	800970c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800837c:	f002 f97e 	bl	800a67c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008380:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008382:	4618      	mov	r0, r3
 8008384:	3738      	adds	r7, #56	@ 0x38
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}
 800838a:	bf00      	nop
 800838c:	e000ed04 	.word	0xe000ed04

08008390 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b08e      	sub	sp, #56	@ 0x38
 8008394:	af00      	add	r7, sp, #0
 8008396:	60f8      	str	r0, [r7, #12]
 8008398:	60b9      	str	r1, [r7, #8]
 800839a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80083a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d10b      	bne.n	80083be <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80083a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083aa:	f383 8811 	msr	BASEPRI, r3
 80083ae:	f3bf 8f6f 	isb	sy
 80083b2:	f3bf 8f4f 	dsb	sy
 80083b6:	623b      	str	r3, [r7, #32]
}
 80083b8:	bf00      	nop
 80083ba:	bf00      	nop
 80083bc:	e7fd      	b.n	80083ba <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d103      	bne.n	80083cc <xQueueReceiveFromISR+0x3c>
 80083c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d101      	bne.n	80083d0 <xQueueReceiveFromISR+0x40>
 80083cc:	2301      	movs	r3, #1
 80083ce:	e000      	b.n	80083d2 <xQueueReceiveFromISR+0x42>
 80083d0:	2300      	movs	r3, #0
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d10b      	bne.n	80083ee <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80083d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083da:	f383 8811 	msr	BASEPRI, r3
 80083de:	f3bf 8f6f 	isb	sy
 80083e2:	f3bf 8f4f 	dsb	sy
 80083e6:	61fb      	str	r3, [r7, #28]
}
 80083e8:	bf00      	nop
 80083ea:	bf00      	nop
 80083ec:	e7fd      	b.n	80083ea <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80083ee:	f002 f9d7 	bl	800a7a0 <vPortValidateInterruptPriority>
	__asm volatile
 80083f2:	f3ef 8211 	mrs	r2, BASEPRI
 80083f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083fa:	f383 8811 	msr	BASEPRI, r3
 80083fe:	f3bf 8f6f 	isb	sy
 8008402:	f3bf 8f4f 	dsb	sy
 8008406:	61ba      	str	r2, [r7, #24]
 8008408:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800840a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800840c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800840e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008412:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008416:	2b00      	cmp	r3, #0
 8008418:	d02f      	beq.n	800847a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800841a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800841c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008420:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008424:	68b9      	ldr	r1, [r7, #8]
 8008426:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008428:	f000 f8d9 	bl	80085de <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800842c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800842e:	1e5a      	subs	r2, r3, #1
 8008430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008432:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008434:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008438:	f1b3 3fff 	cmp.w	r3, #4294967295
 800843c:	d112      	bne.n	8008464 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800843e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008440:	691b      	ldr	r3, [r3, #16]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d016      	beq.n	8008474 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008448:	3310      	adds	r3, #16
 800844a:	4618      	mov	r0, r3
 800844c:	f000 fe94 	bl	8009178 <xTaskRemoveFromEventList>
 8008450:	4603      	mov	r3, r0
 8008452:	2b00      	cmp	r3, #0
 8008454:	d00e      	beq.n	8008474 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d00b      	beq.n	8008474 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2201      	movs	r2, #1
 8008460:	601a      	str	r2, [r3, #0]
 8008462:	e007      	b.n	8008474 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008464:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008468:	3301      	adds	r3, #1
 800846a:	b2db      	uxtb	r3, r3
 800846c:	b25a      	sxtb	r2, r3
 800846e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008470:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008474:	2301      	movs	r3, #1
 8008476:	637b      	str	r3, [r7, #52]	@ 0x34
 8008478:	e001      	b.n	800847e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800847a:	2300      	movs	r3, #0
 800847c:	637b      	str	r3, [r7, #52]	@ 0x34
 800847e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008480:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	f383 8811 	msr	BASEPRI, r3
}
 8008488:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800848a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800848c:	4618      	mov	r0, r3
 800848e:	3738      	adds	r7, #56	@ 0x38
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}

08008494 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b084      	sub	sp, #16
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d10b      	bne.n	80084be <vQueueDelete+0x2a>
	__asm volatile
 80084a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084aa:	f383 8811 	msr	BASEPRI, r3
 80084ae:	f3bf 8f6f 	isb	sy
 80084b2:	f3bf 8f4f 	dsb	sy
 80084b6:	60bb      	str	r3, [r7, #8]
}
 80084b8:	bf00      	nop
 80084ba:	bf00      	nop
 80084bc:	e7fd      	b.n	80084ba <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80084be:	68f8      	ldr	r0, [r7, #12]
 80084c0:	f000 f95c 	bl	800877c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d102      	bne.n	80084d4 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80084ce:	68f8      	ldr	r0, [r7, #12]
 80084d0:	f002 fa74 	bl	800a9bc <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80084d4:	bf00      	nop
 80084d6:	3710      	adds	r7, #16
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80084dc:	b480      	push	{r7}
 80084de:	b085      	sub	sp, #20
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d006      	beq.n	80084fa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80084f6:	60fb      	str	r3, [r7, #12]
 80084f8:	e001      	b.n	80084fe <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80084fa:	2300      	movs	r3, #0
 80084fc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80084fe:	68fb      	ldr	r3, [r7, #12]
	}
 8008500:	4618      	mov	r0, r3
 8008502:	3714      	adds	r7, #20
 8008504:	46bd      	mov	sp, r7
 8008506:	bc80      	pop	{r7}
 8008508:	4770      	bx	lr

0800850a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800850a:	b580      	push	{r7, lr}
 800850c:	b086      	sub	sp, #24
 800850e:	af00      	add	r7, sp, #0
 8008510:	60f8      	str	r0, [r7, #12]
 8008512:	60b9      	str	r1, [r7, #8]
 8008514:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008516:	2300      	movs	r3, #0
 8008518:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800851e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008524:	2b00      	cmp	r3, #0
 8008526:	d10d      	bne.n	8008544 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d14d      	bne.n	80085cc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	689b      	ldr	r3, [r3, #8]
 8008534:	4618      	mov	r0, r3
 8008536:	f001 f879 	bl	800962c <xTaskPriorityDisinherit>
 800853a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	2200      	movs	r2, #0
 8008540:	609a      	str	r2, [r3, #8]
 8008542:	e043      	b.n	80085cc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d119      	bne.n	800857e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	6858      	ldr	r0, [r3, #4]
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008552:	461a      	mov	r2, r3
 8008554:	68b9      	ldr	r1, [r7, #8]
 8008556:	f002 fbdb 	bl	800ad10 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	685a      	ldr	r2, [r3, #4]
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008562:	441a      	add	r2, r3
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	685a      	ldr	r2, [r3, #4]
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	689b      	ldr	r3, [r3, #8]
 8008570:	429a      	cmp	r2, r3
 8008572:	d32b      	bcc.n	80085cc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681a      	ldr	r2, [r3, #0]
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	605a      	str	r2, [r3, #4]
 800857c:	e026      	b.n	80085cc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	68d8      	ldr	r0, [r3, #12]
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008586:	461a      	mov	r2, r3
 8008588:	68b9      	ldr	r1, [r7, #8]
 800858a:	f002 fbc1 	bl	800ad10 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	68da      	ldr	r2, [r3, #12]
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008596:	425b      	negs	r3, r3
 8008598:	441a      	add	r2, r3
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	68da      	ldr	r2, [r3, #12]
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	429a      	cmp	r2, r3
 80085a8:	d207      	bcs.n	80085ba <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	689a      	ldr	r2, [r3, #8]
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085b2:	425b      	negs	r3, r3
 80085b4:	441a      	add	r2, r3
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2b02      	cmp	r3, #2
 80085be:	d105      	bne.n	80085cc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d002      	beq.n	80085cc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	3b01      	subs	r3, #1
 80085ca:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	1c5a      	adds	r2, r3, #1
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80085d4:	697b      	ldr	r3, [r7, #20]
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	3718      	adds	r7, #24
 80085da:	46bd      	mov	sp, r7
 80085dc:	bd80      	pop	{r7, pc}

080085de <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80085de:	b580      	push	{r7, lr}
 80085e0:	b082      	sub	sp, #8
 80085e2:	af00      	add	r7, sp, #0
 80085e4:	6078      	str	r0, [r7, #4]
 80085e6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d018      	beq.n	8008622 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	68da      	ldr	r2, [r3, #12]
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085f8:	441a      	add	r2, r3
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	68da      	ldr	r2, [r3, #12]
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	689b      	ldr	r3, [r3, #8]
 8008606:	429a      	cmp	r2, r3
 8008608:	d303      	bcc.n	8008612 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681a      	ldr	r2, [r3, #0]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	68d9      	ldr	r1, [r3, #12]
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800861a:	461a      	mov	r2, r3
 800861c:	6838      	ldr	r0, [r7, #0]
 800861e:	f002 fb77 	bl	800ad10 <memcpy>
	}
}
 8008622:	bf00      	nop
 8008624:	3708      	adds	r7, #8
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}

0800862a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800862a:	b580      	push	{r7, lr}
 800862c:	b084      	sub	sp, #16
 800862e:	af00      	add	r7, sp, #0
 8008630:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008632:	f001 fff3 	bl	800a61c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800863c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800863e:	e011      	b.n	8008664 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008644:	2b00      	cmp	r3, #0
 8008646:	d012      	beq.n	800866e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	3324      	adds	r3, #36	@ 0x24
 800864c:	4618      	mov	r0, r3
 800864e:	f000 fd93 	bl	8009178 <xTaskRemoveFromEventList>
 8008652:	4603      	mov	r3, r0
 8008654:	2b00      	cmp	r3, #0
 8008656:	d001      	beq.n	800865c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008658:	f000 fe6c 	bl	8009334 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800865c:	7bfb      	ldrb	r3, [r7, #15]
 800865e:	3b01      	subs	r3, #1
 8008660:	b2db      	uxtb	r3, r3
 8008662:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008664:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008668:	2b00      	cmp	r3, #0
 800866a:	dce9      	bgt.n	8008640 <prvUnlockQueue+0x16>
 800866c:	e000      	b.n	8008670 <prvUnlockQueue+0x46>
					break;
 800866e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	22ff      	movs	r2, #255	@ 0xff
 8008674:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008678:	f002 f800 	bl	800a67c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800867c:	f001 ffce 	bl	800a61c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008686:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008688:	e011      	b.n	80086ae <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	691b      	ldr	r3, [r3, #16]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d012      	beq.n	80086b8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	3310      	adds	r3, #16
 8008696:	4618      	mov	r0, r3
 8008698:	f000 fd6e 	bl	8009178 <xTaskRemoveFromEventList>
 800869c:	4603      	mov	r3, r0
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d001      	beq.n	80086a6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80086a2:	f000 fe47 	bl	8009334 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80086a6:	7bbb      	ldrb	r3, [r7, #14]
 80086a8:	3b01      	subs	r3, #1
 80086aa:	b2db      	uxtb	r3, r3
 80086ac:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80086ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	dce9      	bgt.n	800868a <prvUnlockQueue+0x60>
 80086b6:	e000      	b.n	80086ba <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80086b8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	22ff      	movs	r2, #255	@ 0xff
 80086be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80086c2:	f001 ffdb 	bl	800a67c <vPortExitCritical>
}
 80086c6:	bf00      	nop
 80086c8:	3710      	adds	r7, #16
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}

080086ce <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80086ce:	b580      	push	{r7, lr}
 80086d0:	b084      	sub	sp, #16
 80086d2:	af00      	add	r7, sp, #0
 80086d4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80086d6:	f001 ffa1 	bl	800a61c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d102      	bne.n	80086e8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80086e2:	2301      	movs	r3, #1
 80086e4:	60fb      	str	r3, [r7, #12]
 80086e6:	e001      	b.n	80086ec <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80086e8:	2300      	movs	r3, #0
 80086ea:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80086ec:	f001 ffc6 	bl	800a67c <vPortExitCritical>

	return xReturn;
 80086f0:	68fb      	ldr	r3, [r7, #12]
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	3710      	adds	r7, #16
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bd80      	pop	{r7, pc}

080086fa <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80086fa:	b580      	push	{r7, lr}
 80086fc:	b084      	sub	sp, #16
 80086fe:	af00      	add	r7, sp, #0
 8008700:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008702:	f001 ff8b 	bl	800a61c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800870e:	429a      	cmp	r2, r3
 8008710:	d102      	bne.n	8008718 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008712:	2301      	movs	r3, #1
 8008714:	60fb      	str	r3, [r7, #12]
 8008716:	e001      	b.n	800871c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008718:	2300      	movs	r3, #0
 800871a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800871c:	f001 ffae 	bl	800a67c <vPortExitCritical>

	return xReturn;
 8008720:	68fb      	ldr	r3, [r7, #12]
}
 8008722:	4618      	mov	r0, r3
 8008724:	3710      	adds	r7, #16
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}
	...

0800872c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800872c:	b480      	push	{r7}
 800872e:	b085      	sub	sp, #20
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
 8008734:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008736:	2300      	movs	r3, #0
 8008738:	60fb      	str	r3, [r7, #12]
 800873a:	e014      	b.n	8008766 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800873c:	4a0e      	ldr	r2, [pc, #56]	@ (8008778 <vQueueAddToRegistry+0x4c>)
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d10b      	bne.n	8008760 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008748:	490b      	ldr	r1, [pc, #44]	@ (8008778 <vQueueAddToRegistry+0x4c>)
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	683a      	ldr	r2, [r7, #0]
 800874e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008752:	4a09      	ldr	r2, [pc, #36]	@ (8008778 <vQueueAddToRegistry+0x4c>)
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	00db      	lsls	r3, r3, #3
 8008758:	4413      	add	r3, r2
 800875a:	687a      	ldr	r2, [r7, #4]
 800875c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800875e:	e006      	b.n	800876e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	3301      	adds	r3, #1
 8008764:	60fb      	str	r3, [r7, #12]
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	2b07      	cmp	r3, #7
 800876a:	d9e7      	bls.n	800873c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800876c:	bf00      	nop
 800876e:	bf00      	nop
 8008770:	3714      	adds	r7, #20
 8008772:	46bd      	mov	sp, r7
 8008774:	bc80      	pop	{r7}
 8008776:	4770      	bx	lr
 8008778:	2000145c 	.word	0x2000145c

0800877c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800877c:	b480      	push	{r7}
 800877e:	b085      	sub	sp, #20
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008784:	2300      	movs	r3, #0
 8008786:	60fb      	str	r3, [r7, #12]
 8008788:	e016      	b.n	80087b8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800878a:	4a10      	ldr	r2, [pc, #64]	@ (80087cc <vQueueUnregisterQueue+0x50>)
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	00db      	lsls	r3, r3, #3
 8008790:	4413      	add	r3, r2
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	687a      	ldr	r2, [r7, #4]
 8008796:	429a      	cmp	r2, r3
 8008798:	d10b      	bne.n	80087b2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800879a:	4a0c      	ldr	r2, [pc, #48]	@ (80087cc <vQueueUnregisterQueue+0x50>)
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2100      	movs	r1, #0
 80087a0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80087a4:	4a09      	ldr	r2, [pc, #36]	@ (80087cc <vQueueUnregisterQueue+0x50>)
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	00db      	lsls	r3, r3, #3
 80087aa:	4413      	add	r3, r2
 80087ac:	2200      	movs	r2, #0
 80087ae:	605a      	str	r2, [r3, #4]
				break;
 80087b0:	e006      	b.n	80087c0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	3301      	adds	r3, #1
 80087b6:	60fb      	str	r3, [r7, #12]
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2b07      	cmp	r3, #7
 80087bc:	d9e5      	bls.n	800878a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80087be:	bf00      	nop
 80087c0:	bf00      	nop
 80087c2:	3714      	adds	r7, #20
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bc80      	pop	{r7}
 80087c8:	4770      	bx	lr
 80087ca:	bf00      	nop
 80087cc:	2000145c 	.word	0x2000145c

080087d0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b086      	sub	sp, #24
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	60f8      	str	r0, [r7, #12]
 80087d8:	60b9      	str	r1, [r7, #8]
 80087da:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80087e0:	f001 ff1c 	bl	800a61c <vPortEnterCritical>
 80087e4:	697b      	ldr	r3, [r7, #20]
 80087e6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80087ea:	b25b      	sxtb	r3, r3
 80087ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087f0:	d103      	bne.n	80087fa <vQueueWaitForMessageRestricted+0x2a>
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	2200      	movs	r2, #0
 80087f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008800:	b25b      	sxtb	r3, r3
 8008802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008806:	d103      	bne.n	8008810 <vQueueWaitForMessageRestricted+0x40>
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	2200      	movs	r2, #0
 800880c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008810:	f001 ff34 	bl	800a67c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008818:	2b00      	cmp	r3, #0
 800881a:	d106      	bne.n	800882a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	3324      	adds	r3, #36	@ 0x24
 8008820:	687a      	ldr	r2, [r7, #4]
 8008822:	68b9      	ldr	r1, [r7, #8]
 8008824:	4618      	mov	r0, r3
 8008826:	f000 fc7b 	bl	8009120 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800882a:	6978      	ldr	r0, [r7, #20]
 800882c:	f7ff fefd 	bl	800862a <prvUnlockQueue>
	}
 8008830:	bf00      	nop
 8008832:	3718      	adds	r7, #24
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}

08008838 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008838:	b580      	push	{r7, lr}
 800883a:	b08e      	sub	sp, #56	@ 0x38
 800883c:	af04      	add	r7, sp, #16
 800883e:	60f8      	str	r0, [r7, #12]
 8008840:	60b9      	str	r1, [r7, #8]
 8008842:	607a      	str	r2, [r7, #4]
 8008844:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008848:	2b00      	cmp	r3, #0
 800884a:	d10b      	bne.n	8008864 <xTaskCreateStatic+0x2c>
	__asm volatile
 800884c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008850:	f383 8811 	msr	BASEPRI, r3
 8008854:	f3bf 8f6f 	isb	sy
 8008858:	f3bf 8f4f 	dsb	sy
 800885c:	623b      	str	r3, [r7, #32]
}
 800885e:	bf00      	nop
 8008860:	bf00      	nop
 8008862:	e7fd      	b.n	8008860 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008866:	2b00      	cmp	r3, #0
 8008868:	d10b      	bne.n	8008882 <xTaskCreateStatic+0x4a>
	__asm volatile
 800886a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800886e:	f383 8811 	msr	BASEPRI, r3
 8008872:	f3bf 8f6f 	isb	sy
 8008876:	f3bf 8f4f 	dsb	sy
 800887a:	61fb      	str	r3, [r7, #28]
}
 800887c:	bf00      	nop
 800887e:	bf00      	nop
 8008880:	e7fd      	b.n	800887e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008882:	23a8      	movs	r3, #168	@ 0xa8
 8008884:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	2ba8      	cmp	r3, #168	@ 0xa8
 800888a:	d00b      	beq.n	80088a4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800888c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008890:	f383 8811 	msr	BASEPRI, r3
 8008894:	f3bf 8f6f 	isb	sy
 8008898:	f3bf 8f4f 	dsb	sy
 800889c:	61bb      	str	r3, [r7, #24]
}
 800889e:	bf00      	nop
 80088a0:	bf00      	nop
 80088a2:	e7fd      	b.n	80088a0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80088a4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80088a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d01e      	beq.n	80088ea <xTaskCreateStatic+0xb2>
 80088ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d01b      	beq.n	80088ea <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80088b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088b4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80088b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80088ba:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80088bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088be:	2202      	movs	r2, #2
 80088c0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80088c4:	2300      	movs	r3, #0
 80088c6:	9303      	str	r3, [sp, #12]
 80088c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ca:	9302      	str	r3, [sp, #8]
 80088cc:	f107 0314 	add.w	r3, r7, #20
 80088d0:	9301      	str	r3, [sp, #4]
 80088d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d4:	9300      	str	r3, [sp, #0]
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	687a      	ldr	r2, [r7, #4]
 80088da:	68b9      	ldr	r1, [r7, #8]
 80088dc:	68f8      	ldr	r0, [r7, #12]
 80088de:	f000 f851 	bl	8008984 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80088e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80088e4:	f000 f8f6 	bl	8008ad4 <prvAddNewTaskToReadyList>
 80088e8:	e001      	b.n	80088ee <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80088ea:	2300      	movs	r3, #0
 80088ec:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80088ee:	697b      	ldr	r3, [r7, #20]
	}
 80088f0:	4618      	mov	r0, r3
 80088f2:	3728      	adds	r7, #40	@ 0x28
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b08c      	sub	sp, #48	@ 0x30
 80088fc:	af04      	add	r7, sp, #16
 80088fe:	60f8      	str	r0, [r7, #12]
 8008900:	60b9      	str	r1, [r7, #8]
 8008902:	603b      	str	r3, [r7, #0]
 8008904:	4613      	mov	r3, r2
 8008906:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008908:	88fb      	ldrh	r3, [r7, #6]
 800890a:	009b      	lsls	r3, r3, #2
 800890c:	4618      	mov	r0, r3
 800890e:	f001 ff87 	bl	800a820 <pvPortMalloc>
 8008912:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008914:	697b      	ldr	r3, [r7, #20]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d00e      	beq.n	8008938 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800891a:	20a8      	movs	r0, #168	@ 0xa8
 800891c:	f001 ff80 	bl	800a820 <pvPortMalloc>
 8008920:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008922:	69fb      	ldr	r3, [r7, #28]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d003      	beq.n	8008930 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008928:	69fb      	ldr	r3, [r7, #28]
 800892a:	697a      	ldr	r2, [r7, #20]
 800892c:	631a      	str	r2, [r3, #48]	@ 0x30
 800892e:	e005      	b.n	800893c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008930:	6978      	ldr	r0, [r7, #20]
 8008932:	f002 f843 	bl	800a9bc <vPortFree>
 8008936:	e001      	b.n	800893c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008938:	2300      	movs	r3, #0
 800893a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800893c:	69fb      	ldr	r3, [r7, #28]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d017      	beq.n	8008972 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008942:	69fb      	ldr	r3, [r7, #28]
 8008944:	2200      	movs	r2, #0
 8008946:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800894a:	88fa      	ldrh	r2, [r7, #6]
 800894c:	2300      	movs	r3, #0
 800894e:	9303      	str	r3, [sp, #12]
 8008950:	69fb      	ldr	r3, [r7, #28]
 8008952:	9302      	str	r3, [sp, #8]
 8008954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008956:	9301      	str	r3, [sp, #4]
 8008958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800895a:	9300      	str	r3, [sp, #0]
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	68b9      	ldr	r1, [r7, #8]
 8008960:	68f8      	ldr	r0, [r7, #12]
 8008962:	f000 f80f 	bl	8008984 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008966:	69f8      	ldr	r0, [r7, #28]
 8008968:	f000 f8b4 	bl	8008ad4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800896c:	2301      	movs	r3, #1
 800896e:	61bb      	str	r3, [r7, #24]
 8008970:	e002      	b.n	8008978 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008972:	f04f 33ff 	mov.w	r3, #4294967295
 8008976:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008978:	69bb      	ldr	r3, [r7, #24]
	}
 800897a:	4618      	mov	r0, r3
 800897c:	3720      	adds	r7, #32
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}
	...

08008984 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b088      	sub	sp, #32
 8008988:	af00      	add	r7, sp, #0
 800898a:	60f8      	str	r0, [r7, #12]
 800898c:	60b9      	str	r1, [r7, #8]
 800898e:	607a      	str	r2, [r7, #4]
 8008990:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008994:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	009b      	lsls	r3, r3, #2
 800899a:	461a      	mov	r2, r3
 800899c:	21a5      	movs	r1, #165	@ 0xa5
 800899e:	f002 f92b 	bl	800abf8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80089a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80089ac:	3b01      	subs	r3, #1
 80089ae:	009b      	lsls	r3, r3, #2
 80089b0:	4413      	add	r3, r2
 80089b2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80089b4:	69bb      	ldr	r3, [r7, #24]
 80089b6:	f023 0307 	bic.w	r3, r3, #7
 80089ba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80089bc:	69bb      	ldr	r3, [r7, #24]
 80089be:	f003 0307 	and.w	r3, r3, #7
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d00b      	beq.n	80089de <prvInitialiseNewTask+0x5a>
	__asm volatile
 80089c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ca:	f383 8811 	msr	BASEPRI, r3
 80089ce:	f3bf 8f6f 	isb	sy
 80089d2:	f3bf 8f4f 	dsb	sy
 80089d6:	617b      	str	r3, [r7, #20]
}
 80089d8:	bf00      	nop
 80089da:	bf00      	nop
 80089dc:	e7fd      	b.n	80089da <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d01f      	beq.n	8008a24 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80089e4:	2300      	movs	r3, #0
 80089e6:	61fb      	str	r3, [r7, #28]
 80089e8:	e012      	b.n	8008a10 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80089ea:	68ba      	ldr	r2, [r7, #8]
 80089ec:	69fb      	ldr	r3, [r7, #28]
 80089ee:	4413      	add	r3, r2
 80089f0:	7819      	ldrb	r1, [r3, #0]
 80089f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089f4:	69fb      	ldr	r3, [r7, #28]
 80089f6:	4413      	add	r3, r2
 80089f8:	3334      	adds	r3, #52	@ 0x34
 80089fa:	460a      	mov	r2, r1
 80089fc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80089fe:	68ba      	ldr	r2, [r7, #8]
 8008a00:	69fb      	ldr	r3, [r7, #28]
 8008a02:	4413      	add	r3, r2
 8008a04:	781b      	ldrb	r3, [r3, #0]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d006      	beq.n	8008a18 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008a0a:	69fb      	ldr	r3, [r7, #28]
 8008a0c:	3301      	adds	r3, #1
 8008a0e:	61fb      	str	r3, [r7, #28]
 8008a10:	69fb      	ldr	r3, [r7, #28]
 8008a12:	2b0f      	cmp	r3, #15
 8008a14:	d9e9      	bls.n	80089ea <prvInitialiseNewTask+0x66>
 8008a16:	e000      	b.n	8008a1a <prvInitialiseNewTask+0x96>
			{
				break;
 8008a18:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008a22:	e003      	b.n	8008a2c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a26:	2200      	movs	r2, #0
 8008a28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a2e:	2b37      	cmp	r3, #55	@ 0x37
 8008a30:	d901      	bls.n	8008a36 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008a32:	2337      	movs	r3, #55	@ 0x37
 8008a34:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a3a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a40:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a44:	2200      	movs	r2, #0
 8008a46:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4a:	3304      	adds	r3, #4
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f7fe fe38 	bl	80076c2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a54:	3318      	adds	r3, #24
 8008a56:	4618      	mov	r0, r3
 8008a58:	f7fe fe33 	bl	80076c2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a60:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a64:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a6a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a70:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a74:	2200      	movs	r2, #0
 8008a76:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a84:	3354      	adds	r3, #84	@ 0x54
 8008a86:	224c      	movs	r2, #76	@ 0x4c
 8008a88:	2100      	movs	r1, #0
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	f002 f8b4 	bl	800abf8 <memset>
 8008a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a92:	4a0d      	ldr	r2, [pc, #52]	@ (8008ac8 <prvInitialiseNewTask+0x144>)
 8008a94:	659a      	str	r2, [r3, #88]	@ 0x58
 8008a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a98:	4a0c      	ldr	r2, [pc, #48]	@ (8008acc <prvInitialiseNewTask+0x148>)
 8008a9a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a9e:	4a0c      	ldr	r2, [pc, #48]	@ (8008ad0 <prvInitialiseNewTask+0x14c>)
 8008aa0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008aa2:	683a      	ldr	r2, [r7, #0]
 8008aa4:	68f9      	ldr	r1, [r7, #12]
 8008aa6:	69b8      	ldr	r0, [r7, #24]
 8008aa8:	f001 fcc6 	bl	800a438 <pxPortInitialiseStack>
 8008aac:	4602      	mov	r2, r0
 8008aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d002      	beq.n	8008abe <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008abc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008abe:	bf00      	nop
 8008ac0:	3720      	adds	r7, #32
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}
 8008ac6:	bf00      	nop
 8008ac8:	200032f0 	.word	0x200032f0
 8008acc:	20003358 	.word	0x20003358
 8008ad0:	200033c0 	.word	0x200033c0

08008ad4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b082      	sub	sp, #8
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008adc:	f001 fd9e 	bl	800a61c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008ae0:	4b2d      	ldr	r3, [pc, #180]	@ (8008b98 <prvAddNewTaskToReadyList+0xc4>)
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	3301      	adds	r3, #1
 8008ae6:	4a2c      	ldr	r2, [pc, #176]	@ (8008b98 <prvAddNewTaskToReadyList+0xc4>)
 8008ae8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008aea:	4b2c      	ldr	r3, [pc, #176]	@ (8008b9c <prvAddNewTaskToReadyList+0xc8>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d109      	bne.n	8008b06 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008af2:	4a2a      	ldr	r2, [pc, #168]	@ (8008b9c <prvAddNewTaskToReadyList+0xc8>)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008af8:	4b27      	ldr	r3, [pc, #156]	@ (8008b98 <prvAddNewTaskToReadyList+0xc4>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	d110      	bne.n	8008b22 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008b00:	f000 fc3c 	bl	800937c <prvInitialiseTaskLists>
 8008b04:	e00d      	b.n	8008b22 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008b06:	4b26      	ldr	r3, [pc, #152]	@ (8008ba0 <prvAddNewTaskToReadyList+0xcc>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d109      	bne.n	8008b22 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008b0e:	4b23      	ldr	r3, [pc, #140]	@ (8008b9c <prvAddNewTaskToReadyList+0xc8>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	d802      	bhi.n	8008b22 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008b1c:	4a1f      	ldr	r2, [pc, #124]	@ (8008b9c <prvAddNewTaskToReadyList+0xc8>)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008b22:	4b20      	ldr	r3, [pc, #128]	@ (8008ba4 <prvAddNewTaskToReadyList+0xd0>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	3301      	adds	r3, #1
 8008b28:	4a1e      	ldr	r2, [pc, #120]	@ (8008ba4 <prvAddNewTaskToReadyList+0xd0>)
 8008b2a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008b2c:	4b1d      	ldr	r3, [pc, #116]	@ (8008ba4 <prvAddNewTaskToReadyList+0xd0>)
 8008b2e:	681a      	ldr	r2, [r3, #0]
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b38:	4b1b      	ldr	r3, [pc, #108]	@ (8008ba8 <prvAddNewTaskToReadyList+0xd4>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	429a      	cmp	r2, r3
 8008b3e:	d903      	bls.n	8008b48 <prvAddNewTaskToReadyList+0x74>
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b44:	4a18      	ldr	r2, [pc, #96]	@ (8008ba8 <prvAddNewTaskToReadyList+0xd4>)
 8008b46:	6013      	str	r3, [r2, #0]
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b4c:	4613      	mov	r3, r2
 8008b4e:	009b      	lsls	r3, r3, #2
 8008b50:	4413      	add	r3, r2
 8008b52:	009b      	lsls	r3, r3, #2
 8008b54:	4a15      	ldr	r2, [pc, #84]	@ (8008bac <prvAddNewTaskToReadyList+0xd8>)
 8008b56:	441a      	add	r2, r3
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	3304      	adds	r3, #4
 8008b5c:	4619      	mov	r1, r3
 8008b5e:	4610      	mov	r0, r2
 8008b60:	f7fe fdbb 	bl	80076da <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008b64:	f001 fd8a 	bl	800a67c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008b68:	4b0d      	ldr	r3, [pc, #52]	@ (8008ba0 <prvAddNewTaskToReadyList+0xcc>)
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d00e      	beq.n	8008b8e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008b70:	4b0a      	ldr	r3, [pc, #40]	@ (8008b9c <prvAddNewTaskToReadyList+0xc8>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d207      	bcs.n	8008b8e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8008bb0 <prvAddNewTaskToReadyList+0xdc>)
 8008b80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b84:	601a      	str	r2, [r3, #0]
 8008b86:	f3bf 8f4f 	dsb	sy
 8008b8a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008b8e:	bf00      	nop
 8008b90:	3708      	adds	r7, #8
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}
 8008b96:	bf00      	nop
 8008b98:	20001970 	.word	0x20001970
 8008b9c:	2000149c 	.word	0x2000149c
 8008ba0:	2000197c 	.word	0x2000197c
 8008ba4:	2000198c 	.word	0x2000198c
 8008ba8:	20001978 	.word	0x20001978
 8008bac:	200014a0 	.word	0x200014a0
 8008bb0:	e000ed04 	.word	0xe000ed04

08008bb4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d018      	beq.n	8008bf8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008bc6:	4b14      	ldr	r3, [pc, #80]	@ (8008c18 <vTaskDelay+0x64>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d00b      	beq.n	8008be6 <vTaskDelay+0x32>
	__asm volatile
 8008bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd2:	f383 8811 	msr	BASEPRI, r3
 8008bd6:	f3bf 8f6f 	isb	sy
 8008bda:	f3bf 8f4f 	dsb	sy
 8008bde:	60bb      	str	r3, [r7, #8]
}
 8008be0:	bf00      	nop
 8008be2:	bf00      	nop
 8008be4:	e7fd      	b.n	8008be2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008be6:	f000 f88b 	bl	8008d00 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008bea:	2100      	movs	r1, #0
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	f001 f819 	bl	8009c24 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008bf2:	f000 f893 	bl	8008d1c <xTaskResumeAll>
 8008bf6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d107      	bne.n	8008c0e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008bfe:	4b07      	ldr	r3, [pc, #28]	@ (8008c1c <vTaskDelay+0x68>)
 8008c00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c04:	601a      	str	r2, [r3, #0]
 8008c06:	f3bf 8f4f 	dsb	sy
 8008c0a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008c0e:	bf00      	nop
 8008c10:	3710      	adds	r7, #16
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}
 8008c16:	bf00      	nop
 8008c18:	20001998 	.word	0x20001998
 8008c1c:	e000ed04 	.word	0xe000ed04

08008c20 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b08a      	sub	sp, #40	@ 0x28
 8008c24:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008c26:	2300      	movs	r3, #0
 8008c28:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008c2e:	463a      	mov	r2, r7
 8008c30:	1d39      	adds	r1, r7, #4
 8008c32:	f107 0308 	add.w	r3, r7, #8
 8008c36:	4618      	mov	r0, r3
 8008c38:	f7fe fcf2 	bl	8007620 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008c3c:	6839      	ldr	r1, [r7, #0]
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	68ba      	ldr	r2, [r7, #8]
 8008c42:	9202      	str	r2, [sp, #8]
 8008c44:	9301      	str	r3, [sp, #4]
 8008c46:	2300      	movs	r3, #0
 8008c48:	9300      	str	r3, [sp, #0]
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	460a      	mov	r2, r1
 8008c4e:	4924      	ldr	r1, [pc, #144]	@ (8008ce0 <vTaskStartScheduler+0xc0>)
 8008c50:	4824      	ldr	r0, [pc, #144]	@ (8008ce4 <vTaskStartScheduler+0xc4>)
 8008c52:	f7ff fdf1 	bl	8008838 <xTaskCreateStatic>
 8008c56:	4603      	mov	r3, r0
 8008c58:	4a23      	ldr	r2, [pc, #140]	@ (8008ce8 <vTaskStartScheduler+0xc8>)
 8008c5a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008c5c:	4b22      	ldr	r3, [pc, #136]	@ (8008ce8 <vTaskStartScheduler+0xc8>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d002      	beq.n	8008c6a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008c64:	2301      	movs	r3, #1
 8008c66:	617b      	str	r3, [r7, #20]
 8008c68:	e001      	b.n	8008c6e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	d102      	bne.n	8008c7a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008c74:	f001 f82a 	bl	8009ccc <xTimerCreateTimerTask>
 8008c78:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	2b01      	cmp	r3, #1
 8008c7e:	d11b      	bne.n	8008cb8 <vTaskStartScheduler+0x98>
	__asm volatile
 8008c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c84:	f383 8811 	msr	BASEPRI, r3
 8008c88:	f3bf 8f6f 	isb	sy
 8008c8c:	f3bf 8f4f 	dsb	sy
 8008c90:	613b      	str	r3, [r7, #16]
}
 8008c92:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008c94:	4b15      	ldr	r3, [pc, #84]	@ (8008cec <vTaskStartScheduler+0xcc>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	3354      	adds	r3, #84	@ 0x54
 8008c9a:	4a15      	ldr	r2, [pc, #84]	@ (8008cf0 <vTaskStartScheduler+0xd0>)
 8008c9c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008c9e:	4b15      	ldr	r3, [pc, #84]	@ (8008cf4 <vTaskStartScheduler+0xd4>)
 8008ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8008ca4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008ca6:	4b14      	ldr	r3, [pc, #80]	@ (8008cf8 <vTaskStartScheduler+0xd8>)
 8008ca8:	2201      	movs	r2, #1
 8008caa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008cac:	4b13      	ldr	r3, [pc, #76]	@ (8008cfc <vTaskStartScheduler+0xdc>)
 8008cae:	2200      	movs	r2, #0
 8008cb0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008cb2:	f001 fc41 	bl	800a538 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008cb6:	e00f      	b.n	8008cd8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cbe:	d10b      	bne.n	8008cd8 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cc4:	f383 8811 	msr	BASEPRI, r3
 8008cc8:	f3bf 8f6f 	isb	sy
 8008ccc:	f3bf 8f4f 	dsb	sy
 8008cd0:	60fb      	str	r3, [r7, #12]
}
 8008cd2:	bf00      	nop
 8008cd4:	bf00      	nop
 8008cd6:	e7fd      	b.n	8008cd4 <vTaskStartScheduler+0xb4>
}
 8008cd8:	bf00      	nop
 8008cda:	3718      	adds	r7, #24
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}
 8008ce0:	0800af14 	.word	0x0800af14
 8008ce4:	0800934d 	.word	0x0800934d
 8008ce8:	20001994 	.word	0x20001994
 8008cec:	2000149c 	.word	0x2000149c
 8008cf0:	20000028 	.word	0x20000028
 8008cf4:	20001990 	.word	0x20001990
 8008cf8:	2000197c 	.word	0x2000197c
 8008cfc:	20001974 	.word	0x20001974

08008d00 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008d00:	b480      	push	{r7}
 8008d02:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008d04:	4b04      	ldr	r3, [pc, #16]	@ (8008d18 <vTaskSuspendAll+0x18>)
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	3301      	adds	r3, #1
 8008d0a:	4a03      	ldr	r2, [pc, #12]	@ (8008d18 <vTaskSuspendAll+0x18>)
 8008d0c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008d0e:	bf00      	nop
 8008d10:	46bd      	mov	sp, r7
 8008d12:	bc80      	pop	{r7}
 8008d14:	4770      	bx	lr
 8008d16:	bf00      	nop
 8008d18:	20001998 	.word	0x20001998

08008d1c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b084      	sub	sp, #16
 8008d20:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008d22:	2300      	movs	r3, #0
 8008d24:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008d26:	2300      	movs	r3, #0
 8008d28:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008d2a:	4b42      	ldr	r3, [pc, #264]	@ (8008e34 <xTaskResumeAll+0x118>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d10b      	bne.n	8008d4a <xTaskResumeAll+0x2e>
	__asm volatile
 8008d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d36:	f383 8811 	msr	BASEPRI, r3
 8008d3a:	f3bf 8f6f 	isb	sy
 8008d3e:	f3bf 8f4f 	dsb	sy
 8008d42:	603b      	str	r3, [r7, #0]
}
 8008d44:	bf00      	nop
 8008d46:	bf00      	nop
 8008d48:	e7fd      	b.n	8008d46 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008d4a:	f001 fc67 	bl	800a61c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008d4e:	4b39      	ldr	r3, [pc, #228]	@ (8008e34 <xTaskResumeAll+0x118>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	3b01      	subs	r3, #1
 8008d54:	4a37      	ldr	r2, [pc, #220]	@ (8008e34 <xTaskResumeAll+0x118>)
 8008d56:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d58:	4b36      	ldr	r3, [pc, #216]	@ (8008e34 <xTaskResumeAll+0x118>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d162      	bne.n	8008e26 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008d60:	4b35      	ldr	r3, [pc, #212]	@ (8008e38 <xTaskResumeAll+0x11c>)
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d05e      	beq.n	8008e26 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008d68:	e02f      	b.n	8008dca <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d6a:	4b34      	ldr	r3, [pc, #208]	@ (8008e3c <xTaskResumeAll+0x120>)
 8008d6c:	68db      	ldr	r3, [r3, #12]
 8008d6e:	68db      	ldr	r3, [r3, #12]
 8008d70:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	3318      	adds	r3, #24
 8008d76:	4618      	mov	r0, r3
 8008d78:	f7fe fd0a 	bl	8007790 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	3304      	adds	r3, #4
 8008d80:	4618      	mov	r0, r3
 8008d82:	f7fe fd05 	bl	8007790 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d8a:	4b2d      	ldr	r3, [pc, #180]	@ (8008e40 <xTaskResumeAll+0x124>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	429a      	cmp	r2, r3
 8008d90:	d903      	bls.n	8008d9a <xTaskResumeAll+0x7e>
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d96:	4a2a      	ldr	r2, [pc, #168]	@ (8008e40 <xTaskResumeAll+0x124>)
 8008d98:	6013      	str	r3, [r2, #0]
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d9e:	4613      	mov	r3, r2
 8008da0:	009b      	lsls	r3, r3, #2
 8008da2:	4413      	add	r3, r2
 8008da4:	009b      	lsls	r3, r3, #2
 8008da6:	4a27      	ldr	r2, [pc, #156]	@ (8008e44 <xTaskResumeAll+0x128>)
 8008da8:	441a      	add	r2, r3
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	3304      	adds	r3, #4
 8008dae:	4619      	mov	r1, r3
 8008db0:	4610      	mov	r0, r2
 8008db2:	f7fe fc92 	bl	80076da <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dba:	4b23      	ldr	r3, [pc, #140]	@ (8008e48 <xTaskResumeAll+0x12c>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dc0:	429a      	cmp	r2, r3
 8008dc2:	d302      	bcc.n	8008dca <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008dc4:	4b21      	ldr	r3, [pc, #132]	@ (8008e4c <xTaskResumeAll+0x130>)
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008dca:	4b1c      	ldr	r3, [pc, #112]	@ (8008e3c <xTaskResumeAll+0x120>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d1cb      	bne.n	8008d6a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d001      	beq.n	8008ddc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008dd8:	f000 fb74 	bl	80094c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008ddc:	4b1c      	ldr	r3, [pc, #112]	@ (8008e50 <xTaskResumeAll+0x134>)
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d010      	beq.n	8008e0a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008de8:	f000 f856 	bl	8008e98 <xTaskIncrementTick>
 8008dec:	4603      	mov	r3, r0
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d002      	beq.n	8008df8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008df2:	4b16      	ldr	r3, [pc, #88]	@ (8008e4c <xTaskResumeAll+0x130>)
 8008df4:	2201      	movs	r2, #1
 8008df6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	3b01      	subs	r3, #1
 8008dfc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d1f1      	bne.n	8008de8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008e04:	4b12      	ldr	r3, [pc, #72]	@ (8008e50 <xTaskResumeAll+0x134>)
 8008e06:	2200      	movs	r2, #0
 8008e08:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008e0a:	4b10      	ldr	r3, [pc, #64]	@ (8008e4c <xTaskResumeAll+0x130>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d009      	beq.n	8008e26 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008e12:	2301      	movs	r3, #1
 8008e14:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008e16:	4b0f      	ldr	r3, [pc, #60]	@ (8008e54 <xTaskResumeAll+0x138>)
 8008e18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e1c:	601a      	str	r2, [r3, #0]
 8008e1e:	f3bf 8f4f 	dsb	sy
 8008e22:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008e26:	f001 fc29 	bl	800a67c <vPortExitCritical>

	return xAlreadyYielded;
 8008e2a:	68bb      	ldr	r3, [r7, #8]
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3710      	adds	r7, #16
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}
 8008e34:	20001998 	.word	0x20001998
 8008e38:	20001970 	.word	0x20001970
 8008e3c:	20001930 	.word	0x20001930
 8008e40:	20001978 	.word	0x20001978
 8008e44:	200014a0 	.word	0x200014a0
 8008e48:	2000149c 	.word	0x2000149c
 8008e4c:	20001984 	.word	0x20001984
 8008e50:	20001980 	.word	0x20001980
 8008e54:	e000ed04 	.word	0xe000ed04

08008e58 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008e58:	b480      	push	{r7}
 8008e5a:	b083      	sub	sp, #12
 8008e5c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008e5e:	4b04      	ldr	r3, [pc, #16]	@ (8008e70 <xTaskGetTickCount+0x18>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008e64:	687b      	ldr	r3, [r7, #4]
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	370c      	adds	r7, #12
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bc80      	pop	{r7}
 8008e6e:	4770      	bx	lr
 8008e70:	20001974 	.word	0x20001974

08008e74 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b082      	sub	sp, #8
 8008e78:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e7a:	f001 fc91 	bl	800a7a0 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8008e7e:	2300      	movs	r3, #0
 8008e80:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8008e82:	4b04      	ldr	r3, [pc, #16]	@ (8008e94 <xTaskGetTickCountFromISR+0x20>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008e88:	683b      	ldr	r3, [r7, #0]
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3708      	adds	r7, #8
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}
 8008e92:	bf00      	nop
 8008e94:	20001974 	.word	0x20001974

08008e98 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b086      	sub	sp, #24
 8008e9c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ea2:	4b4f      	ldr	r3, [pc, #316]	@ (8008fe0 <xTaskIncrementTick+0x148>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	f040 8090 	bne.w	8008fcc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008eac:	4b4d      	ldr	r3, [pc, #308]	@ (8008fe4 <xTaskIncrementTick+0x14c>)
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	3301      	adds	r3, #1
 8008eb2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008eb4:	4a4b      	ldr	r2, [pc, #300]	@ (8008fe4 <xTaskIncrementTick+0x14c>)
 8008eb6:	693b      	ldr	r3, [r7, #16]
 8008eb8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d121      	bne.n	8008f04 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008ec0:	4b49      	ldr	r3, [pc, #292]	@ (8008fe8 <xTaskIncrementTick+0x150>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d00b      	beq.n	8008ee2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8008eca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ece:	f383 8811 	msr	BASEPRI, r3
 8008ed2:	f3bf 8f6f 	isb	sy
 8008ed6:	f3bf 8f4f 	dsb	sy
 8008eda:	603b      	str	r3, [r7, #0]
}
 8008edc:	bf00      	nop
 8008ede:	bf00      	nop
 8008ee0:	e7fd      	b.n	8008ede <xTaskIncrementTick+0x46>
 8008ee2:	4b41      	ldr	r3, [pc, #260]	@ (8008fe8 <xTaskIncrementTick+0x150>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	60fb      	str	r3, [r7, #12]
 8008ee8:	4b40      	ldr	r3, [pc, #256]	@ (8008fec <xTaskIncrementTick+0x154>)
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	4a3e      	ldr	r2, [pc, #248]	@ (8008fe8 <xTaskIncrementTick+0x150>)
 8008eee:	6013      	str	r3, [r2, #0]
 8008ef0:	4a3e      	ldr	r2, [pc, #248]	@ (8008fec <xTaskIncrementTick+0x154>)
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	6013      	str	r3, [r2, #0]
 8008ef6:	4b3e      	ldr	r3, [pc, #248]	@ (8008ff0 <xTaskIncrementTick+0x158>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	3301      	adds	r3, #1
 8008efc:	4a3c      	ldr	r2, [pc, #240]	@ (8008ff0 <xTaskIncrementTick+0x158>)
 8008efe:	6013      	str	r3, [r2, #0]
 8008f00:	f000 fae0 	bl	80094c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008f04:	4b3b      	ldr	r3, [pc, #236]	@ (8008ff4 <xTaskIncrementTick+0x15c>)
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	693a      	ldr	r2, [r7, #16]
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d349      	bcc.n	8008fa2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f0e:	4b36      	ldr	r3, [pc, #216]	@ (8008fe8 <xTaskIncrementTick+0x150>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d104      	bne.n	8008f22 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f18:	4b36      	ldr	r3, [pc, #216]	@ (8008ff4 <xTaskIncrementTick+0x15c>)
 8008f1a:	f04f 32ff 	mov.w	r2, #4294967295
 8008f1e:	601a      	str	r2, [r3, #0]
					break;
 8008f20:	e03f      	b.n	8008fa2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f22:	4b31      	ldr	r3, [pc, #196]	@ (8008fe8 <xTaskIncrementTick+0x150>)
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	68db      	ldr	r3, [r3, #12]
 8008f28:	68db      	ldr	r3, [r3, #12]
 8008f2a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008f32:	693a      	ldr	r2, [r7, #16]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	429a      	cmp	r2, r3
 8008f38:	d203      	bcs.n	8008f42 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008f3a:	4a2e      	ldr	r2, [pc, #184]	@ (8008ff4 <xTaskIncrementTick+0x15c>)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008f40:	e02f      	b.n	8008fa2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	3304      	adds	r3, #4
 8008f46:	4618      	mov	r0, r3
 8008f48:	f7fe fc22 	bl	8007790 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d004      	beq.n	8008f5e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	3318      	adds	r3, #24
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f7fe fc19 	bl	8007790 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f62:	4b25      	ldr	r3, [pc, #148]	@ (8008ff8 <xTaskIncrementTick+0x160>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	429a      	cmp	r2, r3
 8008f68:	d903      	bls.n	8008f72 <xTaskIncrementTick+0xda>
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f6e:	4a22      	ldr	r2, [pc, #136]	@ (8008ff8 <xTaskIncrementTick+0x160>)
 8008f70:	6013      	str	r3, [r2, #0]
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f76:	4613      	mov	r3, r2
 8008f78:	009b      	lsls	r3, r3, #2
 8008f7a:	4413      	add	r3, r2
 8008f7c:	009b      	lsls	r3, r3, #2
 8008f7e:	4a1f      	ldr	r2, [pc, #124]	@ (8008ffc <xTaskIncrementTick+0x164>)
 8008f80:	441a      	add	r2, r3
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	3304      	adds	r3, #4
 8008f86:	4619      	mov	r1, r3
 8008f88:	4610      	mov	r0, r2
 8008f8a:	f7fe fba6 	bl	80076da <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008f8e:	68bb      	ldr	r3, [r7, #8]
 8008f90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f92:	4b1b      	ldr	r3, [pc, #108]	@ (8009000 <xTaskIncrementTick+0x168>)
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f98:	429a      	cmp	r2, r3
 8008f9a:	d3b8      	bcc.n	8008f0e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008fa0:	e7b5      	b.n	8008f0e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008fa2:	4b17      	ldr	r3, [pc, #92]	@ (8009000 <xTaskIncrementTick+0x168>)
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fa8:	4914      	ldr	r1, [pc, #80]	@ (8008ffc <xTaskIncrementTick+0x164>)
 8008faa:	4613      	mov	r3, r2
 8008fac:	009b      	lsls	r3, r3, #2
 8008fae:	4413      	add	r3, r2
 8008fb0:	009b      	lsls	r3, r3, #2
 8008fb2:	440b      	add	r3, r1
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	2b01      	cmp	r3, #1
 8008fb8:	d901      	bls.n	8008fbe <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008fba:	2301      	movs	r3, #1
 8008fbc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008fbe:	4b11      	ldr	r3, [pc, #68]	@ (8009004 <xTaskIncrementTick+0x16c>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d007      	beq.n	8008fd6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	617b      	str	r3, [r7, #20]
 8008fca:	e004      	b.n	8008fd6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008fcc:	4b0e      	ldr	r3, [pc, #56]	@ (8009008 <xTaskIncrementTick+0x170>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	3301      	adds	r3, #1
 8008fd2:	4a0d      	ldr	r2, [pc, #52]	@ (8009008 <xTaskIncrementTick+0x170>)
 8008fd4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008fd6:	697b      	ldr	r3, [r7, #20]
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3718      	adds	r7, #24
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bd80      	pop	{r7, pc}
 8008fe0:	20001998 	.word	0x20001998
 8008fe4:	20001974 	.word	0x20001974
 8008fe8:	20001928 	.word	0x20001928
 8008fec:	2000192c 	.word	0x2000192c
 8008ff0:	20001988 	.word	0x20001988
 8008ff4:	20001990 	.word	0x20001990
 8008ff8:	20001978 	.word	0x20001978
 8008ffc:	200014a0 	.word	0x200014a0
 8009000:	2000149c 	.word	0x2000149c
 8009004:	20001984 	.word	0x20001984
 8009008:	20001980 	.word	0x20001980

0800900c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800900c:	b480      	push	{r7}
 800900e:	b085      	sub	sp, #20
 8009010:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009012:	4b2a      	ldr	r3, [pc, #168]	@ (80090bc <vTaskSwitchContext+0xb0>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d003      	beq.n	8009022 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800901a:	4b29      	ldr	r3, [pc, #164]	@ (80090c0 <vTaskSwitchContext+0xb4>)
 800901c:	2201      	movs	r2, #1
 800901e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009020:	e047      	b.n	80090b2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009022:	4b27      	ldr	r3, [pc, #156]	@ (80090c0 <vTaskSwitchContext+0xb4>)
 8009024:	2200      	movs	r2, #0
 8009026:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009028:	4b26      	ldr	r3, [pc, #152]	@ (80090c4 <vTaskSwitchContext+0xb8>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	60fb      	str	r3, [r7, #12]
 800902e:	e011      	b.n	8009054 <vTaskSwitchContext+0x48>
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d10b      	bne.n	800904e <vTaskSwitchContext+0x42>
	__asm volatile
 8009036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800903a:	f383 8811 	msr	BASEPRI, r3
 800903e:	f3bf 8f6f 	isb	sy
 8009042:	f3bf 8f4f 	dsb	sy
 8009046:	607b      	str	r3, [r7, #4]
}
 8009048:	bf00      	nop
 800904a:	bf00      	nop
 800904c:	e7fd      	b.n	800904a <vTaskSwitchContext+0x3e>
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	3b01      	subs	r3, #1
 8009052:	60fb      	str	r3, [r7, #12]
 8009054:	491c      	ldr	r1, [pc, #112]	@ (80090c8 <vTaskSwitchContext+0xbc>)
 8009056:	68fa      	ldr	r2, [r7, #12]
 8009058:	4613      	mov	r3, r2
 800905a:	009b      	lsls	r3, r3, #2
 800905c:	4413      	add	r3, r2
 800905e:	009b      	lsls	r3, r3, #2
 8009060:	440b      	add	r3, r1
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d0e3      	beq.n	8009030 <vTaskSwitchContext+0x24>
 8009068:	68fa      	ldr	r2, [r7, #12]
 800906a:	4613      	mov	r3, r2
 800906c:	009b      	lsls	r3, r3, #2
 800906e:	4413      	add	r3, r2
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	4a15      	ldr	r2, [pc, #84]	@ (80090c8 <vTaskSwitchContext+0xbc>)
 8009074:	4413      	add	r3, r2
 8009076:	60bb      	str	r3, [r7, #8]
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	685a      	ldr	r2, [r3, #4]
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	605a      	str	r2, [r3, #4]
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	685a      	ldr	r2, [r3, #4]
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	3308      	adds	r3, #8
 800908a:	429a      	cmp	r2, r3
 800908c:	d104      	bne.n	8009098 <vTaskSwitchContext+0x8c>
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	685b      	ldr	r3, [r3, #4]
 8009092:	685a      	ldr	r2, [r3, #4]
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	605a      	str	r2, [r3, #4]
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	685b      	ldr	r3, [r3, #4]
 800909c:	68db      	ldr	r3, [r3, #12]
 800909e:	4a0b      	ldr	r2, [pc, #44]	@ (80090cc <vTaskSwitchContext+0xc0>)
 80090a0:	6013      	str	r3, [r2, #0]
 80090a2:	4a08      	ldr	r2, [pc, #32]	@ (80090c4 <vTaskSwitchContext+0xb8>)
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80090a8:	4b08      	ldr	r3, [pc, #32]	@ (80090cc <vTaskSwitchContext+0xc0>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	3354      	adds	r3, #84	@ 0x54
 80090ae:	4a08      	ldr	r2, [pc, #32]	@ (80090d0 <vTaskSwitchContext+0xc4>)
 80090b0:	6013      	str	r3, [r2, #0]
}
 80090b2:	bf00      	nop
 80090b4:	3714      	adds	r7, #20
 80090b6:	46bd      	mov	sp, r7
 80090b8:	bc80      	pop	{r7}
 80090ba:	4770      	bx	lr
 80090bc:	20001998 	.word	0x20001998
 80090c0:	20001984 	.word	0x20001984
 80090c4:	20001978 	.word	0x20001978
 80090c8:	200014a0 	.word	0x200014a0
 80090cc:	2000149c 	.word	0x2000149c
 80090d0:	20000028 	.word	0x20000028

080090d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b084      	sub	sp, #16
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
 80090dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d10b      	bne.n	80090fc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80090e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090e8:	f383 8811 	msr	BASEPRI, r3
 80090ec:	f3bf 8f6f 	isb	sy
 80090f0:	f3bf 8f4f 	dsb	sy
 80090f4:	60fb      	str	r3, [r7, #12]
}
 80090f6:	bf00      	nop
 80090f8:	bf00      	nop
 80090fa:	e7fd      	b.n	80090f8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80090fc:	4b07      	ldr	r3, [pc, #28]	@ (800911c <vTaskPlaceOnEventList+0x48>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	3318      	adds	r3, #24
 8009102:	4619      	mov	r1, r3
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f7fe fb0b 	bl	8007720 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800910a:	2101      	movs	r1, #1
 800910c:	6838      	ldr	r0, [r7, #0]
 800910e:	f000 fd89 	bl	8009c24 <prvAddCurrentTaskToDelayedList>
}
 8009112:	bf00      	nop
 8009114:	3710      	adds	r7, #16
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}
 800911a:	bf00      	nop
 800911c:	2000149c 	.word	0x2000149c

08009120 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009120:	b580      	push	{r7, lr}
 8009122:	b086      	sub	sp, #24
 8009124:	af00      	add	r7, sp, #0
 8009126:	60f8      	str	r0, [r7, #12]
 8009128:	60b9      	str	r1, [r7, #8]
 800912a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d10b      	bne.n	800914a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009136:	f383 8811 	msr	BASEPRI, r3
 800913a:	f3bf 8f6f 	isb	sy
 800913e:	f3bf 8f4f 	dsb	sy
 8009142:	617b      	str	r3, [r7, #20]
}
 8009144:	bf00      	nop
 8009146:	bf00      	nop
 8009148:	e7fd      	b.n	8009146 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800914a:	4b0a      	ldr	r3, [pc, #40]	@ (8009174 <vTaskPlaceOnEventListRestricted+0x54>)
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	3318      	adds	r3, #24
 8009150:	4619      	mov	r1, r3
 8009152:	68f8      	ldr	r0, [r7, #12]
 8009154:	f7fe fac1 	bl	80076da <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d002      	beq.n	8009164 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800915e:	f04f 33ff 	mov.w	r3, #4294967295
 8009162:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009164:	6879      	ldr	r1, [r7, #4]
 8009166:	68b8      	ldr	r0, [r7, #8]
 8009168:	f000 fd5c 	bl	8009c24 <prvAddCurrentTaskToDelayedList>
	}
 800916c:	bf00      	nop
 800916e:	3718      	adds	r7, #24
 8009170:	46bd      	mov	sp, r7
 8009172:	bd80      	pop	{r7, pc}
 8009174:	2000149c 	.word	0x2000149c

08009178 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b086      	sub	sp, #24
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	68db      	ldr	r3, [r3, #12]
 8009184:	68db      	ldr	r3, [r3, #12]
 8009186:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009188:	693b      	ldr	r3, [r7, #16]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d10b      	bne.n	80091a6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800918e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009192:	f383 8811 	msr	BASEPRI, r3
 8009196:	f3bf 8f6f 	isb	sy
 800919a:	f3bf 8f4f 	dsb	sy
 800919e:	60fb      	str	r3, [r7, #12]
}
 80091a0:	bf00      	nop
 80091a2:	bf00      	nop
 80091a4:	e7fd      	b.n	80091a2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80091a6:	693b      	ldr	r3, [r7, #16]
 80091a8:	3318      	adds	r3, #24
 80091aa:	4618      	mov	r0, r3
 80091ac:	f7fe faf0 	bl	8007790 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80091b0:	4b1d      	ldr	r3, [pc, #116]	@ (8009228 <xTaskRemoveFromEventList+0xb0>)
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d11d      	bne.n	80091f4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	3304      	adds	r3, #4
 80091bc:	4618      	mov	r0, r3
 80091be:	f7fe fae7 	bl	8007790 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091c6:	4b19      	ldr	r3, [pc, #100]	@ (800922c <xTaskRemoveFromEventList+0xb4>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	429a      	cmp	r2, r3
 80091cc:	d903      	bls.n	80091d6 <xTaskRemoveFromEventList+0x5e>
 80091ce:	693b      	ldr	r3, [r7, #16]
 80091d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091d2:	4a16      	ldr	r2, [pc, #88]	@ (800922c <xTaskRemoveFromEventList+0xb4>)
 80091d4:	6013      	str	r3, [r2, #0]
 80091d6:	693b      	ldr	r3, [r7, #16]
 80091d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091da:	4613      	mov	r3, r2
 80091dc:	009b      	lsls	r3, r3, #2
 80091de:	4413      	add	r3, r2
 80091e0:	009b      	lsls	r3, r3, #2
 80091e2:	4a13      	ldr	r2, [pc, #76]	@ (8009230 <xTaskRemoveFromEventList+0xb8>)
 80091e4:	441a      	add	r2, r3
 80091e6:	693b      	ldr	r3, [r7, #16]
 80091e8:	3304      	adds	r3, #4
 80091ea:	4619      	mov	r1, r3
 80091ec:	4610      	mov	r0, r2
 80091ee:	f7fe fa74 	bl	80076da <vListInsertEnd>
 80091f2:	e005      	b.n	8009200 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80091f4:	693b      	ldr	r3, [r7, #16]
 80091f6:	3318      	adds	r3, #24
 80091f8:	4619      	mov	r1, r3
 80091fa:	480e      	ldr	r0, [pc, #56]	@ (8009234 <xTaskRemoveFromEventList+0xbc>)
 80091fc:	f7fe fa6d 	bl	80076da <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009204:	4b0c      	ldr	r3, [pc, #48]	@ (8009238 <xTaskRemoveFromEventList+0xc0>)
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800920a:	429a      	cmp	r2, r3
 800920c:	d905      	bls.n	800921a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800920e:	2301      	movs	r3, #1
 8009210:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009212:	4b0a      	ldr	r3, [pc, #40]	@ (800923c <xTaskRemoveFromEventList+0xc4>)
 8009214:	2201      	movs	r2, #1
 8009216:	601a      	str	r2, [r3, #0]
 8009218:	e001      	b.n	800921e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800921a:	2300      	movs	r3, #0
 800921c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800921e:	697b      	ldr	r3, [r7, #20]
}
 8009220:	4618      	mov	r0, r3
 8009222:	3718      	adds	r7, #24
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}
 8009228:	20001998 	.word	0x20001998
 800922c:	20001978 	.word	0x20001978
 8009230:	200014a0 	.word	0x200014a0
 8009234:	20001930 	.word	0x20001930
 8009238:	2000149c 	.word	0x2000149c
 800923c:	20001984 	.word	0x20001984

08009240 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009240:	b480      	push	{r7}
 8009242:	b083      	sub	sp, #12
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009248:	4b06      	ldr	r3, [pc, #24]	@ (8009264 <vTaskInternalSetTimeOutState+0x24>)
 800924a:	681a      	ldr	r2, [r3, #0]
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009250:	4b05      	ldr	r3, [pc, #20]	@ (8009268 <vTaskInternalSetTimeOutState+0x28>)
 8009252:	681a      	ldr	r2, [r3, #0]
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	605a      	str	r2, [r3, #4]
}
 8009258:	bf00      	nop
 800925a:	370c      	adds	r7, #12
 800925c:	46bd      	mov	sp, r7
 800925e:	bc80      	pop	{r7}
 8009260:	4770      	bx	lr
 8009262:	bf00      	nop
 8009264:	20001988 	.word	0x20001988
 8009268:	20001974 	.word	0x20001974

0800926c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b088      	sub	sp, #32
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d10b      	bne.n	8009294 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800927c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009280:	f383 8811 	msr	BASEPRI, r3
 8009284:	f3bf 8f6f 	isb	sy
 8009288:	f3bf 8f4f 	dsb	sy
 800928c:	613b      	str	r3, [r7, #16]
}
 800928e:	bf00      	nop
 8009290:	bf00      	nop
 8009292:	e7fd      	b.n	8009290 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d10b      	bne.n	80092b2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800929a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800929e:	f383 8811 	msr	BASEPRI, r3
 80092a2:	f3bf 8f6f 	isb	sy
 80092a6:	f3bf 8f4f 	dsb	sy
 80092aa:	60fb      	str	r3, [r7, #12]
}
 80092ac:	bf00      	nop
 80092ae:	bf00      	nop
 80092b0:	e7fd      	b.n	80092ae <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80092b2:	f001 f9b3 	bl	800a61c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80092b6:	4b1d      	ldr	r3, [pc, #116]	@ (800932c <xTaskCheckForTimeOut+0xc0>)
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	69ba      	ldr	r2, [r7, #24]
 80092c2:	1ad3      	subs	r3, r2, r3
 80092c4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092ce:	d102      	bne.n	80092d6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80092d0:	2300      	movs	r3, #0
 80092d2:	61fb      	str	r3, [r7, #28]
 80092d4:	e023      	b.n	800931e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681a      	ldr	r2, [r3, #0]
 80092da:	4b15      	ldr	r3, [pc, #84]	@ (8009330 <xTaskCheckForTimeOut+0xc4>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	429a      	cmp	r2, r3
 80092e0:	d007      	beq.n	80092f2 <xTaskCheckForTimeOut+0x86>
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	685b      	ldr	r3, [r3, #4]
 80092e6:	69ba      	ldr	r2, [r7, #24]
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d302      	bcc.n	80092f2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80092ec:	2301      	movs	r3, #1
 80092ee:	61fb      	str	r3, [r7, #28]
 80092f0:	e015      	b.n	800931e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	697a      	ldr	r2, [r7, #20]
 80092f8:	429a      	cmp	r2, r3
 80092fa:	d20b      	bcs.n	8009314 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	681a      	ldr	r2, [r3, #0]
 8009300:	697b      	ldr	r3, [r7, #20]
 8009302:	1ad2      	subs	r2, r2, r3
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f7ff ff99 	bl	8009240 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800930e:	2300      	movs	r3, #0
 8009310:	61fb      	str	r3, [r7, #28]
 8009312:	e004      	b.n	800931e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	2200      	movs	r2, #0
 8009318:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800931a:	2301      	movs	r3, #1
 800931c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800931e:	f001 f9ad 	bl	800a67c <vPortExitCritical>

	return xReturn;
 8009322:	69fb      	ldr	r3, [r7, #28]
}
 8009324:	4618      	mov	r0, r3
 8009326:	3720      	adds	r7, #32
 8009328:	46bd      	mov	sp, r7
 800932a:	bd80      	pop	{r7, pc}
 800932c:	20001974 	.word	0x20001974
 8009330:	20001988 	.word	0x20001988

08009334 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009334:	b480      	push	{r7}
 8009336:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009338:	4b03      	ldr	r3, [pc, #12]	@ (8009348 <vTaskMissedYield+0x14>)
 800933a:	2201      	movs	r2, #1
 800933c:	601a      	str	r2, [r3, #0]
}
 800933e:	bf00      	nop
 8009340:	46bd      	mov	sp, r7
 8009342:	bc80      	pop	{r7}
 8009344:	4770      	bx	lr
 8009346:	bf00      	nop
 8009348:	20001984 	.word	0x20001984

0800934c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b082      	sub	sp, #8
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009354:	f000 f852 	bl	80093fc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009358:	4b06      	ldr	r3, [pc, #24]	@ (8009374 <prvIdleTask+0x28>)
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	2b01      	cmp	r3, #1
 800935e:	d9f9      	bls.n	8009354 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009360:	4b05      	ldr	r3, [pc, #20]	@ (8009378 <prvIdleTask+0x2c>)
 8009362:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009366:	601a      	str	r2, [r3, #0]
 8009368:	f3bf 8f4f 	dsb	sy
 800936c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009370:	e7f0      	b.n	8009354 <prvIdleTask+0x8>
 8009372:	bf00      	nop
 8009374:	200014a0 	.word	0x200014a0
 8009378:	e000ed04 	.word	0xe000ed04

0800937c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b082      	sub	sp, #8
 8009380:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009382:	2300      	movs	r3, #0
 8009384:	607b      	str	r3, [r7, #4]
 8009386:	e00c      	b.n	80093a2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009388:	687a      	ldr	r2, [r7, #4]
 800938a:	4613      	mov	r3, r2
 800938c:	009b      	lsls	r3, r3, #2
 800938e:	4413      	add	r3, r2
 8009390:	009b      	lsls	r3, r3, #2
 8009392:	4a12      	ldr	r2, [pc, #72]	@ (80093dc <prvInitialiseTaskLists+0x60>)
 8009394:	4413      	add	r3, r2
 8009396:	4618      	mov	r0, r3
 8009398:	f7fe f974 	bl	8007684 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	3301      	adds	r3, #1
 80093a0:	607b      	str	r3, [r7, #4]
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2b37      	cmp	r3, #55	@ 0x37
 80093a6:	d9ef      	bls.n	8009388 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80093a8:	480d      	ldr	r0, [pc, #52]	@ (80093e0 <prvInitialiseTaskLists+0x64>)
 80093aa:	f7fe f96b 	bl	8007684 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80093ae:	480d      	ldr	r0, [pc, #52]	@ (80093e4 <prvInitialiseTaskLists+0x68>)
 80093b0:	f7fe f968 	bl	8007684 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80093b4:	480c      	ldr	r0, [pc, #48]	@ (80093e8 <prvInitialiseTaskLists+0x6c>)
 80093b6:	f7fe f965 	bl	8007684 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80093ba:	480c      	ldr	r0, [pc, #48]	@ (80093ec <prvInitialiseTaskLists+0x70>)
 80093bc:	f7fe f962 	bl	8007684 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80093c0:	480b      	ldr	r0, [pc, #44]	@ (80093f0 <prvInitialiseTaskLists+0x74>)
 80093c2:	f7fe f95f 	bl	8007684 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80093c6:	4b0b      	ldr	r3, [pc, #44]	@ (80093f4 <prvInitialiseTaskLists+0x78>)
 80093c8:	4a05      	ldr	r2, [pc, #20]	@ (80093e0 <prvInitialiseTaskLists+0x64>)
 80093ca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80093cc:	4b0a      	ldr	r3, [pc, #40]	@ (80093f8 <prvInitialiseTaskLists+0x7c>)
 80093ce:	4a05      	ldr	r2, [pc, #20]	@ (80093e4 <prvInitialiseTaskLists+0x68>)
 80093d0:	601a      	str	r2, [r3, #0]
}
 80093d2:	bf00      	nop
 80093d4:	3708      	adds	r7, #8
 80093d6:	46bd      	mov	sp, r7
 80093d8:	bd80      	pop	{r7, pc}
 80093da:	bf00      	nop
 80093dc:	200014a0 	.word	0x200014a0
 80093e0:	20001900 	.word	0x20001900
 80093e4:	20001914 	.word	0x20001914
 80093e8:	20001930 	.word	0x20001930
 80093ec:	20001944 	.word	0x20001944
 80093f0:	2000195c 	.word	0x2000195c
 80093f4:	20001928 	.word	0x20001928
 80093f8:	2000192c 	.word	0x2000192c

080093fc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b082      	sub	sp, #8
 8009400:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009402:	e019      	b.n	8009438 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009404:	f001 f90a 	bl	800a61c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009408:	4b10      	ldr	r3, [pc, #64]	@ (800944c <prvCheckTasksWaitingTermination+0x50>)
 800940a:	68db      	ldr	r3, [r3, #12]
 800940c:	68db      	ldr	r3, [r3, #12]
 800940e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	3304      	adds	r3, #4
 8009414:	4618      	mov	r0, r3
 8009416:	f7fe f9bb 	bl	8007790 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800941a:	4b0d      	ldr	r3, [pc, #52]	@ (8009450 <prvCheckTasksWaitingTermination+0x54>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	3b01      	subs	r3, #1
 8009420:	4a0b      	ldr	r2, [pc, #44]	@ (8009450 <prvCheckTasksWaitingTermination+0x54>)
 8009422:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009424:	4b0b      	ldr	r3, [pc, #44]	@ (8009454 <prvCheckTasksWaitingTermination+0x58>)
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	3b01      	subs	r3, #1
 800942a:	4a0a      	ldr	r2, [pc, #40]	@ (8009454 <prvCheckTasksWaitingTermination+0x58>)
 800942c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800942e:	f001 f925 	bl	800a67c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f000 f810 	bl	8009458 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009438:	4b06      	ldr	r3, [pc, #24]	@ (8009454 <prvCheckTasksWaitingTermination+0x58>)
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d1e1      	bne.n	8009404 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009440:	bf00      	nop
 8009442:	bf00      	nop
 8009444:	3708      	adds	r7, #8
 8009446:	46bd      	mov	sp, r7
 8009448:	bd80      	pop	{r7, pc}
 800944a:	bf00      	nop
 800944c:	20001944 	.word	0x20001944
 8009450:	20001970 	.word	0x20001970
 8009454:	20001958 	.word	0x20001958

08009458 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009458:	b580      	push	{r7, lr}
 800945a:	b084      	sub	sp, #16
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	3354      	adds	r3, #84	@ 0x54
 8009464:	4618      	mov	r0, r3
 8009466:	f001 fbcf 	bl	800ac08 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009470:	2b00      	cmp	r3, #0
 8009472:	d108      	bne.n	8009486 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009478:	4618      	mov	r0, r3
 800947a:	f001 fa9f 	bl	800a9bc <vPortFree>
				vPortFree( pxTCB );
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	f001 fa9c 	bl	800a9bc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009484:	e019      	b.n	80094ba <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800948c:	2b01      	cmp	r3, #1
 800948e:	d103      	bne.n	8009498 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f001 fa93 	bl	800a9bc <vPortFree>
	}
 8009496:	e010      	b.n	80094ba <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800949e:	2b02      	cmp	r3, #2
 80094a0:	d00b      	beq.n	80094ba <prvDeleteTCB+0x62>
	__asm volatile
 80094a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a6:	f383 8811 	msr	BASEPRI, r3
 80094aa:	f3bf 8f6f 	isb	sy
 80094ae:	f3bf 8f4f 	dsb	sy
 80094b2:	60fb      	str	r3, [r7, #12]
}
 80094b4:	bf00      	nop
 80094b6:	bf00      	nop
 80094b8:	e7fd      	b.n	80094b6 <prvDeleteTCB+0x5e>
	}
 80094ba:	bf00      	nop
 80094bc:	3710      	adds	r7, #16
 80094be:	46bd      	mov	sp, r7
 80094c0:	bd80      	pop	{r7, pc}
	...

080094c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80094c4:	b480      	push	{r7}
 80094c6:	b083      	sub	sp, #12
 80094c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094ca:	4b0c      	ldr	r3, [pc, #48]	@ (80094fc <prvResetNextTaskUnblockTime+0x38>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d104      	bne.n	80094de <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80094d4:	4b0a      	ldr	r3, [pc, #40]	@ (8009500 <prvResetNextTaskUnblockTime+0x3c>)
 80094d6:	f04f 32ff 	mov.w	r2, #4294967295
 80094da:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80094dc:	e008      	b.n	80094f0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094de:	4b07      	ldr	r3, [pc, #28]	@ (80094fc <prvResetNextTaskUnblockTime+0x38>)
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	68db      	ldr	r3, [r3, #12]
 80094e4:	68db      	ldr	r3, [r3, #12]
 80094e6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	685b      	ldr	r3, [r3, #4]
 80094ec:	4a04      	ldr	r2, [pc, #16]	@ (8009500 <prvResetNextTaskUnblockTime+0x3c>)
 80094ee:	6013      	str	r3, [r2, #0]
}
 80094f0:	bf00      	nop
 80094f2:	370c      	adds	r7, #12
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bc80      	pop	{r7}
 80094f8:	4770      	bx	lr
 80094fa:	bf00      	nop
 80094fc:	20001928 	.word	0x20001928
 8009500:	20001990 	.word	0x20001990

08009504 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8009504:	b480      	push	{r7}
 8009506:	b083      	sub	sp, #12
 8009508:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800950a:	4b04      	ldr	r3, [pc, #16]	@ (800951c <xTaskGetCurrentTaskHandle+0x18>)
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8009510:	687b      	ldr	r3, [r7, #4]
	}
 8009512:	4618      	mov	r0, r3
 8009514:	370c      	adds	r7, #12
 8009516:	46bd      	mov	sp, r7
 8009518:	bc80      	pop	{r7}
 800951a:	4770      	bx	lr
 800951c:	2000149c 	.word	0x2000149c

08009520 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009520:	b480      	push	{r7}
 8009522:	b083      	sub	sp, #12
 8009524:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009526:	4b0b      	ldr	r3, [pc, #44]	@ (8009554 <xTaskGetSchedulerState+0x34>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d102      	bne.n	8009534 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800952e:	2301      	movs	r3, #1
 8009530:	607b      	str	r3, [r7, #4]
 8009532:	e008      	b.n	8009546 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009534:	4b08      	ldr	r3, [pc, #32]	@ (8009558 <xTaskGetSchedulerState+0x38>)
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d102      	bne.n	8009542 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800953c:	2302      	movs	r3, #2
 800953e:	607b      	str	r3, [r7, #4]
 8009540:	e001      	b.n	8009546 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009542:	2300      	movs	r3, #0
 8009544:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009546:	687b      	ldr	r3, [r7, #4]
	}
 8009548:	4618      	mov	r0, r3
 800954a:	370c      	adds	r7, #12
 800954c:	46bd      	mov	sp, r7
 800954e:	bc80      	pop	{r7}
 8009550:	4770      	bx	lr
 8009552:	bf00      	nop
 8009554:	2000197c 	.word	0x2000197c
 8009558:	20001998 	.word	0x20001998

0800955c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800955c:	b580      	push	{r7, lr}
 800955e:	b084      	sub	sp, #16
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009568:	2300      	movs	r3, #0
 800956a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d051      	beq.n	8009616 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009576:	4b2a      	ldr	r3, [pc, #168]	@ (8009620 <xTaskPriorityInherit+0xc4>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800957c:	429a      	cmp	r2, r3
 800957e:	d241      	bcs.n	8009604 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	699b      	ldr	r3, [r3, #24]
 8009584:	2b00      	cmp	r3, #0
 8009586:	db06      	blt.n	8009596 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009588:	4b25      	ldr	r3, [pc, #148]	@ (8009620 <xTaskPriorityInherit+0xc4>)
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800958e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	6959      	ldr	r1, [r3, #20]
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800959e:	4613      	mov	r3, r2
 80095a0:	009b      	lsls	r3, r3, #2
 80095a2:	4413      	add	r3, r2
 80095a4:	009b      	lsls	r3, r3, #2
 80095a6:	4a1f      	ldr	r2, [pc, #124]	@ (8009624 <xTaskPriorityInherit+0xc8>)
 80095a8:	4413      	add	r3, r2
 80095aa:	4299      	cmp	r1, r3
 80095ac:	d122      	bne.n	80095f4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	3304      	adds	r3, #4
 80095b2:	4618      	mov	r0, r3
 80095b4:	f7fe f8ec 	bl	8007790 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80095b8:	4b19      	ldr	r3, [pc, #100]	@ (8009620 <xTaskPriorityInherit+0xc4>)
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80095c2:	68bb      	ldr	r3, [r7, #8]
 80095c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095c6:	4b18      	ldr	r3, [pc, #96]	@ (8009628 <xTaskPriorityInherit+0xcc>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	429a      	cmp	r2, r3
 80095cc:	d903      	bls.n	80095d6 <xTaskPriorityInherit+0x7a>
 80095ce:	68bb      	ldr	r3, [r7, #8]
 80095d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095d2:	4a15      	ldr	r2, [pc, #84]	@ (8009628 <xTaskPriorityInherit+0xcc>)
 80095d4:	6013      	str	r3, [r2, #0]
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095da:	4613      	mov	r3, r2
 80095dc:	009b      	lsls	r3, r3, #2
 80095de:	4413      	add	r3, r2
 80095e0:	009b      	lsls	r3, r3, #2
 80095e2:	4a10      	ldr	r2, [pc, #64]	@ (8009624 <xTaskPriorityInherit+0xc8>)
 80095e4:	441a      	add	r2, r3
 80095e6:	68bb      	ldr	r3, [r7, #8]
 80095e8:	3304      	adds	r3, #4
 80095ea:	4619      	mov	r1, r3
 80095ec:	4610      	mov	r0, r2
 80095ee:	f7fe f874 	bl	80076da <vListInsertEnd>
 80095f2:	e004      	b.n	80095fe <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80095f4:	4b0a      	ldr	r3, [pc, #40]	@ (8009620 <xTaskPriorityInherit+0xc4>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80095fe:	2301      	movs	r3, #1
 8009600:	60fb      	str	r3, [r7, #12]
 8009602:	e008      	b.n	8009616 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009608:	4b05      	ldr	r3, [pc, #20]	@ (8009620 <xTaskPriorityInherit+0xc4>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800960e:	429a      	cmp	r2, r3
 8009610:	d201      	bcs.n	8009616 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009612:	2301      	movs	r3, #1
 8009614:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009616:	68fb      	ldr	r3, [r7, #12]
	}
 8009618:	4618      	mov	r0, r3
 800961a:	3710      	adds	r7, #16
 800961c:	46bd      	mov	sp, r7
 800961e:	bd80      	pop	{r7, pc}
 8009620:	2000149c 	.word	0x2000149c
 8009624:	200014a0 	.word	0x200014a0
 8009628:	20001978 	.word	0x20001978

0800962c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800962c:	b580      	push	{r7, lr}
 800962e:	b086      	sub	sp, #24
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009638:	2300      	movs	r3, #0
 800963a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d058      	beq.n	80096f4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009642:	4b2f      	ldr	r3, [pc, #188]	@ (8009700 <xTaskPriorityDisinherit+0xd4>)
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	693a      	ldr	r2, [r7, #16]
 8009648:	429a      	cmp	r2, r3
 800964a:	d00b      	beq.n	8009664 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800964c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009650:	f383 8811 	msr	BASEPRI, r3
 8009654:	f3bf 8f6f 	isb	sy
 8009658:	f3bf 8f4f 	dsb	sy
 800965c:	60fb      	str	r3, [r7, #12]
}
 800965e:	bf00      	nop
 8009660:	bf00      	nop
 8009662:	e7fd      	b.n	8009660 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009664:	693b      	ldr	r3, [r7, #16]
 8009666:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009668:	2b00      	cmp	r3, #0
 800966a:	d10b      	bne.n	8009684 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800966c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009670:	f383 8811 	msr	BASEPRI, r3
 8009674:	f3bf 8f6f 	isb	sy
 8009678:	f3bf 8f4f 	dsb	sy
 800967c:	60bb      	str	r3, [r7, #8]
}
 800967e:	bf00      	nop
 8009680:	bf00      	nop
 8009682:	e7fd      	b.n	8009680 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009688:	1e5a      	subs	r2, r3, #1
 800968a:	693b      	ldr	r3, [r7, #16]
 800968c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800968e:	693b      	ldr	r3, [r7, #16]
 8009690:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009696:	429a      	cmp	r2, r3
 8009698:	d02c      	beq.n	80096f4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d128      	bne.n	80096f4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80096a2:	693b      	ldr	r3, [r7, #16]
 80096a4:	3304      	adds	r3, #4
 80096a6:	4618      	mov	r0, r3
 80096a8:	f7fe f872 	bl	8007790 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80096b0:	693b      	ldr	r3, [r7, #16]
 80096b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80096b4:	693b      	ldr	r3, [r7, #16]
 80096b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80096bc:	693b      	ldr	r3, [r7, #16]
 80096be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80096c0:	693b      	ldr	r3, [r7, #16]
 80096c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096c4:	4b0f      	ldr	r3, [pc, #60]	@ (8009704 <xTaskPriorityDisinherit+0xd8>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	429a      	cmp	r2, r3
 80096ca:	d903      	bls.n	80096d4 <xTaskPriorityDisinherit+0xa8>
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096d0:	4a0c      	ldr	r2, [pc, #48]	@ (8009704 <xTaskPriorityDisinherit+0xd8>)
 80096d2:	6013      	str	r3, [r2, #0]
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096d8:	4613      	mov	r3, r2
 80096da:	009b      	lsls	r3, r3, #2
 80096dc:	4413      	add	r3, r2
 80096de:	009b      	lsls	r3, r3, #2
 80096e0:	4a09      	ldr	r2, [pc, #36]	@ (8009708 <xTaskPriorityDisinherit+0xdc>)
 80096e2:	441a      	add	r2, r3
 80096e4:	693b      	ldr	r3, [r7, #16]
 80096e6:	3304      	adds	r3, #4
 80096e8:	4619      	mov	r1, r3
 80096ea:	4610      	mov	r0, r2
 80096ec:	f7fd fff5 	bl	80076da <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80096f0:	2301      	movs	r3, #1
 80096f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80096f4:	697b      	ldr	r3, [r7, #20]
	}
 80096f6:	4618      	mov	r0, r3
 80096f8:	3718      	adds	r7, #24
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}
 80096fe:	bf00      	nop
 8009700:	2000149c 	.word	0x2000149c
 8009704:	20001978 	.word	0x20001978
 8009708:	200014a0 	.word	0x200014a0

0800970c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800970c:	b580      	push	{r7, lr}
 800970e:	b088      	sub	sp, #32
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
 8009714:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800971a:	2301      	movs	r3, #1
 800971c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d06c      	beq.n	80097fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009724:	69bb      	ldr	r3, [r7, #24]
 8009726:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009728:	2b00      	cmp	r3, #0
 800972a:	d10b      	bne.n	8009744 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800972c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009730:	f383 8811 	msr	BASEPRI, r3
 8009734:	f3bf 8f6f 	isb	sy
 8009738:	f3bf 8f4f 	dsb	sy
 800973c:	60fb      	str	r3, [r7, #12]
}
 800973e:	bf00      	nop
 8009740:	bf00      	nop
 8009742:	e7fd      	b.n	8009740 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009744:	69bb      	ldr	r3, [r7, #24]
 8009746:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009748:	683a      	ldr	r2, [r7, #0]
 800974a:	429a      	cmp	r2, r3
 800974c:	d902      	bls.n	8009754 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	61fb      	str	r3, [r7, #28]
 8009752:	e002      	b.n	800975a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009754:	69bb      	ldr	r3, [r7, #24]
 8009756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009758:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800975a:	69bb      	ldr	r3, [r7, #24]
 800975c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800975e:	69fa      	ldr	r2, [r7, #28]
 8009760:	429a      	cmp	r2, r3
 8009762:	d04c      	beq.n	80097fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009764:	69bb      	ldr	r3, [r7, #24]
 8009766:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009768:	697a      	ldr	r2, [r7, #20]
 800976a:	429a      	cmp	r2, r3
 800976c:	d147      	bne.n	80097fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800976e:	4b26      	ldr	r3, [pc, #152]	@ (8009808 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	69ba      	ldr	r2, [r7, #24]
 8009774:	429a      	cmp	r2, r3
 8009776:	d10b      	bne.n	8009790 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800977c:	f383 8811 	msr	BASEPRI, r3
 8009780:	f3bf 8f6f 	isb	sy
 8009784:	f3bf 8f4f 	dsb	sy
 8009788:	60bb      	str	r3, [r7, #8]
}
 800978a:	bf00      	nop
 800978c:	bf00      	nop
 800978e:	e7fd      	b.n	800978c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009790:	69bb      	ldr	r3, [r7, #24]
 8009792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009794:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009796:	69bb      	ldr	r3, [r7, #24]
 8009798:	69fa      	ldr	r2, [r7, #28]
 800979a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800979c:	69bb      	ldr	r3, [r7, #24]
 800979e:	699b      	ldr	r3, [r3, #24]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	db04      	blt.n	80097ae <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097a4:	69fb      	ldr	r3, [r7, #28]
 80097a6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80097aa:	69bb      	ldr	r3, [r7, #24]
 80097ac:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80097ae:	69bb      	ldr	r3, [r7, #24]
 80097b0:	6959      	ldr	r1, [r3, #20]
 80097b2:	693a      	ldr	r2, [r7, #16]
 80097b4:	4613      	mov	r3, r2
 80097b6:	009b      	lsls	r3, r3, #2
 80097b8:	4413      	add	r3, r2
 80097ba:	009b      	lsls	r3, r3, #2
 80097bc:	4a13      	ldr	r2, [pc, #76]	@ (800980c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80097be:	4413      	add	r3, r2
 80097c0:	4299      	cmp	r1, r3
 80097c2:	d11c      	bne.n	80097fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80097c4:	69bb      	ldr	r3, [r7, #24]
 80097c6:	3304      	adds	r3, #4
 80097c8:	4618      	mov	r0, r3
 80097ca:	f7fd ffe1 	bl	8007790 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80097ce:	69bb      	ldr	r3, [r7, #24]
 80097d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097d2:	4b0f      	ldr	r3, [pc, #60]	@ (8009810 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	429a      	cmp	r2, r3
 80097d8:	d903      	bls.n	80097e2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80097da:	69bb      	ldr	r3, [r7, #24]
 80097dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097de:	4a0c      	ldr	r2, [pc, #48]	@ (8009810 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80097e0:	6013      	str	r3, [r2, #0]
 80097e2:	69bb      	ldr	r3, [r7, #24]
 80097e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097e6:	4613      	mov	r3, r2
 80097e8:	009b      	lsls	r3, r3, #2
 80097ea:	4413      	add	r3, r2
 80097ec:	009b      	lsls	r3, r3, #2
 80097ee:	4a07      	ldr	r2, [pc, #28]	@ (800980c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80097f0:	441a      	add	r2, r3
 80097f2:	69bb      	ldr	r3, [r7, #24]
 80097f4:	3304      	adds	r3, #4
 80097f6:	4619      	mov	r1, r3
 80097f8:	4610      	mov	r0, r2
 80097fa:	f7fd ff6e 	bl	80076da <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80097fe:	bf00      	nop
 8009800:	3720      	adds	r7, #32
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}
 8009806:	bf00      	nop
 8009808:	2000149c 	.word	0x2000149c
 800980c:	200014a0 	.word	0x200014a0
 8009810:	20001978 	.word	0x20001978

08009814 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009814:	b480      	push	{r7}
 8009816:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009818:	4b07      	ldr	r3, [pc, #28]	@ (8009838 <pvTaskIncrementMutexHeldCount+0x24>)
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d004      	beq.n	800982a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009820:	4b05      	ldr	r3, [pc, #20]	@ (8009838 <pvTaskIncrementMutexHeldCount+0x24>)
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009826:	3201      	adds	r2, #1
 8009828:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800982a:	4b03      	ldr	r3, [pc, #12]	@ (8009838 <pvTaskIncrementMutexHeldCount+0x24>)
 800982c:	681b      	ldr	r3, [r3, #0]
	}
 800982e:	4618      	mov	r0, r3
 8009830:	46bd      	mov	sp, r7
 8009832:	bc80      	pop	{r7}
 8009834:	4770      	bx	lr
 8009836:	bf00      	nop
 8009838:	2000149c 	.word	0x2000149c

0800983c <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800983c:	b580      	push	{r7, lr}
 800983e:	b084      	sub	sp, #16
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
 8009844:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8009846:	f000 fee9 	bl	800a61c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800984a:	4b20      	ldr	r3, [pc, #128]	@ (80098cc <ulTaskNotifyTake+0x90>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009852:	2b00      	cmp	r3, #0
 8009854:	d113      	bne.n	800987e <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8009856:	4b1d      	ldr	r3, [pc, #116]	@ (80098cc <ulTaskNotifyTake+0x90>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	2201      	movs	r2, #1
 800985c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d00b      	beq.n	800987e <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009866:	2101      	movs	r1, #1
 8009868:	6838      	ldr	r0, [r7, #0]
 800986a:	f000 f9db 	bl	8009c24 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800986e:	4b18      	ldr	r3, [pc, #96]	@ (80098d0 <ulTaskNotifyTake+0x94>)
 8009870:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009874:	601a      	str	r2, [r3, #0]
 8009876:	f3bf 8f4f 	dsb	sy
 800987a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800987e:	f000 fefd 	bl	800a67c <vPortExitCritical>

		taskENTER_CRITICAL();
 8009882:	f000 fecb 	bl	800a61c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8009886:	4b11      	ldr	r3, [pc, #68]	@ (80098cc <ulTaskNotifyTake+0x90>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800988e:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00e      	beq.n	80098b4 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d005      	beq.n	80098a8 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800989c:	4b0b      	ldr	r3, [pc, #44]	@ (80098cc <ulTaskNotifyTake+0x90>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	2200      	movs	r2, #0
 80098a2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 80098a6:	e005      	b.n	80098b4 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80098a8:	4b08      	ldr	r3, [pc, #32]	@ (80098cc <ulTaskNotifyTake+0x90>)
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	68fa      	ldr	r2, [r7, #12]
 80098ae:	3a01      	subs	r2, #1
 80098b0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80098b4:	4b05      	ldr	r3, [pc, #20]	@ (80098cc <ulTaskNotifyTake+0x90>)
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	2200      	movs	r2, #0
 80098ba:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80098be:	f000 fedd 	bl	800a67c <vPortExitCritical>

		return ulReturn;
 80098c2:	68fb      	ldr	r3, [r7, #12]
	}
 80098c4:	4618      	mov	r0, r3
 80098c6:	3710      	adds	r7, #16
 80098c8:	46bd      	mov	sp, r7
 80098ca:	bd80      	pop	{r7, pc}
 80098cc:	2000149c 	.word	0x2000149c
 80098d0:	e000ed04 	.word	0xe000ed04

080098d4 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b08a      	sub	sp, #40	@ 0x28
 80098d8:	af00      	add	r7, sp, #0
 80098da:	60f8      	str	r0, [r7, #12]
 80098dc:	60b9      	str	r1, [r7, #8]
 80098de:	603b      	str	r3, [r7, #0]
 80098e0:	4613      	mov	r3, r2
 80098e2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80098e4:	2301      	movs	r3, #1
 80098e6:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d10b      	bne.n	8009906 <xTaskGenericNotify+0x32>
	__asm volatile
 80098ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098f2:	f383 8811 	msr	BASEPRI, r3
 80098f6:	f3bf 8f6f 	isb	sy
 80098fa:	f3bf 8f4f 	dsb	sy
 80098fe:	61bb      	str	r3, [r7, #24]
}
 8009900:	bf00      	nop
 8009902:	bf00      	nop
 8009904:	e7fd      	b.n	8009902 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800990a:	f000 fe87 	bl	800a61c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d004      	beq.n	800991e <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009914:	6a3b      	ldr	r3, [r7, #32]
 8009916:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800991e:	6a3b      	ldr	r3, [r7, #32]
 8009920:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8009924:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009926:	6a3b      	ldr	r3, [r7, #32]
 8009928:	2202      	movs	r2, #2
 800992a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800992e:	79fb      	ldrb	r3, [r7, #7]
 8009930:	2b04      	cmp	r3, #4
 8009932:	d82e      	bhi.n	8009992 <xTaskGenericNotify+0xbe>
 8009934:	a201      	add	r2, pc, #4	@ (adr r2, 800993c <xTaskGenericNotify+0x68>)
 8009936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800993a:	bf00      	nop
 800993c:	080099b7 	.word	0x080099b7
 8009940:	08009951 	.word	0x08009951
 8009944:	08009963 	.word	0x08009963
 8009948:	08009973 	.word	0x08009973
 800994c:	0800997d 	.word	0x0800997d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009950:	6a3b      	ldr	r3, [r7, #32]
 8009952:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	431a      	orrs	r2, r3
 800995a:	6a3b      	ldr	r3, [r7, #32]
 800995c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009960:	e02c      	b.n	80099bc <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009962:	6a3b      	ldr	r3, [r7, #32]
 8009964:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009968:	1c5a      	adds	r2, r3, #1
 800996a:	6a3b      	ldr	r3, [r7, #32]
 800996c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009970:	e024      	b.n	80099bc <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009972:	6a3b      	ldr	r3, [r7, #32]
 8009974:	68ba      	ldr	r2, [r7, #8]
 8009976:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800997a:	e01f      	b.n	80099bc <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800997c:	7ffb      	ldrb	r3, [r7, #31]
 800997e:	2b02      	cmp	r3, #2
 8009980:	d004      	beq.n	800998c <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009982:	6a3b      	ldr	r3, [r7, #32]
 8009984:	68ba      	ldr	r2, [r7, #8]
 8009986:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800998a:	e017      	b.n	80099bc <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800998c:	2300      	movs	r3, #0
 800998e:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8009990:	e014      	b.n	80099bc <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009992:	6a3b      	ldr	r3, [r7, #32]
 8009994:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800999c:	d00d      	beq.n	80099ba <xTaskGenericNotify+0xe6>
	__asm volatile
 800999e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099a2:	f383 8811 	msr	BASEPRI, r3
 80099a6:	f3bf 8f6f 	isb	sy
 80099aa:	f3bf 8f4f 	dsb	sy
 80099ae:	617b      	str	r3, [r7, #20]
}
 80099b0:	bf00      	nop
 80099b2:	bf00      	nop
 80099b4:	e7fd      	b.n	80099b2 <xTaskGenericNotify+0xde>
					break;
 80099b6:	bf00      	nop
 80099b8:	e000      	b.n	80099bc <xTaskGenericNotify+0xe8>

					break;
 80099ba:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80099bc:	7ffb      	ldrb	r3, [r7, #31]
 80099be:	2b01      	cmp	r3, #1
 80099c0:	d13b      	bne.n	8009a3a <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80099c2:	6a3b      	ldr	r3, [r7, #32]
 80099c4:	3304      	adds	r3, #4
 80099c6:	4618      	mov	r0, r3
 80099c8:	f7fd fee2 	bl	8007790 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80099cc:	6a3b      	ldr	r3, [r7, #32]
 80099ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099d0:	4b1d      	ldr	r3, [pc, #116]	@ (8009a48 <xTaskGenericNotify+0x174>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	429a      	cmp	r2, r3
 80099d6:	d903      	bls.n	80099e0 <xTaskGenericNotify+0x10c>
 80099d8:	6a3b      	ldr	r3, [r7, #32]
 80099da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099dc:	4a1a      	ldr	r2, [pc, #104]	@ (8009a48 <xTaskGenericNotify+0x174>)
 80099de:	6013      	str	r3, [r2, #0]
 80099e0:	6a3b      	ldr	r3, [r7, #32]
 80099e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099e4:	4613      	mov	r3, r2
 80099e6:	009b      	lsls	r3, r3, #2
 80099e8:	4413      	add	r3, r2
 80099ea:	009b      	lsls	r3, r3, #2
 80099ec:	4a17      	ldr	r2, [pc, #92]	@ (8009a4c <xTaskGenericNotify+0x178>)
 80099ee:	441a      	add	r2, r3
 80099f0:	6a3b      	ldr	r3, [r7, #32]
 80099f2:	3304      	adds	r3, #4
 80099f4:	4619      	mov	r1, r3
 80099f6:	4610      	mov	r0, r2
 80099f8:	f7fd fe6f 	bl	80076da <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80099fc:	6a3b      	ldr	r3, [r7, #32]
 80099fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d00b      	beq.n	8009a1c <xTaskGenericNotify+0x148>
	__asm volatile
 8009a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a08:	f383 8811 	msr	BASEPRI, r3
 8009a0c:	f3bf 8f6f 	isb	sy
 8009a10:	f3bf 8f4f 	dsb	sy
 8009a14:	613b      	str	r3, [r7, #16]
}
 8009a16:	bf00      	nop
 8009a18:	bf00      	nop
 8009a1a:	e7fd      	b.n	8009a18 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009a1c:	6a3b      	ldr	r3, [r7, #32]
 8009a1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a20:	4b0b      	ldr	r3, [pc, #44]	@ (8009a50 <xTaskGenericNotify+0x17c>)
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a26:	429a      	cmp	r2, r3
 8009a28:	d907      	bls.n	8009a3a <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8009a2a:	4b0a      	ldr	r3, [pc, #40]	@ (8009a54 <xTaskGenericNotify+0x180>)
 8009a2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a30:	601a      	str	r2, [r3, #0]
 8009a32:	f3bf 8f4f 	dsb	sy
 8009a36:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009a3a:	f000 fe1f 	bl	800a67c <vPortExitCritical>

		return xReturn;
 8009a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8009a40:	4618      	mov	r0, r3
 8009a42:	3728      	adds	r7, #40	@ 0x28
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}
 8009a48:	20001978 	.word	0x20001978
 8009a4c:	200014a0 	.word	0x200014a0
 8009a50:	2000149c 	.word	0x2000149c
 8009a54:	e000ed04 	.word	0xe000ed04

08009a58 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b08e      	sub	sp, #56	@ 0x38
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	60f8      	str	r0, [r7, #12]
 8009a60:	60b9      	str	r1, [r7, #8]
 8009a62:	603b      	str	r3, [r7, #0]
 8009a64:	4613      	mov	r3, r2
 8009a66:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8009a68:	2301      	movs	r3, #1
 8009a6a:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d10b      	bne.n	8009a8a <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8009a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a76:	f383 8811 	msr	BASEPRI, r3
 8009a7a:	f3bf 8f6f 	isb	sy
 8009a7e:	f3bf 8f4f 	dsb	sy
 8009a82:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009a84:	bf00      	nop
 8009a86:	bf00      	nop
 8009a88:	e7fd      	b.n	8009a86 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009a8a:	f000 fe89 	bl	800a7a0 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8009a92:	f3ef 8211 	mrs	r2, BASEPRI
 8009a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a9a:	f383 8811 	msr	BASEPRI, r3
 8009a9e:	f3bf 8f6f 	isb	sy
 8009aa2:	f3bf 8f4f 	dsb	sy
 8009aa6:	623a      	str	r2, [r7, #32]
 8009aa8:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8009aaa:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009aac:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d004      	beq.n	8009abe <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ab6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8009aba:	683b      	ldr	r3, [r7, #0]
 8009abc:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ac0:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8009ac4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aca:	2202      	movs	r2, #2
 8009acc:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8009ad0:	79fb      	ldrb	r3, [r7, #7]
 8009ad2:	2b04      	cmp	r3, #4
 8009ad4:	d82e      	bhi.n	8009b34 <xTaskGenericNotifyFromISR+0xdc>
 8009ad6:	a201      	add	r2, pc, #4	@ (adr r2, 8009adc <xTaskGenericNotifyFromISR+0x84>)
 8009ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009adc:	08009b59 	.word	0x08009b59
 8009ae0:	08009af1 	.word	0x08009af1
 8009ae4:	08009b03 	.word	0x08009b03
 8009ae8:	08009b13 	.word	0x08009b13
 8009aec:	08009b1d 	.word	0x08009b1d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009af2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	431a      	orrs	r2, r3
 8009afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009afc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009b00:	e02d      	b.n	8009b5e <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b04:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009b08:	1c5a      	adds	r2, r3, #1
 8009b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b0c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009b10:	e025      	b.n	8009b5e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b14:	68ba      	ldr	r2, [r7, #8]
 8009b16:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009b1a:	e020      	b.n	8009b5e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009b1c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009b20:	2b02      	cmp	r3, #2
 8009b22:	d004      	beq.n	8009b2e <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b26:	68ba      	ldr	r2, [r7, #8]
 8009b28:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8009b2c:	e017      	b.n	8009b5e <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8009b2e:	2300      	movs	r3, #0
 8009b30:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8009b32:	e014      	b.n	8009b5e <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b36:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b3e:	d00d      	beq.n	8009b5c <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8009b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b44:	f383 8811 	msr	BASEPRI, r3
 8009b48:	f3bf 8f6f 	isb	sy
 8009b4c:	f3bf 8f4f 	dsb	sy
 8009b50:	61bb      	str	r3, [r7, #24]
}
 8009b52:	bf00      	nop
 8009b54:	bf00      	nop
 8009b56:	e7fd      	b.n	8009b54 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8009b58:	bf00      	nop
 8009b5a:	e000      	b.n	8009b5e <xTaskGenericNotifyFromISR+0x106>
					break;
 8009b5c:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009b5e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009b62:	2b01      	cmp	r3, #1
 8009b64:	d147      	bne.n	8009bf6 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d00b      	beq.n	8009b86 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8009b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b72:	f383 8811 	msr	BASEPRI, r3
 8009b76:	f3bf 8f6f 	isb	sy
 8009b7a:	f3bf 8f4f 	dsb	sy
 8009b7e:	617b      	str	r3, [r7, #20]
}
 8009b80:	bf00      	nop
 8009b82:	bf00      	nop
 8009b84:	e7fd      	b.n	8009b82 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b86:	4b21      	ldr	r3, [pc, #132]	@ (8009c0c <xTaskGenericNotifyFromISR+0x1b4>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d11d      	bne.n	8009bca <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b90:	3304      	adds	r3, #4
 8009b92:	4618      	mov	r0, r3
 8009b94:	f7fd fdfc 	bl	8007790 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b9c:	4b1c      	ldr	r3, [pc, #112]	@ (8009c10 <xTaskGenericNotifyFromISR+0x1b8>)
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	429a      	cmp	r2, r3
 8009ba2:	d903      	bls.n	8009bac <xTaskGenericNotifyFromISR+0x154>
 8009ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ba8:	4a19      	ldr	r2, [pc, #100]	@ (8009c10 <xTaskGenericNotifyFromISR+0x1b8>)
 8009baa:	6013      	str	r3, [r2, #0]
 8009bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bb0:	4613      	mov	r3, r2
 8009bb2:	009b      	lsls	r3, r3, #2
 8009bb4:	4413      	add	r3, r2
 8009bb6:	009b      	lsls	r3, r3, #2
 8009bb8:	4a16      	ldr	r2, [pc, #88]	@ (8009c14 <xTaskGenericNotifyFromISR+0x1bc>)
 8009bba:	441a      	add	r2, r3
 8009bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bbe:	3304      	adds	r3, #4
 8009bc0:	4619      	mov	r1, r3
 8009bc2:	4610      	mov	r0, r2
 8009bc4:	f7fd fd89 	bl	80076da <vListInsertEnd>
 8009bc8:	e005      	b.n	8009bd6 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8009bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bcc:	3318      	adds	r3, #24
 8009bce:	4619      	mov	r1, r3
 8009bd0:	4811      	ldr	r0, [pc, #68]	@ (8009c18 <xTaskGenericNotifyFromISR+0x1c0>)
 8009bd2:	f7fd fd82 	bl	80076da <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bda:	4b10      	ldr	r3, [pc, #64]	@ (8009c1c <xTaskGenericNotifyFromISR+0x1c4>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009be0:	429a      	cmp	r2, r3
 8009be2:	d908      	bls.n	8009bf6 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8009be4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d002      	beq.n	8009bf0 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8009bea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009bec:	2201      	movs	r2, #1
 8009bee:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8009bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8009c20 <xTaskGenericNotifyFromISR+0x1c8>)
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	601a      	str	r2, [r3, #0]
 8009bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bf8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009bfa:	693b      	ldr	r3, [r7, #16]
 8009bfc:	f383 8811 	msr	BASEPRI, r3
}
 8009c00:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8009c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8009c04:	4618      	mov	r0, r3
 8009c06:	3738      	adds	r7, #56	@ 0x38
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	bd80      	pop	{r7, pc}
 8009c0c:	20001998 	.word	0x20001998
 8009c10:	20001978 	.word	0x20001978
 8009c14:	200014a0 	.word	0x200014a0
 8009c18:	20001930 	.word	0x20001930
 8009c1c:	2000149c 	.word	0x2000149c
 8009c20:	20001984 	.word	0x20001984

08009c24 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b084      	sub	sp, #16
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
 8009c2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009c2e:	4b21      	ldr	r3, [pc, #132]	@ (8009cb4 <prvAddCurrentTaskToDelayedList+0x90>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c34:	4b20      	ldr	r3, [pc, #128]	@ (8009cb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	3304      	adds	r3, #4
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	f7fd fda8 	bl	8007790 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c46:	d10a      	bne.n	8009c5e <prvAddCurrentTaskToDelayedList+0x3a>
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d007      	beq.n	8009c5e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c4e:	4b1a      	ldr	r3, [pc, #104]	@ (8009cb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	3304      	adds	r3, #4
 8009c54:	4619      	mov	r1, r3
 8009c56:	4819      	ldr	r0, [pc, #100]	@ (8009cbc <prvAddCurrentTaskToDelayedList+0x98>)
 8009c58:	f7fd fd3f 	bl	80076da <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009c5c:	e026      	b.n	8009cac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009c5e:	68fa      	ldr	r2, [r7, #12]
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	4413      	add	r3, r2
 8009c64:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009c66:	4b14      	ldr	r3, [pc, #80]	@ (8009cb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	68ba      	ldr	r2, [r7, #8]
 8009c6c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009c6e:	68ba      	ldr	r2, [r7, #8]
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	429a      	cmp	r2, r3
 8009c74:	d209      	bcs.n	8009c8a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c76:	4b12      	ldr	r3, [pc, #72]	@ (8009cc0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009c78:	681a      	ldr	r2, [r3, #0]
 8009c7a:	4b0f      	ldr	r3, [pc, #60]	@ (8009cb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	3304      	adds	r3, #4
 8009c80:	4619      	mov	r1, r3
 8009c82:	4610      	mov	r0, r2
 8009c84:	f7fd fd4c 	bl	8007720 <vListInsert>
}
 8009c88:	e010      	b.n	8009cac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8009cc4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009c8c:	681a      	ldr	r2, [r3, #0]
 8009c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8009cb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	3304      	adds	r3, #4
 8009c94:	4619      	mov	r1, r3
 8009c96:	4610      	mov	r0, r2
 8009c98:	f7fd fd42 	bl	8007720 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8009cc8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	68ba      	ldr	r2, [r7, #8]
 8009ca2:	429a      	cmp	r2, r3
 8009ca4:	d202      	bcs.n	8009cac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009ca6:	4a08      	ldr	r2, [pc, #32]	@ (8009cc8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	6013      	str	r3, [r2, #0]
}
 8009cac:	bf00      	nop
 8009cae:	3710      	adds	r7, #16
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	bd80      	pop	{r7, pc}
 8009cb4:	20001974 	.word	0x20001974
 8009cb8:	2000149c 	.word	0x2000149c
 8009cbc:	2000195c 	.word	0x2000195c
 8009cc0:	2000192c 	.word	0x2000192c
 8009cc4:	20001928 	.word	0x20001928
 8009cc8:	20001990 	.word	0x20001990

08009ccc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009ccc:	b580      	push	{r7, lr}
 8009cce:	b08a      	sub	sp, #40	@ 0x28
 8009cd0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009cd6:	f000 fb6f 	bl	800a3b8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009cda:	4b1d      	ldr	r3, [pc, #116]	@ (8009d50 <xTimerCreateTimerTask+0x84>)
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d021      	beq.n	8009d26 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009cea:	1d3a      	adds	r2, r7, #4
 8009cec:	f107 0108 	add.w	r1, r7, #8
 8009cf0:	f107 030c 	add.w	r3, r7, #12
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	f7fd fcab 	bl	8007650 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009cfa:	6879      	ldr	r1, [r7, #4]
 8009cfc:	68bb      	ldr	r3, [r7, #8]
 8009cfe:	68fa      	ldr	r2, [r7, #12]
 8009d00:	9202      	str	r2, [sp, #8]
 8009d02:	9301      	str	r3, [sp, #4]
 8009d04:	2302      	movs	r3, #2
 8009d06:	9300      	str	r3, [sp, #0]
 8009d08:	2300      	movs	r3, #0
 8009d0a:	460a      	mov	r2, r1
 8009d0c:	4911      	ldr	r1, [pc, #68]	@ (8009d54 <xTimerCreateTimerTask+0x88>)
 8009d0e:	4812      	ldr	r0, [pc, #72]	@ (8009d58 <xTimerCreateTimerTask+0x8c>)
 8009d10:	f7fe fd92 	bl	8008838 <xTaskCreateStatic>
 8009d14:	4603      	mov	r3, r0
 8009d16:	4a11      	ldr	r2, [pc, #68]	@ (8009d5c <xTimerCreateTimerTask+0x90>)
 8009d18:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009d1a:	4b10      	ldr	r3, [pc, #64]	@ (8009d5c <xTimerCreateTimerTask+0x90>)
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d001      	beq.n	8009d26 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009d22:	2301      	movs	r3, #1
 8009d24:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d10b      	bne.n	8009d44 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d30:	f383 8811 	msr	BASEPRI, r3
 8009d34:	f3bf 8f6f 	isb	sy
 8009d38:	f3bf 8f4f 	dsb	sy
 8009d3c:	613b      	str	r3, [r7, #16]
}
 8009d3e:	bf00      	nop
 8009d40:	bf00      	nop
 8009d42:	e7fd      	b.n	8009d40 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009d44:	697b      	ldr	r3, [r7, #20]
}
 8009d46:	4618      	mov	r0, r3
 8009d48:	3718      	adds	r7, #24
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bd80      	pop	{r7, pc}
 8009d4e:	bf00      	nop
 8009d50:	200019cc 	.word	0x200019cc
 8009d54:	0800af1c 	.word	0x0800af1c
 8009d58:	08009f55 	.word	0x08009f55
 8009d5c:	200019d0 	.word	0x200019d0

08009d60 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b088      	sub	sp, #32
 8009d64:	af02      	add	r7, sp, #8
 8009d66:	60f8      	str	r0, [r7, #12]
 8009d68:	60b9      	str	r1, [r7, #8]
 8009d6a:	607a      	str	r2, [r7, #4]
 8009d6c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8009d6e:	202c      	movs	r0, #44	@ 0x2c
 8009d70:	f000 fd56 	bl	800a820 <pvPortMalloc>
 8009d74:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8009d76:	697b      	ldr	r3, [r7, #20]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d00d      	beq.n	8009d98 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8009d7c:	697b      	ldr	r3, [r7, #20]
 8009d7e:	2200      	movs	r2, #0
 8009d80:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009d84:	697b      	ldr	r3, [r7, #20]
 8009d86:	9301      	str	r3, [sp, #4]
 8009d88:	6a3b      	ldr	r3, [r7, #32]
 8009d8a:	9300      	str	r3, [sp, #0]
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	687a      	ldr	r2, [r7, #4]
 8009d90:	68b9      	ldr	r1, [r7, #8]
 8009d92:	68f8      	ldr	r0, [r7, #12]
 8009d94:	f000 f805 	bl	8009da2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009d98:	697b      	ldr	r3, [r7, #20]
	}
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	3718      	adds	r7, #24
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	bd80      	pop	{r7, pc}

08009da2 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8009da2:	b580      	push	{r7, lr}
 8009da4:	b086      	sub	sp, #24
 8009da6:	af00      	add	r7, sp, #0
 8009da8:	60f8      	str	r0, [r7, #12]
 8009daa:	60b9      	str	r1, [r7, #8]
 8009dac:	607a      	str	r2, [r7, #4]
 8009dae:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009db0:	68bb      	ldr	r3, [r7, #8]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d10b      	bne.n	8009dce <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8009db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dba:	f383 8811 	msr	BASEPRI, r3
 8009dbe:	f3bf 8f6f 	isb	sy
 8009dc2:	f3bf 8f4f 	dsb	sy
 8009dc6:	617b      	str	r3, [r7, #20]
}
 8009dc8:	bf00      	nop
 8009dca:	bf00      	nop
 8009dcc:	e7fd      	b.n	8009dca <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8009dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d01e      	beq.n	8009e12 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8009dd4:	f000 faf0 	bl	800a3b8 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8009dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dda:	68fa      	ldr	r2, [r7, #12]
 8009ddc:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8009dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009de0:	68ba      	ldr	r2, [r7, #8]
 8009de2:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8009de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009de6:	683a      	ldr	r2, [r7, #0]
 8009de8:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8009dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dec:	6a3a      	ldr	r2, [r7, #32]
 8009dee:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8009df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009df2:	3304      	adds	r3, #4
 8009df4:	4618      	mov	r0, r3
 8009df6:	f7fd fc64 	bl	80076c2 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d008      	beq.n	8009e12 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8009e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e02:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009e06:	f043 0304 	orr.w	r3, r3, #4
 8009e0a:	b2da      	uxtb	r2, r3
 8009e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e0e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8009e12:	bf00      	nop
 8009e14:	3718      	adds	r7, #24
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bd80      	pop	{r7, pc}
	...

08009e1c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b08a      	sub	sp, #40	@ 0x28
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	60f8      	str	r0, [r7, #12]
 8009e24:	60b9      	str	r1, [r7, #8]
 8009e26:	607a      	str	r2, [r7, #4]
 8009e28:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d10b      	bne.n	8009e4c <xTimerGenericCommand+0x30>
	__asm volatile
 8009e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e38:	f383 8811 	msr	BASEPRI, r3
 8009e3c:	f3bf 8f6f 	isb	sy
 8009e40:	f3bf 8f4f 	dsb	sy
 8009e44:	623b      	str	r3, [r7, #32]
}
 8009e46:	bf00      	nop
 8009e48:	bf00      	nop
 8009e4a:	e7fd      	b.n	8009e48 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009e4c:	4b19      	ldr	r3, [pc, #100]	@ (8009eb4 <xTimerGenericCommand+0x98>)
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d02a      	beq.n	8009eaa <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009e54:	68bb      	ldr	r3, [r7, #8]
 8009e56:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009e60:	68bb      	ldr	r3, [r7, #8]
 8009e62:	2b05      	cmp	r3, #5
 8009e64:	dc18      	bgt.n	8009e98 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009e66:	f7ff fb5b 	bl	8009520 <xTaskGetSchedulerState>
 8009e6a:	4603      	mov	r3, r0
 8009e6c:	2b02      	cmp	r3, #2
 8009e6e:	d109      	bne.n	8009e84 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009e70:	4b10      	ldr	r3, [pc, #64]	@ (8009eb4 <xTimerGenericCommand+0x98>)
 8009e72:	6818      	ldr	r0, [r3, #0]
 8009e74:	f107 0110 	add.w	r1, r7, #16
 8009e78:	2300      	movs	r3, #0
 8009e7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e7c:	f7fd fe66 	bl	8007b4c <xQueueGenericSend>
 8009e80:	6278      	str	r0, [r7, #36]	@ 0x24
 8009e82:	e012      	b.n	8009eaa <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009e84:	4b0b      	ldr	r3, [pc, #44]	@ (8009eb4 <xTimerGenericCommand+0x98>)
 8009e86:	6818      	ldr	r0, [r3, #0]
 8009e88:	f107 0110 	add.w	r1, r7, #16
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	2200      	movs	r2, #0
 8009e90:	f7fd fe5c 	bl	8007b4c <xQueueGenericSend>
 8009e94:	6278      	str	r0, [r7, #36]	@ 0x24
 8009e96:	e008      	b.n	8009eaa <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009e98:	4b06      	ldr	r3, [pc, #24]	@ (8009eb4 <xTimerGenericCommand+0x98>)
 8009e9a:	6818      	ldr	r0, [r3, #0]
 8009e9c:	f107 0110 	add.w	r1, r7, #16
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	683a      	ldr	r2, [r7, #0]
 8009ea4:	f7fd ff54 	bl	8007d50 <xQueueGenericSendFromISR>
 8009ea8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009eac:	4618      	mov	r0, r3
 8009eae:	3728      	adds	r7, #40	@ 0x28
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	bd80      	pop	{r7, pc}
 8009eb4:	200019cc 	.word	0x200019cc

08009eb8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b088      	sub	sp, #32
 8009ebc:	af02      	add	r7, sp, #8
 8009ebe:	6078      	str	r0, [r7, #4]
 8009ec0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ec2:	4b23      	ldr	r3, [pc, #140]	@ (8009f50 <prvProcessExpiredTimer+0x98>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	68db      	ldr	r3, [r3, #12]
 8009ec8:	68db      	ldr	r3, [r3, #12]
 8009eca:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	3304      	adds	r3, #4
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	f7fd fc5d 	bl	8007790 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009ed6:	697b      	ldr	r3, [r7, #20]
 8009ed8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009edc:	f003 0304 	and.w	r3, r3, #4
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d023      	beq.n	8009f2c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009ee4:	697b      	ldr	r3, [r7, #20]
 8009ee6:	699a      	ldr	r2, [r3, #24]
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	18d1      	adds	r1, r2, r3
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	683a      	ldr	r2, [r7, #0]
 8009ef0:	6978      	ldr	r0, [r7, #20]
 8009ef2:	f000 f8d3 	bl	800a09c <prvInsertTimerInActiveList>
 8009ef6:	4603      	mov	r3, r0
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d020      	beq.n	8009f3e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009efc:	2300      	movs	r3, #0
 8009efe:	9300      	str	r3, [sp, #0]
 8009f00:	2300      	movs	r3, #0
 8009f02:	687a      	ldr	r2, [r7, #4]
 8009f04:	2100      	movs	r1, #0
 8009f06:	6978      	ldr	r0, [r7, #20]
 8009f08:	f7ff ff88 	bl	8009e1c <xTimerGenericCommand>
 8009f0c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009f0e:	693b      	ldr	r3, [r7, #16]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d114      	bne.n	8009f3e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f18:	f383 8811 	msr	BASEPRI, r3
 8009f1c:	f3bf 8f6f 	isb	sy
 8009f20:	f3bf 8f4f 	dsb	sy
 8009f24:	60fb      	str	r3, [r7, #12]
}
 8009f26:	bf00      	nop
 8009f28:	bf00      	nop
 8009f2a:	e7fd      	b.n	8009f28 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009f2c:	697b      	ldr	r3, [r7, #20]
 8009f2e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009f32:	f023 0301 	bic.w	r3, r3, #1
 8009f36:	b2da      	uxtb	r2, r3
 8009f38:	697b      	ldr	r3, [r7, #20]
 8009f3a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009f3e:	697b      	ldr	r3, [r7, #20]
 8009f40:	6a1b      	ldr	r3, [r3, #32]
 8009f42:	6978      	ldr	r0, [r7, #20]
 8009f44:	4798      	blx	r3
}
 8009f46:	bf00      	nop
 8009f48:	3718      	adds	r7, #24
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}
 8009f4e:	bf00      	nop
 8009f50:	200019c4 	.word	0x200019c4

08009f54 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b084      	sub	sp, #16
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009f5c:	f107 0308 	add.w	r3, r7, #8
 8009f60:	4618      	mov	r0, r3
 8009f62:	f000 f859 	bl	800a018 <prvGetNextExpireTime>
 8009f66:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	4619      	mov	r1, r3
 8009f6c:	68f8      	ldr	r0, [r7, #12]
 8009f6e:	f000 f805 	bl	8009f7c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009f72:	f000 f8d5 	bl	800a120 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009f76:	bf00      	nop
 8009f78:	e7f0      	b.n	8009f5c <prvTimerTask+0x8>
	...

08009f7c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b084      	sub	sp, #16
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
 8009f84:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009f86:	f7fe febb 	bl	8008d00 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009f8a:	f107 0308 	add.w	r3, r7, #8
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f000 f864 	bl	800a05c <prvSampleTimeNow>
 8009f94:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d130      	bne.n	8009ffe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d10a      	bne.n	8009fb8 <prvProcessTimerOrBlockTask+0x3c>
 8009fa2:	687a      	ldr	r2, [r7, #4]
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	429a      	cmp	r2, r3
 8009fa8:	d806      	bhi.n	8009fb8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009faa:	f7fe feb7 	bl	8008d1c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009fae:	68f9      	ldr	r1, [r7, #12]
 8009fb0:	6878      	ldr	r0, [r7, #4]
 8009fb2:	f7ff ff81 	bl	8009eb8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009fb6:	e024      	b.n	800a002 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d008      	beq.n	8009fd0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009fbe:	4b13      	ldr	r3, [pc, #76]	@ (800a00c <prvProcessTimerOrBlockTask+0x90>)
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d101      	bne.n	8009fcc <prvProcessTimerOrBlockTask+0x50>
 8009fc8:	2301      	movs	r3, #1
 8009fca:	e000      	b.n	8009fce <prvProcessTimerOrBlockTask+0x52>
 8009fcc:	2300      	movs	r3, #0
 8009fce:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009fd0:	4b0f      	ldr	r3, [pc, #60]	@ (800a010 <prvProcessTimerOrBlockTask+0x94>)
 8009fd2:	6818      	ldr	r0, [r3, #0]
 8009fd4:	687a      	ldr	r2, [r7, #4]
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	1ad3      	subs	r3, r2, r3
 8009fda:	683a      	ldr	r2, [r7, #0]
 8009fdc:	4619      	mov	r1, r3
 8009fde:	f7fe fbf7 	bl	80087d0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009fe2:	f7fe fe9b 	bl	8008d1c <xTaskResumeAll>
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d10a      	bne.n	800a002 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009fec:	4b09      	ldr	r3, [pc, #36]	@ (800a014 <prvProcessTimerOrBlockTask+0x98>)
 8009fee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ff2:	601a      	str	r2, [r3, #0]
 8009ff4:	f3bf 8f4f 	dsb	sy
 8009ff8:	f3bf 8f6f 	isb	sy
}
 8009ffc:	e001      	b.n	800a002 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009ffe:	f7fe fe8d 	bl	8008d1c <xTaskResumeAll>
}
 800a002:	bf00      	nop
 800a004:	3710      	adds	r7, #16
 800a006:	46bd      	mov	sp, r7
 800a008:	bd80      	pop	{r7, pc}
 800a00a:	bf00      	nop
 800a00c:	200019c8 	.word	0x200019c8
 800a010:	200019cc 	.word	0x200019cc
 800a014:	e000ed04 	.word	0xe000ed04

0800a018 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a018:	b480      	push	{r7}
 800a01a:	b085      	sub	sp, #20
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a020:	4b0d      	ldr	r3, [pc, #52]	@ (800a058 <prvGetNextExpireTime+0x40>)
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d101      	bne.n	800a02e <prvGetNextExpireTime+0x16>
 800a02a:	2201      	movs	r2, #1
 800a02c:	e000      	b.n	800a030 <prvGetNextExpireTime+0x18>
 800a02e:	2200      	movs	r2, #0
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d105      	bne.n	800a048 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a03c:	4b06      	ldr	r3, [pc, #24]	@ (800a058 <prvGetNextExpireTime+0x40>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	68db      	ldr	r3, [r3, #12]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	60fb      	str	r3, [r7, #12]
 800a046:	e001      	b.n	800a04c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a048:	2300      	movs	r3, #0
 800a04a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a04c:	68fb      	ldr	r3, [r7, #12]
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3714      	adds	r7, #20
 800a052:	46bd      	mov	sp, r7
 800a054:	bc80      	pop	{r7}
 800a056:	4770      	bx	lr
 800a058:	200019c4 	.word	0x200019c4

0800a05c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b084      	sub	sp, #16
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a064:	f7fe fef8 	bl	8008e58 <xTaskGetTickCount>
 800a068:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a06a:	4b0b      	ldr	r3, [pc, #44]	@ (800a098 <prvSampleTimeNow+0x3c>)
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	68fa      	ldr	r2, [r7, #12]
 800a070:	429a      	cmp	r2, r3
 800a072:	d205      	bcs.n	800a080 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a074:	f000 f93a 	bl	800a2ec <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2201      	movs	r2, #1
 800a07c:	601a      	str	r2, [r3, #0]
 800a07e:	e002      	b.n	800a086 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2200      	movs	r2, #0
 800a084:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a086:	4a04      	ldr	r2, [pc, #16]	@ (800a098 <prvSampleTimeNow+0x3c>)
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a08c:	68fb      	ldr	r3, [r7, #12]
}
 800a08e:	4618      	mov	r0, r3
 800a090:	3710      	adds	r7, #16
 800a092:	46bd      	mov	sp, r7
 800a094:	bd80      	pop	{r7, pc}
 800a096:	bf00      	nop
 800a098:	200019d4 	.word	0x200019d4

0800a09c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b086      	sub	sp, #24
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	60f8      	str	r0, [r7, #12]
 800a0a4:	60b9      	str	r1, [r7, #8]
 800a0a6:	607a      	str	r2, [r7, #4]
 800a0a8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	68ba      	ldr	r2, [r7, #8]
 800a0b2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	68fa      	ldr	r2, [r7, #12]
 800a0b8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a0ba:	68ba      	ldr	r2, [r7, #8]
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	429a      	cmp	r2, r3
 800a0c0:	d812      	bhi.n	800a0e8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0c2:	687a      	ldr	r2, [r7, #4]
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	1ad2      	subs	r2, r2, r3
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	699b      	ldr	r3, [r3, #24]
 800a0cc:	429a      	cmp	r2, r3
 800a0ce:	d302      	bcc.n	800a0d6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	617b      	str	r3, [r7, #20]
 800a0d4:	e01b      	b.n	800a10e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a0d6:	4b10      	ldr	r3, [pc, #64]	@ (800a118 <prvInsertTimerInActiveList+0x7c>)
 800a0d8:	681a      	ldr	r2, [r3, #0]
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	3304      	adds	r3, #4
 800a0de:	4619      	mov	r1, r3
 800a0e0:	4610      	mov	r0, r2
 800a0e2:	f7fd fb1d 	bl	8007720 <vListInsert>
 800a0e6:	e012      	b.n	800a10e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a0e8:	687a      	ldr	r2, [r7, #4]
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	429a      	cmp	r2, r3
 800a0ee:	d206      	bcs.n	800a0fe <prvInsertTimerInActiveList+0x62>
 800a0f0:	68ba      	ldr	r2, [r7, #8]
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	429a      	cmp	r2, r3
 800a0f6:	d302      	bcc.n	800a0fe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	617b      	str	r3, [r7, #20]
 800a0fc:	e007      	b.n	800a10e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a0fe:	4b07      	ldr	r3, [pc, #28]	@ (800a11c <prvInsertTimerInActiveList+0x80>)
 800a100:	681a      	ldr	r2, [r3, #0]
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	3304      	adds	r3, #4
 800a106:	4619      	mov	r1, r3
 800a108:	4610      	mov	r0, r2
 800a10a:	f7fd fb09 	bl	8007720 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a10e:	697b      	ldr	r3, [r7, #20]
}
 800a110:	4618      	mov	r0, r3
 800a112:	3718      	adds	r7, #24
 800a114:	46bd      	mov	sp, r7
 800a116:	bd80      	pop	{r7, pc}
 800a118:	200019c8 	.word	0x200019c8
 800a11c:	200019c4 	.word	0x200019c4

0800a120 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b08e      	sub	sp, #56	@ 0x38
 800a124:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a126:	e0ce      	b.n	800a2c6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	da19      	bge.n	800a162 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a12e:	1d3b      	adds	r3, r7, #4
 800a130:	3304      	adds	r3, #4
 800a132:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a136:	2b00      	cmp	r3, #0
 800a138:	d10b      	bne.n	800a152 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a13a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a13e:	f383 8811 	msr	BASEPRI, r3
 800a142:	f3bf 8f6f 	isb	sy
 800a146:	f3bf 8f4f 	dsb	sy
 800a14a:	61fb      	str	r3, [r7, #28]
}
 800a14c:	bf00      	nop
 800a14e:	bf00      	nop
 800a150:	e7fd      	b.n	800a14e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a158:	6850      	ldr	r0, [r2, #4]
 800a15a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a15c:	6892      	ldr	r2, [r2, #8]
 800a15e:	4611      	mov	r1, r2
 800a160:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2b00      	cmp	r3, #0
 800a166:	f2c0 80ae 	blt.w	800a2c6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a16e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a170:	695b      	ldr	r3, [r3, #20]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d004      	beq.n	800a180 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a178:	3304      	adds	r3, #4
 800a17a:	4618      	mov	r0, r3
 800a17c:	f7fd fb08 	bl	8007790 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a180:	463b      	mov	r3, r7
 800a182:	4618      	mov	r0, r3
 800a184:	f7ff ff6a 	bl	800a05c <prvSampleTimeNow>
 800a188:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2b09      	cmp	r3, #9
 800a18e:	f200 8097 	bhi.w	800a2c0 <prvProcessReceivedCommands+0x1a0>
 800a192:	a201      	add	r2, pc, #4	@ (adr r2, 800a198 <prvProcessReceivedCommands+0x78>)
 800a194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a198:	0800a1c1 	.word	0x0800a1c1
 800a19c:	0800a1c1 	.word	0x0800a1c1
 800a1a0:	0800a1c1 	.word	0x0800a1c1
 800a1a4:	0800a237 	.word	0x0800a237
 800a1a8:	0800a24b 	.word	0x0800a24b
 800a1ac:	0800a297 	.word	0x0800a297
 800a1b0:	0800a1c1 	.word	0x0800a1c1
 800a1b4:	0800a1c1 	.word	0x0800a1c1
 800a1b8:	0800a237 	.word	0x0800a237
 800a1bc:	0800a24b 	.word	0x0800a24b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a1c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1c6:	f043 0301 	orr.w	r3, r3, #1
 800a1ca:	b2da      	uxtb	r2, r3
 800a1cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a1d2:	68ba      	ldr	r2, [r7, #8]
 800a1d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1d6:	699b      	ldr	r3, [r3, #24]
 800a1d8:	18d1      	adds	r1, r2, r3
 800a1da:	68bb      	ldr	r3, [r7, #8]
 800a1dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1e0:	f7ff ff5c 	bl	800a09c <prvInsertTimerInActiveList>
 800a1e4:	4603      	mov	r3, r0
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d06c      	beq.n	800a2c4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a1ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ec:	6a1b      	ldr	r3, [r3, #32]
 800a1ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1f0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a1f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1f8:	f003 0304 	and.w	r3, r3, #4
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d061      	beq.n	800a2c4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a200:	68ba      	ldr	r2, [r7, #8]
 800a202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a204:	699b      	ldr	r3, [r3, #24]
 800a206:	441a      	add	r2, r3
 800a208:	2300      	movs	r3, #0
 800a20a:	9300      	str	r3, [sp, #0]
 800a20c:	2300      	movs	r3, #0
 800a20e:	2100      	movs	r1, #0
 800a210:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a212:	f7ff fe03 	bl	8009e1c <xTimerGenericCommand>
 800a216:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a218:	6a3b      	ldr	r3, [r7, #32]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d152      	bne.n	800a2c4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a21e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a222:	f383 8811 	msr	BASEPRI, r3
 800a226:	f3bf 8f6f 	isb	sy
 800a22a:	f3bf 8f4f 	dsb	sy
 800a22e:	61bb      	str	r3, [r7, #24]
}
 800a230:	bf00      	nop
 800a232:	bf00      	nop
 800a234:	e7fd      	b.n	800a232 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a238:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a23c:	f023 0301 	bic.w	r3, r3, #1
 800a240:	b2da      	uxtb	r2, r3
 800a242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a244:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a248:	e03d      	b.n	800a2c6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a24a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a24c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a250:	f043 0301 	orr.w	r3, r3, #1
 800a254:	b2da      	uxtb	r2, r3
 800a256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a258:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a25c:	68ba      	ldr	r2, [r7, #8]
 800a25e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a260:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a264:	699b      	ldr	r3, [r3, #24]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d10b      	bne.n	800a282 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a26a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a26e:	f383 8811 	msr	BASEPRI, r3
 800a272:	f3bf 8f6f 	isb	sy
 800a276:	f3bf 8f4f 	dsb	sy
 800a27a:	617b      	str	r3, [r7, #20]
}
 800a27c:	bf00      	nop
 800a27e:	bf00      	nop
 800a280:	e7fd      	b.n	800a27e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a284:	699a      	ldr	r2, [r3, #24]
 800a286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a288:	18d1      	adds	r1, r2, r3
 800a28a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a28c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a28e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a290:	f7ff ff04 	bl	800a09c <prvInsertTimerInActiveList>
					break;
 800a294:	e017      	b.n	800a2c6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a298:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a29c:	f003 0302 	and.w	r3, r3, #2
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d103      	bne.n	800a2ac <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a2a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a2a6:	f000 fb89 	bl	800a9bc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a2aa:	e00c      	b.n	800a2c6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a2ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a2b2:	f023 0301 	bic.w	r3, r3, #1
 800a2b6:	b2da      	uxtb	r2, r3
 800a2b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a2be:	e002      	b.n	800a2c6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a2c0:	bf00      	nop
 800a2c2:	e000      	b.n	800a2c6 <prvProcessReceivedCommands+0x1a6>
					break;
 800a2c4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a2c6:	4b08      	ldr	r3, [pc, #32]	@ (800a2e8 <prvProcessReceivedCommands+0x1c8>)
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	1d39      	adds	r1, r7, #4
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f7fd fe6c 	bl	8007fac <xQueueReceive>
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	f47f af26 	bne.w	800a128 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a2dc:	bf00      	nop
 800a2de:	bf00      	nop
 800a2e0:	3730      	adds	r7, #48	@ 0x30
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}
 800a2e6:	bf00      	nop
 800a2e8:	200019cc 	.word	0x200019cc

0800a2ec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b088      	sub	sp, #32
 800a2f0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a2f2:	e049      	b.n	800a388 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a2f4:	4b2e      	ldr	r3, [pc, #184]	@ (800a3b0 <prvSwitchTimerLists+0xc4>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	68db      	ldr	r3, [r3, #12]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2fe:	4b2c      	ldr	r3, [pc, #176]	@ (800a3b0 <prvSwitchTimerLists+0xc4>)
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	68db      	ldr	r3, [r3, #12]
 800a304:	68db      	ldr	r3, [r3, #12]
 800a306:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	3304      	adds	r3, #4
 800a30c:	4618      	mov	r0, r3
 800a30e:	f7fd fa3f 	bl	8007790 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	6a1b      	ldr	r3, [r3, #32]
 800a316:	68f8      	ldr	r0, [r7, #12]
 800a318:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a320:	f003 0304 	and.w	r3, r3, #4
 800a324:	2b00      	cmp	r3, #0
 800a326:	d02f      	beq.n	800a388 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	699b      	ldr	r3, [r3, #24]
 800a32c:	693a      	ldr	r2, [r7, #16]
 800a32e:	4413      	add	r3, r2
 800a330:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a332:	68ba      	ldr	r2, [r7, #8]
 800a334:	693b      	ldr	r3, [r7, #16]
 800a336:	429a      	cmp	r2, r3
 800a338:	d90e      	bls.n	800a358 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	68ba      	ldr	r2, [r7, #8]
 800a33e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	68fa      	ldr	r2, [r7, #12]
 800a344:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a346:	4b1a      	ldr	r3, [pc, #104]	@ (800a3b0 <prvSwitchTimerLists+0xc4>)
 800a348:	681a      	ldr	r2, [r3, #0]
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	3304      	adds	r3, #4
 800a34e:	4619      	mov	r1, r3
 800a350:	4610      	mov	r0, r2
 800a352:	f7fd f9e5 	bl	8007720 <vListInsert>
 800a356:	e017      	b.n	800a388 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a358:	2300      	movs	r3, #0
 800a35a:	9300      	str	r3, [sp, #0]
 800a35c:	2300      	movs	r3, #0
 800a35e:	693a      	ldr	r2, [r7, #16]
 800a360:	2100      	movs	r1, #0
 800a362:	68f8      	ldr	r0, [r7, #12]
 800a364:	f7ff fd5a 	bl	8009e1c <xTimerGenericCommand>
 800a368:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d10b      	bne.n	800a388 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a374:	f383 8811 	msr	BASEPRI, r3
 800a378:	f3bf 8f6f 	isb	sy
 800a37c:	f3bf 8f4f 	dsb	sy
 800a380:	603b      	str	r3, [r7, #0]
}
 800a382:	bf00      	nop
 800a384:	bf00      	nop
 800a386:	e7fd      	b.n	800a384 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a388:	4b09      	ldr	r3, [pc, #36]	@ (800a3b0 <prvSwitchTimerLists+0xc4>)
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d1b0      	bne.n	800a2f4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a392:	4b07      	ldr	r3, [pc, #28]	@ (800a3b0 <prvSwitchTimerLists+0xc4>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a398:	4b06      	ldr	r3, [pc, #24]	@ (800a3b4 <prvSwitchTimerLists+0xc8>)
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a04      	ldr	r2, [pc, #16]	@ (800a3b0 <prvSwitchTimerLists+0xc4>)
 800a39e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a3a0:	4a04      	ldr	r2, [pc, #16]	@ (800a3b4 <prvSwitchTimerLists+0xc8>)
 800a3a2:	697b      	ldr	r3, [r7, #20]
 800a3a4:	6013      	str	r3, [r2, #0]
}
 800a3a6:	bf00      	nop
 800a3a8:	3718      	adds	r7, #24
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bd80      	pop	{r7, pc}
 800a3ae:	bf00      	nop
 800a3b0:	200019c4 	.word	0x200019c4
 800a3b4:	200019c8 	.word	0x200019c8

0800a3b8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b082      	sub	sp, #8
 800a3bc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a3be:	f000 f92d 	bl	800a61c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a3c2:	4b15      	ldr	r3, [pc, #84]	@ (800a418 <prvCheckForValidListAndQueue+0x60>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d120      	bne.n	800a40c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a3ca:	4814      	ldr	r0, [pc, #80]	@ (800a41c <prvCheckForValidListAndQueue+0x64>)
 800a3cc:	f7fd f95a 	bl	8007684 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a3d0:	4813      	ldr	r0, [pc, #76]	@ (800a420 <prvCheckForValidListAndQueue+0x68>)
 800a3d2:	f7fd f957 	bl	8007684 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a3d6:	4b13      	ldr	r3, [pc, #76]	@ (800a424 <prvCheckForValidListAndQueue+0x6c>)
 800a3d8:	4a10      	ldr	r2, [pc, #64]	@ (800a41c <prvCheckForValidListAndQueue+0x64>)
 800a3da:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a3dc:	4b12      	ldr	r3, [pc, #72]	@ (800a428 <prvCheckForValidListAndQueue+0x70>)
 800a3de:	4a10      	ldr	r2, [pc, #64]	@ (800a420 <prvCheckForValidListAndQueue+0x68>)
 800a3e0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	9300      	str	r3, [sp, #0]
 800a3e6:	4b11      	ldr	r3, [pc, #68]	@ (800a42c <prvCheckForValidListAndQueue+0x74>)
 800a3e8:	4a11      	ldr	r2, [pc, #68]	@ (800a430 <prvCheckForValidListAndQueue+0x78>)
 800a3ea:	2110      	movs	r1, #16
 800a3ec:	200a      	movs	r0, #10
 800a3ee:	f7fd fa63 	bl	80078b8 <xQueueGenericCreateStatic>
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	4a08      	ldr	r2, [pc, #32]	@ (800a418 <prvCheckForValidListAndQueue+0x60>)
 800a3f6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a3f8:	4b07      	ldr	r3, [pc, #28]	@ (800a418 <prvCheckForValidListAndQueue+0x60>)
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d005      	beq.n	800a40c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a400:	4b05      	ldr	r3, [pc, #20]	@ (800a418 <prvCheckForValidListAndQueue+0x60>)
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	490b      	ldr	r1, [pc, #44]	@ (800a434 <prvCheckForValidListAndQueue+0x7c>)
 800a406:	4618      	mov	r0, r3
 800a408:	f7fe f990 	bl	800872c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a40c:	f000 f936 	bl	800a67c <vPortExitCritical>
}
 800a410:	bf00      	nop
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}
 800a416:	bf00      	nop
 800a418:	200019cc 	.word	0x200019cc
 800a41c:	2000199c 	.word	0x2000199c
 800a420:	200019b0 	.word	0x200019b0
 800a424:	200019c4 	.word	0x200019c4
 800a428:	200019c8 	.word	0x200019c8
 800a42c:	20001a78 	.word	0x20001a78
 800a430:	200019d8 	.word	0x200019d8
 800a434:	0800af24 	.word	0x0800af24

0800a438 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a438:	b480      	push	{r7}
 800a43a:	b085      	sub	sp, #20
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	60f8      	str	r0, [r7, #12]
 800a440:	60b9      	str	r1, [r7, #8]
 800a442:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	3b04      	subs	r3, #4
 800a448:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a450:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	3b04      	subs	r3, #4
 800a456:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a458:	68bb      	ldr	r3, [r7, #8]
 800a45a:	f023 0201 	bic.w	r2, r3, #1
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	3b04      	subs	r3, #4
 800a466:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a468:	4a08      	ldr	r2, [pc, #32]	@ (800a48c <pxPortInitialiseStack+0x54>)
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	3b14      	subs	r3, #20
 800a472:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a474:	687a      	ldr	r2, [r7, #4]
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	3b20      	subs	r3, #32
 800a47e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a480:	68fb      	ldr	r3, [r7, #12]
}
 800a482:	4618      	mov	r0, r3
 800a484:	3714      	adds	r7, #20
 800a486:	46bd      	mov	sp, r7
 800a488:	bc80      	pop	{r7}
 800a48a:	4770      	bx	lr
 800a48c:	0800a491 	.word	0x0800a491

0800a490 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a490:	b480      	push	{r7}
 800a492:	b085      	sub	sp, #20
 800a494:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800a496:	2300      	movs	r3, #0
 800a498:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a49a:	4b12      	ldr	r3, [pc, #72]	@ (800a4e4 <prvTaskExitError+0x54>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4a2:	d00b      	beq.n	800a4bc <prvTaskExitError+0x2c>
	__asm volatile
 800a4a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4a8:	f383 8811 	msr	BASEPRI, r3
 800a4ac:	f3bf 8f6f 	isb	sy
 800a4b0:	f3bf 8f4f 	dsb	sy
 800a4b4:	60fb      	str	r3, [r7, #12]
}
 800a4b6:	bf00      	nop
 800a4b8:	bf00      	nop
 800a4ba:	e7fd      	b.n	800a4b8 <prvTaskExitError+0x28>
	__asm volatile
 800a4bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4c0:	f383 8811 	msr	BASEPRI, r3
 800a4c4:	f3bf 8f6f 	isb	sy
 800a4c8:	f3bf 8f4f 	dsb	sy
 800a4cc:	60bb      	str	r3, [r7, #8]
}
 800a4ce:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a4d0:	bf00      	nop
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d0fc      	beq.n	800a4d2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a4d8:	bf00      	nop
 800a4da:	bf00      	nop
 800a4dc:	3714      	adds	r7, #20
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bc80      	pop	{r7}
 800a4e2:	4770      	bx	lr
 800a4e4:	20000024 	.word	0x20000024
	...

0800a4f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a4f0:	4b07      	ldr	r3, [pc, #28]	@ (800a510 <pxCurrentTCBConst2>)
 800a4f2:	6819      	ldr	r1, [r3, #0]
 800a4f4:	6808      	ldr	r0, [r1, #0]
 800a4f6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a4fa:	f380 8809 	msr	PSP, r0
 800a4fe:	f3bf 8f6f 	isb	sy
 800a502:	f04f 0000 	mov.w	r0, #0
 800a506:	f380 8811 	msr	BASEPRI, r0
 800a50a:	f04e 0e0d 	orr.w	lr, lr, #13
 800a50e:	4770      	bx	lr

0800a510 <pxCurrentTCBConst2>:
 800a510:	2000149c 	.word	0x2000149c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a514:	bf00      	nop
 800a516:	bf00      	nop

0800a518 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800a518:	4806      	ldr	r0, [pc, #24]	@ (800a534 <prvPortStartFirstTask+0x1c>)
 800a51a:	6800      	ldr	r0, [r0, #0]
 800a51c:	6800      	ldr	r0, [r0, #0]
 800a51e:	f380 8808 	msr	MSP, r0
 800a522:	b662      	cpsie	i
 800a524:	b661      	cpsie	f
 800a526:	f3bf 8f4f 	dsb	sy
 800a52a:	f3bf 8f6f 	isb	sy
 800a52e:	df00      	svc	0
 800a530:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a532:	bf00      	nop
 800a534:	e000ed08 	.word	0xe000ed08

0800a538 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b084      	sub	sp, #16
 800a53c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a53e:	4b32      	ldr	r3, [pc, #200]	@ (800a608 <xPortStartScheduler+0xd0>)
 800a540:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	781b      	ldrb	r3, [r3, #0]
 800a546:	b2db      	uxtb	r3, r3
 800a548:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	22ff      	movs	r2, #255	@ 0xff
 800a54e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	781b      	ldrb	r3, [r3, #0]
 800a554:	b2db      	uxtb	r3, r3
 800a556:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a558:	78fb      	ldrb	r3, [r7, #3]
 800a55a:	b2db      	uxtb	r3, r3
 800a55c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a560:	b2da      	uxtb	r2, r3
 800a562:	4b2a      	ldr	r3, [pc, #168]	@ (800a60c <xPortStartScheduler+0xd4>)
 800a564:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a566:	4b2a      	ldr	r3, [pc, #168]	@ (800a610 <xPortStartScheduler+0xd8>)
 800a568:	2207      	movs	r2, #7
 800a56a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a56c:	e009      	b.n	800a582 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a56e:	4b28      	ldr	r3, [pc, #160]	@ (800a610 <xPortStartScheduler+0xd8>)
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	3b01      	subs	r3, #1
 800a574:	4a26      	ldr	r2, [pc, #152]	@ (800a610 <xPortStartScheduler+0xd8>)
 800a576:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a578:	78fb      	ldrb	r3, [r7, #3]
 800a57a:	b2db      	uxtb	r3, r3
 800a57c:	005b      	lsls	r3, r3, #1
 800a57e:	b2db      	uxtb	r3, r3
 800a580:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a582:	78fb      	ldrb	r3, [r7, #3]
 800a584:	b2db      	uxtb	r3, r3
 800a586:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a58a:	2b80      	cmp	r3, #128	@ 0x80
 800a58c:	d0ef      	beq.n	800a56e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a58e:	4b20      	ldr	r3, [pc, #128]	@ (800a610 <xPortStartScheduler+0xd8>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	f1c3 0307 	rsb	r3, r3, #7
 800a596:	2b04      	cmp	r3, #4
 800a598:	d00b      	beq.n	800a5b2 <xPortStartScheduler+0x7a>
	__asm volatile
 800a59a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a59e:	f383 8811 	msr	BASEPRI, r3
 800a5a2:	f3bf 8f6f 	isb	sy
 800a5a6:	f3bf 8f4f 	dsb	sy
 800a5aa:	60bb      	str	r3, [r7, #8]
}
 800a5ac:	bf00      	nop
 800a5ae:	bf00      	nop
 800a5b0:	e7fd      	b.n	800a5ae <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a5b2:	4b17      	ldr	r3, [pc, #92]	@ (800a610 <xPortStartScheduler+0xd8>)
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	021b      	lsls	r3, r3, #8
 800a5b8:	4a15      	ldr	r2, [pc, #84]	@ (800a610 <xPortStartScheduler+0xd8>)
 800a5ba:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a5bc:	4b14      	ldr	r3, [pc, #80]	@ (800a610 <xPortStartScheduler+0xd8>)
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a5c4:	4a12      	ldr	r2, [pc, #72]	@ (800a610 <xPortStartScheduler+0xd8>)
 800a5c6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	b2da      	uxtb	r2, r3
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a5d0:	4b10      	ldr	r3, [pc, #64]	@ (800a614 <xPortStartScheduler+0xdc>)
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	4a0f      	ldr	r2, [pc, #60]	@ (800a614 <xPortStartScheduler+0xdc>)
 800a5d6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a5da:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a5dc:	4b0d      	ldr	r3, [pc, #52]	@ (800a614 <xPortStartScheduler+0xdc>)
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	4a0c      	ldr	r2, [pc, #48]	@ (800a614 <xPortStartScheduler+0xdc>)
 800a5e2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a5e6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a5e8:	f000 f8b8 	bl	800a75c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a5ec:	4b0a      	ldr	r3, [pc, #40]	@ (800a618 <xPortStartScheduler+0xe0>)
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a5f2:	f7ff ff91 	bl	800a518 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a5f6:	f7fe fd09 	bl	800900c <vTaskSwitchContext>
	prvTaskExitError();
 800a5fa:	f7ff ff49 	bl	800a490 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a5fe:	2300      	movs	r3, #0
}
 800a600:	4618      	mov	r0, r3
 800a602:	3710      	adds	r7, #16
 800a604:	46bd      	mov	sp, r7
 800a606:	bd80      	pop	{r7, pc}
 800a608:	e000e400 	.word	0xe000e400
 800a60c:	20001ac8 	.word	0x20001ac8
 800a610:	20001acc 	.word	0x20001acc
 800a614:	e000ed20 	.word	0xe000ed20
 800a618:	20000024 	.word	0x20000024

0800a61c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a61c:	b480      	push	{r7}
 800a61e:	b083      	sub	sp, #12
 800a620:	af00      	add	r7, sp, #0
	__asm volatile
 800a622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a626:	f383 8811 	msr	BASEPRI, r3
 800a62a:	f3bf 8f6f 	isb	sy
 800a62e:	f3bf 8f4f 	dsb	sy
 800a632:	607b      	str	r3, [r7, #4]
}
 800a634:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a636:	4b0f      	ldr	r3, [pc, #60]	@ (800a674 <vPortEnterCritical+0x58>)
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	3301      	adds	r3, #1
 800a63c:	4a0d      	ldr	r2, [pc, #52]	@ (800a674 <vPortEnterCritical+0x58>)
 800a63e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a640:	4b0c      	ldr	r3, [pc, #48]	@ (800a674 <vPortEnterCritical+0x58>)
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	2b01      	cmp	r3, #1
 800a646:	d110      	bne.n	800a66a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a648:	4b0b      	ldr	r3, [pc, #44]	@ (800a678 <vPortEnterCritical+0x5c>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	b2db      	uxtb	r3, r3
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d00b      	beq.n	800a66a <vPortEnterCritical+0x4e>
	__asm volatile
 800a652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a656:	f383 8811 	msr	BASEPRI, r3
 800a65a:	f3bf 8f6f 	isb	sy
 800a65e:	f3bf 8f4f 	dsb	sy
 800a662:	603b      	str	r3, [r7, #0]
}
 800a664:	bf00      	nop
 800a666:	bf00      	nop
 800a668:	e7fd      	b.n	800a666 <vPortEnterCritical+0x4a>
	}
}
 800a66a:	bf00      	nop
 800a66c:	370c      	adds	r7, #12
 800a66e:	46bd      	mov	sp, r7
 800a670:	bc80      	pop	{r7}
 800a672:	4770      	bx	lr
 800a674:	20000024 	.word	0x20000024
 800a678:	e000ed04 	.word	0xe000ed04

0800a67c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a67c:	b480      	push	{r7}
 800a67e:	b083      	sub	sp, #12
 800a680:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a682:	4b12      	ldr	r3, [pc, #72]	@ (800a6cc <vPortExitCritical+0x50>)
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d10b      	bne.n	800a6a2 <vPortExitCritical+0x26>
	__asm volatile
 800a68a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a68e:	f383 8811 	msr	BASEPRI, r3
 800a692:	f3bf 8f6f 	isb	sy
 800a696:	f3bf 8f4f 	dsb	sy
 800a69a:	607b      	str	r3, [r7, #4]
}
 800a69c:	bf00      	nop
 800a69e:	bf00      	nop
 800a6a0:	e7fd      	b.n	800a69e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a6a2:	4b0a      	ldr	r3, [pc, #40]	@ (800a6cc <vPortExitCritical+0x50>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	3b01      	subs	r3, #1
 800a6a8:	4a08      	ldr	r2, [pc, #32]	@ (800a6cc <vPortExitCritical+0x50>)
 800a6aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a6ac:	4b07      	ldr	r3, [pc, #28]	@ (800a6cc <vPortExitCritical+0x50>)
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d105      	bne.n	800a6c0 <vPortExitCritical+0x44>
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	f383 8811 	msr	BASEPRI, r3
}
 800a6be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a6c0:	bf00      	nop
 800a6c2:	370c      	adds	r7, #12
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bc80      	pop	{r7}
 800a6c8:	4770      	bx	lr
 800a6ca:	bf00      	nop
 800a6cc:	20000024 	.word	0x20000024

0800a6d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a6d0:	f3ef 8009 	mrs	r0, PSP
 800a6d4:	f3bf 8f6f 	isb	sy
 800a6d8:	4b0d      	ldr	r3, [pc, #52]	@ (800a710 <pxCurrentTCBConst>)
 800a6da:	681a      	ldr	r2, [r3, #0]
 800a6dc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a6e0:	6010      	str	r0, [r2, #0]
 800a6e2:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a6e6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a6ea:	f380 8811 	msr	BASEPRI, r0
 800a6ee:	f7fe fc8d 	bl	800900c <vTaskSwitchContext>
 800a6f2:	f04f 0000 	mov.w	r0, #0
 800a6f6:	f380 8811 	msr	BASEPRI, r0
 800a6fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a6fe:	6819      	ldr	r1, [r3, #0]
 800a700:	6808      	ldr	r0, [r1, #0]
 800a702:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a706:	f380 8809 	msr	PSP, r0
 800a70a:	f3bf 8f6f 	isb	sy
 800a70e:	4770      	bx	lr

0800a710 <pxCurrentTCBConst>:
 800a710:	2000149c 	.word	0x2000149c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a714:	bf00      	nop
 800a716:	bf00      	nop

0800a718 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a718:	b580      	push	{r7, lr}
 800a71a:	b082      	sub	sp, #8
 800a71c:	af00      	add	r7, sp, #0
	__asm volatile
 800a71e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a722:	f383 8811 	msr	BASEPRI, r3
 800a726:	f3bf 8f6f 	isb	sy
 800a72a:	f3bf 8f4f 	dsb	sy
 800a72e:	607b      	str	r3, [r7, #4]
}
 800a730:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a732:	f7fe fbb1 	bl	8008e98 <xTaskIncrementTick>
 800a736:	4603      	mov	r3, r0
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d003      	beq.n	800a744 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a73c:	4b06      	ldr	r3, [pc, #24]	@ (800a758 <xPortSysTickHandler+0x40>)
 800a73e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a742:	601a      	str	r2, [r3, #0]
 800a744:	2300      	movs	r3, #0
 800a746:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	f383 8811 	msr	BASEPRI, r3
}
 800a74e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a750:	bf00      	nop
 800a752:	3708      	adds	r7, #8
 800a754:	46bd      	mov	sp, r7
 800a756:	bd80      	pop	{r7, pc}
 800a758:	e000ed04 	.word	0xe000ed04

0800a75c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a75c:	b480      	push	{r7}
 800a75e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a760:	4b0a      	ldr	r3, [pc, #40]	@ (800a78c <vPortSetupTimerInterrupt+0x30>)
 800a762:	2200      	movs	r2, #0
 800a764:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a766:	4b0a      	ldr	r3, [pc, #40]	@ (800a790 <vPortSetupTimerInterrupt+0x34>)
 800a768:	2200      	movs	r2, #0
 800a76a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a76c:	4b09      	ldr	r3, [pc, #36]	@ (800a794 <vPortSetupTimerInterrupt+0x38>)
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	4a09      	ldr	r2, [pc, #36]	@ (800a798 <vPortSetupTimerInterrupt+0x3c>)
 800a772:	fba2 2303 	umull	r2, r3, r2, r3
 800a776:	099b      	lsrs	r3, r3, #6
 800a778:	4a08      	ldr	r2, [pc, #32]	@ (800a79c <vPortSetupTimerInterrupt+0x40>)
 800a77a:	3b01      	subs	r3, #1
 800a77c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a77e:	4b03      	ldr	r3, [pc, #12]	@ (800a78c <vPortSetupTimerInterrupt+0x30>)
 800a780:	2207      	movs	r2, #7
 800a782:	601a      	str	r2, [r3, #0]
}
 800a784:	bf00      	nop
 800a786:	46bd      	mov	sp, r7
 800a788:	bc80      	pop	{r7}
 800a78a:	4770      	bx	lr
 800a78c:	e000e010 	.word	0xe000e010
 800a790:	e000e018 	.word	0xe000e018
 800a794:	20000018 	.word	0x20000018
 800a798:	10624dd3 	.word	0x10624dd3
 800a79c:	e000e014 	.word	0xe000e014

0800a7a0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a7a0:	b480      	push	{r7}
 800a7a2:	b085      	sub	sp, #20
 800a7a4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a7a6:	f3ef 8305 	mrs	r3, IPSR
 800a7aa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	2b0f      	cmp	r3, #15
 800a7b0:	d915      	bls.n	800a7de <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a7b2:	4a17      	ldr	r2, [pc, #92]	@ (800a810 <vPortValidateInterruptPriority+0x70>)
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	4413      	add	r3, r2
 800a7b8:	781b      	ldrb	r3, [r3, #0]
 800a7ba:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a7bc:	4b15      	ldr	r3, [pc, #84]	@ (800a814 <vPortValidateInterruptPriority+0x74>)
 800a7be:	781b      	ldrb	r3, [r3, #0]
 800a7c0:	7afa      	ldrb	r2, [r7, #11]
 800a7c2:	429a      	cmp	r2, r3
 800a7c4:	d20b      	bcs.n	800a7de <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a7c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ca:	f383 8811 	msr	BASEPRI, r3
 800a7ce:	f3bf 8f6f 	isb	sy
 800a7d2:	f3bf 8f4f 	dsb	sy
 800a7d6:	607b      	str	r3, [r7, #4]
}
 800a7d8:	bf00      	nop
 800a7da:	bf00      	nop
 800a7dc:	e7fd      	b.n	800a7da <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a7de:	4b0e      	ldr	r3, [pc, #56]	@ (800a818 <vPortValidateInterruptPriority+0x78>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a7e6:	4b0d      	ldr	r3, [pc, #52]	@ (800a81c <vPortValidateInterruptPriority+0x7c>)
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	429a      	cmp	r2, r3
 800a7ec:	d90b      	bls.n	800a806 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a7ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7f2:	f383 8811 	msr	BASEPRI, r3
 800a7f6:	f3bf 8f6f 	isb	sy
 800a7fa:	f3bf 8f4f 	dsb	sy
 800a7fe:	603b      	str	r3, [r7, #0]
}
 800a800:	bf00      	nop
 800a802:	bf00      	nop
 800a804:	e7fd      	b.n	800a802 <vPortValidateInterruptPriority+0x62>
	}
 800a806:	bf00      	nop
 800a808:	3714      	adds	r7, #20
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bc80      	pop	{r7}
 800a80e:	4770      	bx	lr
 800a810:	e000e3f0 	.word	0xe000e3f0
 800a814:	20001ac8 	.word	0x20001ac8
 800a818:	e000ed0c 	.word	0xe000ed0c
 800a81c:	20001acc 	.word	0x20001acc

0800a820 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b08a      	sub	sp, #40	@ 0x28
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a828:	2300      	movs	r3, #0
 800a82a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a82c:	f7fe fa68 	bl	8008d00 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a830:	4b5c      	ldr	r3, [pc, #368]	@ (800a9a4 <pvPortMalloc+0x184>)
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d101      	bne.n	800a83c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a838:	f000 f924 	bl	800aa84 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a83c:	4b5a      	ldr	r3, [pc, #360]	@ (800a9a8 <pvPortMalloc+0x188>)
 800a83e:	681a      	ldr	r2, [r3, #0]
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	4013      	ands	r3, r2
 800a844:	2b00      	cmp	r3, #0
 800a846:	f040 8095 	bne.w	800a974 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d01e      	beq.n	800a88e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a850:	2208      	movs	r2, #8
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	4413      	add	r3, r2
 800a856:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	f003 0307 	and.w	r3, r3, #7
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d015      	beq.n	800a88e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	f023 0307 	bic.w	r3, r3, #7
 800a868:	3308      	adds	r3, #8
 800a86a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	f003 0307 	and.w	r3, r3, #7
 800a872:	2b00      	cmp	r3, #0
 800a874:	d00b      	beq.n	800a88e <pvPortMalloc+0x6e>
	__asm volatile
 800a876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a87a:	f383 8811 	msr	BASEPRI, r3
 800a87e:	f3bf 8f6f 	isb	sy
 800a882:	f3bf 8f4f 	dsb	sy
 800a886:	617b      	str	r3, [r7, #20]
}
 800a888:	bf00      	nop
 800a88a:	bf00      	nop
 800a88c:	e7fd      	b.n	800a88a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d06f      	beq.n	800a974 <pvPortMalloc+0x154>
 800a894:	4b45      	ldr	r3, [pc, #276]	@ (800a9ac <pvPortMalloc+0x18c>)
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	687a      	ldr	r2, [r7, #4]
 800a89a:	429a      	cmp	r2, r3
 800a89c:	d86a      	bhi.n	800a974 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a89e:	4b44      	ldr	r3, [pc, #272]	@ (800a9b0 <pvPortMalloc+0x190>)
 800a8a0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a8a2:	4b43      	ldr	r3, [pc, #268]	@ (800a9b0 <pvPortMalloc+0x190>)
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a8a8:	e004      	b.n	800a8b4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a8aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8ac:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a8ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a8b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b6:	685b      	ldr	r3, [r3, #4]
 800a8b8:	687a      	ldr	r2, [r7, #4]
 800a8ba:	429a      	cmp	r2, r3
 800a8bc:	d903      	bls.n	800a8c6 <pvPortMalloc+0xa6>
 800a8be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d1f1      	bne.n	800a8aa <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a8c6:	4b37      	ldr	r3, [pc, #220]	@ (800a9a4 <pvPortMalloc+0x184>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8cc:	429a      	cmp	r2, r3
 800a8ce:	d051      	beq.n	800a974 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a8d0:	6a3b      	ldr	r3, [r7, #32]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	2208      	movs	r2, #8
 800a8d6:	4413      	add	r3, r2
 800a8d8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a8da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8dc:	681a      	ldr	r2, [r3, #0]
 800a8de:	6a3b      	ldr	r3, [r7, #32]
 800a8e0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a8e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8e4:	685a      	ldr	r2, [r3, #4]
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	1ad2      	subs	r2, r2, r3
 800a8ea:	2308      	movs	r3, #8
 800a8ec:	005b      	lsls	r3, r3, #1
 800a8ee:	429a      	cmp	r2, r3
 800a8f0:	d920      	bls.n	800a934 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a8f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	4413      	add	r3, r2
 800a8f8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a8fa:	69bb      	ldr	r3, [r7, #24]
 800a8fc:	f003 0307 	and.w	r3, r3, #7
 800a900:	2b00      	cmp	r3, #0
 800a902:	d00b      	beq.n	800a91c <pvPortMalloc+0xfc>
	__asm volatile
 800a904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a908:	f383 8811 	msr	BASEPRI, r3
 800a90c:	f3bf 8f6f 	isb	sy
 800a910:	f3bf 8f4f 	dsb	sy
 800a914:	613b      	str	r3, [r7, #16]
}
 800a916:	bf00      	nop
 800a918:	bf00      	nop
 800a91a:	e7fd      	b.n	800a918 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a91c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a91e:	685a      	ldr	r2, [r3, #4]
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	1ad2      	subs	r2, r2, r3
 800a924:	69bb      	ldr	r3, [r7, #24]
 800a926:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a92a:	687a      	ldr	r2, [r7, #4]
 800a92c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a92e:	69b8      	ldr	r0, [r7, #24]
 800a930:	f000 f90a 	bl	800ab48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a934:	4b1d      	ldr	r3, [pc, #116]	@ (800a9ac <pvPortMalloc+0x18c>)
 800a936:	681a      	ldr	r2, [r3, #0]
 800a938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a93a:	685b      	ldr	r3, [r3, #4]
 800a93c:	1ad3      	subs	r3, r2, r3
 800a93e:	4a1b      	ldr	r2, [pc, #108]	@ (800a9ac <pvPortMalloc+0x18c>)
 800a940:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a942:	4b1a      	ldr	r3, [pc, #104]	@ (800a9ac <pvPortMalloc+0x18c>)
 800a944:	681a      	ldr	r2, [r3, #0]
 800a946:	4b1b      	ldr	r3, [pc, #108]	@ (800a9b4 <pvPortMalloc+0x194>)
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	429a      	cmp	r2, r3
 800a94c:	d203      	bcs.n	800a956 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a94e:	4b17      	ldr	r3, [pc, #92]	@ (800a9ac <pvPortMalloc+0x18c>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	4a18      	ldr	r2, [pc, #96]	@ (800a9b4 <pvPortMalloc+0x194>)
 800a954:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a958:	685a      	ldr	r2, [r3, #4]
 800a95a:	4b13      	ldr	r3, [pc, #76]	@ (800a9a8 <pvPortMalloc+0x188>)
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	431a      	orrs	r2, r3
 800a960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a962:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a966:	2200      	movs	r2, #0
 800a968:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a96a:	4b13      	ldr	r3, [pc, #76]	@ (800a9b8 <pvPortMalloc+0x198>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	3301      	adds	r3, #1
 800a970:	4a11      	ldr	r2, [pc, #68]	@ (800a9b8 <pvPortMalloc+0x198>)
 800a972:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a974:	f7fe f9d2 	bl	8008d1c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a978:	69fb      	ldr	r3, [r7, #28]
 800a97a:	f003 0307 	and.w	r3, r3, #7
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d00b      	beq.n	800a99a <pvPortMalloc+0x17a>
	__asm volatile
 800a982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a986:	f383 8811 	msr	BASEPRI, r3
 800a98a:	f3bf 8f6f 	isb	sy
 800a98e:	f3bf 8f4f 	dsb	sy
 800a992:	60fb      	str	r3, [r7, #12]
}
 800a994:	bf00      	nop
 800a996:	bf00      	nop
 800a998:	e7fd      	b.n	800a996 <pvPortMalloc+0x176>
	return pvReturn;
 800a99a:	69fb      	ldr	r3, [r7, #28]
}
 800a99c:	4618      	mov	r0, r3
 800a99e:	3728      	adds	r7, #40	@ 0x28
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	bd80      	pop	{r7, pc}
 800a9a4:	200032d8 	.word	0x200032d8
 800a9a8:	200032ec 	.word	0x200032ec
 800a9ac:	200032dc 	.word	0x200032dc
 800a9b0:	200032d0 	.word	0x200032d0
 800a9b4:	200032e0 	.word	0x200032e0
 800a9b8:	200032e4 	.word	0x200032e4

0800a9bc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b086      	sub	sp, #24
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d04f      	beq.n	800aa6e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a9ce:	2308      	movs	r3, #8
 800a9d0:	425b      	negs	r3, r3
 800a9d2:	697a      	ldr	r2, [r7, #20]
 800a9d4:	4413      	add	r3, r2
 800a9d6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a9d8:	697b      	ldr	r3, [r7, #20]
 800a9da:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a9dc:	693b      	ldr	r3, [r7, #16]
 800a9de:	685a      	ldr	r2, [r3, #4]
 800a9e0:	4b25      	ldr	r3, [pc, #148]	@ (800aa78 <vPortFree+0xbc>)
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	4013      	ands	r3, r2
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d10b      	bne.n	800aa02 <vPortFree+0x46>
	__asm volatile
 800a9ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ee:	f383 8811 	msr	BASEPRI, r3
 800a9f2:	f3bf 8f6f 	isb	sy
 800a9f6:	f3bf 8f4f 	dsb	sy
 800a9fa:	60fb      	str	r3, [r7, #12]
}
 800a9fc:	bf00      	nop
 800a9fe:	bf00      	nop
 800aa00:	e7fd      	b.n	800a9fe <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800aa02:	693b      	ldr	r3, [r7, #16]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d00b      	beq.n	800aa22 <vPortFree+0x66>
	__asm volatile
 800aa0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa0e:	f383 8811 	msr	BASEPRI, r3
 800aa12:	f3bf 8f6f 	isb	sy
 800aa16:	f3bf 8f4f 	dsb	sy
 800aa1a:	60bb      	str	r3, [r7, #8]
}
 800aa1c:	bf00      	nop
 800aa1e:	bf00      	nop
 800aa20:	e7fd      	b.n	800aa1e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800aa22:	693b      	ldr	r3, [r7, #16]
 800aa24:	685a      	ldr	r2, [r3, #4]
 800aa26:	4b14      	ldr	r3, [pc, #80]	@ (800aa78 <vPortFree+0xbc>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	4013      	ands	r3, r2
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d01e      	beq.n	800aa6e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800aa30:	693b      	ldr	r3, [r7, #16]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d11a      	bne.n	800aa6e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800aa38:	693b      	ldr	r3, [r7, #16]
 800aa3a:	685a      	ldr	r2, [r3, #4]
 800aa3c:	4b0e      	ldr	r3, [pc, #56]	@ (800aa78 <vPortFree+0xbc>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	43db      	mvns	r3, r3
 800aa42:	401a      	ands	r2, r3
 800aa44:	693b      	ldr	r3, [r7, #16]
 800aa46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800aa48:	f7fe f95a 	bl	8008d00 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800aa4c:	693b      	ldr	r3, [r7, #16]
 800aa4e:	685a      	ldr	r2, [r3, #4]
 800aa50:	4b0a      	ldr	r3, [pc, #40]	@ (800aa7c <vPortFree+0xc0>)
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	4413      	add	r3, r2
 800aa56:	4a09      	ldr	r2, [pc, #36]	@ (800aa7c <vPortFree+0xc0>)
 800aa58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800aa5a:	6938      	ldr	r0, [r7, #16]
 800aa5c:	f000 f874 	bl	800ab48 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800aa60:	4b07      	ldr	r3, [pc, #28]	@ (800aa80 <vPortFree+0xc4>)
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	3301      	adds	r3, #1
 800aa66:	4a06      	ldr	r2, [pc, #24]	@ (800aa80 <vPortFree+0xc4>)
 800aa68:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800aa6a:	f7fe f957 	bl	8008d1c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800aa6e:	bf00      	nop
 800aa70:	3718      	adds	r7, #24
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}
 800aa76:	bf00      	nop
 800aa78:	200032ec 	.word	0x200032ec
 800aa7c:	200032dc 	.word	0x200032dc
 800aa80:	200032e8 	.word	0x200032e8

0800aa84 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800aa84:	b480      	push	{r7}
 800aa86:	b085      	sub	sp, #20
 800aa88:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800aa8a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800aa8e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aa90:	4b27      	ldr	r3, [pc, #156]	@ (800ab30 <prvHeapInit+0xac>)
 800aa92:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	f003 0307 	and.w	r3, r3, #7
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d00c      	beq.n	800aab8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	3307      	adds	r3, #7
 800aaa2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	f023 0307 	bic.w	r3, r3, #7
 800aaaa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aaac:	68ba      	ldr	r2, [r7, #8]
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	1ad3      	subs	r3, r2, r3
 800aab2:	4a1f      	ldr	r2, [pc, #124]	@ (800ab30 <prvHeapInit+0xac>)
 800aab4:	4413      	add	r3, r2
 800aab6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aabc:	4a1d      	ldr	r2, [pc, #116]	@ (800ab34 <prvHeapInit+0xb0>)
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aac2:	4b1c      	ldr	r3, [pc, #112]	@ (800ab34 <prvHeapInit+0xb0>)
 800aac4:	2200      	movs	r2, #0
 800aac6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	68ba      	ldr	r2, [r7, #8]
 800aacc:	4413      	add	r3, r2
 800aace:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aad0:	2208      	movs	r2, #8
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	1a9b      	subs	r3, r3, r2
 800aad6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	f023 0307 	bic.w	r3, r3, #7
 800aade:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	4a15      	ldr	r2, [pc, #84]	@ (800ab38 <prvHeapInit+0xb4>)
 800aae4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aae6:	4b14      	ldr	r3, [pc, #80]	@ (800ab38 <prvHeapInit+0xb4>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	2200      	movs	r2, #0
 800aaec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aaee:	4b12      	ldr	r3, [pc, #72]	@ (800ab38 <prvHeapInit+0xb4>)
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	68fa      	ldr	r2, [r7, #12]
 800aafe:	1ad2      	subs	r2, r2, r3
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ab04:	4b0c      	ldr	r3, [pc, #48]	@ (800ab38 <prvHeapInit+0xb4>)
 800ab06:	681a      	ldr	r2, [r3, #0]
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	685b      	ldr	r3, [r3, #4]
 800ab10:	4a0a      	ldr	r2, [pc, #40]	@ (800ab3c <prvHeapInit+0xb8>)
 800ab12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	685b      	ldr	r3, [r3, #4]
 800ab18:	4a09      	ldr	r2, [pc, #36]	@ (800ab40 <prvHeapInit+0xbc>)
 800ab1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ab1c:	4b09      	ldr	r3, [pc, #36]	@ (800ab44 <prvHeapInit+0xc0>)
 800ab1e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ab22:	601a      	str	r2, [r3, #0]
}
 800ab24:	bf00      	nop
 800ab26:	3714      	adds	r7, #20
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	bc80      	pop	{r7}
 800ab2c:	4770      	bx	lr
 800ab2e:	bf00      	nop
 800ab30:	20001ad0 	.word	0x20001ad0
 800ab34:	200032d0 	.word	0x200032d0
 800ab38:	200032d8 	.word	0x200032d8
 800ab3c:	200032e0 	.word	0x200032e0
 800ab40:	200032dc 	.word	0x200032dc
 800ab44:	200032ec 	.word	0x200032ec

0800ab48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ab48:	b480      	push	{r7}
 800ab4a:	b085      	sub	sp, #20
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ab50:	4b27      	ldr	r3, [pc, #156]	@ (800abf0 <prvInsertBlockIntoFreeList+0xa8>)
 800ab52:	60fb      	str	r3, [r7, #12]
 800ab54:	e002      	b.n	800ab5c <prvInsertBlockIntoFreeList+0x14>
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	60fb      	str	r3, [r7, #12]
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	687a      	ldr	r2, [r7, #4]
 800ab62:	429a      	cmp	r2, r3
 800ab64:	d8f7      	bhi.n	800ab56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	685b      	ldr	r3, [r3, #4]
 800ab6e:	68ba      	ldr	r2, [r7, #8]
 800ab70:	4413      	add	r3, r2
 800ab72:	687a      	ldr	r2, [r7, #4]
 800ab74:	429a      	cmp	r2, r3
 800ab76:	d108      	bne.n	800ab8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	685a      	ldr	r2, [r3, #4]
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	685b      	ldr	r3, [r3, #4]
 800ab80:	441a      	add	r2, r3
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	685b      	ldr	r3, [r3, #4]
 800ab92:	68ba      	ldr	r2, [r7, #8]
 800ab94:	441a      	add	r2, r3
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	429a      	cmp	r2, r3
 800ab9c:	d118      	bne.n	800abd0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	681a      	ldr	r2, [r3, #0]
 800aba2:	4b14      	ldr	r3, [pc, #80]	@ (800abf4 <prvInsertBlockIntoFreeList+0xac>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	429a      	cmp	r2, r3
 800aba8:	d00d      	beq.n	800abc6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	685a      	ldr	r2, [r3, #4]
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	685b      	ldr	r3, [r3, #4]
 800abb4:	441a      	add	r2, r3
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	681a      	ldr	r2, [r3, #0]
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	601a      	str	r2, [r3, #0]
 800abc4:	e008      	b.n	800abd8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800abc6:	4b0b      	ldr	r3, [pc, #44]	@ (800abf4 <prvInsertBlockIntoFreeList+0xac>)
 800abc8:	681a      	ldr	r2, [r3, #0]
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	601a      	str	r2, [r3, #0]
 800abce:	e003      	b.n	800abd8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	681a      	ldr	r2, [r3, #0]
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800abd8:	68fa      	ldr	r2, [r7, #12]
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	429a      	cmp	r2, r3
 800abde:	d002      	beq.n	800abe6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	687a      	ldr	r2, [r7, #4]
 800abe4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800abe6:	bf00      	nop
 800abe8:	3714      	adds	r7, #20
 800abea:	46bd      	mov	sp, r7
 800abec:	bc80      	pop	{r7}
 800abee:	4770      	bx	lr
 800abf0:	200032d0 	.word	0x200032d0
 800abf4:	200032d8 	.word	0x200032d8

0800abf8 <memset>:
 800abf8:	4603      	mov	r3, r0
 800abfa:	4402      	add	r2, r0
 800abfc:	4293      	cmp	r3, r2
 800abfe:	d100      	bne.n	800ac02 <memset+0xa>
 800ac00:	4770      	bx	lr
 800ac02:	f803 1b01 	strb.w	r1, [r3], #1
 800ac06:	e7f9      	b.n	800abfc <memset+0x4>

0800ac08 <_reclaim_reent>:
 800ac08:	4b2d      	ldr	r3, [pc, #180]	@ (800acc0 <_reclaim_reent+0xb8>)
 800ac0a:	b570      	push	{r4, r5, r6, lr}
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	4604      	mov	r4, r0
 800ac10:	4283      	cmp	r3, r0
 800ac12:	d053      	beq.n	800acbc <_reclaim_reent+0xb4>
 800ac14:	69c3      	ldr	r3, [r0, #28]
 800ac16:	b31b      	cbz	r3, 800ac60 <_reclaim_reent+0x58>
 800ac18:	68db      	ldr	r3, [r3, #12]
 800ac1a:	b163      	cbz	r3, 800ac36 <_reclaim_reent+0x2e>
 800ac1c:	2500      	movs	r5, #0
 800ac1e:	69e3      	ldr	r3, [r4, #28]
 800ac20:	68db      	ldr	r3, [r3, #12]
 800ac22:	5959      	ldr	r1, [r3, r5]
 800ac24:	b9b1      	cbnz	r1, 800ac54 <_reclaim_reent+0x4c>
 800ac26:	3504      	adds	r5, #4
 800ac28:	2d80      	cmp	r5, #128	@ 0x80
 800ac2a:	d1f8      	bne.n	800ac1e <_reclaim_reent+0x16>
 800ac2c:	69e3      	ldr	r3, [r4, #28]
 800ac2e:	4620      	mov	r0, r4
 800ac30:	68d9      	ldr	r1, [r3, #12]
 800ac32:	f000 f87b 	bl	800ad2c <_free_r>
 800ac36:	69e3      	ldr	r3, [r4, #28]
 800ac38:	6819      	ldr	r1, [r3, #0]
 800ac3a:	b111      	cbz	r1, 800ac42 <_reclaim_reent+0x3a>
 800ac3c:	4620      	mov	r0, r4
 800ac3e:	f000 f875 	bl	800ad2c <_free_r>
 800ac42:	69e3      	ldr	r3, [r4, #28]
 800ac44:	689d      	ldr	r5, [r3, #8]
 800ac46:	b15d      	cbz	r5, 800ac60 <_reclaim_reent+0x58>
 800ac48:	4629      	mov	r1, r5
 800ac4a:	4620      	mov	r0, r4
 800ac4c:	682d      	ldr	r5, [r5, #0]
 800ac4e:	f000 f86d 	bl	800ad2c <_free_r>
 800ac52:	e7f8      	b.n	800ac46 <_reclaim_reent+0x3e>
 800ac54:	680e      	ldr	r6, [r1, #0]
 800ac56:	4620      	mov	r0, r4
 800ac58:	f000 f868 	bl	800ad2c <_free_r>
 800ac5c:	4631      	mov	r1, r6
 800ac5e:	e7e1      	b.n	800ac24 <_reclaim_reent+0x1c>
 800ac60:	6961      	ldr	r1, [r4, #20]
 800ac62:	b111      	cbz	r1, 800ac6a <_reclaim_reent+0x62>
 800ac64:	4620      	mov	r0, r4
 800ac66:	f000 f861 	bl	800ad2c <_free_r>
 800ac6a:	69e1      	ldr	r1, [r4, #28]
 800ac6c:	b111      	cbz	r1, 800ac74 <_reclaim_reent+0x6c>
 800ac6e:	4620      	mov	r0, r4
 800ac70:	f000 f85c 	bl	800ad2c <_free_r>
 800ac74:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ac76:	b111      	cbz	r1, 800ac7e <_reclaim_reent+0x76>
 800ac78:	4620      	mov	r0, r4
 800ac7a:	f000 f857 	bl	800ad2c <_free_r>
 800ac7e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac80:	b111      	cbz	r1, 800ac88 <_reclaim_reent+0x80>
 800ac82:	4620      	mov	r0, r4
 800ac84:	f000 f852 	bl	800ad2c <_free_r>
 800ac88:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800ac8a:	b111      	cbz	r1, 800ac92 <_reclaim_reent+0x8a>
 800ac8c:	4620      	mov	r0, r4
 800ac8e:	f000 f84d 	bl	800ad2c <_free_r>
 800ac92:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800ac94:	b111      	cbz	r1, 800ac9c <_reclaim_reent+0x94>
 800ac96:	4620      	mov	r0, r4
 800ac98:	f000 f848 	bl	800ad2c <_free_r>
 800ac9c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800ac9e:	b111      	cbz	r1, 800aca6 <_reclaim_reent+0x9e>
 800aca0:	4620      	mov	r0, r4
 800aca2:	f000 f843 	bl	800ad2c <_free_r>
 800aca6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800aca8:	b111      	cbz	r1, 800acb0 <_reclaim_reent+0xa8>
 800acaa:	4620      	mov	r0, r4
 800acac:	f000 f83e 	bl	800ad2c <_free_r>
 800acb0:	6a23      	ldr	r3, [r4, #32]
 800acb2:	b11b      	cbz	r3, 800acbc <_reclaim_reent+0xb4>
 800acb4:	4620      	mov	r0, r4
 800acb6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800acba:	4718      	bx	r3
 800acbc:	bd70      	pop	{r4, r5, r6, pc}
 800acbe:	bf00      	nop
 800acc0:	20000028 	.word	0x20000028

0800acc4 <__libc_init_array>:
 800acc4:	b570      	push	{r4, r5, r6, lr}
 800acc6:	2600      	movs	r6, #0
 800acc8:	4d0c      	ldr	r5, [pc, #48]	@ (800acfc <__libc_init_array+0x38>)
 800acca:	4c0d      	ldr	r4, [pc, #52]	@ (800ad00 <__libc_init_array+0x3c>)
 800accc:	1b64      	subs	r4, r4, r5
 800acce:	10a4      	asrs	r4, r4, #2
 800acd0:	42a6      	cmp	r6, r4
 800acd2:	d109      	bne.n	800ace8 <__libc_init_array+0x24>
 800acd4:	f000 f87e 	bl	800add4 <_init>
 800acd8:	2600      	movs	r6, #0
 800acda:	4d0a      	ldr	r5, [pc, #40]	@ (800ad04 <__libc_init_array+0x40>)
 800acdc:	4c0a      	ldr	r4, [pc, #40]	@ (800ad08 <__libc_init_array+0x44>)
 800acde:	1b64      	subs	r4, r4, r5
 800ace0:	10a4      	asrs	r4, r4, #2
 800ace2:	42a6      	cmp	r6, r4
 800ace4:	d105      	bne.n	800acf2 <__libc_init_array+0x2e>
 800ace6:	bd70      	pop	{r4, r5, r6, pc}
 800ace8:	f855 3b04 	ldr.w	r3, [r5], #4
 800acec:	4798      	blx	r3
 800acee:	3601      	adds	r6, #1
 800acf0:	e7ee      	b.n	800acd0 <__libc_init_array+0xc>
 800acf2:	f855 3b04 	ldr.w	r3, [r5], #4
 800acf6:	4798      	blx	r3
 800acf8:	3601      	adds	r6, #1
 800acfa:	e7f2      	b.n	800ace2 <__libc_init_array+0x1e>
 800acfc:	0800b06c 	.word	0x0800b06c
 800ad00:	0800b06c 	.word	0x0800b06c
 800ad04:	0800b06c 	.word	0x0800b06c
 800ad08:	0800b070 	.word	0x0800b070

0800ad0c <__retarget_lock_acquire_recursive>:
 800ad0c:	4770      	bx	lr

0800ad0e <__retarget_lock_release_recursive>:
 800ad0e:	4770      	bx	lr

0800ad10 <memcpy>:
 800ad10:	440a      	add	r2, r1
 800ad12:	4291      	cmp	r1, r2
 800ad14:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad18:	d100      	bne.n	800ad1c <memcpy+0xc>
 800ad1a:	4770      	bx	lr
 800ad1c:	b510      	push	{r4, lr}
 800ad1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad22:	4291      	cmp	r1, r2
 800ad24:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad28:	d1f9      	bne.n	800ad1e <memcpy+0xe>
 800ad2a:	bd10      	pop	{r4, pc}

0800ad2c <_free_r>:
 800ad2c:	b538      	push	{r3, r4, r5, lr}
 800ad2e:	4605      	mov	r5, r0
 800ad30:	2900      	cmp	r1, #0
 800ad32:	d040      	beq.n	800adb6 <_free_r+0x8a>
 800ad34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad38:	1f0c      	subs	r4, r1, #4
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	bfb8      	it	lt
 800ad3e:	18e4      	addlt	r4, r4, r3
 800ad40:	f000 f83c 	bl	800adbc <__malloc_lock>
 800ad44:	4a1c      	ldr	r2, [pc, #112]	@ (800adb8 <_free_r+0x8c>)
 800ad46:	6813      	ldr	r3, [r2, #0]
 800ad48:	b933      	cbnz	r3, 800ad58 <_free_r+0x2c>
 800ad4a:	6063      	str	r3, [r4, #4]
 800ad4c:	6014      	str	r4, [r2, #0]
 800ad4e:	4628      	mov	r0, r5
 800ad50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad54:	f000 b838 	b.w	800adc8 <__malloc_unlock>
 800ad58:	42a3      	cmp	r3, r4
 800ad5a:	d908      	bls.n	800ad6e <_free_r+0x42>
 800ad5c:	6820      	ldr	r0, [r4, #0]
 800ad5e:	1821      	adds	r1, r4, r0
 800ad60:	428b      	cmp	r3, r1
 800ad62:	bf01      	itttt	eq
 800ad64:	6819      	ldreq	r1, [r3, #0]
 800ad66:	685b      	ldreq	r3, [r3, #4]
 800ad68:	1809      	addeq	r1, r1, r0
 800ad6a:	6021      	streq	r1, [r4, #0]
 800ad6c:	e7ed      	b.n	800ad4a <_free_r+0x1e>
 800ad6e:	461a      	mov	r2, r3
 800ad70:	685b      	ldr	r3, [r3, #4]
 800ad72:	b10b      	cbz	r3, 800ad78 <_free_r+0x4c>
 800ad74:	42a3      	cmp	r3, r4
 800ad76:	d9fa      	bls.n	800ad6e <_free_r+0x42>
 800ad78:	6811      	ldr	r1, [r2, #0]
 800ad7a:	1850      	adds	r0, r2, r1
 800ad7c:	42a0      	cmp	r0, r4
 800ad7e:	d10b      	bne.n	800ad98 <_free_r+0x6c>
 800ad80:	6820      	ldr	r0, [r4, #0]
 800ad82:	4401      	add	r1, r0
 800ad84:	1850      	adds	r0, r2, r1
 800ad86:	4283      	cmp	r3, r0
 800ad88:	6011      	str	r1, [r2, #0]
 800ad8a:	d1e0      	bne.n	800ad4e <_free_r+0x22>
 800ad8c:	6818      	ldr	r0, [r3, #0]
 800ad8e:	685b      	ldr	r3, [r3, #4]
 800ad90:	4408      	add	r0, r1
 800ad92:	6010      	str	r0, [r2, #0]
 800ad94:	6053      	str	r3, [r2, #4]
 800ad96:	e7da      	b.n	800ad4e <_free_r+0x22>
 800ad98:	d902      	bls.n	800ada0 <_free_r+0x74>
 800ad9a:	230c      	movs	r3, #12
 800ad9c:	602b      	str	r3, [r5, #0]
 800ad9e:	e7d6      	b.n	800ad4e <_free_r+0x22>
 800ada0:	6820      	ldr	r0, [r4, #0]
 800ada2:	1821      	adds	r1, r4, r0
 800ada4:	428b      	cmp	r3, r1
 800ada6:	bf01      	itttt	eq
 800ada8:	6819      	ldreq	r1, [r3, #0]
 800adaa:	685b      	ldreq	r3, [r3, #4]
 800adac:	1809      	addeq	r1, r1, r0
 800adae:	6021      	streq	r1, [r4, #0]
 800adb0:	6063      	str	r3, [r4, #4]
 800adb2:	6054      	str	r4, [r2, #4]
 800adb4:	e7cb      	b.n	800ad4e <_free_r+0x22>
 800adb6:	bd38      	pop	{r3, r4, r5, pc}
 800adb8:	2000342c 	.word	0x2000342c

0800adbc <__malloc_lock>:
 800adbc:	4801      	ldr	r0, [pc, #4]	@ (800adc4 <__malloc_lock+0x8>)
 800adbe:	f7ff bfa5 	b.w	800ad0c <__retarget_lock_acquire_recursive>
 800adc2:	bf00      	nop
 800adc4:	20003428 	.word	0x20003428

0800adc8 <__malloc_unlock>:
 800adc8:	4801      	ldr	r0, [pc, #4]	@ (800add0 <__malloc_unlock+0x8>)
 800adca:	f7ff bfa0 	b.w	800ad0e <__retarget_lock_release_recursive>
 800adce:	bf00      	nop
 800add0:	20003428 	.word	0x20003428

0800add4 <_init>:
 800add4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800add6:	bf00      	nop
 800add8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adda:	bc08      	pop	{r3}
 800addc:	469e      	mov	lr, r3
 800adde:	4770      	bx	lr

0800ade0 <_fini>:
 800ade0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ade2:	bf00      	nop
 800ade4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ade6:	bc08      	pop	{r3}
 800ade8:	469e      	mov	lr, r3
 800adea:	4770      	bx	lr
