// Library - 16nm, Cell - nand_1x, View - schematic
// LAST TIME SAVED: Apr  9 20:40:36 2015
// NETLIST TIME: May 26 22:22:46 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module nand_1x (Y, A, B);

output  Y;

input  A, B;


_ANALOG_BEGIN
M1 (Y B cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n nfin=1 
    nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M0 (Y A cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n nfin=1 
    nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M3 (net22 B cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=120n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M2 (Y A net22 cds_globals.\gnd! ) nfet w=120n l=20n nfin=1 nf=1 m=1
_ANALOG_END

endmodule
