<!DOCTYPE html>
<!--[if IE 8]>			<html class="ie ie8"> <![endif]-->
<!--[if IE 9]>			<html class="ie ie9"> <![endif]-->
<!--[if gt IE 9]><!-->
<html xmlns="http://www.w3.org/1999/html" xmlns="http://www.w3.org/1999/html" xmlns="http://www.w3.org/1999/html"
      xmlns="http://www.w3.org/1999/html"> <!--<![endif]-->
<head>
    <meta charset="utf-8" />
    <title>Chip Scale Review</title>
    <meta name="keywords" content="Chip Scale Review Magazine, Device test, Wafer-Level Test, wafer Assembly, wafer Packaging, High-density Interconnection, Microelectronic, IC, 3D packages, MEMS, MOEMS, RF/Wireless, Optoelectronic, semiconductor, wafer manufacturing, wafer fabrication" />
    <meta name="description" content="" />
    <meta name="Author" content="" />

    <!-- mobile settings -->
    <meta name="viewport" content="width=device-width, maximum-scale=1, initial-scale=1, user-scalable=0" />

    <!-- WEB FONTS -->
    <link href="https://fonts.googleapis.com/css?family=Open+Sans:300,400,700,800&amp;subset=latin,latin-ext" rel="stylesheet" type="text/css" />

    <%- data.css %>
</head>

<body class="smoothscroll boxed pattern11 printable">

<div id="wrapper">
    <%- data.header %>

    <div class="container">

        <div class="slider">

            <div class="layerslider" style="width:100%;height:400px;">
                <!-- SLIDE -->
                <div class="ls-slide" data-ls="slidedelay:0;transition2d:1;">

                    <img class="ls-bg" style="top:0px;left:0px; white-space: nowrap;"  src="assets/images/cover/cover-2015-11-l.jpg" alt="">



                    <h5 class="ls-l" style="top:70px;left:35px; font-weight: normal;font-size:28px;color:#FFFFFF;white-space: nowrap;" >
                        <a href="http://fbs.advantageinc.com/chipscale/nov-dec_2015/#10" ONCLICK="VSLT('read_issue_nov-dec_2015_pg10')" target="new" style="color:#FFFFFF; " target="1511-10"> <span><strong>Overview of 3D integration <br>activities at CEA-Leti</strong></span></a>
                    </h5>

                    <i class="ls-l-1 fa fa-circle" style="top:175px;left:35px;color:#FFFFFF;background:transparent;border-radius:0px;white-space: nowrap;"></i>
                    <h5 class="ls-l" style="top:165px;left:60px; font-weight: normal;font-size:22px;color:#FFFFFF;white-space: nowrap;" >
                        <a href="http://fbs.advantageinc.com/chipscale/nov-dec_2015/#6" ONCLICK="VSLT('read_issue_nov-dec_2015_pg6')" target="new" style="color:#FFFFFF; " target="1511-06"> <span>	The (r)evolution of wafer-level packages </span></a>
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:215px;left:35px;color:#FFFFFF;background:transparent;border-radius:0px;white-space: nowrap;" ></i>
                    <h5 class="ls-l" style="top:205px;left:60px; font-weight: normal;font-size:22px;color:#FFFFFF;white-space: nowrap;" >
                        <a href="http://fbs.advantageinc.com/chipscale/nov-dec_2015/#16" ONCLICK="VSLT('read_issue_nov-dec_2015_pg16')" target="new" style="color:#FFFFFF; " target="1511-16"> <span>CPI challenges</span></a>
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:255px;left:35px;color:#FFFFFF;background:transparent;border-radius:0px;white-space: nowrap;" ></i>
                    <h5 class="ls-l" style="top:245px;left:60px; font-weight: normal;font-size:22px;color:#FFFFFF;white-space: nowrap;" >
                        <a href="http://fbs.advantageinc.com/chipscale/nov-dec_2015/#24" ONCLICK="VSLT('read_issue_nov-dec_2015_pg24')" target="new" style="color:#FFFFFF; " target="1511-24"> <span>3D packaging and system integration</span></a>
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:295px;left:35px;color:#FFFFFF;background:transparent;border-radius:0px;white-space: nowrap;" ></i>
                    <h5 class="ls-l" style="top:285px;left:60px; font-weight: normal;font-size:22px;color:#FFFFFF;white-space: nowrap;" >
                        <a href="http://fbs.advantageinc.com/chipscale/nov-dec_2015/#32" ONCLICK="VSLT('read_issue_nov-dec_2015_pg32')" target="new" style="color:#FFFFFF; " target="1511-32"> <span>	Advancing fan-out wafer-level packaging for mobile applications
 </span></a>
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:335px;left:35px;color:#FFFFFF;background:transparent;border-radius:0px;white-space: nowrap;" ></i>
                    <h5 class="ls-l" style="top:325px;left:60px; font-weight: normal;font-size:22px;color:#FFFFFF;white-space: nowrap;" >
                        <a href="http://fbs.advantageinc.com/chipscale/nov-dec_2015/#40" ONCLICK="VSLT('read_issue_nov-dec_2015_pg40')" target="new" style="color:#FFFFFF; " target="1511-40"> <span>Temporary bonding and thin wafer handling strategies</span></a>
                    </h5>


                </div>
            </div>

            <script type="text/javascript">
                var layer_options = {
                    pauseOnHover:false,
                    animateFirstSlide:true,
                    twoWaySlideshow:true,
                    navStartStop:false,
                    navButtons:false,
                    showCircleTimer:false,
                    thumbnailNavigation:'disabled',
                    autoPlayVideos:false,
                    lazyLoad:false,
                    cbInit:function(element){},
                    cbStart:function(data){},
                    cbStop:function(data){},
                    cbPause:function(data){},
                    cbAnimStart:function(data){},
                    cbAnimStop:function(data){},
                    cbPrev:function(data){},
                    cbNext:function(data){},
                    responsive: 		false,
                    responsiveUnder: 	1031,
                    layersContainer: 	1031,
                    skin:'borderlessdark',
                    skinsPath: 			'assets/plugins/layerslider/skins/'
                }
            </script>

        </div>

    </div>

    <!-- POPULAR -->
    <section>
        <div class="container">
            <div class="row">
                <div class="col-md-9">
                    <h4><strong>Current </strong> Issue </h4>
                    <div class="row">
                        <div class="col-md-12">

                                    <h4>  November • December  2015; Volume 19, Number 6  </h4>

                                    <strong>   Cover  <a name="cover photo"></a>Photo</strong><br>        <br>

                            <img class="pull-left" src="assets/images/cover/cover-2015-11-s.jpg" width="120" alt="">



                                     <p style="text-indent:15px;">
                                         Chip-to-wafer stacking enabled by 3D integration has significant potential to improve device performance while reducing power consumption. There are many possibilities for collaboration between foundries and OSATs, specifically with  ultraprecise stacking (<1μm). Leti‘s roadmap calls for developing fine pitch, from classical thermocompression stacking with copper pillar, to ultra-dense bonding using Cu-Cu technology. Ultra-precise C2W is a promising possibility for the next generation of 3D-ICs.

                                         <p style="text-indent:0px;font-size: 10px;line-height: 16px;"> <i>Photo courtesy of CEA-Leti</i></p>



                                        <a href="http://fbs.advantageinc.com/chipscale/nov-dec_2015" ONCLICK="VSLT('read_issue_nov-dec_2015')" target="new"><i class="fa fa-book"></i>&nbsp;<span><strong>Read the issue</strong></span></a>&nbsp;&nbsp;&nbsp;&nbsp;<a href="issue/1511/ChipScale_Nov-Dec_2015.pdf" ONCLICK="VSLT('download_pdf_nov-dec_2015')" target="new"><i class="fa fa-cloud-download"></i> <span><strong>Download PDF</strong></span></a>     &nbsp;&nbsp;&nbsp;&nbsp;<a href="subscription"><i class="fa fa-rss-square"></i> <span><strong>Subscribe</strong></span></a>

                        </div>
                    </div>


                    <div class="divider"><!-- divider 60px --></div>


                    <a name="tb">  </a>
                    <h4><strong>Tech</strong> Briefs</h4>

                    <h5> <b><a href="staff.html#staff-dv" >by Debra Vogler, Senior Technical Editor</a></b></h5>    <br>

                    <span style="float: right; position: absolute; right: 30px; top: 390px;">
                              <a href="mailto:editor@chipscalereview.com?subject= Submit Technology News" class="link"><i class="fa fa-file-text" ></i> &nbsp;&nbsp;<strong>Submit Technology News</strong></a>  </span>


                    <img class="pull-left" src="assets/images/tb/2015-11/Divya-Thukkaram.jpg" width="120" alt="" />
                    <h3> <a href="tb1511-02.html" >
                        Bosch Sensortec enables sensor fusion with new sensor+software development package
                    </a></h3>
                    Divya Thukkaram, Product Manager, Bosch Sensortec</p>
                    <p style="text-indent:15px;">
                        Bosch Sensortec recently announced the release of a compact 9-axis motion sensor — the BMF055 — along with a software development package that enables customized sensor systems to be programmed for specific applications. The new sensor is part of the company’s Application-Specific Sensor Node (ASSN) family and combines an accelerometer, a gyroscope and a magnetometer with a Cortex M0+ processor from Atmel’s SAMD20 microcontroller family. <a href="tb1511-02.html" > ...>></a>


                    <hr class="quarter-margins">

                    <img class="pull-left" src="assets/images/tb/2015-11/Adrian_Arcedera_Color_Nov2012.jpg" width="120" alt="" />
                    <h3> <a href="tb1511-01.html" >
                        Amkor’s Arcedera takes on MEMS packaging standardization
                    </a></h3>

                    <p>Adrian Arcedera, VP, MEMS & Sensors at Amkor Technology</p>
                    <p style="text-indent:15px;">
                        Adrian Arcedera, VP, MEMS & Sensors at Amkor Technology, was a presenter at the CHInano 2015 Conference & Expo - International Conference on Commercialization of Transducer & MEMS (10/28-10/30/15, Suzhou, China). He tackled the topic of MEMS packaging standardization (10/28/15) at the conference and responded to questions posed to him during an interview with Chip Scale Review.

                        <p>The need for packaging standards for MEMS was made clear by Arcedera who told CSR that the advent of consumer products that need MEMS sensors for products such as the Nintendo® Wii and smartphones is a major driver <a href="tb1511-01.html" > ...>></a>   </p>

                    <hr class="quarter-margins">

                    <img class="pull-left" src="assets/images/tb/2015-09/Chai-Tai-Chong.jpg" width="120" alt="" />

                    <h3> <a href="tb1509-02.html" >
                        A*STAR IME Consortium issues update on advanced packaging solutions

                    </a></h3>
                    <p>Chai Tai Chong, Principal Research Engineer, A*STAR’s Institute of Microelectronics (IME)</p>
                    <p style="text-indent:15px;">

                        A*STAR’s Institute of Microelectronics (IME) and 11 of its 12th EPRC Consortium partners across the semiconductor supply chain have developed solutions in integrated circuit (IC) packaging. Members of the consortium include Ajinomoto, EV Group, GLOBALFOUNDRIES, Heraeus Materials, Henkel, Infineon Technologies, JSR Micro N.V., Linxens, and Tokyo Ohka Kogyo. The consortium announced in August that it had achieved its objectives of developing solutions to overcome the reliability and performance issues and technical challenges in packaging solutions for
                    <a href="tb1509-02.html" > ...>></a>
                    <hr class="quarter-margins">


                    <img class="pull-left" src="assets/images/tb/2015-09/Bryan-Teece.jpg" width="120" alt="" />
                    <h3> <a href="tb1509-01.html" >
                        Nordson EFD introduces a piezoelectric jetting technology

                    </a></h3>
                    <p>Bryan Teece, Senior Mechanical Engineer, Nordson EFD</p>

                    <p style="text-indent:15px;">
                        Nordson EFD has introduced a piezoelectric jetting technology called PICO® <i>Pµlse™ </i>valve and PICO <i>Toµch™</i>T controller. According to the company, this technology enables the dispensing of very exact, repeatable micro-deposits as small as 0.5nL at up to 500Hz continuous, with 1500Hz maximum bursts.

                        The new product’s non-contact jet valve's modular design makes it possible to jet low- to high-viscosity fluids onto any surface, including uneven and tough-to-reach substrates.  <a href="tb1509-01.html" > ...>></a>   </p>


                    <div style="margin-top: 20px;">
                        <div class="divider"><!-- divider 60px --></div>




                    <h4><strong>Industry</strong> Spotlight </h4>
                     <span style="float: right; position: absolute; right: 30px; bottom: 1285px;">
                              <a href="mailto:editor@chipscalereview.com?subject= Submit Industry Spotlight" class="link"><i class="fa fa-file-text" ></i> &nbsp;&nbsp;<strong>Submit Industry Spotlight</strong></a>
                     </span>


                        <img class="pull-left" src="assets/images/logo/spil_logo.jpg" width="120" alt=""/>

                        <h4> <a href="news1509.html#1509-01" >Siliconware Precision Industries Co., Ltd. and Hon Hai Precision Industry Co., Ltd. entered into a Letter of Intent whereby the parties will form a strategic alliance through the exchange of shares.

                        </a>    </h4>
                        Taichung, Taiwan - August 28, 2015 - Hon Hai Precision Industry Co., Ltd. (TaiwanStock Exchange:2317.TT) (“Hon Hai”) and Siliconware Precision Industries Co., Ltd. (“SPIL” or the “Company”) (Taiwan Stock Exchange: 2325.TT, NASDAQ:SPIL) signed a Letter of Intent today, whereby the parties will form a strategic alliance through the exchange of shares in accordance with Article 156.8 of the Company Act. The alliance will provide customers with the best integrated service program through future collaboration on technology and business.
                        <a href="news1509.html#1509-01" > ...>></a>

                        <hr class="quarter-margins">




                        <img class="pull-left" src="assets/images/logo/rudolph-logo.jpg" width="120" alt=""/>
                        <h4> <a href="news1509.html#1509-02" >Rudolph Technologies NSX 330 Series Widely Adopted for Advanced Packaging Inspection and Metrology

                        </a>    </h4>
                        Flanders, NJ -September 1, 2015 - Rudolph Technologies, Inc. (NYSE: RTEC) today announced the widespread adoption and success of its newest macro defect inspection tool, the NSX® 330 Series. The NSX 330 Series provides high-speed macro defect inspection and 2D and 3D metrology for advanced packaging applications, which are being developed to support the mobility and the growing Internet of Things (IoT) markets.
                        <a href="news1509.html#1509-02" > ...>></a>

                        <hr class="quarter-margins">


                        <img class="pull-left" src="assets/images/logo/SPTS-An-Orbotech-Company-logo(small).gif" width="80" alt="" />
                        <img class="pull-left" src="assets/images/logo/imec_logo-300x207.jpg" width="80" alt="" />
                        <h4> <a href="news1507.html#1507-01" > Imec and SPTS Technologies, an Orbotech Company, Collaborate on Critical Processes for 3D IC Wafer Stacking

                        </a>    </h4>
                        San Francisco, CA – July 14, 2015 – Nano-electronics research center imec and SPTS Technologies, an Orbotech Company (NASDAQ: ORBK) company and supplier of advanced wafer processing solutions for the global semiconductor and related industries, announced at SEMICON West their collaboration on critical processes for 3D IC wafer stacking. They are jointly developing a highly accurate, short cycle-time dry silicon removal and low temperature passivation solution for through-silicon via-middle processing and thinning of the top-wafer in wafer-to-wafer bonding
                        <a href="news1507.html#1507-01" > ...>></a>



                      <div class="divider"><!-- divider 60px --></div>


                        <h4><strong>Industry</strong> Events </h4>

                    <img class="pull-left" src="assets/images/news/2015-11/SEMICON-EUROPA-2015.png" width="120" alt="" />
                        Dresden, Germany – Oct 8, 2015 - Visitors from around the world once again flocked to Dresden, Germany, to attend SEMICON Europa 2015 (October 6-8). The conference attracted visitors from major microelectronics and electronic systems companies, including buying teams from the world’s top capital spending IDMs, foundries, and fabless companies.
                        The event has proven to be the largest semiconductor event in Europe with nearly 5,000 industry experts, professionals and executives attending. Compared to SEMICON Europa 2013 in Dresden, the 2015 show saw a 30% increase in exhibition space, a 10% increase in show attendance, and a 20% increase in attendance
                        <a href="event1511.html#1511-01" > ...>></a>

                        <hr class="quarter-margins">


                    <img class="pull-left" src="assets/images/news/2015-11/IWLPC-2016-Logo.jpg" width="120" alt="" />
                        <p>
                            San Jose, CA – October 15, 2015 - A highly regarded annual technical conference that covers leading edge advancements in the area of wafer-level technologies, the 2015 IWLPC conference was a great success with more than 650 attendees. Three themes were woven into the technical sessions: 1) fan-out WLCSP, 2) 2.5 and 3D IC packaging, and 3) MEMS packaging. The panel discussions and plenary presentations provided an effective backdrop to mingle and discuss these topics with a broad range of industry experts working in these areas.
                            <a href="http://iwlpc.com/"target="IWLPC-2016"  > ...>></a>

                        <hr class="quarter-margins">


                        <img class="pull-left" src="assets/images/logo/3D-ASIP.jpg" width="120" alt="" />
                        <p>
                            Research Triangle Park, NC - August 7, 2015 - The 12th annual 3D Architectures for Semiconductor Integration and Packaging Conference, or 3D ASIP as it has come to be known, will be held December 15-17, 2015, at the Sofitel San Francisco Bay Hotel in Redwood City, California. It is the longest running conference on 2.5 / 3DIC focused on commercialization and infrastructure.
                        <a href="event1509.html#1509-01" > ...>></a>

                        <hr class="quarter-margins">







                    </div>
                </div>

                <div class="col-md-3">

                    <%- data.ads %>

                    <hr class="half-margins invisible" />

                </div>
            </div>


</div>
    </section>
    <!-- /POPULAR -->

    <!-- FOOTER -->

    <%- data.footer %>
    <!-- /FOOTER -->

    <a href="#" id="toTop"></a>

</div><!-- /#wrapper -->
<%- data.scripts %>
</body>
</html>
