{
  "unaryIncrementAssignmentOf1DSignalWithSingleValueOmittingExplicitAccessOnValueOfDimension": {
    "inputCircuit": "module main(inout a(4)) ++= a",
    "expectedCircuit": "module main(inout a(4)) ++= a[0]"
  },
  "unaryIncrementAssignmentOf1DSIgnalWithSingleValueWithImplicitAccessOnValueOfDimensionWithAccessOnBitUsingConstantIndex": {
    "inputCircuit": "module main(inout a(4)) ++= a.0",
    "expectedCircuit": "module main(inout a(4)) ++= a[0].0"
  },
  "unaryIncrementAssignmentOf1DSIgnalWithSingleValueWithImplicitAccessOnValueOfDimensionWithAccessOnBitUsingConstantExpressionSimplifyingToConstantValue": {
    "inputCircuit": "module main(inout a(4)) ++= a.(#a - 3)",
    "expectedCircuit": "module main(inout a(4)) ++= a[0].1"
  },
  "unaryIncrementAssignmentOf1DSIgnalWithSingleValueWithImplicitAccessOnValueOfDimensionWithAccessOnBitrangeUsingConstantIndices": {
    "inputCircuit": "module main(inout a(4)) ++= a.1:2",
    "expectedCircuit": "module main(inout a(4)) ++= a[0].1:2"
  },
  "unaryIncrementAssignmentOf1DSIgnalWithSingleValueWithImplicitAccessOnValueOfDimensionWithAccessOnBitrangeWithBitrangeStartIndexConstantAndEndIndexConstantExpressionSimplifyingToConstantValue": {
    "inputCircuit": "module main(inout a(4)) ++= a.1:(#a - 3)",
    "expectedCircuit": "module main(inout a(4)) ++= a[0].1:1"
  },
  "unaryIncrementAssignmentOf1DSIgnalWithSingleValueWithImplicitAccessOnValueOfDimensionWithAccessOnBitrangeWithBitrangeStartIndexConstantAndEndIndexConstantExpressionNotSimplifyingToConstantValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a.1:($i - 3) rof",
    "expectedCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[0].1:($i - 3) rof"
  },
  "unaryIncrementAssignmentOfANDSignalOfTypeInout": {
    "inputCircuit": "module main(inout a[2][3](4)) ++= a[0][1]"
  },
  "unaryIncrementAssignmentOfANDSignalOfTypeOut": {
    "inputCircuit": "module main(out a[2][3](4)) ++= a[0][1]"
  },
  "unaryIncrementAssignmentOfANDSignalOfTypeWireDefinedInSingleVariableGroupDeclaration": {
    "inputCircuit": "module main() wire a[2][3](4) ++= a[0][1]"
  },
  "unaryIncrementAssignmentOfANDSignalOfTypeWireDefinedInNVariableGroupDeclaration": {
    "inputCircuit": "module main(in b(2)) wire c(2), a[2][3](4) ++= a[0][1]"
  },

  "unaryDecrementAssignmentOf1DSignalWithSingleValueOmittingExplicitAccessOnValueOfDimension": {
    "inputCircuit": "module main(inout a(4)) --= a",
    "expectedCircuit": "module main(inout a(4)) --= a[0]"
  },
  "unaryDecrementAssignmentOf1DSIgnalWithSingleValueWithImplicitAccessOnValueOfDimensionWithAccessOnBitUsingConstantIndex": {
    "inputCircuit": "module main(inout a(4)) --= a.0",
    "expectedCircuit": "module main(inout a(4)) --= a[0].0"
  },
  "unaryDecrementAssignmentOf1DSIgnalWithSingleValueWithImplicitAccessOnValueOfDimensionWithAccessOnBitUsingConstantExpressionSimplifyingToConstantValue": {
    "inputCircuit": "module main(inout a(4)) --= a.(#a - 3)",
    "expectedCircuit": "module main(inout a(4)) --= a[0].1"
  },
  "unaryDecrementAssignmentOf1DSIgnalWithSingleValueWithImplicitAccessOnValueOfDimensionWithAccessOnBitrangeUsingConstantIndices": {
    "inputCircuit": "module main(inout a(4)) --= a.1:2",
    "expectedCircuit": "module main(inout a(4)) --= a[0].1:2"
  },
  "unaryDecrementAssignmentOf1DSIgnalWithSingleValueWithImplicitAccessOnValueOfDimensionWithAccessOnBitrangeWithBitrangeStartIndexConstantAndEndIndexConstantExpressionSimplifyingToConstantValue": {
    "inputCircuit": "module main(inout a(4)) --= a.1:(#a - 3)",
    "expectedCircuit": "module main(inout a(4)) --= a[0].1:1"
  },
  "unaryDecrementAssignmentOf1DSIgnalWithSingleValueWithImplicitAccessOnValueOfDimensionWithAccessOnBitrangeWithBitrangeStartIndexConstantAndEndIndexConstantExpressionNotSimplifyingToConstantValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do --= a.1:($i - 3) rof",
    "expectedCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do --= a[0].1:($i - 3) rof"
  },
  "unaryDecrementAssignmentOfANDSignalOfTypeInout": {
    "inputCircuit": "module main(inout a[2][3](4)) --= a[0][1]"
  },
  "unaryDecrementAssignmentOfANDSignalOfTypeOut": {
    "inputCircuit": "module main(out a[2][3](4)) --= a[0][1]"
  },
  "unaryDecrementAssignmentOfANDSignalOfTypeWireDefinedInSingleVariableGroupDeclaration": {
    "inputCircuit": "module main() wire a[2][3](4) --= a[0][1]"
  },
  "unaryDecrementAssignmentOfANDSignalOfTypeWireDefinedInNVariableGroupDeclaration": {
    "inputCircuit": "module main(in b(2)) wire c(2), a[2][3](4) --= a[0][1]"
  },

  "unaryNegationAssignmentOf1DSignalWithSingleValueOmittingExplicitAccessOnValueOfDimension": {
    "inputCircuit": "module main(inout a(4)) ~= a",
    "expectedCircuit": "module main(inout a(4)) ~= a[0]"
  },
  "unaryNegationAssignmentOf1DSIgnalWithSingleValueWithImplicitAccessOnValueOfDimensionWithAccessOnBitUsingConstantIndex": {
    "inputCircuit": "module main(inout a(4)) ~= a.0",
    "expectedCircuit": "module main(inout a(4)) ~= a[0].0"
  },
  "unaryNegationAssignmentOf1DSIgnalWithSingleValueWithImplicitAccessOnValueOfDimensionWithAccessOnBitUsingConstantExpressionSimplifyingToConstantValue": {
    "inputCircuit": "module main(inout a(4)) ~= a.(#a - 3)",
    "expectedCircuit": "module main(inout a(4)) ~= a[0].1"
  },
  "unaryNegationAssignmentOf1DSIgnalWithSingleValueWithImplicitAccessOnValueOfDimensionWithAccessOnBitrangeUsingConstantIndices": {
    "inputCircuit": "module main(inout a(4)) ~= a.1:2",
    "expectedCircuit": "module main(inout a(4)) ~= a[0].1:2"
  },
  "unaryNegationAssignmentOf1DSIgnalWithSingleValueWithImplicitAccessOnValueOfDimensionWithAccessOnBitrangeWithBitrangeStartIndexConstantAndEndIndexConstantExpressionSimplifyingToConstantValue": {
    "inputCircuit": "module main(inout a(4)) ~= a.1:(#a - 3)",
    "expectedCircuit": "module main(inout a(4)) ~= a[0].1:1"
  },
  "unaryNegationAssignmentOf1DSIgnalWithSingleValueWithImplicitAccessOnValueOfDimensionWithAccessOnBitrangeWithBitrangeStartIndexConstantAndEndIndexConstantExpressionNotSimplifyingToConstantValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ~= a.1:($i - 3) rof",
    "expectedCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ~= a[0].1:($i - 3) rof"
  },
  "unaryNegationAssignmentOfANDSignalOfTypeInout": {
    "inputCircuit": "module main(inout a[2][3](4)) ~= a[0][1]"
  },
  "unaryNegationAssignmentOfANDSignalOfTypeOut": {
    "inputCircuit": "module main(out a[2][3](4)) ~= a[0][1]"
  },
  "unaryNegationAssignmentOfANDSignalOfTypeWireDefinedInSingleVariableGroupDeclaration": {
    "inputCircuit": "module main() wire a[2][3](4) ~= a[0][1]"
  },
  "unaryNegationAssignmentOfANDSignalOfTypeWireDefinedInNVariableGroupDeclaration": {
    "inputCircuit": "module main(in b(2)) wire c(2), a[2][3](4) ~= a[0][1]"
  },

  "accessOnBitInDimensionAccessOfAssignedToSignalUsingFullBitwidth": {
    "inputCircuit": "module main(inout a(4)) ++= a[a[0].0]"
  },
  "accessOnBitUsingIndexWithUnknownValueInDimensionAccessOfAssignedToSignalUsingFullBitwidth": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 1 step 1 do ++= a[a[0].0].$i rof"
  },
  "accessOnBitrangeWithConstantIndicesInDimensionAccessOfAssignedToSignalUsingFullBitwidth": {
    "inputCircuit": "module main(inout a(4)) ++= a[a[0].0:2]"
  },
  "accessOnBitrangeWithBitrangeEndHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingFullBitwidth": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].0:($i + 1)] rof"
  },
  "accessOnBitrangeWithBitrangeStartHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingFullBitwidth": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].($i + 1):3] rof"
  },
  "accessOnBitrangeWithBitrangeIndicesHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingFullBitwidth": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].(#a + $i):($i + 1)] rof",
    "expectedCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].(4 + $i):($i + 1)] rof"
  },
  "accessOnFullBitwidthWithExplicitAccessOnValueOfDimensionInDimensionAccessOfAssignedToSignalUsingFullBitwidth": {
    "inputCircuit": "module main(inout a(4)) ++= a[a[0]]"
  },
  "accessOnFullBitwidthWithImplicitAccessOnValueOfDimensionInDimensionAccessOfAssignedToSignalUsingFullBitwidth": {
    "inputCircuit": "module main(inout a(4)) ++= a[a]",
    "expectedCircuit": "module main(inout a(4)) ++= a[a[0]]"
  },
  "accessOnValueOfDimensionUsingIndexWithUnknownValueInDimensionAccessOfAssignedToSignalUsingFullBitwidth": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[$i]] rof"
  },

  "accessOnBitInDimensionAccessOfAssignedToSignalUsingBitAccessWithConstantValue": {
    "inputCircuit": "module main(inout a(4)) ++= a[a[0].0].1"
  },
  "accessOnBitUsingIndexWithUnknownValueInDimensionAccessOfAssignedToSignalUsingFullBitAccessWithConstantValue": {
    "inputCircuit": "module main(inout a(4)) for $j = 3 to 0 step 1 do for $i = 0 to 1 step 1 do ++= a[a[0].$j].$i rof rof"
  },
  "accessOnBitrangeWithConstantIndicesInDimensionAccessOfAssignedToSignalUsingBitAccessWithConstantValueAndBitEnclosedByBitrange": {
    "inputCircuit": "module main(inout a(4)) ++= a[a[0].0:2].1"
  },
  "accessOnBitrangeWithConstantIndicesInDimensionAccessOfAssignedToSignalUsingBitAccessWithConstantValueAndBitEqualToBitrangeBounds": {
    "inputCircuit": "module main(inout a(4)) ++= a[a[0].0:2].0; ++= a[a[0].0:2].2"
  },
  "accessOnBitrangeWithConstantIndicesInDimensionAccessOfAssignedToSignalUsingBitAccessWithConstantValueAndBitOutsideOfBitrange": {
    "inputCircuit": "module main(inout a(4)) ++= a[a[0].0:2].3"
  },
  "accessOnBitrangeWithBitrangeEndHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitAccessWithConstantValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].0:($i + 1)].1 rof"
  },
  "accessOnBitrangeWithBitrangeStartHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitAccessWithConstantValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].($i + 1):3].1 rof"
  },
  "accessOnBitrangeWithBitrangeIndicesHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitAccessWithConstantValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].(#a + $i):($i + 1)].1 rof",
    "expectedCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].(4 + $i):($i + 1)].1 rof"
  },
  "accessOnFullBitwidthWithExplicitAccessOnValueOfDimensionInDimensionAccessOfAssignedToSignalUsingBitAccessWithConstantValue": {
    "inputCircuit": "module main(inout a(4)) ++= a[a[0]].1"
  },
  "accessOnFullBitwidthWithImplicitAccessOnValueOfDimensionInDimensionAccessOfAssignedToSignalUsingBitAccessWithConstantValue": {
    "inputCircuit": "module main(inout a(4)) ++= a[a].1",
    "expectedCircuit": "module main(inout a(4)) ++= a[a[0]].1"
  },
  "accessOnValueOfDimensionUsingIndexWithUnknownValueInDimensionAccessOfAssignedToSignalUsingBitAccessWithConstantValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[$i]].1 rof"
  },

  "accessOnBitInDimensionAccessOfAssignedToSignalUsingBitAccessWithUnknownValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 3 to 0 step 1 do ++= a[a[0].0].$i rof"
  },
  "accessOnBitUsingIndexWithUnknownValueInDimensionAccessOfAssignedToSignalUsingBitAccessWithUnknownValue": {
    "inputCircuit": "module main(inout a(4)) for $j = 3 to 0 step 1 do for $i = 0 to 1 step 1 do ++= a[a[0].$i].$j rof rof"
  },
  "accessOnBitrangeWithConstantIndicesInDimensionAccessOfAssignedToSignalUsingBitAccessWithUnknownValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 3 to 0 step 1 do ++= a[a[0].0:2].$i rof"
  },
  "accessOnBitrangeWithBitrangeEndHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitAccessWithUnknownValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].0:($i + 1)].$i rof"
  },
  "accessOnBitrangeWithBitrangeStartHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitAccessWithUnknownValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].($i + 1):3].$i rof"
  },
  "accessOnBitrangeWithBitrangeIndicesHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitAccessWithUnknownValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].(#a + $i):($i + 1)].$i rof",
    "expectedCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].(4 + $i):($i + 1)].$i rof"
  },
  "accessOnFullBitwidthWithExplicitAccessOnValueOfDimensionInDimensionAccessOfAssignedToSignalUsingBitAccessWithUnknownValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0]].$i rof"
  },
  "accessOnFullBitwidthWithImplicitAccessOnValueOfDimensionInDimensionAccessOfAssignedToSignalUsingBitAccessWithUnknownValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a].$i rof",
    "expectedCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0]].$i rof"
  },
  "accessOnValueOfDimensionUsingIndexWithUnknownValueInDimensionAccessOfAssignedToSignalUsingBitAccessWithUnknownValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[$i]].$i rof"
  },

  "accessOnBitInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithConstantIndicesWithBitEnclosedByBitrange": {
    "inputCircuit": "module main(inout a(4)) ++= a[a[0].1].0:3"
  },
  "accessOnBitInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithConstantIndicesWithBitOutsideOfBitrange": {
    "inputCircuit": "module main(inout a(4)) ++= a[a[0].0].1:2"
  },
  "accessOnBitUsingIndexWithUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithConstantIndices": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 1 step 1 do ++= a[a[0].$i].1:2 rof"
  },
  "accessOnBitrangeWithConstantIndicesInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithConstantIndicesWithBitrangesBeingEqual": {
    "inputCircuit": "module main(inout a(4)) ++= a[a[0].0:2].0:2"
  },
  "accessOnBitrangeWithConstantIndicesInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithConstantIndicesWithBitrangesOverlapping": {
    "inputCircuit": "module main(inout a(4)) ++= a[a[0].0:2].1:2"
  },
  "accessOnBitrangeWithConstantIndicesInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithConstantIndicesWithBitrangesNotOverlapping": {
    "inputCircuit": "module main(inout a(4)) ++= a[a[0].0:1].2:3"
  },
  "accessOnBitrangeWithBitrangeEndHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithConstantIndices": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].0:($i + 1)].1:2 rof"
  },
  "accessOnBitrangeWithBitrangeStartHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithConstantIndices": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].($i + 1):3].1:2 rof"
  },
  "accessOnBitrangeWithBitrangeIndicesHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithConstantIndices": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].(#a + $i):($i + 1)].1:2 rof",
    "expectedCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].(4 + $i):($i + 1)].1:2 rof"
  },
  "accessOnFullBitwidthWithExplicitAccessOnValueOfDimensionInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithConstantIndices": {
    "inputCircuit": "module main(inout a(4)) ++= a[a[0]].1:2"
  },
  "accessOnFullBitwidthWithImplicitAccessOnValueOfDimensionInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithConstantIndices": {
    "inputCircuit": "module main(inout a(4)) ++= a[a].1:2",
    "expectedCircuit": "module main(inout a(4)) ++= a[a[0]].1:2"
  },
  "accessOnValueOfDimensionUsingIndexWithUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithConstantIndices": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[$i]].1:2 rof"
  },

  "accessOnBitInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownStartValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 3 to 0 step 1 do ++= a[a[0].0].$i:2 rof"
  },
  "accessOnBitUsingIndexWithUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownStartValue": {
    "inputCircuit": "module main(inout a(4)) for $j = 3 to 0 step 1 do for $i = 0 to 1 step 1 do ++= a[a[0].$i].$j:2 rof rof"
  },
  "accessOnBitrangeWithConstantIndicesInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownStartValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 3 to 0 step 1 do ++= a[a[0].0:2].$i:2 rof"
  },
  "accessOnBitrangeWithBitrangeEndHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownStartValueAndConstantIndicesNotBeingEqual": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].0:($i + 1)].$i:2 rof"
  },
  "accessOnBitrangeWithBitrangeEndHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownStartValueAndConstantIndicesBeingEqual": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].0:($i + 1)].$i:0 rof"
  },
  "accessOnBitrangeWithBitrangeStartHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownStartValueAndConstantIndicesNotBeingEqual": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].($i + 1):3].$i:2 rof"
  },
  "accessOnBitrangeWithBitrangeStartHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownStartValueAndConstantIndicesBeingEqual": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].($i + 1):3].$i:3 rof"
  },
  "accessOnBitrangeWithBitrangeIndicesHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownStartValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].(#a + $i):($i + 1)].$i:2 rof",
    "expectedCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].(4 + $i):($i + 1)].$i:2 rof"
  },
  "accessOnFullBitwidthWithExplicitAccessOnValueOfDimensionInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownStartValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0]].$i:2 rof"
  },
  "accessOnFullBitwidthWithImplicitAccessOnValueOfDimensionInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownStartValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a].$i:2 rof",
    "expectedCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0]].$i:2 rof"
  },
  "accessOnValueOfDimensionUsingIndexWithUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownStartValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[$i]].$i:2 rof"
  },

  "accessOnBitInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownEndValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 3 to 0 step 1 do ++= a[a[0].0].2:($i + 2) rof"
  },
  "accessOnBitUsingIndexWithUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownEndValue": {
    "inputCircuit": "module main(inout a(4)) for $j = 3 to 0 step 1 do for $i = 0 to 1 step 1 do ++= a[a[0].$i].2:($j + 2) rof rof"
  },
  "accessOnBitrangeWithConstantIndicesInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownEndValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 3 to 0 step 1 do ++= a[a[0].0:2].2:($i + 2) rof"
  },
  "accessOnBitrangeWithBitrangeEndHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownEndValueAndConstantIndicesNotBeingEqual": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].0:($i + 1)].2:($i - 2) rof"
  },
  "accessOnBitrangeWithBitrangeEndHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownEndValueAndConstantIndicesBeingEqual": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].0:($i + 1)].0:($i - 2) rof"
  },
  "accessOnBitrangeWithBitrangeStartHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownEndValueAndConstantIndicesNotBeingEqual": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].($i + 1):3].2:$i rof"
  },
  "accessOnBitrangeWithBitrangeStartHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownEndValueAndConstantIndicesBeingEqual": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].($i + 1):3].3:($i - 1) rof"
  },
  "accessOnBitrangeWithBitrangeIndicesHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownEndValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].(#a + $i):($i + 1)].2:$i rof",
    "expectedCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].(4 + $i):($i + 1)].2:$i rof"
  },
  "accessOnFullBitwidthWithExplicitAccessOnValueOfDimensionInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownEndValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0]].2:$i rof"
  },
  "accessOnFullBitwidthWithImplicitAccessOnValueOfDimensionInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownEndValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a].2:$i rof",
    "expectedCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0]].2:$i rof"
  },
  "accessOnValueOfDimensionUsingIndexWithUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownEndValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[$i]].2:($i + 1) rof"
  },

  "accessOnBitInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownBitrangeBoundsValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 3 to 0 step 1 do ++= a[a[0].0].$i:($i + 2) rof"
  },
  "accessOnBitUsingIndexWithUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownBitrangeBoundsValue": {
    "inputCircuit": "module main(inout a(4)) for $j = 3 to 0 step 1 do for $i = 0 to 1 step 1 do ++= a[a[0].$i].$i:($j + 2) rof rof"
  },
  "accessOnBitrangeWithConstantIndicesInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownBitrangeBoundsValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 3 to 0 step 1 do ++= a[a[0].0:2].($i - 1):($i + 2) rof"
  },
  "accessOnBitrangeWithBitrangeIndicesHavingUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownBitrangeBoundsValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].(#a + $i):($i + 1)].($i - 1):$i rof",
    "expectedCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0].(4 + $i):($i + 1)].($i - 1):$i rof"
  },
  "accessOnFullBitwidthWithExplicitAccessOnValueOfDimensionInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownBitrangeBoundsValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0]].($i - 1):$i rof"
  },
  "accessOnFullBitwidthWithImplicitAccessOnValueOfDimensionInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownBitrangeBoundsValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a].($i / 2):$i rof",
    "expectedCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[0]].($i / 2):$i rof"
  },
  "accessOnValueOfDimensionUsingIndexWithUnknownValueInDimensionAccessOfAssignedToSignalUsingBitrangeAccessWithUnknownBitrangeBoundsValue": {
    "inputCircuit": "module main(inout a(4)) for $i = 0 to 3 step 1 do ++= a[a[$i]].($i * 2):($i + 1) rof"
  },
  "accessOnAssignedToVariableInBinaryExpressionOfDimensionAccess": {
    "inputCircuit": "module main(inout a[2](4)) ++= a[(a[1].2 + a[0].1)]"
  },
  "accessOnAssignedToVariableInShiftExpressionOfDimensionAccess": {
    "inputCircuit": "module main(inout a[2](4)) --= a[((a[1].1:2 + a[0].2:1) << 1)]"
  }
}
