<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v</a>
defines: 
time_elapsed: 0.952s
ram usage: 41640 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpi33drgst/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-36" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:36</a>: Compile module &#34;work@cpx_datacx2_ff&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-38" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:38</a>: Implicit port type (wire) for &#34;cpx_spc_data_cx2&#34;,
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-36" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:36</a>: Top level module &#34;work@cpx_datacx2_ff&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>: Cannot find a module definition for &#34;work@cpx_datacx2_ff::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>: Cannot find a module definition for &#34;work@cpx_datacx2_ff::dff_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpi33drgst/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_cpx_datacx2_ff
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpi33drgst/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpi33drgst/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@cpx_datacx2_ff)
 |vpiName:work@cpx_datacx2_ff
 |uhdmallPackages:
 \_package: builtin, parent:work@cpx_datacx2_ff
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@cpx_datacx2_ff, file:<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v</a>, line:36, parent:work@cpx_datacx2_ff
   |vpiDefName:work@cpx_datacx2_ff
   |vpiFullName:work@cpx_datacx2_ff
   |vpiPort:
   \_port: (cpx_spc_data_cx2), line:38
     |vpiName:cpx_spc_data_cx2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cpx_spc_data_cx2), line:38
         |vpiName:cpx_spc_data_cx2
         |vpiFullName:work@cpx_datacx2_ff.cpx_spc_data_cx2
   |vpiPort:
   \_port: (cpx_spc_data_rdy_cx2), line:38
     |vpiName:cpx_spc_data_rdy_cx2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cpx_spc_data_rdy_cx2), line:38
         |vpiName:cpx_spc_data_rdy_cx2
         |vpiFullName:work@cpx_datacx2_ff.cpx_spc_data_rdy_cx2
   |vpiPort:
   \_port: (so), line:38
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:38
         |vpiName:so
         |vpiFullName:work@cpx_datacx2_ff.so
   |vpiPort:
   \_port: (cpx_spc_data_cx_l), line:40
     |vpiName:cpx_spc_data_cx_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cpx_spc_data_cx_l), line:40
         |vpiName:cpx_spc_data_cx_l
         |vpiFullName:work@cpx_datacx2_ff.cpx_spc_data_cx_l
   |vpiPort:
   \_port: (cpx_spc_data_rdy_cx), line:40
     |vpiName:cpx_spc_data_rdy_cx
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cpx_spc_data_rdy_cx), line:40
         |vpiName:cpx_spc_data_rdy_cx
         |vpiFullName:work@cpx_datacx2_ff.cpx_spc_data_rdy_cx
   |vpiPort:
   \_port: (rclk), line:40
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:40
         |vpiName:rclk
         |vpiFullName:work@cpx_datacx2_ff.rclk
   |vpiPort:
   \_port: (si), line:40
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:40
         |vpiName:si
         |vpiFullName:work@cpx_datacx2_ff.si
   |vpiPort:
   \_port: (se), line:40
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:40
         |vpiName:se
         |vpiFullName:work@cpx_datacx2_ff.se
   |vpiContAssign:
   \_cont_assign: , line:68
     |vpiRhs:
     \_operation: , line:68
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (cpx_spc_data_cx2_l), line:68
         |vpiName:cpx_spc_data_cx2_l
         |vpiFullName:work@cpx_datacx2_ff.cpx_spc_data_cx2_l
     |vpiLhs:
     \_ref_obj: (cpx_spc_data_cx2), line:68
       |vpiName:cpx_spc_data_cx2
       |vpiFullName:work@cpx_datacx2_ff.cpx_spc_data_cx2
   |vpiNet:
   \_logic_net: (cpx_spc_data_cx2_l), line:55
     |vpiName:cpx_spc_data_cx2_l
     |vpiFullName:work@cpx_datacx2_ff.cpx_spc_data_cx2_l
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (cpx_spc_data_cx2), line:38
   |vpiNet:
   \_logic_net: (cpx_spc_data_rdy_cx2), line:38
   |vpiNet:
   \_logic_net: (so), line:38
   |vpiNet:
   \_logic_net: (cpx_spc_data_cx_l), line:40
   |vpiNet:
   \_logic_net: (cpx_spc_data_rdy_cx), line:40
   |vpiNet:
   \_logic_net: (rclk), line:40
   |vpiNet:
   \_logic_net: (si), line:40
   |vpiNet:
   \_logic_net: (se), line:40
 |uhdmtopModules:
 \_module: work@cpx_datacx2_ff (work@cpx_datacx2_ff), file:<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v</a>, line:36
   |vpiDefName:work@cpx_datacx2_ff
   |vpiName:work@cpx_datacx2_ff
   |vpiPort:
   \_port: (cpx_spc_data_cx2), line:38, parent:work@cpx_datacx2_ff
     |vpiName:cpx_spc_data_cx2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cpx_spc_data_cx2), line:38, parent:work@cpx_datacx2_ff
         |vpiName:cpx_spc_data_cx2
         |vpiFullName:work@cpx_datacx2_ff.cpx_spc_data_cx2
         |vpiRange:
         \_range: , line:44
           |vpiLeftRange:
           \_constant: , line:44
             |vpiConstType:7
             |vpiDecompile:144
             |vpiSize:32
             |INT:144
           |vpiRightRange:
           \_constant: , line:44
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (cpx_spc_data_rdy_cx2), line:38, parent:work@cpx_datacx2_ff
     |vpiName:cpx_spc_data_rdy_cx2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cpx_spc_data_rdy_cx2), line:38, parent:work@cpx_datacx2_ff
         |vpiName:cpx_spc_data_rdy_cx2
         |vpiFullName:work@cpx_datacx2_ff.cpx_spc_data_rdy_cx2
   |vpiPort:
   \_port: (so), line:38, parent:work@cpx_datacx2_ff
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:38, parent:work@cpx_datacx2_ff
         |vpiName:so
         |vpiFullName:work@cpx_datacx2_ff.so
   |vpiPort:
   \_port: (cpx_spc_data_cx_l), line:40, parent:work@cpx_datacx2_ff
     |vpiName:cpx_spc_data_cx_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cpx_spc_data_cx_l), line:40, parent:work@cpx_datacx2_ff
         |vpiName:cpx_spc_data_cx_l
         |vpiFullName:work@cpx_datacx2_ff.cpx_spc_data_cx_l
         |vpiRange:
         \_range: , line:48
           |vpiLeftRange:
           \_constant: , line:48
             |vpiConstType:7
             |vpiDecompile:144
             |vpiSize:32
             |INT:144
           |vpiRightRange:
           \_constant: , line:48
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (cpx_spc_data_rdy_cx), line:40, parent:work@cpx_datacx2_ff
     |vpiName:cpx_spc_data_rdy_cx
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cpx_spc_data_rdy_cx), line:40, parent:work@cpx_datacx2_ff
         |vpiName:cpx_spc_data_rdy_cx
         |vpiFullName:work@cpx_datacx2_ff.cpx_spc_data_rdy_cx
   |vpiPort:
   \_port: (rclk), line:40, parent:work@cpx_datacx2_ff
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:40, parent:work@cpx_datacx2_ff
         |vpiName:rclk
         |vpiFullName:work@cpx_datacx2_ff.rclk
   |vpiPort:
   \_port: (si), line:40, parent:work@cpx_datacx2_ff
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:40, parent:work@cpx_datacx2_ff
         |vpiName:si
         |vpiFullName:work@cpx_datacx2_ff.si
   |vpiPort:
   \_port: (se), line:40, parent:work@cpx_datacx2_ff
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:40, parent:work@cpx_datacx2_ff
         |vpiName:se
         |vpiFullName:work@cpx_datacx2_ff.se
   |vpiModule:
   \_module: work@cpx_datacx2_ff::dff_s (dff_ccx_data_spc), file:<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v</a>, line:58, parent:work@cpx_datacx2_ff
     |vpiDefName:work@cpx_datacx2_ff::dff_s
     |vpiName:dff_ccx_data_spc
     |vpiFullName:work@cpx_datacx2_ff.dff_ccx_data_spc
     |vpiPort:
     \_port: (din), parent:dff_ccx_data_spc
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (cpx_spc_data_cx_l), line:59
         |vpiName:cpx_spc_data_cx_l
         |vpiActual:
         \_logic_net: (cpx_spc_data_cx_l), line:40, parent:work@cpx_datacx2_ff
     |vpiPort:
     \_port: (q), parent:dff_ccx_data_spc
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cpx_spc_data_cx2_l), line:60
         |vpiName:cpx_spc_data_cx2_l
         |vpiActual:
         \_logic_net: (cpx_spc_data_cx2_l), line:55, parent:work@cpx_datacx2_ff
           |vpiName:cpx_spc_data_cx2_l
           |vpiFullName:work@cpx_datacx2_ff.cpx_spc_data_cx2_l
           |vpiNetType:1
           |vpiRange:
           \_range: , line:55
             |vpiLeftRange:
             \_constant: , line:55
               |vpiConstType:7
               |vpiDecompile:144
               |vpiSize:32
               |INT:144
             |vpiRightRange:
             \_constant: , line:55
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), parent:dff_ccx_data_spc
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:61
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:40, parent:work@cpx_datacx2_ff
     |vpiPort:
     \_port: (se), parent:dff_ccx_data_spc
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:62
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:dff_ccx_data_spc
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (145  &#39;d0), line:63
         |vpiName:145  &#39;d0
     |vpiPort:
     \_port: (so), parent:dff_ccx_data_spc
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:64
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:38, parent:work@cpx_datacx2_ff
     |vpiInstance:
     \_module: work@cpx_datacx2_ff (work@cpx_datacx2_ff), file:<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v</a>, line:36
   |vpiModule:
   \_module: work@cpx_datacx2_ff::dff_s (dff_ccx_datardy_spc), file:<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v</a>, line:72, parent:work@cpx_datacx2_ff
     |vpiDefName:work@cpx_datacx2_ff::dff_s
     |vpiName:dff_ccx_datardy_spc
     |vpiFullName:work@cpx_datacx2_ff.dff_ccx_datardy_spc
     |vpiPort:
     \_port: (din), parent:dff_ccx_datardy_spc
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (cpx_spc_data_rdy_cx), line:73
         |vpiName:cpx_spc_data_rdy_cx
         |vpiActual:
         \_logic_net: (cpx_spc_data_rdy_cx), line:40, parent:work@cpx_datacx2_ff
     |vpiPort:
     \_port: (q), parent:dff_ccx_datardy_spc
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cpx_spc_data_rdy_cx2), line:74
         |vpiName:cpx_spc_data_rdy_cx2
         |vpiActual:
         \_logic_net: (cpx_spc_data_rdy_cx2), line:38, parent:work@cpx_datacx2_ff
     |vpiPort:
     \_port: (clk), parent:dff_ccx_datardy_spc
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:75
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:40, parent:work@cpx_datacx2_ff
     |vpiPort:
     \_port: (se), parent:dff_ccx_datardy_spc
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:76
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:dff_ccx_datardy_spc
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (1&#39;d0), line:77
         |vpiName:1&#39;d0
     |vpiPort:
     \_port: (so), parent:dff_ccx_datardy_spc
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:78
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:38, parent:work@cpx_datacx2_ff
     |vpiInstance:
     \_module: work@cpx_datacx2_ff (work@cpx_datacx2_ff), file:<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v</a>, line:36
   |vpiNet:
   \_logic_net: (cpx_spc_data_cx2_l), line:55, parent:work@cpx_datacx2_ff
   |vpiNet:
   \_logic_net: (cpx_spc_data_cx2), line:38, parent:work@cpx_datacx2_ff
   |vpiNet:
   \_logic_net: (cpx_spc_data_rdy_cx2), line:38, parent:work@cpx_datacx2_ff
   |vpiNet:
   \_logic_net: (so), line:38, parent:work@cpx_datacx2_ff
   |vpiNet:
   \_logic_net: (cpx_spc_data_cx_l), line:40, parent:work@cpx_datacx2_ff
   |vpiNet:
   \_logic_net: (cpx_spc_data_rdy_cx), line:40, parent:work@cpx_datacx2_ff
   |vpiNet:
   \_logic_net: (rclk), line:40, parent:work@cpx_datacx2_ff
   |vpiNet:
   \_logic_net: (si), line:40, parent:work@cpx_datacx2_ff
   |vpiNet:
   \_logic_net: (se), line:40, parent:work@cpx_datacx2_ff
Object: \work_cpx_datacx2_ff of type 3000
Object: \work_cpx_datacx2_ff of type 32
Object: \cpx_spc_data_cx2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \cpx_spc_data_rdy_cx2 of type 44
Object: \so of type 44
Object: \cpx_spc_data_cx_l of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \cpx_spc_data_rdy_cx of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \dff_ccx_data_spc of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \dff_ccx_datardy_spc of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \cpx_spc_data_cx2_l of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \cpx_spc_data_cx2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \cpx_spc_data_rdy_cx2 of type 36
Object: \so of type 36
Object: \cpx_spc_data_cx_l of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \cpx_spc_data_rdy_cx of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \work_cpx_datacx2_ff of type 32
Object: \cpx_spc_data_cx2 of type 44
Object: \cpx_spc_data_rdy_cx2 of type 44
Object: \so of type 44
Object: \cpx_spc_data_cx_l of type 44
Object: \cpx_spc_data_rdy_cx of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object:  of type 8
Object: \cpx_spc_data_cx2 of type 608
Object:  of type 39
Object: \cpx_spc_data_cx2_l of type 608
Object: \cpx_spc_data_cx2_l of type 36
Object: \cpx_spc_data_cx2 of type 36
Object: \cpx_spc_data_rdy_cx2 of type 36
Object: \so of type 36
Object: \cpx_spc_data_cx_l of type 36
Object: \cpx_spc_data_rdy_cx of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_cpx_datacx2_ff::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f86b90] str=&#39;\work_cpx_datacx2_ff::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f86cd0] str=&#39;\din&#39; port=9
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f86e50] str=&#39;\q&#39; port=10
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f86f90] str=&#39;\clk&#39; port=11
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f870b0] str=&#39;\se&#39; port=12
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f871d0] str=&#39;\si&#39; port=13
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f87340] str=&#39;\so&#39; port=14
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f86b90] str=&#39;\work_cpx_datacx2_ff::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f86cd0] str=&#39;\din&#39; basic_prep port=9 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f86e50] str=&#39;\q&#39; basic_prep port=10 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f86f90] str=&#39;\clk&#39; basic_prep port=11 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f870b0] str=&#39;\se&#39; basic_prep port=12 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f871d0] str=&#39;\si&#39; basic_prep port=13 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f87340] str=&#39;\so&#39; basic_prep port=14 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_cpx_datacx2_ff&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f84c90] str=&#39;\work_cpx_datacx2_ff&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-38" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:38</a>.0-38.0&gt; [0x1f84f30] str=&#39;\cpx_spc_data_cx2&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-44" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:44</a>.0-44.0&gt; [0x1f85220]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-44" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:44</a>.0-44.0&gt; [0x1f85740] bits=&#39;00000000000000000000000010010000&#39;(32) range=[31:0] int=144
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-44" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:44</a>.0-44.0&gt; [0x1f85990] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-38" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:38</a>.0-38.0&gt; [0x1f85580] str=&#39;\cpx_spc_data_rdy_cx2&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-38" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:38</a>.0-38.0&gt; [0x1f85b90] str=&#39;\so&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-40" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:40</a>.0-40.0&gt; [0x1f85d00] str=&#39;\cpx_spc_data_cx_l&#39; input port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-48" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:48</a>.0-48.0&gt; [0x1f85e80]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-48" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:48</a>.0-48.0&gt; [0x1f861c0] bits=&#39;00000000000000000000000010010000&#39;(32) range=[31:0] int=144
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-48" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:48</a>.0-48.0&gt; [0x1f86370] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-40" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:40</a>.0-40.0&gt; [0x1f86030] str=&#39;\cpx_spc_data_rdy_cx&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-40" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:40</a>.0-40.0&gt; [0x1f86570] str=&#39;\rclk&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-40" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:40</a>.0-40.0&gt; [0x1f86730] str=&#39;\si&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-40" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:40</a>.0-40.0&gt; [0x1f868c0] str=&#39;\se&#39; input port=8
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f86a70] str=&#39;\dff_ccx_data_spc&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f874f0] str=&#39;\work_cpx_datacx2_ff::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f87630] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f87750] str=&#39;\cpx_spc_data_cx_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f87950] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f87a70] str=&#39;\cpx_spc_data_cx2_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f87c50] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f87d70] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f87f70] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f88090]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f882e0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f88400] str=&#39;\145  &#39;d0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f88600] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f88720] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f88990] str=&#39;\dff_ccx_datardy_spc&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f88ab0] str=&#39;\work_cpx_datacx2_ff::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f88c10] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f88d30] str=&#39;\cpx_spc_data_rdy_cx&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f88f30] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f89050] str=&#39;\cpx_spc_data_rdy_cx2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f89230] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f89350] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f89550] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f89670]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f898c0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f899e0] str=&#39;\1&#39;d0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f89be0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f89d00] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-55" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:55</a>.0-55.0&gt; [0x1f89ee0] str=&#39;\cpx_spc_data_cx2_l&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-55" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:55</a>.0-55.0&gt; [0x1f8a060]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-55" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:55</a>.0-55.0&gt; [0x1f8b790] bits=&#39;00000000000000000000000010010000&#39;(32) range=[31:0] int=144
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-55" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:55</a>.0-55.0&gt; [0x1f8b940] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-68" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:68</a>.0-68.0&gt; [0x1f8a210]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-68" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:68</a>.0-68.0&gt; [0x1f8baf0] str=&#39;\cpx_spc_data_cx2&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-68" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:68</a>.0-68.0&gt; [0x1f8c170]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-68" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:68</a>.0-68.0&gt; [0x1f8c290] str=&#39;\cpx_spc_data_cx2_l&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\cpx_spc_data_cx2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-68" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:68</a>.0-68.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f84c90] str=&#39;\work_cpx_datacx2_ff&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-38" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:38</a>.0-38.0&gt; [0x1f84f30] str=&#39;\cpx_spc_data_cx2&#39; output reg basic_prep port=1 range=[144:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-44" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:44</a>.0-44.0&gt; [0x1f85220] basic_prep range=[144:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-44" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:44</a>.0-44.0&gt; [0x1f85740] bits=&#39;00000000000000000000000010010000&#39;(32) basic_prep range=[31:0] int=144
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-44" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:44</a>.0-44.0&gt; [0x1f85990] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-38" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:38</a>.0-38.0&gt; [0x1f85580] str=&#39;\cpx_spc_data_rdy_cx2&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-38" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:38</a>.0-38.0&gt; [0x1f85b90] str=&#39;\so&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-40" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:40</a>.0-40.0&gt; [0x1f85d00] str=&#39;\cpx_spc_data_cx_l&#39; input basic_prep port=4 range=[144:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-48" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:48</a>.0-48.0&gt; [0x1f85e80] basic_prep range=[144:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-48" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:48</a>.0-48.0&gt; [0x1f861c0] bits=&#39;00000000000000000000000010010000&#39;(32) basic_prep range=[31:0] int=144
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-48" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:48</a>.0-48.0&gt; [0x1f86370] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-40" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:40</a>.0-40.0&gt; [0x1f86030] str=&#39;\cpx_spc_data_rdy_cx&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-40" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:40</a>.0-40.0&gt; [0x1f86570] str=&#39;\rclk&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-40" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:40</a>.0-40.0&gt; [0x1f86730] str=&#39;\si&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-40" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:40</a>.0-40.0&gt; [0x1f868c0] str=&#39;\se&#39; input basic_prep port=8 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f86a70] str=&#39;\dff_ccx_data_spc&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f874f0] str=&#39;\work_cpx_datacx2_ff::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f87630] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f87750 -&gt; 0x1f85d00] str=&#39;\cpx_spc_data_cx_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f87950] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f87a70 -&gt; 0x1f89ee0] str=&#39;\cpx_spc_data_cx2_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f87c50] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f87d70 -&gt; 0x1f86570] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f87f70] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f88090 -&gt; 0x1f97530] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f882e0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f88400 -&gt; 0x1f990e0] str=&#39;\145  &#39;d0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f88600] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>.0-58.0&gt; [0x1f88720 -&gt; 0x1f85b90] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f88990] str=&#39;\dff_ccx_datardy_spc&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f88ab0] str=&#39;\work_cpx_datacx2_ff::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f88c10] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f88d30 -&gt; 0x1f86030] str=&#39;\cpx_spc_data_rdy_cx&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f88f30] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f89050 -&gt; 0x1f85580] str=&#39;\cpx_spc_data_rdy_cx2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f89230] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f89350 -&gt; 0x1f86570] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f89550] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f89670 -&gt; 0x1f97530] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f898c0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f899e0 -&gt; 0x1f99200] str=&#39;\1&#39;d0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f89be0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>.0-72.0&gt; [0x1f89d00 -&gt; 0x1f85b90] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-55" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:55</a>.0-55.0&gt; [0x1f89ee0] str=&#39;\cpx_spc_data_cx2_l&#39; basic_prep range=[144:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-55" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:55</a>.0-55.0&gt; [0x1f8a060] basic_prep range=[144:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-55" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:55</a>.0-55.0&gt; [0x1f8b790] bits=&#39;00000000000000000000000010010000&#39;(32) basic_prep range=[31:0] int=144
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-55" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:55</a>.0-55.0&gt; [0x1f8b940] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-68" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:68</a>.0-68.0&gt; [0x1f8a210] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-68" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:68</a>.0-68.0&gt; [0x1f8baf0 -&gt; 0x1f84f30] str=&#39;\cpx_spc_data_cx2&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-68" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:68</a>.0-68.0&gt; [0x1f8c170] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-68" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:68</a>.0-68.0&gt; [0x1f8c290 -&gt; 0x1f89ee0] str=&#39;\cpx_spc_data_cx2_l&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-0" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:0</a>.0-0.0&gt; [0x1f97530] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-0" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:0</a>.0-0.0&gt; [0x1f990e0] str=&#39;\145  &#39;d0&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-0" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:0</a>.0-0.0&gt; [0x1f99200] str=&#39;\1&#39;d0&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-58" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:58</a>: Warning: Identifier `\145  &#39;d0&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/cpx_datacx2_ff.v.html#l-72" target="file-frame">third_party/tests/utd-sv/cpx_datacx2_ff.v:72</a>: Warning: Identifier `\1&#39;d0&#39; is implicitly declared.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_cpx_datacx2_ff::dff_s&#39; referenced in module `work_cpx_datacx2_ff&#39; in cell `dff_ccx_datardy_spc&#39; does not have a port named &#39;so&#39;.

</pre>
</body>