// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="test,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.702000,HLS_SYN_LAT=63686580,HLS_SYN_TPT=63686581,HLS_SYN_MEM=48,HLS_SYN_DSP=17,HLS_SYN_FF=28411,HLS_SYN_LUT=51741,HLS_VERSION=2019_2_1}" *)

module test (
        input_image_V_address0,
        input_image_V_ce0,
        input_image_V_d0,
        input_image_V_q0,
        input_image_V_we0,
        input_image_V_address1,
        input_image_V_ce1,
        input_image_V_d1,
        input_image_V_q1,
        input_image_V_we1,
        weight_conv1_V_address0,
        weight_conv1_V_ce0,
        weight_conv1_V_d0,
        weight_conv1_V_q0,
        weight_conv1_V_we0,
        weight_conv1_V_address1,
        weight_conv1_V_ce1,
        weight_conv1_V_d1,
        weight_conv1_V_q1,
        weight_conv1_V_we1,
        a_batchnorm1_V_address0,
        a_batchnorm1_V_ce0,
        a_batchnorm1_V_d0,
        a_batchnorm1_V_q0,
        a_batchnorm1_V_we0,
        a_batchnorm1_V_address1,
        a_batchnorm1_V_ce1,
        a_batchnorm1_V_d1,
        a_batchnorm1_V_q1,
        a_batchnorm1_V_we1,
        b_batchnorm1_V_address0,
        b_batchnorm1_V_ce0,
        b_batchnorm1_V_d0,
        b_batchnorm1_V_q0,
        b_batchnorm1_V_we0,
        b_batchnorm1_V_address1,
        b_batchnorm1_V_ce1,
        b_batchnorm1_V_d1,
        b_batchnorm1_V_q1,
        b_batchnorm1_V_we1,
        weight_conv2_V_address0,
        weight_conv2_V_ce0,
        weight_conv2_V_d0,
        weight_conv2_V_q0,
        weight_conv2_V_we0,
        weight_conv2_V_address1,
        weight_conv2_V_ce1,
        weight_conv2_V_d1,
        weight_conv2_V_q1,
        weight_conv2_V_we1,
        a_batchnorm2_V_address0,
        a_batchnorm2_V_ce0,
        a_batchnorm2_V_d0,
        a_batchnorm2_V_q0,
        a_batchnorm2_V_we0,
        a_batchnorm2_V_address1,
        a_batchnorm2_V_ce1,
        a_batchnorm2_V_d1,
        a_batchnorm2_V_q1,
        a_batchnorm2_V_we1,
        b_batchnorm2_V_address0,
        b_batchnorm2_V_ce0,
        b_batchnorm2_V_d0,
        b_batchnorm2_V_q0,
        b_batchnorm2_V_we0,
        b_batchnorm2_V_address1,
        b_batchnorm2_V_ce1,
        b_batchnorm2_V_d1,
        b_batchnorm2_V_q1,
        b_batchnorm2_V_we1,
        weight_conv3_V_address0,
        weight_conv3_V_ce0,
        weight_conv3_V_d0,
        weight_conv3_V_q0,
        weight_conv3_V_we0,
        weight_conv3_V_address1,
        weight_conv3_V_ce1,
        weight_conv3_V_d1,
        weight_conv3_V_q1,
        weight_conv3_V_we1,
        a_batchnorm3_V_address0,
        a_batchnorm3_V_ce0,
        a_batchnorm3_V_d0,
        a_batchnorm3_V_q0,
        a_batchnorm3_V_we0,
        a_batchnorm3_V_address1,
        a_batchnorm3_V_ce1,
        a_batchnorm3_V_d1,
        a_batchnorm3_V_q1,
        a_batchnorm3_V_we1,
        b_batchnorm3_V_address0,
        b_batchnorm3_V_ce0,
        b_batchnorm3_V_d0,
        b_batchnorm3_V_q0,
        b_batchnorm3_V_we0,
        b_batchnorm3_V_address1,
        b_batchnorm3_V_ce1,
        b_batchnorm3_V_d1,
        b_batchnorm3_V_q1,
        b_batchnorm3_V_we1,
        weight_conv4_V_address0,
        weight_conv4_V_ce0,
        weight_conv4_V_d0,
        weight_conv4_V_q0,
        weight_conv4_V_we0,
        weight_conv4_V_address1,
        weight_conv4_V_ce1,
        weight_conv4_V_d1,
        weight_conv4_V_q1,
        weight_conv4_V_we1,
        a_batchnorm4_V_address0,
        a_batchnorm4_V_ce0,
        a_batchnorm4_V_d0,
        a_batchnorm4_V_q0,
        a_batchnorm4_V_we0,
        a_batchnorm4_V_address1,
        a_batchnorm4_V_ce1,
        a_batchnorm4_V_d1,
        a_batchnorm4_V_q1,
        a_batchnorm4_V_we1,
        b_batchnorm4_V_address0,
        b_batchnorm4_V_ce0,
        b_batchnorm4_V_d0,
        b_batchnorm4_V_q0,
        b_batchnorm4_V_we0,
        b_batchnorm4_V_address1,
        b_batchnorm4_V_ce1,
        b_batchnorm4_V_d1,
        b_batchnorm4_V_q1,
        b_batchnorm4_V_we1,
        weight_conv5_V_address0,
        weight_conv5_V_ce0,
        weight_conv5_V_d0,
        weight_conv5_V_q0,
        weight_conv5_V_we0,
        weight_conv5_V_address1,
        weight_conv5_V_ce1,
        weight_conv5_V_d1,
        weight_conv5_V_q1,
        weight_conv5_V_we1,
        a_batchnorm5_V_address0,
        a_batchnorm5_V_ce0,
        a_batchnorm5_V_d0,
        a_batchnorm5_V_q0,
        a_batchnorm5_V_we0,
        a_batchnorm5_V_address1,
        a_batchnorm5_V_ce1,
        a_batchnorm5_V_d1,
        a_batchnorm5_V_q1,
        a_batchnorm5_V_we1,
        b_batchnorm5_V_address0,
        b_batchnorm5_V_ce0,
        b_batchnorm5_V_d0,
        b_batchnorm5_V_q0,
        b_batchnorm5_V_we0,
        b_batchnorm5_V_address1,
        b_batchnorm5_V_ce1,
        b_batchnorm5_V_d1,
        b_batchnorm5_V_q1,
        b_batchnorm5_V_we1,
        weight_conv6_V_address0,
        weight_conv6_V_ce0,
        weight_conv6_V_d0,
        weight_conv6_V_q0,
        weight_conv6_V_we0,
        weight_conv6_V_address1,
        weight_conv6_V_ce1,
        weight_conv6_V_d1,
        weight_conv6_V_q1,
        weight_conv6_V_we1,
        a_batchnorm6_V_address0,
        a_batchnorm6_V_ce0,
        a_batchnorm6_V_d0,
        a_batchnorm6_V_q0,
        a_batchnorm6_V_we0,
        a_batchnorm6_V_address1,
        a_batchnorm6_V_ce1,
        a_batchnorm6_V_d1,
        a_batchnorm6_V_q1,
        a_batchnorm6_V_we1,
        b_batchnorm6_V_address0,
        b_batchnorm6_V_ce0,
        b_batchnorm6_V_d0,
        b_batchnorm6_V_q0,
        b_batchnorm6_V_we0,
        b_batchnorm6_V_address1,
        b_batchnorm6_V_ce1,
        b_batchnorm6_V_d1,
        b_batchnorm6_V_q1,
        b_batchnorm6_V_we1,
        weight_conv7_V_address0,
        weight_conv7_V_ce0,
        weight_conv7_V_d0,
        weight_conv7_V_q0,
        weight_conv7_V_we0,
        weight_conv7_V_address1,
        weight_conv7_V_ce1,
        weight_conv7_V_d1,
        weight_conv7_V_q1,
        weight_conv7_V_we1,
        a_batchnorm7_V_address0,
        a_batchnorm7_V_ce0,
        a_batchnorm7_V_d0,
        a_batchnorm7_V_q0,
        a_batchnorm7_V_we0,
        a_batchnorm7_V_address1,
        a_batchnorm7_V_ce1,
        a_batchnorm7_V_d1,
        a_batchnorm7_V_q1,
        a_batchnorm7_V_we1,
        b_batchnorm7_V_address0,
        b_batchnorm7_V_ce0,
        b_batchnorm7_V_d0,
        b_batchnorm7_V_q0,
        b_batchnorm7_V_we0,
        b_batchnorm7_V_address1,
        b_batchnorm7_V_ce1,
        b_batchnorm7_V_d1,
        b_batchnorm7_V_q1,
        b_batchnorm7_V_we1,
        weight_conv8_V_address0,
        weight_conv8_V_ce0,
        weight_conv8_V_d0,
        weight_conv8_V_q0,
        weight_conv8_V_we0,
        weight_conv8_V_address1,
        weight_conv8_V_ce1,
        weight_conv8_V_d1,
        weight_conv8_V_q1,
        weight_conv8_V_we1,
        a_batchnorm8_V_address0,
        a_batchnorm8_V_ce0,
        a_batchnorm8_V_d0,
        a_batchnorm8_V_q0,
        a_batchnorm8_V_we0,
        a_batchnorm8_V_address1,
        a_batchnorm8_V_ce1,
        a_batchnorm8_V_d1,
        a_batchnorm8_V_q1,
        a_batchnorm8_V_we1,
        b_batchnorm8_V_address0,
        b_batchnorm8_V_ce0,
        b_batchnorm8_V_d0,
        b_batchnorm8_V_q0,
        b_batchnorm8_V_we0,
        b_batchnorm8_V_address1,
        b_batchnorm8_V_ce1,
        b_batchnorm8_V_d1,
        b_batchnorm8_V_q1,
        b_batchnorm8_V_we1,
        result_V_address0,
        result_V_ce0,
        result_V_d0,
        result_V_q0,
        result_V_we0,
        result_V_address1,
        result_V_ce1,
        result_V_d1,
        result_V_q1,
        result_V_we1,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle
);


output  [17:0] input_image_V_address0;
output   input_image_V_ce0;
output  [7:0] input_image_V_d0;
input  [7:0] input_image_V_q0;
output   input_image_V_we0;
output  [17:0] input_image_V_address1;
output   input_image_V_ce1;
output  [7:0] input_image_V_d1;
input  [7:0] input_image_V_q1;
output   input_image_V_we1;
output  [8:0] weight_conv1_V_address0;
output   weight_conv1_V_ce0;
output  [4:0] weight_conv1_V_d0;
input  [4:0] weight_conv1_V_q0;
output   weight_conv1_V_we0;
output  [8:0] weight_conv1_V_address1;
output   weight_conv1_V_ce1;
output  [4:0] weight_conv1_V_d1;
input  [4:0] weight_conv1_V_q1;
output   weight_conv1_V_we1;
output  [3:0] a_batchnorm1_V_address0;
output   a_batchnorm1_V_ce0;
output  [13:0] a_batchnorm1_V_d0;
input  [13:0] a_batchnorm1_V_q0;
output   a_batchnorm1_V_we0;
output  [3:0] a_batchnorm1_V_address1;
output   a_batchnorm1_V_ce1;
output  [13:0] a_batchnorm1_V_d1;
input  [13:0] a_batchnorm1_V_q1;
output   a_batchnorm1_V_we1;
output  [3:0] b_batchnorm1_V_address0;
output   b_batchnorm1_V_ce0;
output  [25:0] b_batchnorm1_V_d0;
input  [25:0] b_batchnorm1_V_q0;
output   b_batchnorm1_V_we0;
output  [3:0] b_batchnorm1_V_address1;
output   b_batchnorm1_V_ce1;
output  [25:0] b_batchnorm1_V_d1;
input  [25:0] b_batchnorm1_V_q1;
output   b_batchnorm1_V_we1;
output  [12:0] weight_conv2_V_address0;
output   weight_conv2_V_ce0;
output  [4:0] weight_conv2_V_d0;
input  [4:0] weight_conv2_V_q0;
output   weight_conv2_V_we0;
output  [12:0] weight_conv2_V_address1;
output   weight_conv2_V_ce1;
output  [4:0] weight_conv2_V_d1;
input  [4:0] weight_conv2_V_q1;
output   weight_conv2_V_we1;
output  [4:0] a_batchnorm2_V_address0;
output   a_batchnorm2_V_ce0;
output  [13:0] a_batchnorm2_V_d0;
input  [13:0] a_batchnorm2_V_q0;
output   a_batchnorm2_V_we0;
output  [4:0] a_batchnorm2_V_address1;
output   a_batchnorm2_V_ce1;
output  [13:0] a_batchnorm2_V_d1;
input  [13:0] a_batchnorm2_V_q1;
output   a_batchnorm2_V_we1;
output  [4:0] b_batchnorm2_V_address0;
output   b_batchnorm2_V_ce0;
output  [25:0] b_batchnorm2_V_d0;
input  [25:0] b_batchnorm2_V_q0;
output   b_batchnorm2_V_we0;
output  [4:0] b_batchnorm2_V_address1;
output   b_batchnorm2_V_ce1;
output  [25:0] b_batchnorm2_V_d1;
input  [25:0] b_batchnorm2_V_q1;
output   b_batchnorm2_V_we1;
output  [14:0] weight_conv3_V_address0;
output   weight_conv3_V_ce0;
output  [4:0] weight_conv3_V_d0;
input  [4:0] weight_conv3_V_q0;
output   weight_conv3_V_we0;
output  [14:0] weight_conv3_V_address1;
output   weight_conv3_V_ce1;
output  [4:0] weight_conv3_V_d1;
input  [4:0] weight_conv3_V_q1;
output   weight_conv3_V_we1;
output  [5:0] a_batchnorm3_V_address0;
output   a_batchnorm3_V_ce0;
output  [13:0] a_batchnorm3_V_d0;
input  [13:0] a_batchnorm3_V_q0;
output   a_batchnorm3_V_we0;
output  [5:0] a_batchnorm3_V_address1;
output   a_batchnorm3_V_ce1;
output  [13:0] a_batchnorm3_V_d1;
input  [13:0] a_batchnorm3_V_q1;
output   a_batchnorm3_V_we1;
output  [5:0] b_batchnorm3_V_address0;
output   b_batchnorm3_V_ce0;
output  [25:0] b_batchnorm3_V_d0;
input  [25:0] b_batchnorm3_V_q0;
output   b_batchnorm3_V_we0;
output  [5:0] b_batchnorm3_V_address1;
output   b_batchnorm3_V_ce1;
output  [25:0] b_batchnorm3_V_d1;
input  [25:0] b_batchnorm3_V_q1;
output   b_batchnorm3_V_we1;
output  [15:0] weight_conv4_V_address0;
output   weight_conv4_V_ce0;
output  [4:0] weight_conv4_V_d0;
input  [4:0] weight_conv4_V_q0;
output   weight_conv4_V_we0;
output  [15:0] weight_conv4_V_address1;
output   weight_conv4_V_ce1;
output  [4:0] weight_conv4_V_d1;
input  [4:0] weight_conv4_V_q1;
output   weight_conv4_V_we1;
output  [5:0] a_batchnorm4_V_address0;
output   a_batchnorm4_V_ce0;
output  [13:0] a_batchnorm4_V_d0;
input  [13:0] a_batchnorm4_V_q0;
output   a_batchnorm4_V_we0;
output  [5:0] a_batchnorm4_V_address1;
output   a_batchnorm4_V_ce1;
output  [13:0] a_batchnorm4_V_d1;
input  [13:0] a_batchnorm4_V_q1;
output   a_batchnorm4_V_we1;
output  [5:0] b_batchnorm4_V_address0;
output   b_batchnorm4_V_ce0;
output  [25:0] b_batchnorm4_V_d0;
input  [25:0] b_batchnorm4_V_q0;
output   b_batchnorm4_V_we0;
output  [5:0] b_batchnorm4_V_address1;
output   b_batchnorm4_V_ce1;
output  [25:0] b_batchnorm4_V_d1;
input  [25:0] b_batchnorm4_V_q1;
output   b_batchnorm4_V_we1;
output  [15:0] weight_conv5_V_address0;
output   weight_conv5_V_ce0;
output  [4:0] weight_conv5_V_d0;
input  [4:0] weight_conv5_V_q0;
output   weight_conv5_V_we0;
output  [15:0] weight_conv5_V_address1;
output   weight_conv5_V_ce1;
output  [4:0] weight_conv5_V_d1;
input  [4:0] weight_conv5_V_q1;
output   weight_conv5_V_we1;
output  [5:0] a_batchnorm5_V_address0;
output   a_batchnorm5_V_ce0;
output  [13:0] a_batchnorm5_V_d0;
input  [13:0] a_batchnorm5_V_q0;
output   a_batchnorm5_V_we0;
output  [5:0] a_batchnorm5_V_address1;
output   a_batchnorm5_V_ce1;
output  [13:0] a_batchnorm5_V_d1;
input  [13:0] a_batchnorm5_V_q1;
output   a_batchnorm5_V_we1;
output  [5:0] b_batchnorm5_V_address0;
output   b_batchnorm5_V_ce0;
output  [25:0] b_batchnorm5_V_d0;
input  [25:0] b_batchnorm5_V_q0;
output   b_batchnorm5_V_we0;
output  [5:0] b_batchnorm5_V_address1;
output   b_batchnorm5_V_ce1;
output  [25:0] b_batchnorm5_V_d1;
input  [25:0] b_batchnorm5_V_q1;
output   b_batchnorm5_V_we1;
output  [15:0] weight_conv6_V_address0;
output   weight_conv6_V_ce0;
output  [4:0] weight_conv6_V_d0;
input  [4:0] weight_conv6_V_q0;
output   weight_conv6_V_we0;
output  [15:0] weight_conv6_V_address1;
output   weight_conv6_V_ce1;
output  [4:0] weight_conv6_V_d1;
input  [4:0] weight_conv6_V_q1;
output   weight_conv6_V_we1;
output  [5:0] a_batchnorm6_V_address0;
output   a_batchnorm6_V_ce0;
output  [13:0] a_batchnorm6_V_d0;
input  [13:0] a_batchnorm6_V_q0;
output   a_batchnorm6_V_we0;
output  [5:0] a_batchnorm6_V_address1;
output   a_batchnorm6_V_ce1;
output  [13:0] a_batchnorm6_V_d1;
input  [13:0] a_batchnorm6_V_q1;
output   a_batchnorm6_V_we1;
output  [5:0] b_batchnorm6_V_address0;
output   b_batchnorm6_V_ce0;
output  [25:0] b_batchnorm6_V_d0;
input  [25:0] b_batchnorm6_V_q0;
output   b_batchnorm6_V_we0;
output  [5:0] b_batchnorm6_V_address1;
output   b_batchnorm6_V_ce1;
output  [25:0] b_batchnorm6_V_d1;
input  [25:0] b_batchnorm6_V_q1;
output   b_batchnorm6_V_we1;
output  [15:0] weight_conv7_V_address0;
output   weight_conv7_V_ce0;
output  [4:0] weight_conv7_V_d0;
input  [4:0] weight_conv7_V_q0;
output   weight_conv7_V_we0;
output  [15:0] weight_conv7_V_address1;
output   weight_conv7_V_ce1;
output  [4:0] weight_conv7_V_d1;
input  [4:0] weight_conv7_V_q1;
output   weight_conv7_V_we1;
output  [5:0] a_batchnorm7_V_address0;
output   a_batchnorm7_V_ce0;
output  [13:0] a_batchnorm7_V_d0;
input  [13:0] a_batchnorm7_V_q0;
output   a_batchnorm7_V_we0;
output  [5:0] a_batchnorm7_V_address1;
output   a_batchnorm7_V_ce1;
output  [13:0] a_batchnorm7_V_d1;
input  [13:0] a_batchnorm7_V_q1;
output   a_batchnorm7_V_we1;
output  [5:0] b_batchnorm7_V_address0;
output   b_batchnorm7_V_ce0;
output  [25:0] b_batchnorm7_V_d0;
input  [25:0] b_batchnorm7_V_q0;
output   b_batchnorm7_V_we0;
output  [5:0] b_batchnorm7_V_address1;
output   b_batchnorm7_V_ce1;
output  [25:0] b_batchnorm7_V_d1;
input  [25:0] b_batchnorm7_V_q1;
output   b_batchnorm7_V_we1;
output  [15:0] weight_conv8_V_address0;
output   weight_conv8_V_ce0;
output  [4:0] weight_conv8_V_d0;
input  [4:0] weight_conv8_V_q0;
output   weight_conv8_V_we0;
output  [15:0] weight_conv8_V_address1;
output   weight_conv8_V_ce1;
output  [4:0] weight_conv8_V_d1;
input  [4:0] weight_conv8_V_q1;
output   weight_conv8_V_we1;
output  [5:0] a_batchnorm8_V_address0;
output   a_batchnorm8_V_ce0;
output  [13:0] a_batchnorm8_V_d0;
input  [13:0] a_batchnorm8_V_q0;
output   a_batchnorm8_V_we0;
output  [5:0] a_batchnorm8_V_address1;
output   a_batchnorm8_V_ce1;
output  [13:0] a_batchnorm8_V_d1;
input  [13:0] a_batchnorm8_V_q1;
output   a_batchnorm8_V_we1;
output  [5:0] b_batchnorm8_V_address0;
output   b_batchnorm8_V_ce0;
output  [25:0] b_batchnorm8_V_d0;
input  [25:0] b_batchnorm8_V_q0;
output   b_batchnorm8_V_we0;
output  [5:0] b_batchnorm8_V_address1;
output   b_batchnorm8_V_ce1;
output  [25:0] b_batchnorm8_V_d1;
input  [25:0] b_batchnorm8_V_q1;
output   b_batchnorm8_V_we1;
output  [13:0] result_V_address0;
output   result_V_ce0;
output  [4:0] result_V_d0;
input  [4:0] result_V_q0;
output   result_V_we0;
output  [13:0] result_V_address1;
output   result_V_ce1;
output  [4:0] result_V_d1;
input  [4:0] result_V_q1;
output   result_V_we1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;

wire    Block_arrayctor_loop_U0_ap_start;
wire    Block_arrayctor_loop_U0_ap_done;
wire    Block_arrayctor_loop_U0_ap_continue;
wire    Block_arrayctor_loop_U0_ap_idle;
wire    Block_arrayctor_loop_U0_ap_ready;
wire   [17:0] Block_arrayctor_loop_U0_input_image_V_address0;
wire    Block_arrayctor_loop_U0_input_image_V_ce0;
wire   [17:0] Block_arrayctor_loop_U0_input_image_V_address1;
wire    Block_arrayctor_loop_U0_input_image_V_ce1;
wire   [8:0] Block_arrayctor_loop_U0_weight_conv1_V_address0;
wire    Block_arrayctor_loop_U0_weight_conv1_V_ce0;
wire   [3:0] Block_arrayctor_loop_U0_a_batchnorm1_V_address0;
wire    Block_arrayctor_loop_U0_a_batchnorm1_V_ce0;
wire   [3:0] Block_arrayctor_loop_U0_b_batchnorm1_V_address0;
wire    Block_arrayctor_loop_U0_b_batchnorm1_V_ce0;
wire   [12:0] Block_arrayctor_loop_U0_weight_conv2_V_address0;
wire    Block_arrayctor_loop_U0_weight_conv2_V_ce0;
wire   [4:0] Block_arrayctor_loop_U0_a_batchnorm2_V_address0;
wire    Block_arrayctor_loop_U0_a_batchnorm2_V_ce0;
wire   [4:0] Block_arrayctor_loop_U0_b_batchnorm2_V_address0;
wire    Block_arrayctor_loop_U0_b_batchnorm2_V_ce0;
wire   [14:0] Block_arrayctor_loop_U0_weight_conv3_V_address0;
wire    Block_arrayctor_loop_U0_weight_conv3_V_ce0;
wire   [5:0] Block_arrayctor_loop_U0_a_batchnorm3_V_address0;
wire    Block_arrayctor_loop_U0_a_batchnorm3_V_ce0;
wire   [5:0] Block_arrayctor_loop_U0_b_batchnorm3_V_address0;
wire    Block_arrayctor_loop_U0_b_batchnorm3_V_ce0;
wire   [15:0] Block_arrayctor_loop_U0_weight_conv4_V_address0;
wire    Block_arrayctor_loop_U0_weight_conv4_V_ce0;
wire   [5:0] Block_arrayctor_loop_U0_a_batchnorm4_V_address0;
wire    Block_arrayctor_loop_U0_a_batchnorm4_V_ce0;
wire   [5:0] Block_arrayctor_loop_U0_b_batchnorm4_V_address0;
wire    Block_arrayctor_loop_U0_b_batchnorm4_V_ce0;
wire   [15:0] Block_arrayctor_loop_U0_weight_conv5_V_address0;
wire    Block_arrayctor_loop_U0_weight_conv5_V_ce0;
wire   [5:0] Block_arrayctor_loop_U0_a_batchnorm5_V_address0;
wire    Block_arrayctor_loop_U0_a_batchnorm5_V_ce0;
wire   [5:0] Block_arrayctor_loop_U0_b_batchnorm5_V_address0;
wire    Block_arrayctor_loop_U0_b_batchnorm5_V_ce0;
wire   [15:0] Block_arrayctor_loop_U0_weight_conv6_V_address0;
wire    Block_arrayctor_loop_U0_weight_conv6_V_ce0;
wire   [5:0] Block_arrayctor_loop_U0_a_batchnorm6_V_address0;
wire    Block_arrayctor_loop_U0_a_batchnorm6_V_ce0;
wire   [5:0] Block_arrayctor_loop_U0_b_batchnorm6_V_address0;
wire    Block_arrayctor_loop_U0_b_batchnorm6_V_ce0;
wire   [15:0] Block_arrayctor_loop_U0_weight_conv7_V_address0;
wire    Block_arrayctor_loop_U0_weight_conv7_V_ce0;
wire   [5:0] Block_arrayctor_loop_U0_a_batchnorm7_V_address0;
wire    Block_arrayctor_loop_U0_a_batchnorm7_V_ce0;
wire   [5:0] Block_arrayctor_loop_U0_b_batchnorm7_V_address0;
wire    Block_arrayctor_loop_U0_b_batchnorm7_V_ce0;
wire   [15:0] Block_arrayctor_loop_U0_weight_conv8_V_address0;
wire    Block_arrayctor_loop_U0_weight_conv8_V_ce0;
wire   [13:0] Block_arrayctor_loop_U0_result_V_address0;
wire    Block_arrayctor_loop_U0_result_V_ce0;
wire    Block_arrayctor_loop_U0_result_V_we0;
wire   [4:0] Block_arrayctor_loop_U0_result_V_d0;
wire   [5:0] Block_arrayctor_loop_U0_a_batchnorm8_V_address0;
wire    Block_arrayctor_loop_U0_a_batchnorm8_V_ce0;
wire   [5:0] Block_arrayctor_loop_U0_b_batchnorm8_V_address0;
wire    Block_arrayctor_loop_U0_b_batchnorm8_V_ce0;
wire    ap_sync_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    Block_arrayctor_loop_U0_start_full_n;
wire    Block_arrayctor_loop_U0_start_write;

Block_arrayctor_loop Block_arrayctor_loop_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_arrayctor_loop_U0_ap_start),
    .ap_done(Block_arrayctor_loop_U0_ap_done),
    .ap_continue(Block_arrayctor_loop_U0_ap_continue),
    .ap_idle(Block_arrayctor_loop_U0_ap_idle),
    .ap_ready(Block_arrayctor_loop_U0_ap_ready),
    .input_image_V_address0(Block_arrayctor_loop_U0_input_image_V_address0),
    .input_image_V_ce0(Block_arrayctor_loop_U0_input_image_V_ce0),
    .input_image_V_q0(input_image_V_q0),
    .input_image_V_address1(Block_arrayctor_loop_U0_input_image_V_address1),
    .input_image_V_ce1(Block_arrayctor_loop_U0_input_image_V_ce1),
    .input_image_V_q1(input_image_V_q1),
    .weight_conv1_V_address0(Block_arrayctor_loop_U0_weight_conv1_V_address0),
    .weight_conv1_V_ce0(Block_arrayctor_loop_U0_weight_conv1_V_ce0),
    .weight_conv1_V_q0(weight_conv1_V_q0),
    .a_batchnorm1_V_address0(Block_arrayctor_loop_U0_a_batchnorm1_V_address0),
    .a_batchnorm1_V_ce0(Block_arrayctor_loop_U0_a_batchnorm1_V_ce0),
    .a_batchnorm1_V_q0(a_batchnorm1_V_q0),
    .b_batchnorm1_V_address0(Block_arrayctor_loop_U0_b_batchnorm1_V_address0),
    .b_batchnorm1_V_ce0(Block_arrayctor_loop_U0_b_batchnorm1_V_ce0),
    .b_batchnorm1_V_q0(b_batchnorm1_V_q0),
    .weight_conv2_V_address0(Block_arrayctor_loop_U0_weight_conv2_V_address0),
    .weight_conv2_V_ce0(Block_arrayctor_loop_U0_weight_conv2_V_ce0),
    .weight_conv2_V_q0(weight_conv2_V_q0),
    .a_batchnorm2_V_address0(Block_arrayctor_loop_U0_a_batchnorm2_V_address0),
    .a_batchnorm2_V_ce0(Block_arrayctor_loop_U0_a_batchnorm2_V_ce0),
    .a_batchnorm2_V_q0(a_batchnorm2_V_q0),
    .b_batchnorm2_V_address0(Block_arrayctor_loop_U0_b_batchnorm2_V_address0),
    .b_batchnorm2_V_ce0(Block_arrayctor_loop_U0_b_batchnorm2_V_ce0),
    .b_batchnorm2_V_q0(b_batchnorm2_V_q0),
    .weight_conv3_V_address0(Block_arrayctor_loop_U0_weight_conv3_V_address0),
    .weight_conv3_V_ce0(Block_arrayctor_loop_U0_weight_conv3_V_ce0),
    .weight_conv3_V_q0(weight_conv3_V_q0),
    .a_batchnorm3_V_address0(Block_arrayctor_loop_U0_a_batchnorm3_V_address0),
    .a_batchnorm3_V_ce0(Block_arrayctor_loop_U0_a_batchnorm3_V_ce0),
    .a_batchnorm3_V_q0(a_batchnorm3_V_q0),
    .b_batchnorm3_V_address0(Block_arrayctor_loop_U0_b_batchnorm3_V_address0),
    .b_batchnorm3_V_ce0(Block_arrayctor_loop_U0_b_batchnorm3_V_ce0),
    .b_batchnorm3_V_q0(b_batchnorm3_V_q0),
    .weight_conv4_V_address0(Block_arrayctor_loop_U0_weight_conv4_V_address0),
    .weight_conv4_V_ce0(Block_arrayctor_loop_U0_weight_conv4_V_ce0),
    .weight_conv4_V_q0(weight_conv4_V_q0),
    .a_batchnorm4_V_address0(Block_arrayctor_loop_U0_a_batchnorm4_V_address0),
    .a_batchnorm4_V_ce0(Block_arrayctor_loop_U0_a_batchnorm4_V_ce0),
    .a_batchnorm4_V_q0(a_batchnorm4_V_q0),
    .b_batchnorm4_V_address0(Block_arrayctor_loop_U0_b_batchnorm4_V_address0),
    .b_batchnorm4_V_ce0(Block_arrayctor_loop_U0_b_batchnorm4_V_ce0),
    .b_batchnorm4_V_q0(b_batchnorm4_V_q0),
    .weight_conv5_V_address0(Block_arrayctor_loop_U0_weight_conv5_V_address0),
    .weight_conv5_V_ce0(Block_arrayctor_loop_U0_weight_conv5_V_ce0),
    .weight_conv5_V_q0(weight_conv5_V_q0),
    .a_batchnorm5_V_address0(Block_arrayctor_loop_U0_a_batchnorm5_V_address0),
    .a_batchnorm5_V_ce0(Block_arrayctor_loop_U0_a_batchnorm5_V_ce0),
    .a_batchnorm5_V_q0(a_batchnorm5_V_q0),
    .b_batchnorm5_V_address0(Block_arrayctor_loop_U0_b_batchnorm5_V_address0),
    .b_batchnorm5_V_ce0(Block_arrayctor_loop_U0_b_batchnorm5_V_ce0),
    .b_batchnorm5_V_q0(b_batchnorm5_V_q0),
    .weight_conv6_V_address0(Block_arrayctor_loop_U0_weight_conv6_V_address0),
    .weight_conv6_V_ce0(Block_arrayctor_loop_U0_weight_conv6_V_ce0),
    .weight_conv6_V_q0(weight_conv6_V_q0),
    .a_batchnorm6_V_address0(Block_arrayctor_loop_U0_a_batchnorm6_V_address0),
    .a_batchnorm6_V_ce0(Block_arrayctor_loop_U0_a_batchnorm6_V_ce0),
    .a_batchnorm6_V_q0(a_batchnorm6_V_q0),
    .b_batchnorm6_V_address0(Block_arrayctor_loop_U0_b_batchnorm6_V_address0),
    .b_batchnorm6_V_ce0(Block_arrayctor_loop_U0_b_batchnorm6_V_ce0),
    .b_batchnorm6_V_q0(b_batchnorm6_V_q0),
    .weight_conv7_V_address0(Block_arrayctor_loop_U0_weight_conv7_V_address0),
    .weight_conv7_V_ce0(Block_arrayctor_loop_U0_weight_conv7_V_ce0),
    .weight_conv7_V_q0(weight_conv7_V_q0),
    .a_batchnorm7_V_address0(Block_arrayctor_loop_U0_a_batchnorm7_V_address0),
    .a_batchnorm7_V_ce0(Block_arrayctor_loop_U0_a_batchnorm7_V_ce0),
    .a_batchnorm7_V_q0(a_batchnorm7_V_q0),
    .b_batchnorm7_V_address0(Block_arrayctor_loop_U0_b_batchnorm7_V_address0),
    .b_batchnorm7_V_ce0(Block_arrayctor_loop_U0_b_batchnorm7_V_ce0),
    .b_batchnorm7_V_q0(b_batchnorm7_V_q0),
    .weight_conv8_V_address0(Block_arrayctor_loop_U0_weight_conv8_V_address0),
    .weight_conv8_V_ce0(Block_arrayctor_loop_U0_weight_conv8_V_ce0),
    .weight_conv8_V_q0(weight_conv8_V_q0),
    .result_V_address0(Block_arrayctor_loop_U0_result_V_address0),
    .result_V_ce0(Block_arrayctor_loop_U0_result_V_ce0),
    .result_V_we0(Block_arrayctor_loop_U0_result_V_we0),
    .result_V_d0(Block_arrayctor_loop_U0_result_V_d0),
    .a_batchnorm8_V_address0(Block_arrayctor_loop_U0_a_batchnorm8_V_address0),
    .a_batchnorm8_V_ce0(Block_arrayctor_loop_U0_a_batchnorm8_V_ce0),
    .a_batchnorm8_V_q0(a_batchnorm8_V_q0),
    .b_batchnorm8_V_address0(Block_arrayctor_loop_U0_b_batchnorm8_V_address0),
    .b_batchnorm8_V_ce0(Block_arrayctor_loop_U0_b_batchnorm8_V_ce0),
    .b_batchnorm8_V_q0(b_batchnorm8_V_q0)
);

assign Block_arrayctor_loop_U0_ap_continue = 1'b1;

assign Block_arrayctor_loop_U0_ap_start = ap_start;

assign Block_arrayctor_loop_U0_start_full_n = 1'b1;

assign Block_arrayctor_loop_U0_start_write = 1'b0;

assign a_batchnorm1_V_address0 = Block_arrayctor_loop_U0_a_batchnorm1_V_address0;

assign a_batchnorm1_V_address1 = 4'd0;

assign a_batchnorm1_V_ce0 = Block_arrayctor_loop_U0_a_batchnorm1_V_ce0;

assign a_batchnorm1_V_ce1 = 1'b0;

assign a_batchnorm1_V_d0 = 14'd0;

assign a_batchnorm1_V_d1 = 14'd0;

assign a_batchnorm1_V_we0 = 1'b0;

assign a_batchnorm1_V_we1 = 1'b0;

assign a_batchnorm2_V_address0 = Block_arrayctor_loop_U0_a_batchnorm2_V_address0;

assign a_batchnorm2_V_address1 = 5'd0;

assign a_batchnorm2_V_ce0 = Block_arrayctor_loop_U0_a_batchnorm2_V_ce0;

assign a_batchnorm2_V_ce1 = 1'b0;

assign a_batchnorm2_V_d0 = 14'd0;

assign a_batchnorm2_V_d1 = 14'd0;

assign a_batchnorm2_V_we0 = 1'b0;

assign a_batchnorm2_V_we1 = 1'b0;

assign a_batchnorm3_V_address0 = Block_arrayctor_loop_U0_a_batchnorm3_V_address0;

assign a_batchnorm3_V_address1 = 6'd0;

assign a_batchnorm3_V_ce0 = Block_arrayctor_loop_U0_a_batchnorm3_V_ce0;

assign a_batchnorm3_V_ce1 = 1'b0;

assign a_batchnorm3_V_d0 = 14'd0;

assign a_batchnorm3_V_d1 = 14'd0;

assign a_batchnorm3_V_we0 = 1'b0;

assign a_batchnorm3_V_we1 = 1'b0;

assign a_batchnorm4_V_address0 = Block_arrayctor_loop_U0_a_batchnorm4_V_address0;

assign a_batchnorm4_V_address1 = 6'd0;

assign a_batchnorm4_V_ce0 = Block_arrayctor_loop_U0_a_batchnorm4_V_ce0;

assign a_batchnorm4_V_ce1 = 1'b0;

assign a_batchnorm4_V_d0 = 14'd0;

assign a_batchnorm4_V_d1 = 14'd0;

assign a_batchnorm4_V_we0 = 1'b0;

assign a_batchnorm4_V_we1 = 1'b0;

assign a_batchnorm5_V_address0 = Block_arrayctor_loop_U0_a_batchnorm5_V_address0;

assign a_batchnorm5_V_address1 = 6'd0;

assign a_batchnorm5_V_ce0 = Block_arrayctor_loop_U0_a_batchnorm5_V_ce0;

assign a_batchnorm5_V_ce1 = 1'b0;

assign a_batchnorm5_V_d0 = 14'd0;

assign a_batchnorm5_V_d1 = 14'd0;

assign a_batchnorm5_V_we0 = 1'b0;

assign a_batchnorm5_V_we1 = 1'b0;

assign a_batchnorm6_V_address0 = Block_arrayctor_loop_U0_a_batchnorm6_V_address0;

assign a_batchnorm6_V_address1 = 6'd0;

assign a_batchnorm6_V_ce0 = Block_arrayctor_loop_U0_a_batchnorm6_V_ce0;

assign a_batchnorm6_V_ce1 = 1'b0;

assign a_batchnorm6_V_d0 = 14'd0;

assign a_batchnorm6_V_d1 = 14'd0;

assign a_batchnorm6_V_we0 = 1'b0;

assign a_batchnorm6_V_we1 = 1'b0;

assign a_batchnorm7_V_address0 = Block_arrayctor_loop_U0_a_batchnorm7_V_address0;

assign a_batchnorm7_V_address1 = 6'd0;

assign a_batchnorm7_V_ce0 = Block_arrayctor_loop_U0_a_batchnorm7_V_ce0;

assign a_batchnorm7_V_ce1 = 1'b0;

assign a_batchnorm7_V_d0 = 14'd0;

assign a_batchnorm7_V_d1 = 14'd0;

assign a_batchnorm7_V_we0 = 1'b0;

assign a_batchnorm7_V_we1 = 1'b0;

assign a_batchnorm8_V_address0 = Block_arrayctor_loop_U0_a_batchnorm8_V_address0;

assign a_batchnorm8_V_address1 = 6'd0;

assign a_batchnorm8_V_ce0 = Block_arrayctor_loop_U0_a_batchnorm8_V_ce0;

assign a_batchnorm8_V_ce1 = 1'b0;

assign a_batchnorm8_V_d0 = 14'd0;

assign a_batchnorm8_V_d1 = 14'd0;

assign a_batchnorm8_V_we0 = 1'b0;

assign a_batchnorm8_V_we1 = 1'b0;

assign ap_done = Block_arrayctor_loop_U0_ap_done;

assign ap_idle = Block_arrayctor_loop_U0_ap_idle;

assign ap_ready = Block_arrayctor_loop_U0_ap_ready;

assign ap_sync_continue = 1'b1;

assign ap_sync_done = Block_arrayctor_loop_U0_ap_done;

assign ap_sync_ready = Block_arrayctor_loop_U0_ap_ready;

assign b_batchnorm1_V_address0 = Block_arrayctor_loop_U0_b_batchnorm1_V_address0;

assign b_batchnorm1_V_address1 = 4'd0;

assign b_batchnorm1_V_ce0 = Block_arrayctor_loop_U0_b_batchnorm1_V_ce0;

assign b_batchnorm1_V_ce1 = 1'b0;

assign b_batchnorm1_V_d0 = 26'd0;

assign b_batchnorm1_V_d1 = 26'd0;

assign b_batchnorm1_V_we0 = 1'b0;

assign b_batchnorm1_V_we1 = 1'b0;

assign b_batchnorm2_V_address0 = Block_arrayctor_loop_U0_b_batchnorm2_V_address0;

assign b_batchnorm2_V_address1 = 5'd0;

assign b_batchnorm2_V_ce0 = Block_arrayctor_loop_U0_b_batchnorm2_V_ce0;

assign b_batchnorm2_V_ce1 = 1'b0;

assign b_batchnorm2_V_d0 = 26'd0;

assign b_batchnorm2_V_d1 = 26'd0;

assign b_batchnorm2_V_we0 = 1'b0;

assign b_batchnorm2_V_we1 = 1'b0;

assign b_batchnorm3_V_address0 = Block_arrayctor_loop_U0_b_batchnorm3_V_address0;

assign b_batchnorm3_V_address1 = 6'd0;

assign b_batchnorm3_V_ce0 = Block_arrayctor_loop_U0_b_batchnorm3_V_ce0;

assign b_batchnorm3_V_ce1 = 1'b0;

assign b_batchnorm3_V_d0 = 26'd0;

assign b_batchnorm3_V_d1 = 26'd0;

assign b_batchnorm3_V_we0 = 1'b0;

assign b_batchnorm3_V_we1 = 1'b0;

assign b_batchnorm4_V_address0 = Block_arrayctor_loop_U0_b_batchnorm4_V_address0;

assign b_batchnorm4_V_address1 = 6'd0;

assign b_batchnorm4_V_ce0 = Block_arrayctor_loop_U0_b_batchnorm4_V_ce0;

assign b_batchnorm4_V_ce1 = 1'b0;

assign b_batchnorm4_V_d0 = 26'd0;

assign b_batchnorm4_V_d1 = 26'd0;

assign b_batchnorm4_V_we0 = 1'b0;

assign b_batchnorm4_V_we1 = 1'b0;

assign b_batchnorm5_V_address0 = Block_arrayctor_loop_U0_b_batchnorm5_V_address0;

assign b_batchnorm5_V_address1 = 6'd0;

assign b_batchnorm5_V_ce0 = Block_arrayctor_loop_U0_b_batchnorm5_V_ce0;

assign b_batchnorm5_V_ce1 = 1'b0;

assign b_batchnorm5_V_d0 = 26'd0;

assign b_batchnorm5_V_d1 = 26'd0;

assign b_batchnorm5_V_we0 = 1'b0;

assign b_batchnorm5_V_we1 = 1'b0;

assign b_batchnorm6_V_address0 = Block_arrayctor_loop_U0_b_batchnorm6_V_address0;

assign b_batchnorm6_V_address1 = 6'd0;

assign b_batchnorm6_V_ce0 = Block_arrayctor_loop_U0_b_batchnorm6_V_ce0;

assign b_batchnorm6_V_ce1 = 1'b0;

assign b_batchnorm6_V_d0 = 26'd0;

assign b_batchnorm6_V_d1 = 26'd0;

assign b_batchnorm6_V_we0 = 1'b0;

assign b_batchnorm6_V_we1 = 1'b0;

assign b_batchnorm7_V_address0 = Block_arrayctor_loop_U0_b_batchnorm7_V_address0;

assign b_batchnorm7_V_address1 = 6'd0;

assign b_batchnorm7_V_ce0 = Block_arrayctor_loop_U0_b_batchnorm7_V_ce0;

assign b_batchnorm7_V_ce1 = 1'b0;

assign b_batchnorm7_V_d0 = 26'd0;

assign b_batchnorm7_V_d1 = 26'd0;

assign b_batchnorm7_V_we0 = 1'b0;

assign b_batchnorm7_V_we1 = 1'b0;

assign b_batchnorm8_V_address0 = Block_arrayctor_loop_U0_b_batchnorm8_V_address0;

assign b_batchnorm8_V_address1 = 6'd0;

assign b_batchnorm8_V_ce0 = Block_arrayctor_loop_U0_b_batchnorm8_V_ce0;

assign b_batchnorm8_V_ce1 = 1'b0;

assign b_batchnorm8_V_d0 = 26'd0;

assign b_batchnorm8_V_d1 = 26'd0;

assign b_batchnorm8_V_we0 = 1'b0;

assign b_batchnorm8_V_we1 = 1'b0;

assign input_image_V_address0 = Block_arrayctor_loop_U0_input_image_V_address0;

assign input_image_V_address1 = Block_arrayctor_loop_U0_input_image_V_address1;

assign input_image_V_ce0 = Block_arrayctor_loop_U0_input_image_V_ce0;

assign input_image_V_ce1 = Block_arrayctor_loop_U0_input_image_V_ce1;

assign input_image_V_d0 = 8'd0;

assign input_image_V_d1 = 8'd0;

assign input_image_V_we0 = 1'b0;

assign input_image_V_we1 = 1'b0;

assign result_V_address0 = Block_arrayctor_loop_U0_result_V_address0;

assign result_V_address1 = 14'd0;

assign result_V_ce0 = Block_arrayctor_loop_U0_result_V_ce0;

assign result_V_ce1 = 1'b0;

assign result_V_d0 = Block_arrayctor_loop_U0_result_V_d0;

assign result_V_d1 = 5'd0;

assign result_V_we0 = Block_arrayctor_loop_U0_result_V_we0;

assign result_V_we1 = 1'b0;

assign weight_conv1_V_address0 = Block_arrayctor_loop_U0_weight_conv1_V_address0;

assign weight_conv1_V_address1 = 9'd0;

assign weight_conv1_V_ce0 = Block_arrayctor_loop_U0_weight_conv1_V_ce0;

assign weight_conv1_V_ce1 = 1'b0;

assign weight_conv1_V_d0 = 5'd0;

assign weight_conv1_V_d1 = 5'd0;

assign weight_conv1_V_we0 = 1'b0;

assign weight_conv1_V_we1 = 1'b0;

assign weight_conv2_V_address0 = Block_arrayctor_loop_U0_weight_conv2_V_address0;

assign weight_conv2_V_address1 = 13'd0;

assign weight_conv2_V_ce0 = Block_arrayctor_loop_U0_weight_conv2_V_ce0;

assign weight_conv2_V_ce1 = 1'b0;

assign weight_conv2_V_d0 = 5'd0;

assign weight_conv2_V_d1 = 5'd0;

assign weight_conv2_V_we0 = 1'b0;

assign weight_conv2_V_we1 = 1'b0;

assign weight_conv3_V_address0 = Block_arrayctor_loop_U0_weight_conv3_V_address0;

assign weight_conv3_V_address1 = 15'd0;

assign weight_conv3_V_ce0 = Block_arrayctor_loop_U0_weight_conv3_V_ce0;

assign weight_conv3_V_ce1 = 1'b0;

assign weight_conv3_V_d0 = 5'd0;

assign weight_conv3_V_d1 = 5'd0;

assign weight_conv3_V_we0 = 1'b0;

assign weight_conv3_V_we1 = 1'b0;

assign weight_conv4_V_address0 = Block_arrayctor_loop_U0_weight_conv4_V_address0;

assign weight_conv4_V_address1 = 16'd0;

assign weight_conv4_V_ce0 = Block_arrayctor_loop_U0_weight_conv4_V_ce0;

assign weight_conv4_V_ce1 = 1'b0;

assign weight_conv4_V_d0 = 5'd0;

assign weight_conv4_V_d1 = 5'd0;

assign weight_conv4_V_we0 = 1'b0;

assign weight_conv4_V_we1 = 1'b0;

assign weight_conv5_V_address0 = Block_arrayctor_loop_U0_weight_conv5_V_address0;

assign weight_conv5_V_address1 = 16'd0;

assign weight_conv5_V_ce0 = Block_arrayctor_loop_U0_weight_conv5_V_ce0;

assign weight_conv5_V_ce1 = 1'b0;

assign weight_conv5_V_d0 = 5'd0;

assign weight_conv5_V_d1 = 5'd0;

assign weight_conv5_V_we0 = 1'b0;

assign weight_conv5_V_we1 = 1'b0;

assign weight_conv6_V_address0 = Block_arrayctor_loop_U0_weight_conv6_V_address0;

assign weight_conv6_V_address1 = 16'd0;

assign weight_conv6_V_ce0 = Block_arrayctor_loop_U0_weight_conv6_V_ce0;

assign weight_conv6_V_ce1 = 1'b0;

assign weight_conv6_V_d0 = 5'd0;

assign weight_conv6_V_d1 = 5'd0;

assign weight_conv6_V_we0 = 1'b0;

assign weight_conv6_V_we1 = 1'b0;

assign weight_conv7_V_address0 = Block_arrayctor_loop_U0_weight_conv7_V_address0;

assign weight_conv7_V_address1 = 16'd0;

assign weight_conv7_V_ce0 = Block_arrayctor_loop_U0_weight_conv7_V_ce0;

assign weight_conv7_V_ce1 = 1'b0;

assign weight_conv7_V_d0 = 5'd0;

assign weight_conv7_V_d1 = 5'd0;

assign weight_conv7_V_we0 = 1'b0;

assign weight_conv7_V_we1 = 1'b0;

assign weight_conv8_V_address0 = Block_arrayctor_loop_U0_weight_conv8_V_address0;

assign weight_conv8_V_address1 = 16'd0;

assign weight_conv8_V_ce0 = Block_arrayctor_loop_U0_weight_conv8_V_ce0;

assign weight_conv8_V_ce1 = 1'b0;

assign weight_conv8_V_d0 = 5'd0;

assign weight_conv8_V_d1 = 5'd0;

assign weight_conv8_V_we0 = 1'b0;

assign weight_conv8_V_we1 = 1'b0;

endmodule //test
