<html><head><meta charset="utf-8"><title>riscv</title>
<style>.cards { display:block; }
.card {
  border: 1px solid #e2e2e2;
  border-radius: 12px;
  padding: 12px 14px;
  margin: 10px 0;
  box-shadow: 0 1px 2px rgba(0,0,0,0.04);
}
.card-title {
  margin: 0 0 6px 0;
  font-weight: 600;
  font-size: 1.05rem;
  line-height: 1.3;
}
.card-title a { text-decoration: none; }
.card-image { margin: 6px 0 8px 0; }
.card-image img { display:block; max-width:100%; height:auto; border-radius: 8px; }
.card-excerpt {
  margin: 0;
  font-size: .9rem;
  color: #444;
}
.nav {
  margin: 0 0 12px 0;
  font-size: .9rem;
}
.nav a { text-decoration: none; }
</style></head><body>
<div class="nav">⟵ <a href="index.html">Up</a> &nbsp;|&nbsp; <a href="index.html">Index</a></div>
<h1>riscv</h1>
<div class="cards">
  <div class="card">
    <div class="card-title"><a href="https://www.nextplatform.com/2023/04/04/risc-v-in-the-datacenter-is-no-risky-proposition">RISC-V In The Datacenter Is No Risky Proposition</a></div>
    <div class="card-image"><a href="https://www.nextplatform.com/2023/04/04/risc-v-in-the-datacenter-is-no-risky-proposition"><img src="https://www.nextplatform.com/wp-content/uploads/2023/02/ventana-square_chip_1-logo-1024x1024.png" alt=""></a></div>
    <p class="card-excerpt">It was only a matter of time, perhaps, but the skyrocketing costs of designing chips is colliding with the ever-increasing need for performance,</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://tomverbeure.github.io/2019/03/13/SweRV.html">SweRV - An Annotated Deep Dive</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://github.com/pulp-platform/ariane">openhwgroup/cva6: The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux</a></div>
    <div class="card-image"><a href="https://github.com/pulp-platform/ariane"><img src="https://opengraph.githubassets.com/f8758c88608ca07d85d6ecc7bad65b2c19fdcb03ffff3e784071d3b31be36fb2/openhwgroup/cva6" alt=""></a></div>
    <p class="card-excerpt">The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux - openhwgroup/cva6</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://people.eecs.berkeley.edu/~krste/papers/EECS-2016-1.pdf">Eecs 2016 1</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://twilco.github.io/riscv-from-scratch/2019/03/10/riscv-from-scratch-1.html">RISC-V from scratch 1: Introduction, toolchain setup, and hello world!</a></div>
    <p class="card-excerpt">A post that discusses what RISC-V is and why it’s important, teaches readers how to install the GNU RISC-V toolchain, and walks through building and running a simple C program on emulated RISC-V hardware.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://twilco.github.io/riscv-from-scratch/2019/04/27/riscv-from-scratch-2.html">RISC-V from scratch 2: Hardware layouts, linker scripts, and C runtimes</a></div>
    <p class="card-excerpt">A post describing how C programs get to the main function. Devicetree layouts, linker scripts, minimal C runtimes, GDB and QEMU, basic RISC-V assembly, and other topics are reviewed along the way.</p>
  </div>
</div>
</body></html>
