Analysis & Synthesis report for CORDIC
Tue May 18 11:06:25 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |CORDIC_time|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |CORDIC_time
 15. Parameter Settings for User Entity Instance: bit_shift:bit_shift_INST_x
 16. Parameter Settings for User Entity Instance: bit_shift:bit_shift_INST_y
 17. Parameter Settings for User Entity Instance: sign_inverter:sign_inverter_INST_x
 18. Parameter Settings for User Entity Instance: sign_inverter:sign_inverter_INST_y
 19. Parameter Settings for User Entity Instance: sign_inverter:sign_inverter_INST_z
 20. Parameter Settings for User Entity Instance: signed_adder:Adder_x
 21. Parameter Settings for User Entity Instance: signed_adder:Adder_y
 22. Parameter Settings for User Entity Instance: signed_adder:Adder_z
 23. Parameter Settings for User Entity Instance: iteration_counter:iteration_counter_INST
 24. Port Connectivity Checks: "Clock_Divider:clock_divider_x"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 18 11:06:25 2021           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; CORDIC                                          ;
; Top-level Entity Name              ; CORDIC_time                                     ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 437                                             ;
;     Total combinational functions  ; 413                                             ;
;     Dedicated logic registers      ; 165                                             ;
; Total registers                    ; 165                                             ;
; Total pins                         ; 71                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; CORDIC_time        ; CORDIC             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                 ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------+
; sign_inverter.vhd                ; yes             ; User VHDL File  ; C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/sign_inverter.vhd     ;         ;
; LUT_16.vhd                       ; yes             ; User VHDL File  ; C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/LUT_16.vhd            ;         ;
; bit_shift.vhd                    ; yes             ; User VHDL File  ; C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/bit_shift.vhd         ;         ;
; signed_adder.vhd                 ; yes             ; User VHDL File  ; C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/signed_adder.vhd      ;         ;
; iteration_counter.vhd            ; yes             ; User VHDL File  ; C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/iteration_counter.vhd ;         ;
; Clock_Divider.vhd                ; yes             ; User VHDL File  ; C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/Clock_Divider.vhd     ;         ;
; LUT_X.vhd                        ; yes             ; User VHDL File  ; C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/LUT_X.vhd             ;         ;
; LUT_Y.vhd                        ; yes             ; User VHDL File  ; C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/LUT_Y.vhd             ;         ;
; Debounce.vhd                     ; yes             ; User VHDL File  ; C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/Debounce.vhd          ;         ;
; CORDIC_time.vhd                  ; yes             ; User VHDL File  ; C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd       ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                     ;
+---------------------------------------------+-----------------------------------+
; Resource                                    ; Usage                             ;
+---------------------------------------------+-----------------------------------+
; Estimated Total logic elements              ; 437                               ;
;                                             ;                                   ;
; Total combinational functions               ; 413                               ;
; Logic element usage by number of LUT inputs ;                                   ;
;     -- 4 input functions                    ; 182                               ;
;     -- 3 input functions                    ; 102                               ;
;     -- <=2 input functions                  ; 129                               ;
;                                             ;                                   ;
; Logic elements by mode                      ;                                   ;
;     -- normal mode                          ; 261                               ;
;     -- arithmetic mode                      ; 152                               ;
;                                             ;                                   ;
; Total registers                             ; 165                               ;
;     -- Dedicated logic registers            ; 165                               ;
;     -- I/O registers                        ; 0                                 ;
;                                             ;                                   ;
; I/O pins                                    ; 71                                ;
;                                             ;                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                 ;
;                                             ;                                   ;
; Maximum fan-out node                        ; Clock_Divider:clock_divider_x|tmp ;
; Maximum fan-out                             ; 129                               ;
; Total fan-out                               ; 1884                              ;
; Average fan-out                             ; 2.62                              ;
+---------------------------------------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                 ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                   ; Entity Name       ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+-------------------+--------------+
; |CORDIC_time                                  ; 413 (118)           ; 165 (118)                 ; 0           ; 0            ; 0       ; 0         ; 71   ; 0            ; |CORDIC_time                                          ; CORDIC_time       ; work         ;
;    |Clock_Divider:clock_divider_x|            ; 51 (51)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CORDIC_time|Clock_Divider:clock_divider_x            ; Clock_Divider     ; work         ;
;    |Debounce:Debounce_INST|                   ; 2 (2)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CORDIC_time|Debounce:Debounce_INST                   ; Debounce          ; work         ;
;    |LUT_16:LUT_16_INST|                       ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CORDIC_time|LUT_16:LUT_16_INST                       ; LUT_16            ; work         ;
;    |LUT_X:LUT_X_INST|                         ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CORDIC_time|LUT_X:LUT_X_INST                         ; LUT_X             ; work         ;
;    |LUT_Y:LUT_Y_INST|                         ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CORDIC_time|LUT_Y:LUT_Y_INST                         ; LUT_Y             ; work         ;
;    |bit_shift:bit_shift_INST_x|               ; 61 (61)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CORDIC_time|bit_shift:bit_shift_INST_x               ; bit_shift         ; work         ;
;    |bit_shift:bit_shift_INST_y|               ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CORDIC_time|bit_shift:bit_shift_INST_y               ; bit_shift         ; work         ;
;    |iteration_counter:iteration_counter_INST| ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CORDIC_time|iteration_counter:iteration_counter_INST ; iteration_counter ; work         ;
;    |sign_inverter:sign_inverter_INST_x|       ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CORDIC_time|sign_inverter:sign_inverter_INST_x       ; sign_inverter     ; work         ;
;    |sign_inverter:sign_inverter_INST_y|       ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CORDIC_time|sign_inverter:sign_inverter_INST_y       ; sign_inverter     ; work         ;
;    |sign_inverter:sign_inverter_INST_z|       ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CORDIC_time|sign_inverter:sign_inverter_INST_z       ; sign_inverter     ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |CORDIC_time|state               ;
+------------+------------+------------+-----------+
; Name       ; state.done ; state.idle ; state.run ;
+------------+------------+------------+-----------+
; state.run  ; 0          ; 0          ; 0         ;
; state.idle ; 0          ; 1          ; 1         ;
; state.done ; 1          ; 0          ; 1         ;
+------------+------------+------------+-----------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+----------------------------------------+------------------------------------------+
; Register name                          ; Reason for Removal                       ;
+----------------------------------------+------------------------------------------+
; state_LED[3]~reg0                      ; Stuck at GND due to stuck port data_in   ;
; LUT_Y:LUT_Y_INST|o_LUT_Y[0..2,5,6]     ; Stuck at VCC due to stuck port data_in   ;
; LUT_Y:LUT_Y_INST|o_LUT_Y[7]            ; Stuck at GND due to stuck port data_in   ;
; LUT_Y:LUT_Y_INST|o_LUT_Y[10]           ; Stuck at VCC due to stuck port data_in   ;
; LUT_Y:LUT_Y_INST|o_LUT_Y[11,14,15]     ; Stuck at GND due to stuck port data_in   ;
; LUT_X:LUT_X_INST|o_LUT_X[13..15]       ; Stuck at GND due to stuck port data_in   ;
; LUT_X:LUT_X_INST|o_LUT_X[0,2,4,6,8,10] ; Stuck at VCC due to stuck port data_in   ;
; LUT_TEST[7]~reg0                       ; Stuck at GND due to stuck port data_in   ;
; LUT_TEST[11]~reg0                      ; Stuck at GND due to stuck port data_in   ;
; LUT_TEST[14]~reg0                      ; Stuck at GND due to stuck port data_in   ;
; LUT_TEST[15]~reg0                      ; Stuck at GND due to stuck port data_in   ;
; LUT_Y:LUT_Y_INST|o_LUT_Y[3,4,8,13]     ; Merged with LUT_Y:LUT_Y_INST|o_LUT_Y[12] ;
; LUT_X:LUT_X_INST|o_LUT_X[1,3,5,7,9]    ; Merged with LUT_X:LUT_X_INST|o_LUT_X[11] ;
; Total Number of Removed Registers = 33 ;                                          ;
+----------------------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                       ;
+------------------------------+---------------------------+----------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------------------+---------------------------+----------------------------------------+
; LUT_Y:LUT_Y_INST|o_LUT_Y[7]  ; Stuck at GND              ; LUT_TEST[7]~reg0                       ;
;                              ; due to stuck port data_in ;                                        ;
; LUT_Y:LUT_Y_INST|o_LUT_Y[11] ; Stuck at GND              ; LUT_TEST[11]~reg0                      ;
;                              ; due to stuck port data_in ;                                        ;
; LUT_Y:LUT_Y_INST|o_LUT_Y[14] ; Stuck at GND              ; LUT_TEST[14]~reg0                      ;
;                              ; due to stuck port data_in ;                                        ;
; LUT_Y:LUT_Y_INST|o_LUT_Y[15] ; Stuck at GND              ; LUT_TEST[15]~reg0                      ;
;                              ; due to stuck port data_in ;                                        ;
+------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 165   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 94    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Clock_Divider:clock_divider_x|count[0] ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CORDIC_time|iteration_counter:iteration_counter_INST|cnt[0] ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |CORDIC_time|r_yn[11]                                        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |CORDIC_time|r_xn[9]                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CORDIC_time|bit_shift:bit_shift_INST_y|ShiftRight0          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CORDIC_time|bit_shift:bit_shift_INST_y|ShiftRight0          ;
; 3:1                ; 46 bits   ; 92 LEs        ; 92 LEs               ; 0 LEs                  ; No         ; |CORDIC_time|sign_inverter:sign_inverter_INST_y|o_SI[6]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CORDIC_time|bit_shift:bit_shift_INST_y|ShiftRight0          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CORDIC_time ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; ADDR_LENGTH    ; 4     ; Signed Integer                                     ;
; DATA_WIDTH     ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bit_shift:bit_shift_INST_x ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                 ;
; addr_length    ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bit_shift:bit_shift_INST_y ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                 ;
; addr_length    ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sign_inverter:sign_inverter_INST_x ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sign_inverter:sign_inverter_INST_y ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sign_inverter:sign_inverter_INST_z ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: signed_adder:Adder_x ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; data_width     ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: signed_adder:Adder_y ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; data_width     ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: signed_adder:Adder_z ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; data_width     ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iteration_counter:iteration_counter_INST ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; MIN_COUNT      ; 0     ; Signed Integer                                               ;
; MAX_COUNT      ; 15    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Port Connectivity Checks: "Clock_Divider:clock_divider_x" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; reset ; Input ; Info     ; Stuck at GND                   ;
+-------+-------+----------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ff         ; 165                         ;
;     ENA               ; 30                          ;
;     ENA SCLR          ; 32                          ;
;     ENA SLD           ; 32                          ;
;     plain             ; 71                          ;
; cycloneiii_lcell_comb ; 413                         ;
;     arith             ; 152                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 106                         ;
;         3 data inputs ; 45                          ;
;     normal            ; 261                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 57                          ;
;         4 data inputs ; 182                         ;
;                       ;                             ;
; Max LUT depth         ; 8.50                        ;
; Average LUT depth     ; 5.61                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Tue May 18 11:05:49 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CORDIC -c CORDIC
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sign_inverter.vhd
    Info (12022): Found design unit 1: sign_inverter-rtl File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/sign_inverter.vhd Line: 21
    Info (12023): Found entity 1: sign_inverter File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/sign_inverter.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file lut_16.vhd
    Info (12022): Found design unit 1: LUT_16-rtl File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/LUT_16.vhd Line: 18
    Info (12023): Found entity 1: LUT_16 File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/LUT_16.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file bit_shift.vhd
    Info (12022): Found design unit 1: bit_shift-rtl File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/bit_shift.vhd Line: 21
    Info (12023): Found entity 1: bit_shift File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/bit_shift.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file signed_adder.vhd
    Info (12022): Found design unit 1: signed_adder-rtl File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/signed_adder.vhd Line: 22
    Info (12023): Found entity 1: signed_adder File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/signed_adder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file iteration_counter.vhd
    Info (12022): Found design unit 1: iteration_counter-rtl File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/iteration_counter.vhd Line: 25
    Info (12023): Found entity 1: iteration_counter File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/iteration_counter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: Clock_Divider-bhv File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/Clock_Divider.vhd Line: 12
    Info (12023): Found entity 1: Clock_Divider File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/Clock_Divider.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file lut_x.vhd
    Info (12022): Found design unit 1: LUT_X-rtl File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/LUT_X.vhd Line: 18
    Info (12023): Found entity 1: LUT_X File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/LUT_X.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file lut_y.vhd
    Info (12022): Found design unit 1: LUT_Y-rtl File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/LUT_Y.vhd Line: 18
    Info (12023): Found entity 1: LUT_Y File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/LUT_Y.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: Debounce-Behavioral File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/Debounce.vhd Line: 13
    Info (12023): Found entity 1: Debounce File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/Debounce.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cordic_time.vhd
    Info (12022): Found design unit 1: CORDIC_time-behave File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 28
    Info (12023): Found entity 1: CORDIC_time File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 11
Info (12127): Elaborating entity "CORDIC_time" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at CORDIC_time.vhd(33): used explicit default value for signal "var_zero" because signal was never assigned a value File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 33
Warning (10540): VHDL Signal Declaration warning at CORDIC_time.vhd(113): used explicit default value for signal "reset" because signal was never assigned a value File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 113
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:clock_divider_x" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 209
Warning (10492): VHDL Process Statement warning at Clock_Divider.vhd(31): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/Clock_Divider.vhd Line: 31
Info (12128): Elaborating entity "bit_shift" for hierarchy "bit_shift:bit_shift_INST_x" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 218
Info (12128): Elaborating entity "sign_inverter" for hierarchy "sign_inverter:sign_inverter_INST_x" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 238
Info (12128): Elaborating entity "LUT_16" for hierarchy "LUT_16:LUT_16_INST" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 264
Info (12128): Elaborating entity "LUT_X" for hierarchy "LUT_X:LUT_X_INST" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 271
Info (12128): Elaborating entity "LUT_Y" for hierarchy "LUT_Y:LUT_Y_INST" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 278
Info (12128): Elaborating entity "signed_adder" for hierarchy "signed_adder:Adder_x" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 287
Info (12128): Elaborating entity "iteration_counter" for hierarchy "iteration_counter:iteration_counter_INST" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 314
Info (12128): Elaborating entity "Debounce" for hierarchy "Debounce:Debounce_INST" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 326
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "LUT_16:LUT_16_INST|rom" is uninferred due to inappropriate RAM size File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/LUT_16.vhd Line: 52
    Info (276004): RAM logic "LUT_Y:LUT_Y_INST|rom" is uninferred due to inappropriate RAM size File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/LUT_Y.vhd Line: 52
    Info (276004): RAM logic "LUT_X:LUT_X_INST|rom" is uninferred due to inappropriate RAM size File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/LUT_X.vhd Line: 52
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "state_LED[3]" is stuck at GND File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 340
    Warning (13410): Pin "LUT_TEST[7]" is stuck at GND File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 340
    Warning (13410): Pin "LUT_TEST[11]" is stuck at GND File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 340
    Warning (13410): Pin "LUT_TEST[14]" is stuck at GND File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 340
    Warning (13410): Pin "LUT_TEST[15]" is stuck at GND File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 340
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 32 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i_x[0]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 16
    Warning (15610): No output dependent on input pin "i_x[1]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 16
    Warning (15610): No output dependent on input pin "i_x[2]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 16
    Warning (15610): No output dependent on input pin "i_x[3]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 16
    Warning (15610): No output dependent on input pin "i_x[4]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 16
    Warning (15610): No output dependent on input pin "i_x[5]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 16
    Warning (15610): No output dependent on input pin "i_x[6]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 16
    Warning (15610): No output dependent on input pin "i_x[7]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 16
    Warning (15610): No output dependent on input pin "i_x[8]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 16
    Warning (15610): No output dependent on input pin "i_x[9]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 16
    Warning (15610): No output dependent on input pin "i_x[10]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 16
    Warning (15610): No output dependent on input pin "i_x[11]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 16
    Warning (15610): No output dependent on input pin "i_x[12]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 16
    Warning (15610): No output dependent on input pin "i_x[13]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 16
    Warning (15610): No output dependent on input pin "i_x[14]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 16
    Warning (15610): No output dependent on input pin "i_x[15]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 16
    Warning (15610): No output dependent on input pin "i_y[0]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 17
    Warning (15610): No output dependent on input pin "i_y[1]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 17
    Warning (15610): No output dependent on input pin "i_y[2]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 17
    Warning (15610): No output dependent on input pin "i_y[3]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 17
    Warning (15610): No output dependent on input pin "i_y[4]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 17
    Warning (15610): No output dependent on input pin "i_y[5]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 17
    Warning (15610): No output dependent on input pin "i_y[6]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 17
    Warning (15610): No output dependent on input pin "i_y[7]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 17
    Warning (15610): No output dependent on input pin "i_y[8]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 17
    Warning (15610): No output dependent on input pin "i_y[9]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 17
    Warning (15610): No output dependent on input pin "i_y[10]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 17
    Warning (15610): No output dependent on input pin "i_y[11]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 17
    Warning (15610): No output dependent on input pin "i_y[12]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 17
    Warning (15610): No output dependent on input pin "i_y[13]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 17
    Warning (15610): No output dependent on input pin "i_y[14]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 17
    Warning (15610): No output dependent on input pin "i_y[15]" File: C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Execution time optimisation/CORDIC_time.vhd Line: 17
Info (21057): Implemented 524 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 453 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 4805 megabytes
    Info: Processing ended: Tue May 18 11:06:25 2021
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:54


