-- VHDL for IBM SMS ALD page 45.20.03.1
-- Title: CONS CYCLE CTRL MATRIX Y3+Y4-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/28/2020 1:43:57 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_45_20_03_1_CONS_CYCLE_CTRL_MATRIX_Y3_Y4_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_CONS_MX_X6_POS:	 in STD_LOGIC;
		MS_DISPLAY_ROUTINE:	 in STD_LOGIC;
		MS_ALTER_ROUTINE:	 in STD_LOGIC;
		MS_END_STOP_DATA:	 in STD_LOGIC;
		PS_CONS_MX_X6_POS:	 in STD_LOGIC;
		PS_CONS_MX_ADDR_DRIVE:	 in STD_LOGIC;
		PS_CONS_MX_Y_DRIVE_1:	 in STD_LOGIC;
		MS_CONS_MX_Y_DC_RESET:	 in STD_LOGIC;
		MS_CONSOLE_READ_OP:	 in STD_LOGIC;
		MS_CONSOLE_WRITE_OP:	 in STD_LOGIC;
		PS_RESET_CONS_MX_Y2_POS:	 in STD_LOGIC;
		PS_CONS_MX_Y2_POS:	 in STD_LOGIC;
		PS_ADDRESS_SET_ROUTINE:	 in STD_LOGIC;
		MS_CONS_MX_Y4_POS:	 out STD_LOGIC;
		PS_CONS_MX_Y4_POS:	 out STD_LOGIC;
		MS_CONSOLE_OP_COMPLETE:	 out STD_LOGIC;
		PS_SET_CONS_MX_Y3_POS:	 out STD_LOGIC;
		MS_CONS_MX_Y3_POS:	 out STD_LOGIC;
		PS_CONS_MX_Y3_POS:	 out STD_LOGIC);
end ALD_45_20_03_1_CONS_CYCLE_CTRL_MATRIX_Y3_Y4_ACC;

architecture behavioral of ALD_45_20_03_1_CONS_CYCLE_CTRL_MATRIX_Y3_Y4_ACC is 

	signal OUT_5B_C: STD_LOGIC;
	signal OUT_5C_A: STD_LOGIC;
	signal OUT_4C_B: STD_LOGIC;
	signal OUT_3C_P: STD_LOGIC;
	signal OUT_3C_B: STD_LOGIC;
	signal OUT_2C_K: STD_LOGIC;
	signal OUT_5D_G: STD_LOGIC;
	signal OUT_2D_R: STD_LOGIC;
	signal OUT_1E_3: STD_LOGIC;
	signal OUT_5F_NoPin: STD_LOGIC;
	signal OUT_5G_G: STD_LOGIC;
	signal OUT_4G_D: STD_LOGIC;
	signal OUT_3G_P: STD_LOGIC;
	signal OUT_3G_B: STD_LOGIC;
	signal OUT_2G_P: STD_LOGIC;
	signal OUT_5H_G: STD_LOGIC;
	signal OUT_2H_B: STD_LOGIC;
	signal OUT_5I_NoPin: STD_LOGIC;
	signal OUT_4I_G: STD_LOGIC;
	signal OUT_DOT_5C: STD_LOGIC;
	signal OUT_DOT_5G: STD_LOGIC;

begin

	OUT_5B_C <= NOT(OUT_2H_B AND MS_CONS_MX_X6_POS );
	OUT_5C_A <= NOT(MS_DISPLAY_ROUTINE AND MS_ALTER_ROUTINE );
	OUT_4C_B <= NOT(OUT_5B_C AND OUT_DOT_5C AND MS_END_STOP_DATA );

	SMS_TAM_3C: entity SMS_TAM
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON1 => OUT_4C_B,	-- Pin A
		ACSET1 => PS_CONS_MX_Y_DRIVE_1,	-- Pin D
		GATEON2 => OUT_4I_G,	-- Pin E
		ACSET2 => PS_CONS_MX_ADDR_DRIVE,	-- Pin F
		GATEOFF2 => OUT_2D_R,	-- Pin K
		ACRESET2 => PS_CONS_MX_Y_DRIVE_1,	-- Pin L
		ACRESET1 => PS_CONS_MX_ADDR_DRIVE,	-- Pin Q
		DCRESET => MS_CONS_MX_Y_DC_RESET,	-- Pin H
		GATEOFF1 => OUT_2D_R,	-- Pin R
		OUTON => OUT_3C_P,
		OUTOFF => OUT_3C_B,
		DCSET => OPEN,
		DCRFORCE => OPEN,
		DCSFORCE => OPEN );

	OUT_2C_K <= NOT(OUT_3C_P );
	OUT_5D_G <= NOT(PS_CONS_MX_X6_POS AND OUT_2H_B );
	OUT_2D_R <= NOT OUT_3C_B;
	OUT_1E_3 <= NOT(OUT_2D_R AND PS_CONS_MX_X6_POS );
	OUT_5F_NoPin <= NOT(MS_CONS_MX_X6_POS AND PS_CONS_MX_Y2_POS );
	OUT_5G_G <= NOT(MS_ALTER_ROUTINE AND MS_CONSOLE_READ_OP AND MS_CONSOLE_WRITE_OP );
	OUT_4G_D <= NOT(OUT_5F_NoPin AND OUT_DOT_5G );

	SMS_TAM_3G: entity SMS_TAM
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON1 => OUT_4G_D,	-- Pin A
		ACSET1 => PS_CONS_MX_Y_DRIVE_1,	-- Pin D
		GATEON2 => PS_RESET_CONS_MX_Y2_POS,	-- Pin E
		ACSET2 => PS_CONS_MX_ADDR_DRIVE,	-- Pin F
		GATEOFF2 => OUT_4C_B,	-- Pin K
		ACRESET2 => PS_CONS_MX_Y_DRIVE_1,	-- Pin L
		GATEOFF1 => OUT_4I_G,	-- Pin R
		ACRESET1 => PS_CONS_MX_ADDR_DRIVE,	-- Pin Q
		DCRESET => MS_CONS_MX_Y_DC_RESET,	-- Pin H
		OUTON => OUT_3G_P,
		OUTOFF => OUT_3G_B,
		DCSET => OPEN,
		DCRFORCE => OPEN,
		DCSFORCE => OPEN );

	OUT_2G_P <= NOT(OUT_3G_P );
	OUT_5H_G <= NOT(PS_CONS_MX_Y2_POS AND PS_CONS_MX_X6_POS );
	OUT_2H_B <= NOT OUT_3G_B;
	OUT_5I_NoPin <= NOT(OUT_2H_B AND PS_ADDRESS_SET_ROUTINE );
	OUT_4I_G <= NOT(OUT_5I_NoPin );
	OUT_DOT_5C <= OUT_5C_A OR OUT_5D_G;
	OUT_DOT_5G <= OUT_5G_G OR OUT_5H_G;

	MS_CONS_MX_Y4_POS <= OUT_2C_K;
	PS_CONS_MX_Y4_POS <= OUT_2D_R;
	MS_CONSOLE_OP_COMPLETE <= OUT_1E_3;
	PS_SET_CONS_MX_Y3_POS <= OUT_4G_D;
	MS_CONS_MX_Y3_POS <= OUT_2G_P;
	PS_CONS_MX_Y3_POS <= OUT_2H_B;


end;
