
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035667                       # Number of seconds simulated
sim_ticks                                 35667248490                       # Number of ticks simulated
final_tick                               562633611675                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148636                       # Simulator instruction rate (inst/s)
host_op_rate                                   187512                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2410246                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899336                       # Number of bytes of host memory used
host_seconds                                 14798.18                       # Real time elapsed on the host
sim_insts                                  2199545712                       # Number of instructions simulated
sim_ops                                    2774833902                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1378048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       516096                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1897600                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1032832                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1032832                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10766                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4032                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14825                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8069                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8069                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50242                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     38636230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46653                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14469745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                53202870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50242                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46653                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              96896                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28957434                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28957434                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28957434                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50242                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     38636230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46653                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14469745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               82160305                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85532971                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31082658                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25261277                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2121574                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13097172                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12134560                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3281087                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89790                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31207692                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172398106                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31082658                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15415647                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37919227                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11386376                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6145194                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15283300                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       912027                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84489910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.520799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.307494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46570683     55.12%     55.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3334410      3.95%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2687714      3.18%     62.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6550284      7.75%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1769542      2.09%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2281520      2.70%     74.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651882      1.96%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          926688      1.10%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18717187     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84489910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363400                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.015575                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32644951                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5953838                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36471124                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       244375                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9175620                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310571                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42518                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206134185                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        83157                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9175620                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35030483                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1302235                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1137043                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34273919                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3570608                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198875350                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        28188                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1482389                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1109778                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          702                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278455102                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928476515                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928476515                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107759553                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40574                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22790                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9784361                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18538008                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9446547                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147726                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3208152                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188050583                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39039                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149378734                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       289033                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64951772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198488411                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5971                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84489910                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.768007                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886838                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29137191     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18216042     21.56%     56.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12010165     14.21%     70.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8844360     10.47%     80.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7605739      9.00%     89.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3948634      4.67%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3372373      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       634330      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721076      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84489910                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         875725     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             8      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178082     14.47%     85.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176746     14.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124467995     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2125350      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14834100      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7934755      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149378734                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.746446                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1230561                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008238                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384766970                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253042032                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145570595                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150609295                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       558359                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7304040                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2945                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          639                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2420771                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9175620                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         544520                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80871                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188089622                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       415270                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18538008                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9446547                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22505                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72524                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          639                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1271194                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190276                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2461470                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147001481                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13915574                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2377251                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21644985                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20739171                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7729411                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.718653                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145667720                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145570595                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94854951                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267854641                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.701924                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354128                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65280900                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2125996                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75314290                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.630626                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.140441                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29074183     38.60%     38.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20960470     27.83%     66.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8531484     11.33%     77.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4792932      6.36%     84.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3924412      5.21%     89.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1596488      2.12%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1898710      2.52%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       950035      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3585576      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75314290                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3585576                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259819049                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385362214                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1043061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.855330                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.855330                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.169140                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.169140                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661304009                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201210790                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190184378                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85532971                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31508644                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25626404                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2101359                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13227386                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12427559                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3228170                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92249                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34815417                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172001986                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31508644                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15655729                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36131716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10800234                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5100318                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17011170                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       831088                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84710747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.501864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.302403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48579031     57.35%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1920940      2.27%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2535064      2.99%     62.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3826136      4.52%     67.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3731913      4.41%     71.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2839103      3.35%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1679506      1.98%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2527349      2.98%     79.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17071705     20.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84710747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368380                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.010944                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35976486                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4983226                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34815653                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       272362                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8663018                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5346691                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     205749356                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1350                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8663018                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37870775                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1019518                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1187364                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33149728                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2820337                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199780408                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          729                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1217870                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       886141                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           18                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    278237203                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    930417863                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    930417863                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173137989                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105099181                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42374                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23888                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7960197                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18529688                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9826455                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       189680                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2836096                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185759063                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40241                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149652137                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       271232                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60433057                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    183645094                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6437                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84710747                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766625                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.900516                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29235229     34.51%     34.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18677118     22.05%     56.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11947883     14.10%     70.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8274991      9.77%     80.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7750551      9.15%     89.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4126086      4.87%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3029894      3.58%     98.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       909678      1.07%     99.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       759317      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84710747                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         729917     68.65%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        153756     14.46%     83.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       179606     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124519087     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2114102      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16902      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14754825      9.86%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8247221      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149652137                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.749643                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1063288                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007105                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385349540                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    246233187                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145434146                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150715425                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       508482                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7104080                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2276                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          866                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2502998                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8663018                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         589754                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99310                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185799308                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1194714                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18529688                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9826455                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23339                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         75324                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          866                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1281805                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1191541                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2473346                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146760810                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13893685                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2891326                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21944414                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20557432                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8050729                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.715839                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145472037                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145434146                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93435104                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        262406945                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.700328                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356069                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101399050                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124624053                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61175464                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33804                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2136018                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76047729                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.638761                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.158143                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29089370     38.25%     38.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21945543     28.86%     67.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8103288     10.66%     77.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4635670      6.10%     83.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3858844      5.07%     88.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1841001      2.42%     91.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1928874      2.54%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       809813      1.06%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3835326      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76047729                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101399050                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124624053                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18749062                       # Number of memory references committed
system.switch_cpus1.commit.loads             11425605                       # Number of loads committed
system.switch_cpus1.commit.membars              16902                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17873988                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112331772                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2542893                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3835326                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           258011920                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          380266558                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31745                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 822224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101399050                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124624053                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101399050                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.843528                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.843528                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.185497                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.185497                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       660424180                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200816033                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      190075981                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33804                       # number of misc regfile writes
system.l2.replacements                          14825                       # number of replacements
system.l2.tagsinuse                      65535.980944                       # Cycle average of tags in use
system.l2.total_refs                          1659701                       # Total number of references to valid blocks.
system.l2.sampled_refs                          80361                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.653066                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         18470.035410                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.605525                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5393.123049                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.996734                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2051.863509                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             27.175703                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          21991.210658                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             41.258363                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          17534.711993                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.281830                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000208                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.082293                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.031309                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.335559                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000630                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.267558                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        61790                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        48940                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  110730                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            53340                       # number of Writeback hits
system.l2.Writeback_hits::total                 53340                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        61790                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        48940                       # number of demand (read+write) hits
system.l2.demand_hits::total                   110730                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        61790                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        48940                       # number of overall hits
system.l2.overall_hits::total                  110730                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10766                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4028                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14821                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10766                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4032                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14825                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10766                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4032                       # number of overall misses
system.l2.overall_misses::total                 14825                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       551107                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    552062870                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       669299                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    205708754                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       758992030                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       174385                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        174385                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       551107                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    552062870                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       669299                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    205883139                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        759166415                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       551107                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    552062870                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       669299                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    205883139                       # number of overall miss cycles
system.l2.overall_miss_latency::total       759166415                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72556                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        52968                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              125551                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        53340                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             53340                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72556                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        52972                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               125555                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72556                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        52972                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              125555                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.148382                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.076046                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.118048                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.148382                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.076116                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.118076                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.148382                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.076116                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.118076                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 39364.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51278.364295                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 51484.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 51069.700596                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 51210.581607                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 43596.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 43596.250000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 39364.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51278.364295                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 51484.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 51062.286458                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51208.527150                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 39364.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51278.364295                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 51484.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 51062.286458                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51208.527150                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8069                       # number of writebacks
system.l2.writebacks::total                      8069                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10766                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4028                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14821                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14825                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14825                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       468729                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    489642980                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       595223                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    182276750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    672983682                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       150495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       150495                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       468729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    489642980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       595223                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    182427245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    673134177                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       468729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    489642980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       595223                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    182427245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    673134177                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.148382                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.076046                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.118048                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.148382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.076116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.118076                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.148382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.076116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.118076                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 33480.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45480.492291                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45786.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45252.420556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 45407.440928                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 37623.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 37623.750000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 33480.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45480.492291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45786.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 45244.852431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45405.340776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 33480.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45480.492291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45786.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 45244.852431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45405.340776                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995752                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015290901                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042838.835010                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995752                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15283284                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15283284                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15283284                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15283284                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15283284                       # number of overall hits
system.cpu0.icache.overall_hits::total       15283284                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       716286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       716286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       716286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       716286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       716286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       716286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15283300                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15283300                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15283300                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15283300                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15283300                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15283300                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44767.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44767.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44767.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44767.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44767.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44767.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       565107                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       565107                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       565107                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       565107                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       565107                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       565107                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40364.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40364.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 40364.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40364.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 40364.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40364.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72556                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180565493                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72812                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2479.886461                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.519927                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.480073                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900468                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099532                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10573663                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10573663                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22107                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22107                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17566368                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17566368                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17566368                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17566368                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154334                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154334                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154334                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154334                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154334                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154334                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4334655376                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4334655376                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4334655376                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4334655376                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4334655376                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4334655376                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10727997                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10727997                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17720702                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17720702                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17720702                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17720702                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014386                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014386                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008709                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008709                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008709                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008709                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28086.198608                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28086.198608                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28086.198608                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28086.198608                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28086.198608                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28086.198608                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25507                       # number of writebacks
system.cpu0.dcache.writebacks::total            25507                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81778                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81778                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81778                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81778                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81778                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81778                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72556                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72556                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72556                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72556                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1080787210                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1080787210                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1080787210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1080787210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1080787210                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1080787210                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006763                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006763                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004094                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004094                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004094                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004094                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14895.903991                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14895.903991                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14895.903991                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14895.903991                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14895.903991                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14895.903991                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996732                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015165431                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2046704.497984                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996732                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17011155                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17011155                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17011155                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17011155                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17011155                       # number of overall hits
system.cpu1.icache.overall_hits::total       17011155                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       846822                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       846822                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       846822                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       846822                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       846822                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       846822                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17011170                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17011170                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17011170                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17011170                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17011170                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17011170                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56454.800000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56454.800000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56454.800000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56454.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56454.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56454.800000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       694763                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       694763                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       694763                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       694763                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       694763                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       694763                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53443.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53443.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53443.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53443.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53443.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53443.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52972                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173573956                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53228                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3260.952055                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.191494                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.808506                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910904                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089096                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10567075                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10567075                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7285546                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7285546                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17831                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17831                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16902                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16902                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17852621                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17852621                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17852621                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17852621                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       134584                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       134584                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3083                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3083                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       137667                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        137667                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       137667                       # number of overall misses
system.cpu1.dcache.overall_misses::total       137667                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3556895029                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3556895029                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    160321433                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    160321433                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3717216462                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3717216462                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3717216462                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3717216462                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10701659                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10701659                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7288629                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7288629                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16902                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16902                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17990288                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17990288                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17990288                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17990288                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012576                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012576                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000423                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000423                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007652                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007652                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007652                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007652                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26428.810475                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26428.810475                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 52001.762245                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 52001.762245                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27001.506984                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27001.506984                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27001.506984                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27001.506984                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       399544                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 30734.153846                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        27833                       # number of writebacks
system.cpu1.dcache.writebacks::total            27833                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81616                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81616                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3079                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3079                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84695                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84695                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84695                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84695                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52968                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52968                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52972                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52972                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52972                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52972                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    638865497                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    638865497                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       178385                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       178385                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    639043882                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    639043882                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    639043882                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    639043882                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002944                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002944                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12061.348305                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12061.348305                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 44596.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 44596.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12063.805067                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12063.805067                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12063.805067                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12063.805067                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
