============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 18:18:32 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6289 instances
RUN-0007 : 2475 luts, 2233 seqs, 952 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7435 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4944 nets have 2 pins
RUN-1001 : 1572 nets have [3 - 5] pins
RUN-1001 : 757 nets have [6 - 10] pins
RUN-1001 : 83 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1413     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6287 instances, 2475 luts, 2233 seqs, 1409 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1843 pins
PHY-0007 : Cell area utilization is 27%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29735, tnet num: 7433, tinst num: 6287, tnode num: 37075, tedge num: 49075.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.173263s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (99.9%)

RUN-1004 : used memory is 270 MB, reserved memory is 250 MB, peak memory is 270 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.322892s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.81754e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6287.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.20372e+06, overlap = 42.75
PHY-3002 : Step(2): len = 1.04525e+06, overlap = 61.0938
PHY-3002 : Step(3): len = 610989, overlap = 81.3125
PHY-3002 : Step(4): len = 512863, overlap = 102.438
PHY-3002 : Step(5): len = 428573, overlap = 123.031
PHY-3002 : Step(6): len = 378032, overlap = 143.938
PHY-3002 : Step(7): len = 335823, overlap = 159.5
PHY-3002 : Step(8): len = 300461, overlap = 175.594
PHY-3002 : Step(9): len = 270762, overlap = 197.844
PHY-3002 : Step(10): len = 238321, overlap = 256.875
PHY-3002 : Step(11): len = 223140, overlap = 279.406
PHY-3002 : Step(12): len = 207144, overlap = 290.781
PHY-3002 : Step(13): len = 192417, overlap = 314
PHY-3002 : Step(14): len = 186050, overlap = 326.688
PHY-3002 : Step(15): len = 172529, overlap = 333.875
PHY-3002 : Step(16): len = 170642, overlap = 340.125
PHY-3002 : Step(17): len = 162469, overlap = 349.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.00076e-05
PHY-3002 : Step(18): len = 170123, overlap = 303.469
PHY-3002 : Step(19): len = 177082, overlap = 301.094
PHY-3002 : Step(20): len = 180482, overlap = 264.469
PHY-3002 : Step(21): len = 189246, overlap = 245
PHY-3002 : Step(22): len = 187173, overlap = 211.062
PHY-3002 : Step(23): len = 191401, overlap = 208.781
PHY-3002 : Step(24): len = 189997, overlap = 180.469
PHY-3002 : Step(25): len = 191183, overlap = 176.75
PHY-3002 : Step(26): len = 184674, overlap = 159.844
PHY-3002 : Step(27): len = 185255, overlap = 143.031
PHY-3002 : Step(28): len = 186819, overlap = 129.188
PHY-3002 : Step(29): len = 180431, overlap = 129.062
PHY-3002 : Step(30): len = 180483, overlap = 120.156
PHY-3002 : Step(31): len = 180745, overlap = 111.25
PHY-3002 : Step(32): len = 175600, overlap = 101.188
PHY-3002 : Step(33): len = 174206, overlap = 102.531
PHY-3002 : Step(34): len = 173515, overlap = 100.281
PHY-3002 : Step(35): len = 170439, overlap = 101.25
PHY-3002 : Step(36): len = 169371, overlap = 101.094
PHY-3002 : Step(37): len = 166700, overlap = 96.375
PHY-3002 : Step(38): len = 165640, overlap = 93.8438
PHY-3002 : Step(39): len = 165762, overlap = 96.3125
PHY-3002 : Step(40): len = 163898, overlap = 89.8125
PHY-3002 : Step(41): len = 163637, overlap = 82.6875
PHY-3002 : Step(42): len = 162350, overlap = 76.5625
PHY-3002 : Step(43): len = 160852, overlap = 72.875
PHY-3002 : Step(44): len = 161340, overlap = 68.0938
PHY-3002 : Step(45): len = 159160, overlap = 67.9688
PHY-3002 : Step(46): len = 158988, overlap = 69.4062
PHY-3002 : Step(47): len = 157722, overlap = 68.9375
PHY-3002 : Step(48): len = 157660, overlap = 69.1562
PHY-3002 : Step(49): len = 156270, overlap = 68
PHY-3002 : Step(50): len = 156123, overlap = 66.2812
PHY-3002 : Step(51): len = 155315, overlap = 65.5
PHY-3002 : Step(52): len = 155127, overlap = 65.1562
PHY-3002 : Step(53): len = 153266, overlap = 68.5312
PHY-3002 : Step(54): len = 153102, overlap = 71.8438
PHY-3002 : Step(55): len = 150566, overlap = 67.25
PHY-3002 : Step(56): len = 150698, overlap = 63.5625
PHY-3002 : Step(57): len = 149668, overlap = 65.2812
PHY-3002 : Step(58): len = 148928, overlap = 62.4688
PHY-3002 : Step(59): len = 148331, overlap = 66.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.00151e-05
PHY-3002 : Step(60): len = 147827, overlap = 64.0938
PHY-3002 : Step(61): len = 147935, overlap = 63.6562
PHY-3002 : Step(62): len = 148818, overlap = 63.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.00302e-05
PHY-3002 : Step(63): len = 153446, overlap = 45.4375
PHY-3002 : Step(64): len = 154182, overlap = 45.1875
PHY-3002 : Step(65): len = 154285, overlap = 49.7188
PHY-3002 : Step(66): len = 154411, overlap = 51.9688
PHY-3002 : Step(67): len = 155343, overlap = 55.8438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018324s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (170.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 203496, over cnt = 821(2%), over = 3806, worst = 40
PHY-1001 : End global iterations;  0.354919s wall, 0.515625s user + 0.062500s system = 0.578125s CPU (162.9%)

PHY-1001 : Congestion index: top1 = 56.51, top5 = 39.69, top10 = 31.89, top15 = 27.20.
PHY-3001 : End congestion estimation;  0.465968s wall, 0.625000s user + 0.062500s system = 0.687500s CPU (147.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.166348s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.93088e-06
PHY-3002 : Step(68): len = 172106, overlap = 85.6562
PHY-3002 : Step(69): len = 172372, overlap = 88.1562
PHY-3002 : Step(70): len = 161775, overlap = 101.438
PHY-3002 : Step(71): len = 162639, overlap = 110.375
PHY-3002 : Step(72): len = 158011, overlap = 138.656
PHY-3002 : Step(73): len = 157885, overlap = 144.438
PHY-3002 : Step(74): len = 153457, overlap = 149.656
PHY-3002 : Step(75): len = 153281, overlap = 150.156
PHY-3002 : Step(76): len = 151227, overlap = 153.094
PHY-3002 : Step(77): len = 151322, overlap = 157.656
PHY-3002 : Step(78): len = 151281, overlap = 163.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.86175e-06
PHY-3002 : Step(79): len = 148472, overlap = 152.094
PHY-3002 : Step(80): len = 148428, overlap = 151.312
PHY-3002 : Step(81): len = 149512, overlap = 145.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.17235e-05
PHY-3002 : Step(82): len = 152291, overlap = 145.094
PHY-3002 : Step(83): len = 152600, overlap = 144.062
PHY-3002 : Step(84): len = 160153, overlap = 116.406
PHY-3002 : Step(85): len = 162273, overlap = 92.75
PHY-3002 : Step(86): len = 162659, overlap = 92.7812
PHY-3002 : Step(87): len = 161698, overlap = 92.1875
PHY-3002 : Step(88): len = 161684, overlap = 92.3125
PHY-3002 : Step(89): len = 160398, overlap = 97.875
PHY-3002 : Step(90): len = 160404, overlap = 92.4062
PHY-3002 : Step(91): len = 160530, overlap = 89.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.3447e-05
PHY-3002 : Step(92): len = 162412, overlap = 86.6875
PHY-3002 : Step(93): len = 162412, overlap = 86.6875
PHY-3002 : Step(94): len = 162645, overlap = 82.5625
PHY-3002 : Step(95): len = 162734, overlap = 81.9688
PHY-3002 : Step(96): len = 164282, overlap = 75.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.6894e-05
PHY-3002 : Step(97): len = 170152, overlap = 69.5312
PHY-3002 : Step(98): len = 171610, overlap = 69.9688
PHY-3002 : Step(99): len = 192088, overlap = 39.0938
PHY-3002 : Step(100): len = 187481, overlap = 40.25
PHY-3002 : Step(101): len = 187251, overlap = 38.9688
PHY-3002 : Step(102): len = 183865, overlap = 41.8125
PHY-3002 : Step(103): len = 183414, overlap = 43.4375
PHY-3002 : Step(104): len = 182650, overlap = 38.75
PHY-3002 : Step(105): len = 184845, overlap = 27.875
PHY-3002 : Step(106): len = 188197, overlap = 27.0312
PHY-3002 : Step(107): len = 191259, overlap = 26.75
PHY-3002 : Step(108): len = 188398, overlap = 28.2188
PHY-3002 : Step(109): len = 187935, overlap = 27.875
PHY-3002 : Step(110): len = 186913, overlap = 28.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.37881e-05
PHY-3002 : Step(111): len = 187863, overlap = 27.75
PHY-3002 : Step(112): len = 188092, overlap = 27.9062
PHY-3002 : Step(113): len = 189953, overlap = 26.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000187576
PHY-3002 : Step(114): len = 195937, overlap = 22.875
PHY-3002 : Step(115): len = 197212, overlap = 22
PHY-3002 : Step(116): len = 208399, overlap = 14.0312
PHY-3002 : Step(117): len = 214445, overlap = 15.125
PHY-3002 : Step(118): len = 217488, overlap = 14.0625
PHY-3002 : Step(119): len = 213596, overlap = 12.875
PHY-3002 : Step(120): len = 212596, overlap = 12.3125
PHY-3002 : Step(121): len = 207944, overlap = 8.9375
PHY-3002 : Step(122): len = 205866, overlap = 8.25
PHY-3002 : Step(123): len = 205273, overlap = 8.1875
PHY-3002 : Step(124): len = 204915, overlap = 8.28125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000375152
PHY-3002 : Step(125): len = 207938, overlap = 9.34375
PHY-3002 : Step(126): len = 210770, overlap = 9.6875
PHY-3002 : Step(127): len = 213648, overlap = 7.34375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000745392
PHY-3002 : Step(128): len = 216140, overlap = 7.59375
PHY-3002 : Step(129): len = 226060, overlap = 3.6875
PHY-3002 : Step(130): len = 233535, overlap = 3.28125
PHY-3002 : Step(131): len = 235107, overlap = 3.375
PHY-3002 : Step(132): len = 235021, overlap = 2.8125
PHY-3002 : Step(133): len = 234995, overlap = 2.6875
PHY-3002 : Step(134): len = 234898, overlap = 2.9375
PHY-3002 : Step(135): len = 233922, overlap = 1.9375
PHY-3002 : Step(136): len = 233588, overlap = 1.9375
PHY-3002 : Step(137): len = 233416, overlap = 2.5625
PHY-3002 : Step(138): len = 233448, overlap = 2.6875
PHY-3002 : Step(139): len = 232960, overlap = 2.5625
PHY-3002 : Step(140): len = 232251, overlap = 2.5
PHY-3002 : Step(141): len = 231747, overlap = 1.75
PHY-3002 : Step(142): len = 231259, overlap = 2.6875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00149078
PHY-3002 : Step(143): len = 232571, overlap = 2.4375
PHY-3002 : Step(144): len = 235533, overlap = 2.5625
PHY-3002 : Step(145): len = 239224, overlap = 1.4375
PHY-3002 : Step(146): len = 242372, overlap = 0.6875
PHY-3002 : Step(147): len = 244521, overlap = 1
PHY-3002 : Step(148): len = 245676, overlap = 1.6875
PHY-3002 : Step(149): len = 246567, overlap = 1.75
PHY-3002 : Step(150): len = 246471, overlap = 1.5625
PHY-3002 : Step(151): len = 245762, overlap = 2.1875
PHY-3002 : Step(152): len = 244510, overlap = 2.1875
PHY-3002 : Step(153): len = 242800, overlap = 2.875
PHY-3002 : Step(154): len = 241384, overlap = 3.875
PHY-3002 : Step(155): len = 240252, overlap = 4.75
PHY-3002 : Step(156): len = 239224, overlap = 4.6875
PHY-3002 : Step(157): len = 238268, overlap = 5.4375
PHY-3002 : Step(158): len = 237691, overlap = 5.1875
PHY-3002 : Step(159): len = 237235, overlap = 5.1875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00298157
PHY-3002 : Step(160): len = 238107, overlap = 5.125
PHY-3002 : Step(161): len = 239448, overlap = 5.125
PHY-3002 : Step(162): len = 241171, overlap = 5.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13/7435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 281400, over cnt = 941(2%), over = 3742, worst = 23
PHY-1001 : End global iterations;  0.424725s wall, 0.812500s user + 0.078125s system = 0.890625s CPU (209.7%)

PHY-1001 : Congestion index: top1 = 46.83, top5 = 36.61, top10 = 31.06, top15 = 27.41.
PHY-3001 : End congestion estimation;  0.548057s wall, 0.921875s user + 0.078125s system = 1.000000s CPU (182.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.185628s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (92.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000116993
PHY-3002 : Step(163): len = 237891, overlap = 60.0625
PHY-3002 : Step(164): len = 238644, overlap = 49.7188
PHY-3002 : Step(165): len = 236114, overlap = 44.7188
PHY-3002 : Step(166): len = 233028, overlap = 40.3125
PHY-3002 : Step(167): len = 229750, overlap = 42.1875
PHY-3002 : Step(168): len = 224706, overlap = 40.4688
PHY-3002 : Step(169): len = 222473, overlap = 41.8438
PHY-3002 : Step(170): len = 221142, overlap = 43.6562
PHY-3002 : Step(171): len = 219780, overlap = 35.625
PHY-3002 : Step(172): len = 218751, overlap = 34.125
PHY-3002 : Step(173): len = 217395, overlap = 32.4688
PHY-3002 : Step(174): len = 216404, overlap = 32.1562
PHY-3002 : Step(175): len = 214948, overlap = 33.6562
PHY-3002 : Step(176): len = 214513, overlap = 31.2812
PHY-3002 : Step(177): len = 213562, overlap = 32.8438
PHY-3002 : Step(178): len = 213050, overlap = 29.0938
PHY-3002 : Step(179): len = 212038, overlap = 30.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000233986
PHY-3002 : Step(180): len = 215616, overlap = 31.3125
PHY-3002 : Step(181): len = 216468, overlap = 31.4062
PHY-3002 : Step(182): len = 218008, overlap = 30.375
PHY-3002 : Step(183): len = 218572, overlap = 28.8438
PHY-3002 : Step(184): len = 219423, overlap = 27.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000466262
PHY-3002 : Step(185): len = 222421, overlap = 28.375
PHY-3002 : Step(186): len = 224350, overlap = 27.3125
PHY-3002 : Step(187): len = 228822, overlap = 26.0938
PHY-3002 : Step(188): len = 232455, overlap = 25.125
PHY-3002 : Step(189): len = 232988, overlap = 24.8125
PHY-3002 : Step(190): len = 233124, overlap = 24.5
PHY-3002 : Step(191): len = 232850, overlap = 22.5625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29735, tnet num: 7433, tinst num: 6287, tnode num: 37075, tedge num: 49075.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.202016s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (100.1%)

RUN-1004 : used memory is 312 MB, reserved memory is 294 MB, peak memory is 325 MB
OPT-1001 : Total overflow 222.41 peak overflow 2.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 149/7435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 291184, over cnt = 1025(2%), over = 3333, worst = 19
PHY-1001 : End global iterations;  0.461113s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (172.8%)

PHY-1001 : Congestion index: top1 = 42.76, top5 = 34.05, top10 = 29.54, top15 = 26.69.
PHY-1001 : End incremental global routing;  0.582341s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (158.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.193531s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.898719s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (137.3%)

OPT-1001 : Current memory(MB): used = 319, reserve = 302, peak = 325.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5914/7435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 291184, over cnt = 1025(2%), over = 3333, worst = 19
PHY-1002 : len = 303232, over cnt = 587(1%), over = 1586, worst = 18
PHY-1002 : len = 311816, over cnt = 241(0%), over = 576, worst = 9
PHY-1002 : len = 315568, over cnt = 65(0%), over = 167, worst = 9
PHY-1002 : len = 316352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.450344s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (163.1%)

PHY-1001 : Congestion index: top1 = 35.32, top5 = 29.73, top10 = 26.60, top15 = 24.59.
OPT-1001 : End congestion update;  0.562108s wall, 0.812500s user + 0.031250s system = 0.843750s CPU (150.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.137412s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.3%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.699650s wall, 0.953125s user + 0.031250s system = 0.984375s CPU (140.7%)

OPT-1001 : Current memory(MB): used = 322, reserve = 305, peak = 325.
OPT-1001 : End physical optimization;  2.855490s wall, 3.484375s user + 0.046875s system = 3.531250s CPU (123.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2475 LUT to BLE ...
SYN-4008 : Packed 2475 LUT and 1137 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 560 SEQ with LUT/SLICE
SYN-4006 : 936 single LUT's are left
SYN-4006 : 536 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3011/5652 primitive instances ...
PHY-3001 : End packing;  0.277260s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.4%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3295 instances
RUN-1001 : 1561 mslices, 1562 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6371 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3852 nets have 2 pins
RUN-1001 : 1586 nets have [3 - 5] pins
RUN-1001 : 770 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 3293 instances, 3123 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1061 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 233712, Over = 54
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3075/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 304864, over cnt = 389(1%), over = 593, worst = 6
PHY-1002 : len = 305824, over cnt = 236(0%), over = 325, worst = 5
PHY-1002 : len = 307336, over cnt = 133(0%), over = 187, worst = 4
PHY-1002 : len = 308920, over cnt = 28(0%), over = 35, worst = 3
PHY-1002 : len = 309320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.546901s wall, 0.765625s user + 0.125000s system = 0.890625s CPU (162.8%)

PHY-1001 : Congestion index: top1 = 35.32, top5 = 29.04, top10 = 25.84, top15 = 23.72.
PHY-3001 : End congestion estimation;  0.684128s wall, 0.906250s user + 0.125000s system = 1.031250s CPU (150.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25869, tnet num: 6369, tinst num: 3293, tnode num: 31180, tedge num: 44522.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.292092s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.2%)

RUN-1004 : used memory is 328 MB, reserved memory is 311 MB, peak memory is 328 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.464894s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.31311e-05
PHY-3002 : Step(192): len = 224769, overlap = 54.5
PHY-3002 : Step(193): len = 221418, overlap = 53.5
PHY-3002 : Step(194): len = 212214, overlap = 55.75
PHY-3002 : Step(195): len = 208881, overlap = 62
PHY-3002 : Step(196): len = 207051, overlap = 62
PHY-3002 : Step(197): len = 204974, overlap = 68
PHY-3002 : Step(198): len = 203984, overlap = 74.5
PHY-3002 : Step(199): len = 203806, overlap = 76.5
PHY-3002 : Step(200): len = 203257, overlap = 78.75
PHY-3002 : Step(201): len = 203379, overlap = 79
PHY-3002 : Step(202): len = 203210, overlap = 78.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.62623e-05
PHY-3002 : Step(203): len = 210102, overlap = 67.75
PHY-3002 : Step(204): len = 211096, overlap = 65
PHY-3002 : Step(205): len = 211856, overlap = 61.25
PHY-3002 : Step(206): len = 212382, overlap = 61.25
PHY-3002 : Step(207): len = 212912, overlap = 61
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000132525
PHY-3002 : Step(208): len = 221028, overlap = 52.25
PHY-3002 : Step(209): len = 224190, overlap = 50.25
PHY-3002 : Step(210): len = 228408, overlap = 47
PHY-3002 : Step(211): len = 230071, overlap = 46.25
PHY-3002 : Step(212): len = 231867, overlap = 43.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000265049
PHY-3002 : Step(213): len = 235598, overlap = 39.5
PHY-3002 : Step(214): len = 240657, overlap = 35.75
PHY-3002 : Step(215): len = 244300, overlap = 32
PHY-3002 : Step(216): len = 243604, overlap = 29
PHY-3002 : Step(217): len = 243352, overlap = 27
PHY-3002 : Step(218): len = 243477, overlap = 26.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00044878
PHY-3002 : Step(219): len = 248039, overlap = 24.75
PHY-3002 : Step(220): len = 252547, overlap = 22.75
PHY-3002 : Step(221): len = 255505, overlap = 23.75
PHY-3002 : Step(222): len = 257384, overlap = 23.5
PHY-3002 : Step(223): len = 256729, overlap = 22.25
PHY-3002 : Step(224): len = 256469, overlap = 23
PHY-3002 : Step(225): len = 256098, overlap = 21.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000796093
PHY-3002 : Step(226): len = 260474, overlap = 19
PHY-3002 : Step(227): len = 262764, overlap = 19
PHY-3002 : Step(228): len = 265108, overlap = 19.25
PHY-3002 : Step(229): len = 267723, overlap = 17.5
PHY-3002 : Step(230): len = 267853, overlap = 16.5
PHY-3002 : Step(231): len = 267715, overlap = 16.75
PHY-3002 : Step(232): len = 267340, overlap = 17
PHY-3002 : Step(233): len = 267374, overlap = 16.5
PHY-3002 : Step(234): len = 267760, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.919792s wall, 0.625000s user + 1.703125s system = 2.328125s CPU (253.1%)

PHY-3001 : Trial Legalized: Len = 282185
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 234/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 350344, over cnt = 468(1%), over = 720, worst = 7
PHY-1002 : len = 352448, over cnt = 282(0%), over = 391, worst = 6
PHY-1002 : len = 354680, over cnt = 143(0%), over = 188, worst = 5
PHY-1002 : len = 356160, over cnt = 37(0%), over = 49, worst = 3
PHY-1002 : len = 356712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.900799s wall, 1.390625s user + 0.093750s system = 1.484375s CPU (164.8%)

PHY-1001 : Congestion index: top1 = 34.61, top5 = 28.95, top10 = 26.09, top15 = 24.22.
PHY-3001 : End congestion estimation;  1.055760s wall, 1.562500s user + 0.093750s system = 1.656250s CPU (156.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.168203s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (92.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000112284
PHY-3002 : Step(235): len = 264798, overlap = 2.5
PHY-3002 : Step(236): len = 255028, overlap = 10.75
PHY-3002 : Step(237): len = 252144, overlap = 10.25
PHY-3002 : Step(238): len = 251537, overlap = 10.25
PHY-3002 : Step(239): len = 250971, overlap = 10.25
PHY-3002 : Step(240): len = 250131, overlap = 10.75
PHY-3002 : Step(241): len = 250017, overlap = 10.75
PHY-3002 : Step(242): len = 249716, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009195s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (169.9%)

PHY-3001 : Legalized: Len = 255671, Over = 0
PHY-3001 : Spreading special nets. 39 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021740s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (143.7%)

PHY-3001 : 47 instances has been re-located, deltaX = 4, deltaY = 30, maxDist = 1.
PHY-3001 : Final: Len = 256413, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25869, tnet num: 6369, tinst num: 3293, tnode num: 31180, tedge num: 44522.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.337515s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.5%)

RUN-1004 : used memory is 327 MB, reserved memory is 311 MB, peak memory is 337 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1743/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 326808, over cnt = 486(1%), over = 750, worst = 6
PHY-1002 : len = 328680, over cnt = 296(0%), over = 405, worst = 4
PHY-1002 : len = 331328, over cnt = 106(0%), over = 138, worst = 3
PHY-1002 : len = 332720, over cnt = 9(0%), over = 12, worst = 3
PHY-1002 : len = 332936, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.749215s wall, 1.250000s user + 0.093750s system = 1.343750s CPU (179.4%)

PHY-1001 : Congestion index: top1 = 33.41, top5 = 28.15, top10 = 25.38, top15 = 23.52.
PHY-1001 : End incremental global routing;  0.898345s wall, 1.406250s user + 0.093750s system = 1.500000s CPU (167.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.181369s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (94.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.203226s wall, 1.687500s user + 0.109375s system = 1.796875s CPU (149.3%)

OPT-1001 : Current memory(MB): used = 331, reserve = 316, peak = 337.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5388/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 332936, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 332936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.088027s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (88.8%)

PHY-1001 : Congestion index: top1 = 33.36, top5 = 28.15, top10 = 25.38, top15 = 23.52.
OPT-1001 : End congestion update;  0.210840s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (103.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.126829s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.6%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.337796s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.8%)

OPT-1001 : Current memory(MB): used = 334, reserve = 317, peak = 337.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123141s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5388/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 332936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043223s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.4%)

PHY-1001 : Congestion index: top1 = 33.36, top5 = 28.15, top10 = 25.38, top15 = 23.52.
PHY-1001 : End incremental global routing;  0.167645s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.166228s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5388/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 332936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.047710s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.3%)

PHY-1001 : Congestion index: top1 = 33.36, top5 = 28.15, top10 = 25.38, top15 = 23.52.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121241s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.931034
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.683377s wall, 4.171875s user + 0.109375s system = 4.281250s CPU (116.2%)

RUN-1003 : finish command "place" in  22.806508s wall, 42.796875s user + 11.390625s system = 54.187500s CPU (237.6%)

RUN-1004 : used memory is 311 MB, reserved memory is 293 MB, peak memory is 337 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3295 instances
RUN-1001 : 1561 mslices, 1562 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6371 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3852 nets have 2 pins
RUN-1001 : 1586 nets have [3 - 5] pins
RUN-1001 : 770 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25869, tnet num: 6369, tinst num: 3293, tnode num: 31180, tedge num: 44522.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.282117s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.9%)

RUN-1004 : used memory is 328 MB, reserved memory is 311 MB, peak memory is 363 MB
PHY-1001 : 1561 mslices, 1562 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 318192, over cnt = 561(1%), over = 906, worst = 6
PHY-1002 : len = 321632, over cnt = 307(0%), over = 433, worst = 5
PHY-1002 : len = 324752, over cnt = 110(0%), over = 156, worst = 4
PHY-1002 : len = 326352, over cnt = 6(0%), over = 9, worst = 3
PHY-1002 : len = 326496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.855381s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (149.8%)

PHY-1001 : Congestion index: top1 = 33.02, top5 = 27.95, top10 = 25.29, top15 = 23.39.
PHY-1001 : End global routing;  0.991200s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (141.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 353, reserve = 336, peak = 363.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 351, reserve = 594, peak = 379.
PHY-1001 : End build detailed router design. 4.022696s wall, 3.953125s user + 0.062500s system = 4.015625s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 91456, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.097707s wall, 4.093750s user + 0.000000s system = 4.093750s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 385, reserve = 628, peak = 385.
PHY-1001 : End phase 1; 4.104209s wall, 4.109375s user + 0.000000s system = 4.109375s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 2517 net; 2.727691s wall, 2.703125s user + 0.015625s system = 2.718750s CPU (99.7%)

PHY-1022 : len = 864520, over cnt = 163(0%), over = 163, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 410, reserve = 632, peak = 410.
PHY-1001 : End initial routed; 10.566823s wall, 19.078125s user + 0.203125s system = 19.281250s CPU (182.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5157(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.648813s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 448, reserve = 638, peak = 448.
PHY-1001 : End phase 2; 12.215699s wall, 20.734375s user + 0.203125s system = 20.937500s CPU (171.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 864520, over cnt = 163(0%), over = 163, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023450s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 862048, over cnt = 36(0%), over = 36, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.167242s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (186.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 861840, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.086539s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (126.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 861744, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.067292s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 861752, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.053412s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (87.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5157(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.677686s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (99.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 31 feed throughs used by 26 nets
PHY-1001 : End commit to database; 0.781711s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 484, reserve = 673, peak = 484.
PHY-1001 : End phase 3; 3.024166s wall, 3.093750s user + 0.078125s system = 3.171875s CPU (104.9%)

PHY-1003 : Routed, final wirelength = 861752
PHY-1001 : Current memory(MB): used = 485, reserve = 675, peak = 485.
PHY-1001 : End export database. 0.024395s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.1%)

PHY-1001 : End detail routing;  23.691496s wall, 32.234375s user + 0.343750s system = 32.578125s CPU (137.5%)

RUN-1003 : finish command "route" in  26.222921s wall, 35.156250s user + 0.359375s system = 35.515625s CPU (135.4%)

RUN-1004 : used memory is 466 MB, reserved memory is 641 MB, peak memory is 488 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5384   out of  19600   27.47%
#reg                     2236   out of  19600   11.41%
#le                      5920
  #lut only              3684   out of   5920   62.23%
  #reg only               536   out of   5920    9.05%
  #lut&reg               1700   out of   5920   28.72%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                            Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                 997
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                              184
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                              46
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                              37
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_cam_vga_out/lt4_syn_58.q1                                       24
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_cam_vga_out/lt4_syn_58.q0                                       16
#7        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_20.f0                         10
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_2/u_three_martix/reg14_syn_60.f0    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                  6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                              0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                              0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5920   |3975    |1409    |2236    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |767    |525     |161     |391     |2       |0       |
|    command1                          |command                                    |54     |54      |0       |44      |0       |0       |
|    control1                          |control_interface                          |96     |59      |24      |50      |0       |0       |
|    data_path1                        |sdr_data_path                              |14     |14      |0       |3       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |132    |74      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |132    |74      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |24      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |27      |0       |33      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |123    |85      |18      |94      |1       |0       |
|      dcfifo_component                |softfifo                                   |123    |85      |18      |94      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |27      |0       |32      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |31      |0       |36      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |112    |68      |44      |29      |0       |0       |
|  u_camera_init                       |camera_init                                |562    |545     |9       |90      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |163    |162     |0       |48      |0       |0       |
|  u_camera_reader                     |camera_reader                              |92     |55      |17      |57      |0       |0       |
|  u_image_process                     |image_process                              |4132   |2548    |1168    |1605    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |178    |114     |45      |84      |2       |0       |
|      u_three_martix_4                |three_martix                               |166    |110     |45      |72      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |173    |107     |45      |88      |2       |0       |
|      u_three_martix_3                |three_martix                               |158    |100     |45      |73      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |927    |642     |249     |249     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |749    |434     |235     |287     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |502    |304     |190     |134     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |85     |55      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |83     |53      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |15      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |247    |130     |45      |153     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |736    |446     |235     |264     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |499    |309     |190     |117     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |83     |53      |30      |25      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |46     |26      |20      |7       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |51     |31      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |237    |137     |45      |147     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |722    |424     |235     |262     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |493    |303     |190     |133     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |33      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |229    |121     |45      |129     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |81     |21      |14      |54      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |374    |203     |92      |182     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |146    |94      |47      |47      |0       |0       |
|      u_three_martix_2                |three_martix                               |228    |109     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|  u_image_select                      |image_select                               |61     |61      |0       |31      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |162    |141     |10      |20      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3771  
    #2          2       684   
    #3          3       575   
    #4          4       274   
    #5        5-10      779   
    #6        11-50     128   
    #7       51-100      7    
    #8       101-500     5    
    #9        >500       1    
  Average     2.89            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3293
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6371, pip num: 60845
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 31
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3100 valid insts, and 186101 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.629013s wall, 70.359375s user + 0.687500s system = 71.046875s CPU (1262.2%)

RUN-1004 : used memory is 558 MB, reserved memory is 650 MB, peak memory is 735 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_181832.log"
