OpenROAD 79a46b62da64bbebc18f06b20c42211046de719a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/counter/runs/SUN1/tmp/merged.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/counter/runs/SUN1/tmp/merged.nom.lef
if {[info exists ::env(CLOCK_PORT)] && $::env(CLOCK_PORT) != ""} { 
    create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
} else {
    create_clock -name __VIRTUAL_CLK__ -period $::env(CLOCK_PERIOD)
    set ::env(CLOCK_PORT) __VIRTUAL_CLK__
}
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.033442
set_load  $cap_load [all_outputs]
puts "\[INFO\]: Setting clock uncertainity to: $::env(SYNTH_CLOCK_UNCERTAINITY)"
[INFO]: Setting clock uncertainity to: 0.25
set_clock_uncertainty $::env(SYNTH_CLOCK_UNCERTAINITY) [get_clocks $::env(CLOCK_PORT)]
puts "\[INFO\]: Setting clock transition to: $::env(SYNTH_CLOCK_TRANSITION)"
[INFO]: Setting clock transition to: 0.15
set_clock_transition $::env(SYNTH_CLOCK_TRANSITION) [get_clocks $::env(CLOCK_PORT)]
puts "\[INFO\]: Setting timing derate to: [expr {$::env(SYNTH_TIMING_DERATE) * 10}] %"
[INFO]: Setting timing derate to: 0.5 %
set_timing_derate -early [expr {1-$::env(SYNTH_TIMING_DERATE)}]
set_timing_derate -late [expr {1+$::env(SYNTH_TIMING_DERATE)}]
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _21_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _21_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _21_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.10    0.37    0.37 v _21_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.04                           out[1] (net)
                  0.10    0.00    0.38 v _12_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.09    0.12    0.50 ^ _12_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.01                           _05_ (net)
                  0.10    0.01    0.51 ^ _14_/B (sky130_fd_sc_hd__nor3_2)
                  0.02    0.05    0.56 v _14_/Y (sky130_fd_sc_hd__nor3_2)
     1    0.00                           _01_ (net)
                  0.02    0.00    0.56 v _21_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _21_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _22_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _22_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _22_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.20    0.42    0.42 ^ _22_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           out[2] (net)
                  0.20    0.00    0.42 ^ _17_/A1 (sky130_fd_sc_hd__o21a_2)
                  0.03    0.15    0.57 ^ _17_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _02_ (net)
                  0.03    0.00    0.57 ^ _22_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _22_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _23_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _23_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _23_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.10    0.37    0.37 v _23_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           out[3] (net)
                  0.10    0.00    0.37 v _19_/A1 (sky130_fd_sc_hd__o21a_2)
                  0.02    0.21    0.58 v _19_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _03_ (net)
                  0.02    0.00    0.59 v _23_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _23_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: _20_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _20_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _20_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.12    0.39    0.39 v _20_/Q (sky130_fd_sc_hd__dfxtp_2)
     6    0.05                           out[0] (net)
                  0.12    0.00    0.39 v _11_/A2 (sky130_fd_sc_hd__o21a_2)
                  0.02    0.20    0.59 v _11_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _00_ (net)
                  0.02    0.00    0.60 v _20_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.60   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _20_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: _22_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _22_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.10    0.37    0.37 v _22_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           out[2] (net)
                  0.10    0.00    0.37 v out[2] (out)
                                  0.37   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  2.12   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: enable (input port clocked by clk)
Endpoint: _23_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.08    0.05    2.05 ^ enable (in)
     5    0.02                           enable (net)
                  0.08    0.00    2.05 ^ _15_/A (sky130_fd_sc_hd__and4_2)
                  0.10    0.26    2.32 ^ _15_/X (sky130_fd_sc_hd__and4_2)
     3    0.01                           _07_ (net)
                  0.10    0.01    2.32 ^ _18_/A2 (sky130_fd_sc_hd__a21oi_2)
                  0.05    0.06    2.38 v _18_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _09_ (net)
                  0.06    0.00    2.39 v _19_/B1 (sky130_fd_sc_hd__o21a_2)
                  0.03    0.12    2.50 v _19_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _03_ (net)
                  0.03    0.00    2.51 v _23_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.51   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _23_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                  7.16   slack (MET)


Startpoint: enable (input port clocked by clk)
Endpoint: _22_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.08    0.05    2.05 ^ enable (in)
     5    0.02                           enable (net)
                  0.08    0.00    2.05 ^ _15_/A (sky130_fd_sc_hd__and4_2)
                  0.10    0.26    2.32 ^ _15_/X (sky130_fd_sc_hd__and4_2)
     3    0.01                           _07_ (net)
                  0.10    0.01    2.32 ^ _16_/B (sky130_fd_sc_hd__nor2_2)
                  0.03    0.04    2.36 v _16_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.00                           _08_ (net)
                  0.03    0.00    2.36 v _17_/B1 (sky130_fd_sc_hd__o21a_2)
                  0.03    0.10    2.47 v _17_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _02_ (net)
                  0.03    0.00    2.47 v _22_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.47   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _22_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: _20_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _20_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.26    0.52    0.52 ^ _20_/Q (sky130_fd_sc_hd__dfxtp_2)
     6    0.05                           out[0] (net)
                  0.26    0.00    0.52 ^ out[0] (out)
                                  0.52   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: _21_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _21_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.22    0.48    0.48 ^ _21_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.04                           out[1] (net)
                  0.22    0.00    0.48 ^ out[1] (out)
                                  0.48   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  7.27   slack (MET)


Startpoint: _23_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _23_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.21    0.47    0.47 ^ _23_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           out[3] (net)
                  0.21    0.00    0.47 ^ out[3] (out)
                                  0.47   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: enable (input port clocked by clk)
Endpoint: _23_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.08    0.05    2.05 ^ enable (in)
     5    0.02                           enable (net)
                  0.08    0.00    2.05 ^ _15_/A (sky130_fd_sc_hd__and4_2)
                  0.10    0.26    2.32 ^ _15_/X (sky130_fd_sc_hd__and4_2)
     3    0.01                           _07_ (net)
                  0.10    0.01    2.32 ^ _18_/A2 (sky130_fd_sc_hd__a21oi_2)
                  0.05    0.06    2.38 v _18_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _09_ (net)
                  0.06    0.00    2.39 v _19_/B1 (sky130_fd_sc_hd__o21a_2)
                  0.03    0.12    2.50 v _19_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _03_ (net)
                  0.03    0.00    2.51 v _23_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.51   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _23_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                  7.16   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 7.16

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.32
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_20_/CLK ^
   0.03
_20_/CLK ^
   0.03      0.00       0.00

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.76e-05   4.24e-06   3.38e-11   2.19e-05  89.3%
Combinational          1.91e-06   7.18e-07   2.65e-11   2.62e-06  10.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.95e-05   4.95e-06   6.03e-11   2.45e-05 100.0%
                          79.8%      20.2%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 171 u^2 100% utilization.
area_report_end
