Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Aug 21 17:33:17 2025
| Host         : DESKTOP-QLADQ4S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-1  Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.835        0.000                      0                  483        0.109        0.000                      0                  483        3.000        0.000                       0                   261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 40.000}     80.000          12.500          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       13.835        0.000                      0                  483        0.109        0.000                      0                  483        9.500        0.000                       0                   254  
  clk_out2_clk_wiz_0                                                                                                                                                   77.845        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.835ns  (required time - arrival time)
  Source:                 fsm_inst/max_adc1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/stable_bits1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 1.979ns (33.012%)  route 4.016ns (66.988%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.696    -0.844    fsm_inst/CLK
    SLICE_X5Y119         FDCE                                         r  fsm_inst/max_adc1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDCE (Prop_fdce_C_Q)         0.456    -0.388 r  fsm_inst/max_adc1_reg[0]/Q
                         net (fo=8, routed)           1.416     1.028    fsm_inst/max_adc1_reg_n_0_[0]
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.124     1.152 r  fsm_inst/stable_bits12_carry_i_6/O
                         net (fo=1, routed)           0.000     1.152    fsm_inst/stable_bits12_carry_i_6_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     1.760 r  fsm_inst/stable_bits12_carry/O[3]
                         net (fo=5, routed)           1.030     2.790    fsm_inst/stable_bits12[3]
    SLICE_X7Y116         LUT5 (Prop_lut5_I3_O)        0.335     3.125 f  fsm_inst/stable_bits1[1]_i_6/O
                         net (fo=5, routed)           0.914     4.039    fsm_inst/stable_bits1[1]_i_6_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I4_O)        0.332     4.371 r  fsm_inst/stable_bits1[0]_i_2/O
                         net (fo=1, routed)           0.656     5.027    fsm_inst/stable_bits1[0]_i_2_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I0_O)        0.124     5.151 r  fsm_inst/stable_bits1[0]_i_1/O
                         net (fo=1, routed)           0.000     5.151    fsm_inst/stable_bits1[0]_i_1_n_0
    SLICE_X9Y116         FDCE                                         r  fsm_inst/stable_bits1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.501    18.480    fsm_inst/CLK
    SLICE_X9Y116         FDCE                                         r  fsm_inst/stable_bits1_reg[0]/C
                         clock pessimism              0.560    19.040    
                         clock uncertainty           -0.084    18.956    
    SLICE_X9Y116         FDCE (Setup_fdce_C_D)        0.029    18.985    fsm_inst/stable_bits1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.985    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                 13.835    

Slack (MET) :             14.190ns  (required time - arrival time)
  Source:                 fsm_inst/min_adc1_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/stable_bits1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 2.080ns (36.562%)  route 3.609ns (63.438%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.694    -0.846    fsm_inst/CLK
    SLICE_X5Y121         FDPE                                         r  fsm_inst/min_adc1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDPE (Prop_fdpe_C_Q)         0.456    -0.390 r  fsm_inst/min_adc1_reg[8]/Q
                         net (fo=8, routed)           1.648     1.258    fsm_inst/min_adc1_reg_n_0_[8]
    SLICE_X6Y117         LUT4 (Prop_lut4_I0_O)        0.124     1.382 r  fsm_inst/stable_bits12_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.382    fsm_inst/stable_bits12_carry__1_i_7_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.915 r  fsm_inst/stable_bits12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.915    fsm_inst/stable_bits12_carry__1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.072 f  fsm_inst/stable_bits12_carry__2/CO[1]
                         net (fo=3, routed)           1.062     3.133    fsm_inst/stable_bits12_carry__2_n_2
    SLICE_X8Y117         LUT4 (Prop_lut4_I2_O)        0.358     3.491 f  fsm_inst/stable_bits1[1]_i_5/O
                         net (fo=1, routed)           0.735     4.226    fsm_inst/stable_bits1[1]_i_5_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.328     4.554 f  fsm_inst/stable_bits1[1]_i_2/O
                         net (fo=1, routed)           0.165     4.719    fsm_inst/stable_bits1[1]_i_2_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.124     4.843 r  fsm_inst/stable_bits1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.843    fsm_inst/stable_bits1[1]_i_1_n_0
    SLICE_X8Y116         FDCE                                         r  fsm_inst/stable_bits1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.501    18.480    fsm_inst/CLK
    SLICE_X8Y116         FDCE                                         r  fsm_inst/stable_bits1_reg[1]/C
                         clock pessimism              0.560    19.040    
                         clock uncertainty           -0.084    18.956    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)        0.077    19.033    fsm_inst/stable_bits1_reg[1]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                 14.190    

Slack (MET) :             14.212ns  (required time - arrival time)
  Source:                 fsm_inst/min_adc2_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/stable_bits2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 1.750ns (30.392%)  route 4.008ns (69.608%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.692    -0.848    fsm_inst/CLK
    SLICE_X3Y127         FDPE                                         r  fsm_inst/min_adc2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDPE (Prop_fdpe_C_Q)         0.456    -0.392 r  fsm_inst/min_adc2_reg[2]/Q
                         net (fo=8, routed)           1.150     0.758    fsm_inst/min_adc2_reg_n_0_[2]
    SLICE_X1Y124         LUT4 (Prop_lut4_I0_O)        0.124     0.882 r  fsm_inst/stable_bits22_carry_i_3/O
                         net (fo=1, routed)           0.000     0.882    fsm_inst/stable_bits22_carry_i_3_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.283 r  fsm_inst/stable_bits22_carry/CO[3]
                         net (fo=1, routed)           0.009     1.292    fsm_inst/stable_bits22_carry_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.514 f  fsm_inst/stable_bits22_carry__0/O[0]
                         net (fo=6, routed)           1.117     2.631    fsm_inst/stable_bits22[4]
    SLICE_X0Y124         LUT5 (Prop_lut5_I4_O)        0.299     2.930 r  fsm_inst/stable_bits2[1]_i_6/O
                         net (fo=4, routed)           1.063     3.993    fsm_inst/stable_bits2[1]_i_6_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I3_O)        0.124     4.117 r  fsm_inst/stable_bits2[0]_i_4/O
                         net (fo=1, routed)           0.669     4.786    fsm_inst/stable_bits2[0]_i_4_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I5_O)        0.124     4.910 r  fsm_inst/stable_bits2[0]_i_1/O
                         net (fo=1, routed)           0.000     4.910    fsm_inst/stable_bits2[0]_i_1_n_0
    SLICE_X2Y126         FDCE                                         r  fsm_inst/stable_bits2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.574    18.553    fsm_inst/CLK
    SLICE_X2Y126         FDCE                                         r  fsm_inst/stable_bits2_reg[0]/C
                         clock pessimism              0.576    19.129    
                         clock uncertainty           -0.084    19.045    
    SLICE_X2Y126         FDCE (Setup_fdce_C_D)        0.077    19.122    fsm_inst/stable_bits2_reg[0]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                 14.212    

Slack (MET) :             14.310ns  (required time - arrival time)
  Source:                 fsm_inst/wait_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/wait_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 1.326ns (24.645%)  route 4.055ns (75.355%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 18.561 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.698    -0.842    fsm_inst/CLK
    SLICE_X0Y118         FDCE                                         r  fsm_inst/wait_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.419    -0.423 f  fsm_inst/wait_counter_reg[13]/Q
                         net (fo=2, routed)           1.231     0.808    fsm_inst/wait_counter[13]
    SLICE_X0Y118         LUT6 (Prop_lut6_I0_O)        0.299     1.107 f  fsm_inst/FSM_onehot_current_state[2]_i_5/O
                         net (fo=1, routed)           0.488     1.595    fsm_inst/FSM_onehot_current_state[2]_i_5_n_0
    SLICE_X0Y119         LUT5 (Prop_lut5_I4_O)        0.124     1.719 f  fsm_inst/FSM_onehot_current_state[2]_i_3/O
                         net (fo=2, routed)           0.749     2.468    fsm_inst/FSM_onehot_current_state[2]_i_3_n_0
    SLICE_X2Y121         LUT4 (Prop_lut4_I0_O)        0.153     2.621 r  fsm_inst/FSM_onehot_current_state[1]_i_2/O
                         net (fo=2, routed)           0.707     3.327    fsm_inst/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X2Y121         LUT2 (Prop_lut2_I1_O)        0.331     3.658 r  fsm_inst/wait_counter[24]_i_1/O
                         net (fo=25, routed)          0.880     4.538    fsm_inst/wait_counter[24]_i_1_n_0
    SLICE_X0Y116         FDCE                                         r  fsm_inst/wait_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.582    18.561    fsm_inst/CLK
    SLICE_X0Y116         FDCE                                         r  fsm_inst/wait_counter_reg[0]/C
                         clock pessimism              0.576    19.137    
                         clock uncertainty           -0.084    19.053    
    SLICE_X0Y116         FDCE (Setup_fdce_C_CE)      -0.205    18.848    fsm_inst/wait_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.848    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                 14.310    

Slack (MET) :             14.310ns  (required time - arrival time)
  Source:                 fsm_inst/wait_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/wait_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 1.326ns (24.645%)  route 4.055ns (75.355%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 18.561 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.698    -0.842    fsm_inst/CLK
    SLICE_X0Y118         FDCE                                         r  fsm_inst/wait_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.419    -0.423 f  fsm_inst/wait_counter_reg[13]/Q
                         net (fo=2, routed)           1.231     0.808    fsm_inst/wait_counter[13]
    SLICE_X0Y118         LUT6 (Prop_lut6_I0_O)        0.299     1.107 f  fsm_inst/FSM_onehot_current_state[2]_i_5/O
                         net (fo=1, routed)           0.488     1.595    fsm_inst/FSM_onehot_current_state[2]_i_5_n_0
    SLICE_X0Y119         LUT5 (Prop_lut5_I4_O)        0.124     1.719 f  fsm_inst/FSM_onehot_current_state[2]_i_3/O
                         net (fo=2, routed)           0.749     2.468    fsm_inst/FSM_onehot_current_state[2]_i_3_n_0
    SLICE_X2Y121         LUT4 (Prop_lut4_I0_O)        0.153     2.621 r  fsm_inst/FSM_onehot_current_state[1]_i_2/O
                         net (fo=2, routed)           0.707     3.327    fsm_inst/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X2Y121         LUT2 (Prop_lut2_I1_O)        0.331     3.658 r  fsm_inst/wait_counter[24]_i_1/O
                         net (fo=25, routed)          0.880     4.538    fsm_inst/wait_counter[24]_i_1_n_0
    SLICE_X0Y116         FDCE                                         r  fsm_inst/wait_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.582    18.561    fsm_inst/CLK
    SLICE_X0Y116         FDCE                                         r  fsm_inst/wait_counter_reg[1]/C
                         clock pessimism              0.576    19.137    
                         clock uncertainty           -0.084    19.053    
    SLICE_X0Y116         FDCE (Setup_fdce_C_CE)      -0.205    18.848    fsm_inst/wait_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         18.848    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                 14.310    

Slack (MET) :             14.310ns  (required time - arrival time)
  Source:                 fsm_inst/wait_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/wait_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 1.326ns (24.645%)  route 4.055ns (75.355%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 18.561 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.698    -0.842    fsm_inst/CLK
    SLICE_X0Y118         FDCE                                         r  fsm_inst/wait_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.419    -0.423 f  fsm_inst/wait_counter_reg[13]/Q
                         net (fo=2, routed)           1.231     0.808    fsm_inst/wait_counter[13]
    SLICE_X0Y118         LUT6 (Prop_lut6_I0_O)        0.299     1.107 f  fsm_inst/FSM_onehot_current_state[2]_i_5/O
                         net (fo=1, routed)           0.488     1.595    fsm_inst/FSM_onehot_current_state[2]_i_5_n_0
    SLICE_X0Y119         LUT5 (Prop_lut5_I4_O)        0.124     1.719 f  fsm_inst/FSM_onehot_current_state[2]_i_3/O
                         net (fo=2, routed)           0.749     2.468    fsm_inst/FSM_onehot_current_state[2]_i_3_n_0
    SLICE_X2Y121         LUT4 (Prop_lut4_I0_O)        0.153     2.621 r  fsm_inst/FSM_onehot_current_state[1]_i_2/O
                         net (fo=2, routed)           0.707     3.327    fsm_inst/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X2Y121         LUT2 (Prop_lut2_I1_O)        0.331     3.658 r  fsm_inst/wait_counter[24]_i_1/O
                         net (fo=25, routed)          0.880     4.538    fsm_inst/wait_counter[24]_i_1_n_0
    SLICE_X0Y116         FDCE                                         r  fsm_inst/wait_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.582    18.561    fsm_inst/CLK
    SLICE_X0Y116         FDCE                                         r  fsm_inst/wait_counter_reg[2]/C
                         clock pessimism              0.576    19.137    
                         clock uncertainty           -0.084    19.053    
    SLICE_X0Y116         FDCE (Setup_fdce_C_CE)      -0.205    18.848    fsm_inst/wait_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         18.848    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                 14.310    

Slack (MET) :             14.310ns  (required time - arrival time)
  Source:                 fsm_inst/wait_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/wait_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 1.326ns (24.645%)  route 4.055ns (75.355%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 18.561 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.698    -0.842    fsm_inst/CLK
    SLICE_X0Y118         FDCE                                         r  fsm_inst/wait_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.419    -0.423 f  fsm_inst/wait_counter_reg[13]/Q
                         net (fo=2, routed)           1.231     0.808    fsm_inst/wait_counter[13]
    SLICE_X0Y118         LUT6 (Prop_lut6_I0_O)        0.299     1.107 f  fsm_inst/FSM_onehot_current_state[2]_i_5/O
                         net (fo=1, routed)           0.488     1.595    fsm_inst/FSM_onehot_current_state[2]_i_5_n_0
    SLICE_X0Y119         LUT5 (Prop_lut5_I4_O)        0.124     1.719 f  fsm_inst/FSM_onehot_current_state[2]_i_3/O
                         net (fo=2, routed)           0.749     2.468    fsm_inst/FSM_onehot_current_state[2]_i_3_n_0
    SLICE_X2Y121         LUT4 (Prop_lut4_I0_O)        0.153     2.621 r  fsm_inst/FSM_onehot_current_state[1]_i_2/O
                         net (fo=2, routed)           0.707     3.327    fsm_inst/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X2Y121         LUT2 (Prop_lut2_I1_O)        0.331     3.658 r  fsm_inst/wait_counter[24]_i_1/O
                         net (fo=25, routed)          0.880     4.538    fsm_inst/wait_counter[24]_i_1_n_0
    SLICE_X0Y116         FDCE                                         r  fsm_inst/wait_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.582    18.561    fsm_inst/CLK
    SLICE_X0Y116         FDCE                                         r  fsm_inst/wait_counter_reg[3]/C
                         clock pessimism              0.576    19.137    
                         clock uncertainty           -0.084    19.053    
    SLICE_X0Y116         FDCE (Setup_fdce_C_CE)      -0.205    18.848    fsm_inst/wait_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.848    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                 14.310    

Slack (MET) :             14.324ns  (required time - arrival time)
  Source:                 fsm_inst/adc_shift_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/min_adc1_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 1.749ns (34.294%)  route 3.351ns (65.706%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.696    -0.844    fsm_inst/CLK
    SLICE_X3Y120         FDCE                                         r  fsm_inst/adc_shift_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.425 r  fsm_inst/adc_shift_reg1_reg[1]/Q
                         net (fo=9, routed)           1.362     0.937    fsm_inst/p_0_in_1[2]
    SLICE_X8Y119         LUT4 (Prop_lut4_I2_O)        0.299     1.236 r  fsm_inst/min_adc10_carry_i_8/O
                         net (fo=1, routed)           0.000     1.236    fsm_inst/min_adc10_carry_i_8_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.749 r  fsm_inst/min_adc10_carry/CO[3]
                         net (fo=1, routed)           0.000     1.749    fsm_inst/min_adc10_carry_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.906 r  fsm_inst/min_adc10_carry__0/CO[1]
                         net (fo=1, routed)           0.971     2.877    fsm_inst/min_adc10_carry__0_n_2
    SLICE_X4Y122         LUT2 (Prop_lut2_I0_O)        0.361     3.238 r  fsm_inst/min_adc1[11]_i_1/O
                         net (fo=12, routed)          1.018     4.256    fsm_inst/min_adc1
    SLICE_X8Y119         FDPE                                         r  fsm_inst/min_adc1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.497    18.476    fsm_inst/CLK
    SLICE_X8Y119         FDPE                                         r  fsm_inst/min_adc1_reg[1]/C
                         clock pessimism              0.560    19.036    
                         clock uncertainty           -0.084    18.952    
    SLICE_X8Y119         FDPE (Setup_fdpe_C_CE)      -0.372    18.580    fsm_inst/min_adc1_reg[1]
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 14.324    

Slack (MET) :             14.324ns  (required time - arrival time)
  Source:                 fsm_inst/adc_shift_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/min_adc1_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 1.749ns (34.294%)  route 3.351ns (65.706%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.696    -0.844    fsm_inst/CLK
    SLICE_X3Y120         FDCE                                         r  fsm_inst/adc_shift_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.425 r  fsm_inst/adc_shift_reg1_reg[1]/Q
                         net (fo=9, routed)           1.362     0.937    fsm_inst/p_0_in_1[2]
    SLICE_X8Y119         LUT4 (Prop_lut4_I2_O)        0.299     1.236 r  fsm_inst/min_adc10_carry_i_8/O
                         net (fo=1, routed)           0.000     1.236    fsm_inst/min_adc10_carry_i_8_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.749 r  fsm_inst/min_adc10_carry/CO[3]
                         net (fo=1, routed)           0.000     1.749    fsm_inst/min_adc10_carry_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.906 r  fsm_inst/min_adc10_carry__0/CO[1]
                         net (fo=1, routed)           0.971     2.877    fsm_inst/min_adc10_carry__0_n_2
    SLICE_X4Y122         LUT2 (Prop_lut2_I0_O)        0.361     3.238 r  fsm_inst/min_adc1[11]_i_1/O
                         net (fo=12, routed)          1.018     4.256    fsm_inst/min_adc1
    SLICE_X8Y119         FDPE                                         r  fsm_inst/min_adc1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.497    18.476    fsm_inst/CLK
    SLICE_X8Y119         FDPE                                         r  fsm_inst/min_adc1_reg[3]/C
                         clock pessimism              0.560    19.036    
                         clock uncertainty           -0.084    18.952    
    SLICE_X8Y119         FDPE (Setup_fdpe_C_CE)      -0.372    18.580    fsm_inst/min_adc1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 14.324    

Slack (MET) :             14.324ns  (required time - arrival time)
  Source:                 fsm_inst/adc_shift_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/min_adc1_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 1.749ns (34.294%)  route 3.351ns (65.706%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.696    -0.844    fsm_inst/CLK
    SLICE_X3Y120         FDCE                                         r  fsm_inst/adc_shift_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.425 r  fsm_inst/adc_shift_reg1_reg[1]/Q
                         net (fo=9, routed)           1.362     0.937    fsm_inst/p_0_in_1[2]
    SLICE_X8Y119         LUT4 (Prop_lut4_I2_O)        0.299     1.236 r  fsm_inst/min_adc10_carry_i_8/O
                         net (fo=1, routed)           0.000     1.236    fsm_inst/min_adc10_carry_i_8_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.749 r  fsm_inst/min_adc10_carry/CO[3]
                         net (fo=1, routed)           0.000     1.749    fsm_inst/min_adc10_carry_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.906 r  fsm_inst/min_adc10_carry__0/CO[1]
                         net (fo=1, routed)           0.971     2.877    fsm_inst/min_adc10_carry__0_n_2
    SLICE_X4Y122         LUT2 (Prop_lut2_I0_O)        0.361     3.238 r  fsm_inst/min_adc1[11]_i_1/O
                         net (fo=12, routed)          1.018     4.256    fsm_inst/min_adc1
    SLICE_X8Y119         FDPE                                         r  fsm_inst/min_adc1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.497    18.476    fsm_inst/CLK
    SLICE_X8Y119         FDPE                                         r  fsm_inst/min_adc1_reg[7]/C
                         clock pessimism              0.560    19.036    
                         clock uncertainty           -0.084    18.952    
    SLICE_X8Y119         FDPE (Setup_fdpe_C_CE)      -0.372    18.580    fsm_inst/min_adc1_reg[7]
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 14.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fsm_inst/mask2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/final_adc2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.584    -0.580    fsm_inst/CLK
    SLICE_X7Y125         FDCE                                         r  fsm_inst/mask2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  fsm_inst/mask2_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.383    fsm_inst/mask2[4]
    SLICE_X6Y125         LUT2 (Prop_lut2_I0_O)        0.045    -0.338 r  fsm_inst/final_adc2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    fsm_inst/final_adc20[4]
    SLICE_X6Y125         FDRE                                         r  fsm_inst/final_adc2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.851    -0.821    fsm_inst/CLK
    SLICE_X6Y125         FDRE                                         r  fsm_inst/final_adc2_reg[4]/C
                         clock pessimism              0.254    -0.567    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.120    -0.447    fsm_inst/final_adc2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 fsm_inst/max_adc2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/masking2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.252%)  route 0.091ns (32.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.585    -0.579    fsm_inst/CLK
    SLICE_X3Y124         FDCE                                         r  fsm_inst/max_adc2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  fsm_inst/max_adc2_reg[6]/Q
                         net (fo=9, routed)           0.091    -0.348    fsm_inst/max_adc2_reg_n_0_[6]
    SLICE_X2Y124         LUT2 (Prop_lut2_I1_O)        0.045    -0.303 r  fsm_inst/masking2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    fsm_inst/masking2[6]_i_1_n_0
    SLICE_X2Y124         FDCE                                         r  fsm_inst/masking2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.855    -0.818    fsm_inst/CLK
    SLICE_X2Y124         FDCE                                         r  fsm_inst/masking2_reg[6]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X2Y124         FDCE (Hold_fdce_C_D)         0.121    -0.445    fsm_inst/masking2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 fsm_inst/final_adc2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/key_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.585    -0.579    fsm_inst/CLK
    SLICE_X7Y126         FDRE                                         r  fsm_inst/final_adc2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  fsm_inst/final_adc2_reg[10]/Q
                         net (fo=1, routed)           0.091    -0.347    fsm_inst/in8[10]
    SLICE_X6Y126         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  fsm_inst/key[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    fsm_inst/key[10]
    SLICE_X6Y126         FDCE                                         r  fsm_inst/key_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.852    -0.820    fsm_inst/CLK
    SLICE_X6Y126         FDCE                                         r  fsm_inst/key_reg[10]/C
                         clock pessimism              0.254    -0.566    
    SLICE_X6Y126         FDCE (Hold_fdce_C_D)         0.121    -0.445    fsm_inst/key_reg[10]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fsm_inst/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.526%)  route 0.121ns (39.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.588    -0.576    fsm_inst/CLK
    SLICE_X3Y122         FDCE                                         r  fsm_inst/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  fsm_inst/FSM_onehot_current_state_reg[3]/Q
                         net (fo=7, routed)           0.121    -0.314    fsm_inst/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  fsm_inst/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    fsm_inst/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X2Y122         FDPE                                         r  fsm_inst/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.858    -0.815    fsm_inst/CLK
    SLICE_X2Y122         FDPE                                         r  fsm_inst/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X2Y122         FDPE (Hold_fdpe_C_D)         0.120    -0.443    fsm_inst/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 fsm_inst/debounce_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/debounce_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.557    -0.607    fsm_inst/CLK
    SLICE_X9Y126         FDCE                                         r  fsm_inst/debounce_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  fsm_inst/debounce_cnt_reg[0]/Q
                         net (fo=6, routed)           0.122    -0.345    fsm_inst/debounce_cnt_reg_n_0_[0]
    SLICE_X8Y126         LUT6 (Prop_lut6_I3_O)        0.045    -0.300 r  fsm_inst/debounce_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    fsm_inst/debounce_cnt[4]_i_1_n_0
    SLICE_X8Y126         FDCE                                         r  fsm_inst/debounce_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.825    -0.848    fsm_inst/CLK
    SLICE_X8Y126         FDCE                                         r  fsm_inst/debounce_cnt_reg[4]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X8Y126         FDCE (Hold_fdce_C_D)         0.120    -0.474    fsm_inst/debounce_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 fsm_inst/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.749%)  route 0.125ns (40.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.588    -0.576    fsm_inst/CLK
    SLICE_X3Y122         FDCE                                         r  fsm_inst/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  fsm_inst/FSM_onehot_current_state_reg[3]/Q
                         net (fo=7, routed)           0.125    -0.310    fsm_inst/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X2Y122         LUT2 (Prop_lut2_I0_O)        0.045    -0.265 r  fsm_inst/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    fsm_inst/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X2Y122         FDCE                                         r  fsm_inst/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.858    -0.815    fsm_inst/CLK
    SLICE_X2Y122         FDCE                                         r  fsm_inst/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X2Y122         FDCE (Hold_fdce_C_D)         0.121    -0.442    fsm_inst/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fsm_inst/adc_shift_reg2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/min_adc2_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.490%)  route 0.150ns (51.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.587    -0.577    fsm_inst/CLK
    SLICE_X5Y127         FDCE                                         r  fsm_inst/adc_shift_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  fsm_inst/adc_shift_reg2_reg[8]/Q
                         net (fo=9, routed)           0.150    -0.286    fsm_inst/p_0_in__0[9]
    SLICE_X3Y127         FDPE                                         r  fsm_inst/min_adc2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.858    -0.815    fsm_inst/CLK
    SLICE_X3Y127         FDPE                                         r  fsm_inst/min_adc2_reg[8]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X3Y127         FDPE (Hold_fdpe_C_D)         0.076    -0.464    fsm_inst/min_adc2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 fsm_inst/final_adc2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/key_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.585    -0.579    fsm_inst/CLK
    SLICE_X7Y126         FDRE                                         r  fsm_inst/final_adc2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  fsm_inst/final_adc2_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.299    fsm_inst/in8[11]
    SLICE_X6Y126         LUT2 (Prop_lut2_I1_O)        0.047    -0.252 r  fsm_inst/key[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    fsm_inst/key[11]
    SLICE_X6Y126         FDCE                                         r  fsm_inst/key_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.852    -0.820    fsm_inst/CLK
    SLICE_X6Y126         FDCE                                         r  fsm_inst/key_reg[11]/C
                         clock pessimism              0.254    -0.566    
    SLICE_X6Y126         FDCE (Hold_fdce_C_D)         0.131    -0.435    fsm_inst/key_reg[11]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fsm_inst/max_adc2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/masking2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.989%)  route 0.140ns (43.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.585    -0.579    fsm_inst/CLK
    SLICE_X3Y124         FDCE                                         r  fsm_inst/max_adc2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  fsm_inst/max_adc2_reg[3]/Q
                         net (fo=9, routed)           0.140    -0.298    fsm_inst/max_adc2_reg_n_0_[3]
    SLICE_X2Y123         LUT2 (Prop_lut2_I1_O)        0.045    -0.253 r  fsm_inst/masking2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    fsm_inst/masking2[3]_i_1_n_0
    SLICE_X2Y123         FDCE                                         r  fsm_inst/masking2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.855    -0.817    fsm_inst/CLK
    SLICE_X2Y123         FDCE                                         r  fsm_inst/masking2_reg[3]/C
                         clock pessimism              0.252    -0.565    
    SLICE_X2Y123         FDCE (Hold_fdce_C_D)         0.121    -0.444    fsm_inst/masking2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 fsm_inst/adc_shift_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_inst/max_adc1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.096%)  route 0.158ns (52.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.589    -0.575    fsm_inst/CLK
    SLICE_X3Y120         FDCE                                         r  fsm_inst/adc_shift_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  fsm_inst/adc_shift_reg1_reg[0]/Q
                         net (fo=9, routed)           0.158    -0.276    fsm_inst/p_0_in_1[1]
    SLICE_X5Y119         FDCE                                         r  fsm_inst/max_adc1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.857    -0.815    fsm_inst/CLK
    SLICE_X5Y119         FDCE                                         r  fsm_inst/max_adc1_reg[0]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X5Y119         FDCE (Hold_fdce_C_D)         0.070    -0.470    fsm_inst/max_adc1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X2Y122     fsm_inst/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y121     fsm_inst/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y121     fsm_inst/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y122     fsm_inst/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y122     fsm_inst/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X5Y123     fsm_inst/FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y122     fsm_inst/FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X5Y120     fsm_inst/FSM_onehot_current_state_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X2Y122     fsm_inst/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X2Y122     fsm_inst/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y121     fsm_inst/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y121     fsm_inst/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y121     fsm_inst/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y121     fsm_inst/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y122     fsm_inst/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y122     fsm_inst/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y122     fsm_inst/FSM_onehot_current_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y122     fsm_inst/FSM_onehot_current_state_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X2Y122     fsm_inst/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X2Y122     fsm_inst/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y121     fsm_inst/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y121     fsm_inst/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y121     fsm_inst/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y121     fsm_inst/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y122     fsm_inst/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y122     fsm_inst/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y122     fsm_inst/FSM_onehot_current_state_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y122     fsm_inst/FSM_onehot_current_state_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       77.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         80.000      77.845     BUFGCTRL_X0Y16   clk_wiz_inst/inst/clkout2_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X0Y100    oddr_adc_clk_out/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_inst/key_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.427ns  (logic 4.224ns (50.125%)  route 4.203ns (49.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.690    -0.850    fsm_inst/CLK
    SLICE_X6Y126         FDCE                                         r  fsm_inst/key_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDCE (Prop_fdce_C_Q)         0.478    -0.372 r  fsm_inst/key_reg[11]/Q
                         net (fo=1, routed)           4.203     3.831    key_OBUF[11]
    V11                  OBUF (Prop_obuf_I_O)         3.746     7.577 r  key_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.577    key[11]
    V11                                                               r  key[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/key_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.316ns  (logic 4.186ns (50.335%)  route 4.130ns (49.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.690    -0.850    fsm_inst/CLK
    SLICE_X6Y126         FDCE                                         r  fsm_inst/key_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDCE (Prop_fdce_C_Q)         0.478    -0.372 r  fsm_inst/key_reg[17]/Q
                         net (fo=1, routed)           4.130     3.758    key_OBUF[17]
    D3                   OBUF (Prop_obuf_I_O)         3.708     7.465 r  key_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.465    key[17]
    D3                                                                r  key[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/key_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.144ns (50.003%)  route 4.144ns (49.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.691    -0.849    fsm_inst/CLK
    SLICE_X4Y122         FDCE                                         r  fsm_inst/key_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.419    -0.430 r  fsm_inst/key_reg[15]/Q
                         net (fo=1, routed)           4.144     3.714    key_OBUF[15]
    U13                  OBUF (Prop_obuf_I_O)         3.725     7.439 r  key_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.439    key[15]
    U13                                                               r  key[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/key_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.284ns  (logic 4.148ns (50.075%)  route 4.136ns (49.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.691    -0.849    fsm_inst/CLK
    SLICE_X3Y123         FDCE                                         r  fsm_inst/key_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.419    -0.430 r  fsm_inst/key_reg[13]/Q
                         net (fo=1, routed)           4.136     3.706    key_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.729     7.435 r  key_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.435    key[13]
    V14                                                               r  key[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/key_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.216ns  (logic 4.073ns (49.575%)  route 4.143ns (50.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.690    -0.850    fsm_inst/CLK
    SLICE_X6Y126         FDCE                                         r  fsm_inst/key_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDCE (Prop_fdce_C_Q)         0.518    -0.332 r  fsm_inst/key_reg[16]/Q
                         net (fo=1, routed)           4.143     3.811    key_OBUF[16]
    D4                   OBUF (Prop_obuf_I_O)         3.555     7.366 r  key_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.366    key[16]
    D4                                                                r  key[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/key_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.151ns  (logic 4.013ns (49.234%)  route 4.138ns (50.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.691    -0.849    fsm_inst/CLK
    SLICE_X4Y122         FDCE                                         r  fsm_inst/key_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.456    -0.393 r  fsm_inst/key_reg[14]/Q
                         net (fo=1, routed)           4.138     3.745    key_OBUF[14]
    T13                  OBUF (Prop_obuf_I_O)         3.557     7.301 r  key_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.301    key[14]
    T13                                                               r  key[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/key_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.131ns  (logic 4.097ns (50.388%)  route 4.034ns (49.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.690    -0.850    fsm_inst/CLK
    SLICE_X6Y126         FDCE                                         r  fsm_inst/key_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDCE (Prop_fdce_C_Q)         0.518    -0.332 r  fsm_inst/key_reg[10]/Q
                         net (fo=1, routed)           4.034     3.702    key_OBUF[10]
    V10                  OBUF (Prop_obuf_I_O)         3.579     7.281 r  key_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.281    key[10]
    V10                                                               r  key[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/key_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.969ns  (logic 4.008ns (50.300%)  route 3.961ns (49.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.691    -0.849    fsm_inst/CLK
    SLICE_X3Y123         FDCE                                         r  fsm_inst/key_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.456    -0.393 r  fsm_inst/key_reg[12]/Q
                         net (fo=1, routed)           3.961     3.567    key_OBUF[12]
    U14                  OBUF (Prop_obuf_I_O)         3.552     7.120 r  key_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.120    key[12]
    U14                                                               r  key[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.968ns  (logic 4.034ns (50.629%)  route 3.934ns (49.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.691    -0.849    fsm_inst/CLK
    SLICE_X3Y123         FDCE                                         r  fsm_inst/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.456    -0.393 r  fsm_inst/key_reg[8]/Q
                         net (fo=1, routed)           3.934     3.541    key_OBUF[8]
    U12                  OBUF (Prop_obuf_I_O)         3.578     7.119 r  key_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.119    key[8]
    U12                                                               r  key[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/key_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.033ns  (logic 4.130ns (51.408%)  route 3.903ns (48.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.612    -0.928    fsm_inst/CLK
    SLICE_X9Y123         FDCE                                         r  fsm_inst/key_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDCE (Prop_fdce_C_Q)         0.419    -0.509 r  fsm_inst/key_reg[19]/Q
                         net (fo=1, routed)           3.903     3.394    key_OBUF[19]
    F3                   OBUF (Prop_obuf_I_O)         3.711     7.105 r  key_OBUF[19]_inst/O
                         net (fo=0)                   0.000     7.105    key[19]
    F3                                                                r  key[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_inst/key_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.403ns (81.163%)  route 0.326ns (18.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.585    -0.579    fsm_inst/CLK
    SLICE_X6Y126         FDCE                                         r  fsm_inst/key_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDCE (Prop_fdce_C_Q)         0.164    -0.415 r  fsm_inst/key_reg[2]/Q
                         net (fo=1, routed)           0.326    -0.090    key_OBUF[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     1.150 r  key_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.150    key[2]
    D15                                                               r  key[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.376ns (75.471%)  route 0.447ns (24.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.587    -0.577    fsm_inst/CLK
    SLICE_X4Y122         FDCE                                         r  fsm_inst/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  fsm_inst/key_reg[0]/Q
                         net (fo=1, routed)           0.447     0.011    key_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     1.246 r  key_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.246    key[0]
    E15                                                               r  key[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.826ns  (logic 1.441ns (78.886%)  route 0.386ns (21.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.585    -0.579    fsm_inst/CLK
    SLICE_X6Y126         FDCE                                         r  fsm_inst/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDCE (Prop_fdce_C_Q)         0.148    -0.431 r  fsm_inst/key_reg[3]/Q
                         net (fo=1, routed)           0.386    -0.046    key_OBUF[3]
    C15                  OBUF (Prop_obuf_I_O)         1.293     1.247 r  key_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.247    key[3]
    C15                                                               r  key[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.429ns (76.556%)  route 0.438ns (23.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.587    -0.577    fsm_inst/CLK
    SLICE_X4Y122         FDCE                                         r  fsm_inst/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.128    -0.449 r  fsm_inst/key_reg[1]/Q
                         net (fo=1, routed)           0.438    -0.012    key_OBUF[1]
    E16                  OBUF (Prop_obuf_I_O)         1.301     1.289 r  key_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.289    key[1]
    E16                                                               r  key[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/convst1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            convst2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.385ns (72.939%)  route 0.514ns (27.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.585    -0.579    fsm_inst/CLK
    SLICE_X1Y124         FDCE                                         r  fsm_inst/convst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  fsm_inst/convst1_reg/Q
                         net (fo=1, routed)           0.514     0.076    convst2_OBUF
    D13                  OBUF (Prop_obuf_I_O)         1.244     1.320 r  convst2_OBUF_inst/O
                         net (fo=0)                   0.000     1.320    convst2
    D13                                                               r  convst2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/key_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.377ns (72.514%)  route 0.522ns (27.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.591    -0.573    fsm_inst/CLK
    SLICE_X3Y118         FDCE                                         r  fsm_inst/key_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  fsm_inst/key_reg[4]/Q
                         net (fo=1, routed)           0.522     0.090    key_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.326 r  key_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.326    key[4]
    J17                                                               r  key[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/key_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.377ns (69.041%)  route 0.618ns (30.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.586    -0.578    fsm_inst/CLK
    SLICE_X3Y123         FDCE                                         r  fsm_inst/key_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  fsm_inst/key_reg[6]/Q
                         net (fo=1, routed)           0.618     0.180    key_OBUF[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.416 r  key_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.416    key[6]
    K15                                                               r  key[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/key_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.418ns (70.350%)  route 0.598ns (29.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.591    -0.573    fsm_inst/CLK
    SLICE_X3Y118         FDCE                                         r  fsm_inst/key_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.128    -0.445 r  fsm_inst/key_reg[5]/Q
                         net (fo=1, routed)           0.598     0.153    key_OBUF[5]
    J18                  OBUF (Prop_obuf_I_O)         1.290     1.443 r  key_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.443    key[5]
    J18                                                               r  key[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/convst1_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            convst1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.372ns (66.010%)  route 0.706ns (33.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.585    -0.579    fsm_inst/CLK
    SLICE_X1Y124         FDCE                                         r  fsm_inst/convst1_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  fsm_inst/convst1_reg_lopt_replica/Q
                         net (fo=1, routed)           0.706     0.268    lopt
    G13                  OBUF (Prop_obuf_I_O)         1.231     1.499 r  convst1_OBUF_inst/O
                         net (fo=0)                   0.000     1.499    convst1
    G13                                                               r  convst1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.414ns (68.073%)  route 0.663ns (31.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.586    -0.578    fsm_inst/CLK
    SLICE_X3Y123         FDCE                                         r  fsm_inst/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.128    -0.450 r  fsm_inst/key_reg[7]/Q
                         net (fo=1, routed)           0.663     0.213    key_OBUF[7]
    J15                  OBUF (Prop_obuf_I_O)         1.286     1.499 r  key_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.499    key[7]
    J15                                                               r  key[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oddr_adc_clk_out/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            adc_clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.966ns  (logic 3.965ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     40.000    40.000 f  
    E3                                                0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 f  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    35.645 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    37.364    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.460 f  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.715    39.175    clk_adc
    OLOGIC_X0Y100        ODDR                                         f  oddr_adc_clk_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y100        ODDR (Prop_oddr_C_Q)         0.472    39.647 r  oddr_adc_clk_out/Q
                         net (fo=1, routed)           0.001    39.648    adc_clk_out_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    43.141 r  adc_clk_out_OBUF_inst/O
                         net (fo=0)                   0.000    43.141    adc_clk_out
    K16                                                               r  adc_clk_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oddr_adc_clk_out/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            adc_clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.372ns  (logic 1.371ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.592    -0.572    clk_adc
    OLOGIC_X0Y100        ODDR                                         r  oddr_adc_clk_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y100        ODDR (Prop_oddr_C_Q)         0.177    -0.395 r  oddr_adc_clk_out/Q
                         net (fo=1, routed)           0.001    -0.394    adc_clk_out_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     0.800 r  adc_clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     0.800    adc_clk_out
    K16                                                               r  adc_clk_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           262 Endpoints
Min Delay           262 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_inst/mask2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.638ns  (logic 1.660ns (21.736%)  route 5.978ns (78.264%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.406     4.913    fsm_inst/resetn
    SLICE_X8Y118         LUT1 (Prop_lut1_I0_O)        0.153     5.066 f  fsm_inst/FSM_onehot_current_state[7]_i_1/O
                         net (fo=228, routed)         2.572     7.638    fsm_inst/FSM_onehot_current_state[7]_i_1_n_0
    SLICE_X7Y124         FDCE                                         f  fsm_inst/mask2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.570    -1.451    fsm_inst/CLK
    SLICE_X7Y124         FDCE                                         r  fsm_inst/mask2_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_inst/mask2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.638ns  (logic 1.660ns (21.736%)  route 5.978ns (78.264%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.406     4.913    fsm_inst/resetn
    SLICE_X8Y118         LUT1 (Prop_lut1_I0_O)        0.153     5.066 f  fsm_inst/FSM_onehot_current_state[7]_i_1/O
                         net (fo=228, routed)         2.572     7.638    fsm_inst/FSM_onehot_current_state[7]_i_1_n_0
    SLICE_X7Y124         FDCE                                         f  fsm_inst/mask2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.570    -1.451    fsm_inst/CLK
    SLICE_X7Y124         FDCE                                         r  fsm_inst/mask2_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_inst/mask2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.638ns  (logic 1.660ns (21.736%)  route 5.978ns (78.264%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.406     4.913    fsm_inst/resetn
    SLICE_X8Y118         LUT1 (Prop_lut1_I0_O)        0.153     5.066 f  fsm_inst/FSM_onehot_current_state[7]_i_1/O
                         net (fo=228, routed)         2.572     7.638    fsm_inst/FSM_onehot_current_state[7]_i_1_n_0
    SLICE_X7Y124         FDCE                                         f  fsm_inst/mask2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.570    -1.451    fsm_inst/CLK
    SLICE_X7Y124         FDCE                                         r  fsm_inst/mask2_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_inst/mask2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.638ns  (logic 1.660ns (21.736%)  route 5.978ns (78.264%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.406     4.913    fsm_inst/resetn
    SLICE_X8Y118         LUT1 (Prop_lut1_I0_O)        0.153     5.066 f  fsm_inst/FSM_onehot_current_state[7]_i_1/O
                         net (fo=228, routed)         2.572     7.638    fsm_inst/FSM_onehot_current_state[7]_i_1_n_0
    SLICE_X7Y124         FDCE                                         f  fsm_inst/mask2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.570    -1.451    fsm_inst/CLK
    SLICE_X7Y124         FDCE                                         r  fsm_inst/mask2_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_inst/debounce_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.636ns  (logic 1.660ns (21.742%)  route 5.976ns (78.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.406     4.913    fsm_inst/resetn
    SLICE_X8Y118         LUT1 (Prop_lut1_I0_O)        0.153     5.066 f  fsm_inst/FSM_onehot_current_state[7]_i_1/O
                         net (fo=228, routed)         2.570     7.636    fsm_inst/FSM_onehot_current_state[7]_i_1_n_0
    SLICE_X9Y126         FDCE                                         f  fsm_inst/debounce_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.493    -1.528    fsm_inst/CLK
    SLICE_X9Y126         FDCE                                         r  fsm_inst/debounce_cnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_inst/debounce_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.636ns  (logic 1.660ns (21.742%)  route 5.976ns (78.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.406     4.913    fsm_inst/resetn
    SLICE_X8Y118         LUT1 (Prop_lut1_I0_O)        0.153     5.066 f  fsm_inst/FSM_onehot_current_state[7]_i_1/O
                         net (fo=228, routed)         2.570     7.636    fsm_inst/FSM_onehot_current_state[7]_i_1_n_0
    SLICE_X9Y126         FDCE                                         f  fsm_inst/debounce_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.493    -1.528    fsm_inst/CLK
    SLICE_X9Y126         FDCE                                         r  fsm_inst/debounce_cnt_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_inst/debounce_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.636ns  (logic 1.660ns (21.742%)  route 5.976ns (78.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.406     4.913    fsm_inst/resetn
    SLICE_X8Y118         LUT1 (Prop_lut1_I0_O)        0.153     5.066 f  fsm_inst/FSM_onehot_current_state[7]_i_1/O
                         net (fo=228, routed)         2.570     7.636    fsm_inst/FSM_onehot_current_state[7]_i_1_n_0
    SLICE_X9Y126         FDCE                                         f  fsm_inst/debounce_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.493    -1.528    fsm_inst/CLK
    SLICE_X9Y126         FDCE                                         r  fsm_inst/debounce_cnt_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_inst/debounce_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.636ns  (logic 1.660ns (21.742%)  route 5.976ns (78.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.406     4.913    fsm_inst/resetn
    SLICE_X8Y118         LUT1 (Prop_lut1_I0_O)        0.153     5.066 f  fsm_inst/FSM_onehot_current_state[7]_i_1/O
                         net (fo=228, routed)         2.570     7.636    fsm_inst/FSM_onehot_current_state[7]_i_1_n_0
    SLICE_X9Y126         FDCE                                         f  fsm_inst/debounce_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.493    -1.528    fsm_inst/CLK
    SLICE_X9Y126         FDCE                                         r  fsm_inst/debounce_cnt_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_inst/debounce_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.636ns  (logic 1.660ns (21.742%)  route 5.976ns (78.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.406     4.913    fsm_inst/resetn
    SLICE_X8Y118         LUT1 (Prop_lut1_I0_O)        0.153     5.066 f  fsm_inst/FSM_onehot_current_state[7]_i_1/O
                         net (fo=228, routed)         2.570     7.636    fsm_inst/FSM_onehot_current_state[7]_i_1_n_0
    SLICE_X8Y126         FDCE                                         f  fsm_inst/debounce_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.493    -1.528    fsm_inst/CLK
    SLICE_X8Y126         FDCE                                         r  fsm_inst/debounce_cnt_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_inst/debounce_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.636ns  (logic 1.660ns (21.742%)  route 5.976ns (78.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.406     4.913    fsm_inst/resetn
    SLICE_X8Y118         LUT1 (Prop_lut1_I0_O)        0.153     5.066 f  fsm_inst/FSM_onehot_current_state[7]_i_1/O
                         net (fo=228, routed)         2.570     7.636    fsm_inst/FSM_onehot_current_state[7]_i_1_n_0
    SLICE_X8Y126         FDCE                                         f  fsm_inst/debounce_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.493    -1.528    fsm_inst/CLK
    SLICE_X8Y126         FDCE                                         r  fsm_inst/debounce_cnt_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_on
                            (input port)
  Destination:            fsm_inst/adc_on_sync_0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.264ns (32.965%)  route 0.536ns (67.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  adc_on (IN)
                         net (fo=0)                   0.000     0.000    adc_on
    D12                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  adc_on_IBUF_inst/O
                         net (fo=1, routed)           0.536     0.800    fsm_inst/adc_on
    SLICE_X4Y126         FDPE                                         r  fsm_inst/adc_on_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.852    -0.820    fsm_inst/CLK
    SLICE_X4Y126         FDPE                                         r  fsm_inst/adc_on_sync_0_reg/C

Slack:                    inf
  Source:                 sda2
                            (input port)
  Destination:            fsm_inst/adc_shift_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.317ns (37.359%)  route 0.531ns (62.641%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  sda2 (IN)
                         net (fo=0)                   0.000     0.000    sda2
    A18                  IBUF (Prop_ibuf_I_O)         0.272     0.272 r  sda2_IBUF_inst/O
                         net (fo=1, routed)           0.531     0.802    fsm_inst/sda2_IBUF
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.045     0.847 r  fsm_inst/adc_shift_reg2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.847    fsm_inst/adc_shift_reg2[0]
    SLICE_X2Y127         FDCE                                         r  fsm_inst/adc_shift_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.858    -0.815    fsm_inst/CLK
    SLICE_X2Y127         FDCE                                         r  fsm_inst/adc_shift_reg2_reg[0]/C

Slack:                    inf
  Source:                 busy2
                            (input port)
  Destination:            fsm_inst/sampling_enabled_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.311ns (36.668%)  route 0.538ns (63.332%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  busy2 (IN)
                         net (fo=0)                   0.000     0.000    busy2
    B18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 f  busy2_IBUF_inst/O
                         net (fo=2, routed)           0.538     0.804    fsm_inst/busy2_IBUF
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.045     0.849 r  fsm_inst/sampling_enabled_i_1/O
                         net (fo=1, routed)           0.000     0.849    fsm_inst/sampling_enabled_i_1_n_0
    SLICE_X2Y122         FDCE                                         r  fsm_inst/sampling_enabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.858    -0.815    fsm_inst/CLK
    SLICE_X2Y122         FDCE                                         r  fsm_inst/sampling_enabled_reg/C

Slack:                    inf
  Source:                 sda1
                            (input port)
  Destination:            fsm_inst/adc_shift_reg1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.324ns (32.228%)  route 0.681ns (67.772%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  sda1 (IN)
                         net (fo=0)                   0.000     0.000    sda1
    A11                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  sda1_IBUF_inst/O
                         net (fo=1, routed)           0.681     0.960    fsm_inst/sda1_IBUF
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.045     1.005 r  fsm_inst/adc_shift_reg1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.005    fsm_inst/adc_shift_reg1[0]
    SLICE_X3Y120         FDCE                                         r  fsm_inst/adc_shift_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.860    -0.813    fsm_inst/CLK
    SLICE_X3Y120         FDCE                                         r  fsm_inst/adc_shift_reg1_reg[0]/C

Slack:                    inf
  Source:                 busy2
                            (input port)
  Destination:            fsm_inst/convst1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.311ns (29.058%)  route 0.760ns (70.942%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  busy2 (IN)
                         net (fo=0)                   0.000     0.000    busy2
    B18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  busy2_IBUF_inst/O
                         net (fo=2, routed)           0.540     0.806    fsm_inst/busy2_IBUF
    SLICE_X1Y123         LUT3 (Prop_lut3_I2_O)        0.045     0.851 r  fsm_inst/convst1_i_2/O
                         net (fo=2, routed)           0.220     1.071    fsm_inst/convst1_i_2_n_0
    SLICE_X1Y124         FDCE                                         r  fsm_inst/convst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.855    -0.818    fsm_inst/CLK
    SLICE_X1Y124         FDCE                                         r  fsm_inst/convst1_reg/C

Slack:                    inf
  Source:                 busy2
                            (input port)
  Destination:            fsm_inst/convst1_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.311ns (29.004%)  route 0.762ns (70.996%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  busy2 (IN)
                         net (fo=0)                   0.000     0.000    busy2
    B18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  busy2_IBUF_inst/O
                         net (fo=2, routed)           0.540     0.806    fsm_inst/busy2_IBUF
    SLICE_X1Y123         LUT3 (Prop_lut3_I2_O)        0.045     0.851 r  fsm_inst/convst1_i_2/O
                         net (fo=2, routed)           0.222     1.073    fsm_inst/convst1_i_2_n_0
    SLICE_X1Y124         FDCE                                         r  fsm_inst/convst1_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.855    -0.818    fsm_inst/CLK
    SLICE_X1Y124         FDCE                                         r  fsm_inst/convst1_reg_lopt_replica/C

Slack:                    inf
  Source:                 continuous_switch
                            (input port)
  Destination:            fsm_inst/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.322ns (19.695%)  route 1.312ns (80.305%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  continuous_switch (IN)
                         net (fo=0)                   0.000     0.000    continuous_switch
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  continuous_switch_IBUF_inst/O
                         net (fo=2, routed)           1.312     1.589    fsm_inst/continuous_switch_IBUF
    SLICE_X2Y122         LUT2 (Prop_lut2_I1_O)        0.045     1.634 r  fsm_inst/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.634    fsm_inst/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X2Y122         FDCE                                         r  fsm_inst/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.858    -0.815    fsm_inst/CLK
    SLICE_X2Y122         FDCE                                         r  fsm_inst/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 continuous_switch
                            (input port)
  Destination:            fsm_inst/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.322ns (19.635%)  route 1.317ns (80.365%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  continuous_switch (IN)
                         net (fo=0)                   0.000     0.000    continuous_switch
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  continuous_switch_IBUF_inst/O
                         net (fo=2, routed)           1.317     1.594    fsm_inst/continuous_switch_IBUF
    SLICE_X2Y122         LUT6 (Prop_lut6_I4_O)        0.045     1.639 r  fsm_inst/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.639    fsm_inst/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X2Y122         FDPE                                         r  fsm_inst/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.858    -0.815    fsm_inst/CLK
    SLICE_X2Y122         FDPE                                         r  fsm_inst/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 mode_switch
                            (input port)
  Destination:            fsm_inst/FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.684ns  (logic 0.353ns (20.947%)  route 1.331ns (79.053%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  mode_switch (IN)
                         net (fo=0)                   0.000     0.000    mode_switch
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  mode_switch_IBUF_inst/O
                         net (fo=2, routed)           1.331     1.640    fsm_inst/mode_switch_IBUF
    SLICE_X3Y122         LUT4 (Prop_lut4_I1_O)        0.044     1.684 r  fsm_inst/FSM_onehot_current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.684    fsm_inst/FSM_onehot_current_state[6]_i_1_n_0
    SLICE_X3Y122         FDCE                                         r  fsm_inst/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.858    -0.815    fsm_inst/CLK
    SLICE_X3Y122         FDCE                                         r  fsm_inst/FSM_onehot_current_state_reg[6]/C

Slack:                    inf
  Source:                 mode_switch
                            (input port)
  Destination:            fsm_inst/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.354ns (20.994%)  route 1.331ns (79.006%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  mode_switch (IN)
                         net (fo=0)                   0.000     0.000    mode_switch
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  mode_switch_IBUF_inst/O
                         net (fo=2, routed)           1.331     1.640    fsm_inst/mode_switch_IBUF
    SLICE_X3Y122         LUT3 (Prop_lut3_I0_O)        0.045     1.685 r  fsm_inst/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.685    fsm_inst/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X3Y122         FDCE                                         r  fsm_inst/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.858    -0.815    fsm_inst/CLK
    SLICE_X3Y122         FDCE                                         r  fsm_inst/FSM_onehot_current_state_reg[3]/C





