// Seed: 4102877532
module module_0 (
    output supply1 id_0,
    input tri id_1
);
  assign id_0 = -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd82
) (
    input  uwire _id_0,
    output uwire id_1,
    input  wand  id_2
);
  logic [7:0] id_4;
  assign id_4[id_0] = id_0;
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_5 = id_0;
endmodule
module module_2;
  wire id_1;
  logic [-1 : 1] id_2;
endmodule
module module_3 #(
    parameter id_1 = 32'd10,
    parameter id_4 = 32'd28
) (
    input  wor   id_0,
    output uwire _id_1,
    input  wire  id_2,
    input  wor   id_3,
    output tri   _id_4
);
  logic [id_4 : id_1] id_6;
  ;
  module_2 modCall_1 ();
endmodule
