
Temperature Sensor Array.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b30c  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  0800b4a4  0800b4a4  0001b4a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b50c  0800b50c  00020180  2**0
                  CONTENTS
  4 .ARM          00000008  0800b50c  0800b50c  0001b50c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b514  0800b514  00020180  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b514  0800b514  0001b514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b518  0800b518  0001b518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000180  20000000  0800b51c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d58  20000180  0800b69c  00020180  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001ed8  0800b69c  00021ed8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020180  2**0
                  CONTENTS, READONLY
 12 .debug_info   000211d8  00000000  00000000  000201b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000043fb  00000000  00000000  00041388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001598  00000000  00000000  00045788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001418  00000000  00000000  00046d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c927  00000000  00000000  00048138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d274  00000000  00000000  00064a5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097b72  00000000  00000000  00081cd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00119845  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059ac  00000000  00000000  00119898  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000180 	.word	0x20000180
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800b48c 	.word	0x0800b48c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000184 	.word	0x20000184
 80001d4:	0800b48c 	.word	0x0800b48c

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96e 	b.w	80004cc <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468c      	mov	ip, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	f040 8083 	bne.w	800031e <__udivmoddi4+0x116>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d947      	bls.n	80002ae <__udivmoddi4+0xa6>
 800021e:	fab2 f282 	clz	r2, r2
 8000222:	b142      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000224:	f1c2 0020 	rsb	r0, r2, #32
 8000228:	fa24 f000 	lsr.w	r0, r4, r0
 800022c:	4091      	lsls	r1, r2
 800022e:	4097      	lsls	r7, r2
 8000230:	ea40 0c01 	orr.w	ip, r0, r1
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbbc f6f8 	udiv	r6, ip, r8
 8000240:	fa1f fe87 	uxth.w	lr, r7
 8000244:	fb08 c116 	mls	r1, r8, r6, ip
 8000248:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024c:	fb06 f10e 	mul.w	r1, r6, lr
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18fb      	adds	r3, r7, r3
 8000256:	f106 30ff 	add.w	r0, r6, #4294967295
 800025a:	f080 8119 	bcs.w	8000490 <__udivmoddi4+0x288>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8116 	bls.w	8000490 <__udivmoddi4+0x288>
 8000264:	3e02      	subs	r6, #2
 8000266:	443b      	add	r3, r7
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000270:	fb08 3310 	mls	r3, r8, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fe0e 	mul.w	lr, r0, lr
 800027c:	45a6      	cmp	lr, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	193c      	adds	r4, r7, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8105 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800028a:	45a6      	cmp	lr, r4
 800028c:	f240 8102 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000290:	3802      	subs	r0, #2
 8000292:	443c      	add	r4, r7
 8000294:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000298:	eba4 040e 	sub.w	r4, r4, lr
 800029c:	2600      	movs	r6, #0
 800029e:	b11d      	cbz	r5, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c5 4300 	strd	r4, r3, [r5]
 80002a8:	4631      	mov	r1, r6
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	b902      	cbnz	r2, 80002b2 <__udivmoddi4+0xaa>
 80002b0:	deff      	udf	#255	; 0xff
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d150      	bne.n	800035c <__udivmoddi4+0x154>
 80002ba:	1bcb      	subs	r3, r1, r7
 80002bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c0:	fa1f f887 	uxth.w	r8, r7
 80002c4:	2601      	movs	r6, #1
 80002c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ca:	0c21      	lsrs	r1, r4, #16
 80002cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d4:	fb08 f30c 	mul.w	r3, r8, ip
 80002d8:	428b      	cmp	r3, r1
 80002da:	d907      	bls.n	80002ec <__udivmoddi4+0xe4>
 80002dc:	1879      	adds	r1, r7, r1
 80002de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0xe2>
 80002e4:	428b      	cmp	r3, r1
 80002e6:	f200 80e9 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 80002ea:	4684      	mov	ip, r0
 80002ec:	1ac9      	subs	r1, r1, r3
 80002ee:	b2a3      	uxth	r3, r4
 80002f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002fc:	fb08 f800 	mul.w	r8, r8, r0
 8000300:	45a0      	cmp	r8, r4
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0x10c>
 8000304:	193c      	adds	r4, r7, r4
 8000306:	f100 33ff 	add.w	r3, r0, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x10a>
 800030c:	45a0      	cmp	r8, r4
 800030e:	f200 80d9 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 8000312:	4618      	mov	r0, r3
 8000314:	eba4 0408 	sub.w	r4, r4, r8
 8000318:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800031c:	e7bf      	b.n	800029e <__udivmoddi4+0x96>
 800031e:	428b      	cmp	r3, r1
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x12e>
 8000322:	2d00      	cmp	r5, #0
 8000324:	f000 80b1 	beq.w	800048a <__udivmoddi4+0x282>
 8000328:	2600      	movs	r6, #0
 800032a:	e9c5 0100 	strd	r0, r1, [r5]
 800032e:	4630      	mov	r0, r6
 8000330:	4631      	mov	r1, r6
 8000332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000336:	fab3 f683 	clz	r6, r3
 800033a:	2e00      	cmp	r6, #0
 800033c:	d14a      	bne.n	80003d4 <__udivmoddi4+0x1cc>
 800033e:	428b      	cmp	r3, r1
 8000340:	d302      	bcc.n	8000348 <__udivmoddi4+0x140>
 8000342:	4282      	cmp	r2, r0
 8000344:	f200 80b8 	bhi.w	80004b8 <__udivmoddi4+0x2b0>
 8000348:	1a84      	subs	r4, r0, r2
 800034a:	eb61 0103 	sbc.w	r1, r1, r3
 800034e:	2001      	movs	r0, #1
 8000350:	468c      	mov	ip, r1
 8000352:	2d00      	cmp	r5, #0
 8000354:	d0a8      	beq.n	80002a8 <__udivmoddi4+0xa0>
 8000356:	e9c5 4c00 	strd	r4, ip, [r5]
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0xa0>
 800035c:	f1c2 0320 	rsb	r3, r2, #32
 8000360:	fa20 f603 	lsr.w	r6, r0, r3
 8000364:	4097      	lsls	r7, r2
 8000366:	fa01 f002 	lsl.w	r0, r1, r2
 800036a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036e:	40d9      	lsrs	r1, r3
 8000370:	4330      	orrs	r0, r6
 8000372:	0c03      	lsrs	r3, r0, #16
 8000374:	fbb1 f6fe 	udiv	r6, r1, lr
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f108 	mul.w	r1, r6, r8
 8000388:	4299      	cmp	r1, r3
 800038a:	fa04 f402 	lsl.w	r4, r4, r2
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x19c>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f106 3cff 	add.w	ip, r6, #4294967295
 8000396:	f080 808d 	bcs.w	80004b4 <__udivmoddi4+0x2ac>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 808a 	bls.w	80004b4 <__udivmoddi4+0x2ac>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	443b      	add	r3, r7
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b281      	uxth	r1, r0
 80003a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b4:	fb00 f308 	mul.w	r3, r0, r8
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x1c4>
 80003bc:	1879      	adds	r1, r7, r1
 80003be:	f100 3cff 	add.w	ip, r0, #4294967295
 80003c2:	d273      	bcs.n	80004ac <__udivmoddi4+0x2a4>
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d971      	bls.n	80004ac <__udivmoddi4+0x2a4>
 80003c8:	3802      	subs	r0, #2
 80003ca:	4439      	add	r1, r7
 80003cc:	1acb      	subs	r3, r1, r3
 80003ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003d2:	e778      	b.n	80002c6 <__udivmoddi4+0xbe>
 80003d4:	f1c6 0c20 	rsb	ip, r6, #32
 80003d8:	fa03 f406 	lsl.w	r4, r3, r6
 80003dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e0:	431c      	orrs	r4, r3
 80003e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003e6:	fa01 f306 	lsl.w	r3, r1, r6
 80003ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80003f2:	431f      	orrs	r7, r3
 80003f4:	0c3b      	lsrs	r3, r7, #16
 80003f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003fa:	fa1f f884 	uxth.w	r8, r4
 80003fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000402:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000406:	fb09 fa08 	mul.w	sl, r9, r8
 800040a:	458a      	cmp	sl, r1
 800040c:	fa02 f206 	lsl.w	r2, r2, r6
 8000410:	fa00 f306 	lsl.w	r3, r0, r6
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x220>
 8000416:	1861      	adds	r1, r4, r1
 8000418:	f109 30ff 	add.w	r0, r9, #4294967295
 800041c:	d248      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 800041e:	458a      	cmp	sl, r1
 8000420:	d946      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000422:	f1a9 0902 	sub.w	r9, r9, #2
 8000426:	4421      	add	r1, r4
 8000428:	eba1 010a 	sub.w	r1, r1, sl
 800042c:	b2bf      	uxth	r7, r7
 800042e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000432:	fb0e 1110 	mls	r1, lr, r0, r1
 8000436:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800043a:	fb00 f808 	mul.w	r8, r0, r8
 800043e:	45b8      	cmp	r8, r7
 8000440:	d907      	bls.n	8000452 <__udivmoddi4+0x24a>
 8000442:	19e7      	adds	r7, r4, r7
 8000444:	f100 31ff 	add.w	r1, r0, #4294967295
 8000448:	d22e      	bcs.n	80004a8 <__udivmoddi4+0x2a0>
 800044a:	45b8      	cmp	r8, r7
 800044c:	d92c      	bls.n	80004a8 <__udivmoddi4+0x2a0>
 800044e:	3802      	subs	r0, #2
 8000450:	4427      	add	r7, r4
 8000452:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000456:	eba7 0708 	sub.w	r7, r7, r8
 800045a:	fba0 8902 	umull	r8, r9, r0, r2
 800045e:	454f      	cmp	r7, r9
 8000460:	46c6      	mov	lr, r8
 8000462:	4649      	mov	r1, r9
 8000464:	d31a      	bcc.n	800049c <__udivmoddi4+0x294>
 8000466:	d017      	beq.n	8000498 <__udivmoddi4+0x290>
 8000468:	b15d      	cbz	r5, 8000482 <__udivmoddi4+0x27a>
 800046a:	ebb3 020e 	subs.w	r2, r3, lr
 800046e:	eb67 0701 	sbc.w	r7, r7, r1
 8000472:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000476:	40f2      	lsrs	r2, r6
 8000478:	ea4c 0202 	orr.w	r2, ip, r2
 800047c:	40f7      	lsrs	r7, r6
 800047e:	e9c5 2700 	strd	r2, r7, [r5]
 8000482:	2600      	movs	r6, #0
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e70b      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e9      	b.n	8000268 <__udivmoddi4+0x60>
 8000494:	4618      	mov	r0, r3
 8000496:	e6fd      	b.n	8000294 <__udivmoddi4+0x8c>
 8000498:	4543      	cmp	r3, r8
 800049a:	d2e5      	bcs.n	8000468 <__udivmoddi4+0x260>
 800049c:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a0:	eb69 0104 	sbc.w	r1, r9, r4
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7df      	b.n	8000468 <__udivmoddi4+0x260>
 80004a8:	4608      	mov	r0, r1
 80004aa:	e7d2      	b.n	8000452 <__udivmoddi4+0x24a>
 80004ac:	4660      	mov	r0, ip
 80004ae:	e78d      	b.n	80003cc <__udivmoddi4+0x1c4>
 80004b0:	4681      	mov	r9, r0
 80004b2:	e7b9      	b.n	8000428 <__udivmoddi4+0x220>
 80004b4:	4666      	mov	r6, ip
 80004b6:	e775      	b.n	80003a4 <__udivmoddi4+0x19c>
 80004b8:	4630      	mov	r0, r6
 80004ba:	e74a      	b.n	8000352 <__udivmoddi4+0x14a>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	4439      	add	r1, r7
 80004c2:	e713      	b.n	80002ec <__udivmoddi4+0xe4>
 80004c4:	3802      	subs	r0, #2
 80004c6:	443c      	add	r4, r7
 80004c8:	e724      	b.n	8000314 <__udivmoddi4+0x10c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <OperateLED_A>:
#include "BSP.h"
#include "main.h"


void OperateLED_A (LEDState_t eState)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	4603      	mov	r3, r0
 80004d8:	71fb      	strb	r3, [r7, #7]
	if(eState == eLED_On)
 80004da:	79fb      	ldrb	r3, [r7, #7]
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d105      	bne.n	80004ec <OperateLED_A+0x1c>
	{
		HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
 80004e0:	2201      	movs	r2, #1
 80004e2:	2101      	movs	r1, #1
 80004e4:	4807      	ldr	r0, [pc, #28]	; (8000504 <OperateLED_A+0x34>)
 80004e6:	f000 fee1 	bl	80012ac <HAL_GPIO_WritePin>
	}
	else if(eState == eLED_Off)
	{
		HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
	}
}
 80004ea:	e007      	b.n	80004fc <OperateLED_A+0x2c>
	else if(eState == eLED_Off)
 80004ec:	79fb      	ldrb	r3, [r7, #7]
 80004ee:	2b01      	cmp	r3, #1
 80004f0:	d104      	bne.n	80004fc <OperateLED_A+0x2c>
		HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 80004f2:	2200      	movs	r2, #0
 80004f4:	2101      	movs	r1, #1
 80004f6:	4803      	ldr	r0, [pc, #12]	; (8000504 <OperateLED_A+0x34>)
 80004f8:	f000 fed8 	bl	80012ac <HAL_GPIO_WritePin>
}
 80004fc:	bf00      	nop
 80004fe:	3708      	adds	r7, #8
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}
 8000504:	40020800 	.word	0x40020800

08000508 <ToggleLED_B>:
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
	}
}

void ToggleLED_B()
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 800050c:	2102      	movs	r1, #2
 800050e:	4802      	ldr	r0, [pc, #8]	; (8000518 <ToggleLED_B+0x10>)
 8000510:	f000 fee5 	bl	80012de <HAL_GPIO_TogglePin>
}
 8000514:	bf00      	nop
 8000516:	bd80      	pop	{r7, pc}
 8000518:	40020800 	.word	0x40020800

0800051c <MCP9808_CommunicateTaskI2C1>:


float MCP9808_ReadTemperature(I2C_HandleTypeDef hI2C_Transciever, uint8_t u8DeviceHWAddress);

void MCP9808_CommunicateTaskI2C1()
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b086      	sub	sp, #24
 8000520:	af04      	add	r7, sp, #16

	uint16_t u16FixedPointReadingLow = 0;
 8000522:	2300      	movs	r3, #0
 8000524:	80fb      	strh	r3, [r7, #6]
	uint16_t u16FixedPointReadingHigh = 0;
 8000526:	2300      	movs	r3, #0
 8000528:	80bb      	strh	r3, [r7, #4]
	uint16_t u16FixedPointReading = 0;
 800052a:	2300      	movs	r3, #0
 800052c:	807b      	strh	r3, [r7, #2]

	switch(I2C1_Array.eState)
 800052e:	4b25      	ldr	r3, [pc, #148]	; (80005c4 <MCP9808_CommunicateTaskI2C1+0xa8>)
 8000530:	7b9b      	ldrb	r3, [r3, #14]
 8000532:	2b03      	cmp	r3, #3
 8000534:	d841      	bhi.n	80005ba <MCP9808_CommunicateTaskI2C1+0x9e>
 8000536:	a201      	add	r2, pc, #4	; (adr r2, 800053c <MCP9808_CommunicateTaskI2C1+0x20>)
 8000538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800053c:	0800054d 	.word	0x0800054d
 8000540:	08000555 	.word	0x08000555
 8000544:	0800057d 	.word	0x0800057d
 8000548:	080005bb 	.word	0x080005bb
	{
	case(MCP9808_Initialized):
			I2C1_Array.eState = MCP9808_TemperatureReadRequest;
 800054c:	4b1d      	ldr	r3, [pc, #116]	; (80005c4 <MCP9808_CommunicateTaskI2C1+0xa8>)
 800054e:	2201      	movs	r2, #1
 8000550:	739a      	strb	r2, [r3, #14]
			break;
 8000552:	e033      	b.n	80005bc <MCP9808_CommunicateTaskI2C1+0xa0>
	case(MCP9808_TemperatureReadRequest):
//			HAL_I2C_Master_Transmit(&hI2C_Transciever, u8DeviceAddres, &u8Buffer, 2, 1000);
			HAL_I2C_Mem_Read(I2C1_Array.hTranscieverHandle, I2C1_Array.u8DeviceAddressList[0], MCP9808_AddressAmbientTemperature, 1, &I2C1_Array.u16RawTemperature, 2, 1000);
 8000554:	4b1b      	ldr	r3, [pc, #108]	; (80005c4 <MCP9808_CommunicateTaskI2C1+0xa8>)
 8000556:	6818      	ldr	r0, [r3, #0]
 8000558:	4b1a      	ldr	r3, [pc, #104]	; (80005c4 <MCP9808_CommunicateTaskI2C1+0xa8>)
 800055a:	791b      	ldrb	r3, [r3, #4]
 800055c:	b299      	uxth	r1, r3
 800055e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000562:	9302      	str	r3, [sp, #8]
 8000564:	2302      	movs	r3, #2
 8000566:	9301      	str	r3, [sp, #4]
 8000568:	4b17      	ldr	r3, [pc, #92]	; (80005c8 <MCP9808_CommunicateTaskI2C1+0xac>)
 800056a:	9300      	str	r3, [sp, #0]
 800056c:	2301      	movs	r3, #1
 800056e:	2205      	movs	r2, #5
 8000570:	f001 f814 	bl	800159c <HAL_I2C_Mem_Read>
			I2C1_Array.eState = MCP9808_TemperatureConversion;
 8000574:	4b13      	ldr	r3, [pc, #76]	; (80005c4 <MCP9808_CommunicateTaskI2C1+0xa8>)
 8000576:	2202      	movs	r2, #2
 8000578:	739a      	strb	r2, [r3, #14]
			break;
 800057a:	e01f      	b.n	80005bc <MCP9808_CommunicateTaskI2C1+0xa0>
	case(MCP9808_TemperatureConversion):
			u16FixedPointReadingLow = (I2C1_Array.u16RawTemperature & 0x003F) << 8;
 800057c:	4b11      	ldr	r3, [pc, #68]	; (80005c4 <MCP9808_CommunicateTaskI2C1+0xa8>)
 800057e:	8a1b      	ldrh	r3, [r3, #16]
 8000580:	021b      	lsls	r3, r3, #8
 8000582:	b29b      	uxth	r3, r3
 8000584:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 8000588:	80fb      	strh	r3, [r7, #6]
			u16FixedPointReadingHigh = (I2C1_Array.u16RawTemperature & 0xFF00) >> 8;
 800058a:	4b0e      	ldr	r3, [pc, #56]	; (80005c4 <MCP9808_CommunicateTaskI2C1+0xa8>)
 800058c:	8a1b      	ldrh	r3, [r3, #16]
 800058e:	0a1b      	lsrs	r3, r3, #8
 8000590:	80bb      	strh	r3, [r7, #4]
			u16FixedPointReading = u16FixedPointReadingLow + u16FixedPointReadingHigh;
 8000592:	88fa      	ldrh	r2, [r7, #6]
 8000594:	88bb      	ldrh	r3, [r7, #4]
 8000596:	4413      	add	r3, r2
 8000598:	807b      	strh	r3, [r7, #2]
			I2C1_Array.fConvertedTemperature = (float)(u16FixedPointReading) / 16;
 800059a:	887b      	ldrh	r3, [r7, #2]
 800059c:	ee07 3a90 	vmov	s15, r3
 80005a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80005a4:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80005a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80005ac:	4b05      	ldr	r3, [pc, #20]	; (80005c4 <MCP9808_CommunicateTaskI2C1+0xa8>)
 80005ae:	edc3 7a05 	vstr	s15, [r3, #20]
			I2C1_Array.eState = MCP9808_TemperatureReadRequest;
 80005b2:	4b04      	ldr	r3, [pc, #16]	; (80005c4 <MCP9808_CommunicateTaskI2C1+0xa8>)
 80005b4:	2201      	movs	r2, #1
 80005b6:	739a      	strb	r2, [r3, #14]
			break;
 80005b8:	e000      	b.n	80005bc <MCP9808_CommunicateTaskI2C1+0xa0>
	case(MCP9808_Waiting):
			break;
	default:
	break;
 80005ba:	bf00      	nop
	}

}
 80005bc:	bf00      	nop
 80005be:	3708      	adds	r7, #8
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	200003dc 	.word	0x200003dc
 80005c8:	200003ec 	.word	0x200003ec

080005cc <MCP9808_InitCommunicationI2C1>:


void MCP9808_InitCommunicationI2C1(I2C_HandleTypeDef *hI2C_Transciever, uint8_t *u8DeviceAddressList, uint8_t u8DeviceCount)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b087      	sub	sp, #28
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	60f8      	str	r0, [r7, #12]
 80005d4:	60b9      	str	r1, [r7, #8]
 80005d6:	4613      	mov	r3, r2
 80005d8:	71fb      	strb	r3, [r7, #7]
	I2C1_Array.hTranscieverHandle = hI2C_Transciever;
 80005da:	4a10      	ldr	r2, [pc, #64]	; (800061c <MCP9808_InitCommunicationI2C1+0x50>)
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	6013      	str	r3, [r2, #0]
	for( uint8_t u8AddresIndex = 0; u8AddresIndex < u8DeviceCount; u8AddresIndex++ )
 80005e0:	2300      	movs	r3, #0
 80005e2:	75fb      	strb	r3, [r7, #23]
 80005e4:	e00d      	b.n	8000602 <MCP9808_InitCommunicationI2C1+0x36>
	{
		I2C1_Array.u8DeviceAddressList[u8AddresIndex] = ((MCP9808_AddresLowerNibble << 4) + u8DeviceAddressList[u8AddresIndex]);
 80005e6:	7dfb      	ldrb	r3, [r7, #23]
 80005e8:	68ba      	ldr	r2, [r7, #8]
 80005ea:	4413      	add	r3, r2
 80005ec:	781a      	ldrb	r2, [r3, #0]
 80005ee:	7dfb      	ldrb	r3, [r7, #23]
 80005f0:	3230      	adds	r2, #48	; 0x30
 80005f2:	b2d1      	uxtb	r1, r2
 80005f4:	4a09      	ldr	r2, [pc, #36]	; (800061c <MCP9808_InitCommunicationI2C1+0x50>)
 80005f6:	4413      	add	r3, r2
 80005f8:	460a      	mov	r2, r1
 80005fa:	711a      	strb	r2, [r3, #4]
	for( uint8_t u8AddresIndex = 0; u8AddresIndex < u8DeviceCount; u8AddresIndex++ )
 80005fc:	7dfb      	ldrb	r3, [r7, #23]
 80005fe:	3301      	adds	r3, #1
 8000600:	75fb      	strb	r3, [r7, #23]
 8000602:	7dfa      	ldrb	r2, [r7, #23]
 8000604:	79fb      	ldrb	r3, [r7, #7]
 8000606:	429a      	cmp	r2, r3
 8000608:	d3ed      	bcc.n	80005e6 <MCP9808_InitCommunicationI2C1+0x1a>
	}
	I2C1_Array.bEnabled = true;
 800060a:	4b04      	ldr	r3, [pc, #16]	; (800061c <MCP9808_InitCommunicationI2C1+0x50>)
 800060c:	2201      	movs	r2, #1
 800060e:	735a      	strb	r2, [r3, #13]
}
 8000610:	bf00      	nop
 8000612:	371c      	adds	r7, #28
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr
 800061c:	200003dc 	.word	0x200003dc

08000620 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000624:	4b0e      	ldr	r3, [pc, #56]	; (8000660 <HAL_Init+0x40>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a0d      	ldr	r2, [pc, #52]	; (8000660 <HAL_Init+0x40>)
 800062a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800062e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000630:	4b0b      	ldr	r3, [pc, #44]	; (8000660 <HAL_Init+0x40>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a0a      	ldr	r2, [pc, #40]	; (8000660 <HAL_Init+0x40>)
 8000636:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800063a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800063c:	4b08      	ldr	r3, [pc, #32]	; (8000660 <HAL_Init+0x40>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a07      	ldr	r2, [pc, #28]	; (8000660 <HAL_Init+0x40>)
 8000642:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000646:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000648:	2003      	movs	r0, #3
 800064a:	f000 f94f 	bl	80008ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800064e:	2000      	movs	r0, #0
 8000650:	f000 f808 	bl	8000664 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000654:	f009 ff98 	bl	800a588 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000658:	2300      	movs	r3, #0
}
 800065a:	4618      	mov	r0, r3
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	40023c00 	.word	0x40023c00

08000664 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800066c:	4b12      	ldr	r3, [pc, #72]	; (80006b8 <HAL_InitTick+0x54>)
 800066e:	681a      	ldr	r2, [r3, #0]
 8000670:	4b12      	ldr	r3, [pc, #72]	; (80006bc <HAL_InitTick+0x58>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	4619      	mov	r1, r3
 8000676:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800067a:	fbb3 f3f1 	udiv	r3, r3, r1
 800067e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000682:	4618      	mov	r0, r3
 8000684:	f000 f967 	bl	8000956 <HAL_SYSTICK_Config>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800068e:	2301      	movs	r3, #1
 8000690:	e00e      	b.n	80006b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	2b0f      	cmp	r3, #15
 8000696:	d80a      	bhi.n	80006ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000698:	2200      	movs	r2, #0
 800069a:	6879      	ldr	r1, [r7, #4]
 800069c:	f04f 30ff 	mov.w	r0, #4294967295
 80006a0:	f000 f92f 	bl	8000902 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006a4:	4a06      	ldr	r2, [pc, #24]	; (80006c0 <HAL_InitTick+0x5c>)
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006aa:	2300      	movs	r3, #0
 80006ac:	e000      	b.n	80006b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006ae:	2301      	movs	r3, #1
}
 80006b0:	4618      	mov	r0, r3
 80006b2:	3708      	adds	r7, #8
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	20000118 	.word	0x20000118
 80006bc:	20000004 	.word	0x20000004
 80006c0:	20000000 	.word	0x20000000

080006c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006c8:	4b06      	ldr	r3, [pc, #24]	; (80006e4 <HAL_IncTick+0x20>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	461a      	mov	r2, r3
 80006ce:	4b06      	ldr	r3, [pc, #24]	; (80006e8 <HAL_IncTick+0x24>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	4413      	add	r3, r2
 80006d4:	4a04      	ldr	r2, [pc, #16]	; (80006e8 <HAL_IncTick+0x24>)
 80006d6:	6013      	str	r3, [r2, #0]
}
 80006d8:	bf00      	nop
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	20000004 	.word	0x20000004
 80006e8:	2000040c 	.word	0x2000040c

080006ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  return uwTick;
 80006f0:	4b03      	ldr	r3, [pc, #12]	; (8000700 <HAL_GetTick+0x14>)
 80006f2:	681b      	ldr	r3, [r3, #0]
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	2000040c 	.word	0x2000040c

08000704 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b084      	sub	sp, #16
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800070c:	f7ff ffee 	bl	80006ec <HAL_GetTick>
 8000710:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800071c:	d005      	beq.n	800072a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800071e:	4b0a      	ldr	r3, [pc, #40]	; (8000748 <HAL_Delay+0x44>)
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	461a      	mov	r2, r3
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	4413      	add	r3, r2
 8000728:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800072a:	bf00      	nop
 800072c:	f7ff ffde 	bl	80006ec <HAL_GetTick>
 8000730:	4602      	mov	r2, r0
 8000732:	68bb      	ldr	r3, [r7, #8]
 8000734:	1ad3      	subs	r3, r2, r3
 8000736:	68fa      	ldr	r2, [r7, #12]
 8000738:	429a      	cmp	r2, r3
 800073a:	d8f7      	bhi.n	800072c <HAL_Delay+0x28>
  {
  }
}
 800073c:	bf00      	nop
 800073e:	bf00      	nop
 8000740:	3710      	adds	r7, #16
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	20000004 	.word	0x20000004

0800074c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800074c:	b480      	push	{r7}
 800074e:	b085      	sub	sp, #20
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	f003 0307 	and.w	r3, r3, #7
 800075a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800075c:	4b0c      	ldr	r3, [pc, #48]	; (8000790 <__NVIC_SetPriorityGrouping+0x44>)
 800075e:	68db      	ldr	r3, [r3, #12]
 8000760:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000762:	68ba      	ldr	r2, [r7, #8]
 8000764:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000768:	4013      	ands	r3, r2
 800076a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000774:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000778:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800077c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800077e:	4a04      	ldr	r2, [pc, #16]	; (8000790 <__NVIC_SetPriorityGrouping+0x44>)
 8000780:	68bb      	ldr	r3, [r7, #8]
 8000782:	60d3      	str	r3, [r2, #12]
}
 8000784:	bf00      	nop
 8000786:	3714      	adds	r7, #20
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr
 8000790:	e000ed00 	.word	0xe000ed00

08000794 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000798:	4b04      	ldr	r3, [pc, #16]	; (80007ac <__NVIC_GetPriorityGrouping+0x18>)
 800079a:	68db      	ldr	r3, [r3, #12]
 800079c:	0a1b      	lsrs	r3, r3, #8
 800079e:	f003 0307 	and.w	r3, r3, #7
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr
 80007ac:	e000ed00 	.word	0xe000ed00

080007b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b083      	sub	sp, #12
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	4603      	mov	r3, r0
 80007b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	db0b      	blt.n	80007da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007c2:	79fb      	ldrb	r3, [r7, #7]
 80007c4:	f003 021f 	and.w	r2, r3, #31
 80007c8:	4907      	ldr	r1, [pc, #28]	; (80007e8 <__NVIC_EnableIRQ+0x38>)
 80007ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ce:	095b      	lsrs	r3, r3, #5
 80007d0:	2001      	movs	r0, #1
 80007d2:	fa00 f202 	lsl.w	r2, r0, r2
 80007d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80007da:	bf00      	nop
 80007dc:	370c      	adds	r7, #12
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000e100 	.word	0xe000e100

080007ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	4603      	mov	r3, r0
 80007f4:	6039      	str	r1, [r7, #0]
 80007f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	db0a      	blt.n	8000816 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	b2da      	uxtb	r2, r3
 8000804:	490c      	ldr	r1, [pc, #48]	; (8000838 <__NVIC_SetPriority+0x4c>)
 8000806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800080a:	0112      	lsls	r2, r2, #4
 800080c:	b2d2      	uxtb	r2, r2
 800080e:	440b      	add	r3, r1
 8000810:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000814:	e00a      	b.n	800082c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	b2da      	uxtb	r2, r3
 800081a:	4908      	ldr	r1, [pc, #32]	; (800083c <__NVIC_SetPriority+0x50>)
 800081c:	79fb      	ldrb	r3, [r7, #7]
 800081e:	f003 030f 	and.w	r3, r3, #15
 8000822:	3b04      	subs	r3, #4
 8000824:	0112      	lsls	r2, r2, #4
 8000826:	b2d2      	uxtb	r2, r2
 8000828:	440b      	add	r3, r1
 800082a:	761a      	strb	r2, [r3, #24]
}
 800082c:	bf00      	nop
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr
 8000838:	e000e100 	.word	0xe000e100
 800083c:	e000ed00 	.word	0xe000ed00

08000840 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000840:	b480      	push	{r7}
 8000842:	b089      	sub	sp, #36	; 0x24
 8000844:	af00      	add	r7, sp, #0
 8000846:	60f8      	str	r0, [r7, #12]
 8000848:	60b9      	str	r1, [r7, #8]
 800084a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	f003 0307 	and.w	r3, r3, #7
 8000852:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000854:	69fb      	ldr	r3, [r7, #28]
 8000856:	f1c3 0307 	rsb	r3, r3, #7
 800085a:	2b04      	cmp	r3, #4
 800085c:	bf28      	it	cs
 800085e:	2304      	movcs	r3, #4
 8000860:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000862:	69fb      	ldr	r3, [r7, #28]
 8000864:	3304      	adds	r3, #4
 8000866:	2b06      	cmp	r3, #6
 8000868:	d902      	bls.n	8000870 <NVIC_EncodePriority+0x30>
 800086a:	69fb      	ldr	r3, [r7, #28]
 800086c:	3b03      	subs	r3, #3
 800086e:	e000      	b.n	8000872 <NVIC_EncodePriority+0x32>
 8000870:	2300      	movs	r3, #0
 8000872:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000874:	f04f 32ff 	mov.w	r2, #4294967295
 8000878:	69bb      	ldr	r3, [r7, #24]
 800087a:	fa02 f303 	lsl.w	r3, r2, r3
 800087e:	43da      	mvns	r2, r3
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	401a      	ands	r2, r3
 8000884:	697b      	ldr	r3, [r7, #20]
 8000886:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000888:	f04f 31ff 	mov.w	r1, #4294967295
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	fa01 f303 	lsl.w	r3, r1, r3
 8000892:	43d9      	mvns	r1, r3
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000898:	4313      	orrs	r3, r2
         );
}
 800089a:	4618      	mov	r0, r3
 800089c:	3724      	adds	r7, #36	; 0x24
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
	...

080008a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	3b01      	subs	r3, #1
 80008b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008b8:	d301      	bcc.n	80008be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008ba:	2301      	movs	r3, #1
 80008bc:	e00f      	b.n	80008de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008be:	4a0a      	ldr	r2, [pc, #40]	; (80008e8 <SysTick_Config+0x40>)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	3b01      	subs	r3, #1
 80008c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008c6:	210f      	movs	r1, #15
 80008c8:	f04f 30ff 	mov.w	r0, #4294967295
 80008cc:	f7ff ff8e 	bl	80007ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008d0:	4b05      	ldr	r3, [pc, #20]	; (80008e8 <SysTick_Config+0x40>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008d6:	4b04      	ldr	r3, [pc, #16]	; (80008e8 <SysTick_Config+0x40>)
 80008d8:	2207      	movs	r2, #7
 80008da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008dc:	2300      	movs	r3, #0
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	e000e010 	.word	0xe000e010

080008ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008f4:	6878      	ldr	r0, [r7, #4]
 80008f6:	f7ff ff29 	bl	800074c <__NVIC_SetPriorityGrouping>
}
 80008fa:	bf00      	nop
 80008fc:	3708      	adds	r7, #8
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}

08000902 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000902:	b580      	push	{r7, lr}
 8000904:	b086      	sub	sp, #24
 8000906:	af00      	add	r7, sp, #0
 8000908:	4603      	mov	r3, r0
 800090a:	60b9      	str	r1, [r7, #8]
 800090c:	607a      	str	r2, [r7, #4]
 800090e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000910:	2300      	movs	r3, #0
 8000912:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000914:	f7ff ff3e 	bl	8000794 <__NVIC_GetPriorityGrouping>
 8000918:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800091a:	687a      	ldr	r2, [r7, #4]
 800091c:	68b9      	ldr	r1, [r7, #8]
 800091e:	6978      	ldr	r0, [r7, #20]
 8000920:	f7ff ff8e 	bl	8000840 <NVIC_EncodePriority>
 8000924:	4602      	mov	r2, r0
 8000926:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800092a:	4611      	mov	r1, r2
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff ff5d 	bl	80007ec <__NVIC_SetPriority>
}
 8000932:	bf00      	nop
 8000934:	3718      	adds	r7, #24
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800093a:	b580      	push	{r7, lr}
 800093c:	b082      	sub	sp, #8
 800093e:	af00      	add	r7, sp, #0
 8000940:	4603      	mov	r3, r0
 8000942:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000948:	4618      	mov	r0, r3
 800094a:	f7ff ff31 	bl	80007b0 <__NVIC_EnableIRQ>
}
 800094e:	bf00      	nop
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}

08000956 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000956:	b580      	push	{r7, lr}
 8000958:	b082      	sub	sp, #8
 800095a:	af00      	add	r7, sp, #0
 800095c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800095e:	6878      	ldr	r0, [r7, #4]
 8000960:	f7ff ffa2 	bl	80008a8 <SysTick_Config>
 8000964:	4603      	mov	r3, r0
}
 8000966:	4618      	mov	r0, r3
 8000968:	3708      	adds	r7, #8
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
	...

08000970 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b086      	sub	sp, #24
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000978:	2300      	movs	r3, #0
 800097a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800097c:	f7ff feb6 	bl	80006ec <HAL_GetTick>
 8000980:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d101      	bne.n	800098c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000988:	2301      	movs	r3, #1
 800098a:	e099      	b.n	8000ac0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	2202      	movs	r2, #2
 8000990:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	2200      	movs	r2, #0
 8000998:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	681a      	ldr	r2, [r3, #0]
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	f022 0201 	bic.w	r2, r2, #1
 80009aa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80009ac:	e00f      	b.n	80009ce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80009ae:	f7ff fe9d 	bl	80006ec <HAL_GetTick>
 80009b2:	4602      	mov	r2, r0
 80009b4:	693b      	ldr	r3, [r7, #16]
 80009b6:	1ad3      	subs	r3, r2, r3
 80009b8:	2b05      	cmp	r3, #5
 80009ba:	d908      	bls.n	80009ce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	2220      	movs	r2, #32
 80009c0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	2203      	movs	r2, #3
 80009c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80009ca:	2303      	movs	r3, #3
 80009cc:	e078      	b.n	8000ac0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	f003 0301 	and.w	r3, r3, #1
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d1e8      	bne.n	80009ae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80009e4:	697a      	ldr	r2, [r7, #20]
 80009e6:	4b38      	ldr	r3, [pc, #224]	; (8000ac8 <HAL_DMA_Init+0x158>)
 80009e8:	4013      	ands	r3, r2
 80009ea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	685a      	ldr	r2, [r3, #4]
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	689b      	ldr	r3, [r3, #8]
 80009f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80009fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	691b      	ldr	r3, [r3, #16]
 8000a00:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	699b      	ldr	r3, [r3, #24]
 8000a0c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	6a1b      	ldr	r3, [r3, #32]
 8000a18:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000a1a:	697a      	ldr	r2, [r7, #20]
 8000a1c:	4313      	orrs	r3, r2
 8000a1e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a24:	2b04      	cmp	r3, #4
 8000a26:	d107      	bne.n	8000a38 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a30:	4313      	orrs	r3, r2
 8000a32:	697a      	ldr	r2, [r7, #20]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	697a      	ldr	r2, [r7, #20]
 8000a3e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	695b      	ldr	r3, [r3, #20]
 8000a46:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	f023 0307 	bic.w	r3, r3, #7
 8000a4e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a54:	697a      	ldr	r2, [r7, #20]
 8000a56:	4313      	orrs	r3, r2
 8000a58:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a5e:	2b04      	cmp	r3, #4
 8000a60:	d117      	bne.n	8000a92 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a66:	697a      	ldr	r2, [r7, #20]
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d00e      	beq.n	8000a92 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000a74:	6878      	ldr	r0, [r7, #4]
 8000a76:	f000 fa19 	bl	8000eac <DMA_CheckFifoParam>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d008      	beq.n	8000a92 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	2240      	movs	r2, #64	; 0x40
 8000a84:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	2201      	movs	r2, #1
 8000a8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8000a8e:	2301      	movs	r3, #1
 8000a90:	e016      	b.n	8000ac0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	697a      	ldr	r2, [r7, #20]
 8000a98:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000a9a:	6878      	ldr	r0, [r7, #4]
 8000a9c:	f000 f9d0 	bl	8000e40 <DMA_CalcBaseAndBitshift>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000aa8:	223f      	movs	r2, #63	; 0x3f
 8000aaa:	409a      	lsls	r2, r3
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2201      	movs	r2, #1
 8000aba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8000abe:	2300      	movs	r3, #0
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	3718      	adds	r7, #24
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	f010803f 	.word	0xf010803f

08000acc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	2b02      	cmp	r3, #2
 8000ade:	d004      	beq.n	8000aea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	2280      	movs	r2, #128	; 0x80
 8000ae4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	e00c      	b.n	8000b04 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	2205      	movs	r2, #5
 8000aee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	681a      	ldr	r2, [r3, #0]
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	f022 0201 	bic.w	r2, r2, #1
 8000b00:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000b02:	2300      	movs	r3, #0
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	370c      	adds	r7, #12
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr

08000b10 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b086      	sub	sp, #24
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000b1c:	4b92      	ldr	r3, [pc, #584]	; (8000d68 <HAL_DMA_IRQHandler+0x258>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a92      	ldr	r2, [pc, #584]	; (8000d6c <HAL_DMA_IRQHandler+0x25c>)
 8000b22:	fba2 2303 	umull	r2, r3, r2, r3
 8000b26:	0a9b      	lsrs	r3, r3, #10
 8000b28:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b2e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b3a:	2208      	movs	r2, #8
 8000b3c:	409a      	lsls	r2, r3
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	4013      	ands	r3, r2
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d01a      	beq.n	8000b7c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	f003 0304 	and.w	r3, r3, #4
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d013      	beq.n	8000b7c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	f022 0204 	bic.w	r2, r2, #4
 8000b62:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b68:	2208      	movs	r2, #8
 8000b6a:	409a      	lsls	r2, r3
 8000b6c:	693b      	ldr	r3, [r7, #16]
 8000b6e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000b74:	f043 0201 	orr.w	r2, r3, #1
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b80:	2201      	movs	r2, #1
 8000b82:	409a      	lsls	r2, r3
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	4013      	ands	r3, r2
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d012      	beq.n	8000bb2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	695b      	ldr	r3, [r3, #20]
 8000b92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d00b      	beq.n	8000bb2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	409a      	lsls	r2, r3
 8000ba2:	693b      	ldr	r3, [r7, #16]
 8000ba4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000baa:	f043 0202 	orr.w	r2, r3, #2
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000bb6:	2204      	movs	r2, #4
 8000bb8:	409a      	lsls	r2, r3
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d012      	beq.n	8000be8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	f003 0302 	and.w	r3, r3, #2
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d00b      	beq.n	8000be8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000bd4:	2204      	movs	r2, #4
 8000bd6:	409a      	lsls	r2, r3
 8000bd8:	693b      	ldr	r3, [r7, #16]
 8000bda:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000be0:	f043 0204 	orr.w	r2, r3, #4
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000bec:	2210      	movs	r2, #16
 8000bee:	409a      	lsls	r2, r3
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d043      	beq.n	8000c80 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f003 0308 	and.w	r3, r3, #8
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d03c      	beq.n	8000c80 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c0a:	2210      	movs	r2, #16
 8000c0c:	409a      	lsls	r2, r3
 8000c0e:	693b      	ldr	r3, [r7, #16]
 8000c10:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d018      	beq.n	8000c52 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d108      	bne.n	8000c40 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d024      	beq.n	8000c80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c3a:	6878      	ldr	r0, [r7, #4]
 8000c3c:	4798      	blx	r3
 8000c3e:	e01f      	b.n	8000c80 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d01b      	beq.n	8000c80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	4798      	blx	r3
 8000c50:	e016      	b.n	8000c80 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d107      	bne.n	8000c70 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f022 0208 	bic.w	r2, r2, #8
 8000c6e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d003      	beq.n	8000c80 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7c:	6878      	ldr	r0, [r7, #4]
 8000c7e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c84:	2220      	movs	r2, #32
 8000c86:	409a      	lsls	r2, r3
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	f000 808e 	beq.w	8000dae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f003 0310 	and.w	r3, r3, #16
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	f000 8086 	beq.w	8000dae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ca6:	2220      	movs	r2, #32
 8000ca8:	409a      	lsls	r2, r3
 8000caa:	693b      	ldr	r3, [r7, #16]
 8000cac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	2b05      	cmp	r3, #5
 8000cb8:	d136      	bne.n	8000d28 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f022 0216 	bic.w	r2, r2, #22
 8000cc8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	695a      	ldr	r2, [r3, #20]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000cd8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d103      	bne.n	8000cea <HAL_DMA_IRQHandler+0x1da>
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d007      	beq.n	8000cfa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	681a      	ldr	r2, [r3, #0]
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	f022 0208 	bic.w	r2, r2, #8
 8000cf8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000cfe:	223f      	movs	r2, #63	; 0x3f
 8000d00:	409a      	lsls	r2, r3
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	2201      	movs	r2, #1
 8000d0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	2200      	movs	r2, #0
 8000d12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d07d      	beq.n	8000e1a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000d22:	6878      	ldr	r0, [r7, #4]
 8000d24:	4798      	blx	r3
        }
        return;
 8000d26:	e078      	b.n	8000e1a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d01c      	beq.n	8000d70 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d108      	bne.n	8000d56 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d030      	beq.n	8000dae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	4798      	blx	r3
 8000d54:	e02b      	b.n	8000dae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d027      	beq.n	8000dae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d62:	6878      	ldr	r0, [r7, #4]
 8000d64:	4798      	blx	r3
 8000d66:	e022      	b.n	8000dae <HAL_DMA_IRQHandler+0x29e>
 8000d68:	20000118 	.word	0x20000118
 8000d6c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d10f      	bne.n	8000d9e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f022 0210 	bic.w	r2, r2, #16
 8000d8c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	2201      	movs	r2, #1
 8000d92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2200      	movs	r2, #0
 8000d9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d003      	beq.n	8000dae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000daa:	6878      	ldr	r0, [r7, #4]
 8000dac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d032      	beq.n	8000e1c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000dba:	f003 0301 	and.w	r3, r3, #1
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d022      	beq.n	8000e08 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2205      	movs	r2, #5
 8000dc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f022 0201 	bic.w	r2, r2, #1
 8000dd8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	3301      	adds	r3, #1
 8000dde:	60bb      	str	r3, [r7, #8]
 8000de0:	697a      	ldr	r2, [r7, #20]
 8000de2:	429a      	cmp	r2, r3
 8000de4:	d307      	bcc.n	8000df6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f003 0301 	and.w	r3, r3, #1
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d1f2      	bne.n	8000dda <HAL_DMA_IRQHandler+0x2ca>
 8000df4:	e000      	b.n	8000df8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8000df6:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	2200      	movs	r2, #0
 8000e04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d005      	beq.n	8000e1c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	4798      	blx	r3
 8000e18:	e000      	b.n	8000e1c <HAL_DMA_IRQHandler+0x30c>
        return;
 8000e1a:	bf00      	nop
    }
  }
}
 8000e1c:	3718      	adds	r7, #24
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop

08000e24 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e32:	b2db      	uxtb	r3, r3
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr

08000e40 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b085      	sub	sp, #20
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	3b10      	subs	r3, #16
 8000e50:	4a14      	ldr	r2, [pc, #80]	; (8000ea4 <DMA_CalcBaseAndBitshift+0x64>)
 8000e52:	fba2 2303 	umull	r2, r3, r2, r3
 8000e56:	091b      	lsrs	r3, r3, #4
 8000e58:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000e5a:	4a13      	ldr	r2, [pc, #76]	; (8000ea8 <DMA_CalcBaseAndBitshift+0x68>)
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	4413      	add	r3, r2
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	461a      	mov	r2, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	2b03      	cmp	r3, #3
 8000e6c:	d909      	bls.n	8000e82 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000e76:	f023 0303 	bic.w	r3, r3, #3
 8000e7a:	1d1a      	adds	r2, r3, #4
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	659a      	str	r2, [r3, #88]	; 0x58
 8000e80:	e007      	b.n	8000e92 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000e8a:	f023 0303 	bic.w	r3, r3, #3
 8000e8e:	687a      	ldr	r2, [r7, #4]
 8000e90:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3714      	adds	r7, #20
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	aaaaaaab 	.word	0xaaaaaaab
 8000ea8:	0800b4ec 	.word	0x0800b4ec

08000eac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ebc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	699b      	ldr	r3, [r3, #24]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d11f      	bne.n	8000f06 <DMA_CheckFifoParam+0x5a>
 8000ec6:	68bb      	ldr	r3, [r7, #8]
 8000ec8:	2b03      	cmp	r3, #3
 8000eca:	d856      	bhi.n	8000f7a <DMA_CheckFifoParam+0xce>
 8000ecc:	a201      	add	r2, pc, #4	; (adr r2, 8000ed4 <DMA_CheckFifoParam+0x28>)
 8000ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ed2:	bf00      	nop
 8000ed4:	08000ee5 	.word	0x08000ee5
 8000ed8:	08000ef7 	.word	0x08000ef7
 8000edc:	08000ee5 	.word	0x08000ee5
 8000ee0:	08000f7b 	.word	0x08000f7b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ee8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d046      	beq.n	8000f7e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8000ef4:	e043      	b.n	8000f7e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000efa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000efe:	d140      	bne.n	8000f82 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8000f00:	2301      	movs	r3, #1
 8000f02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8000f04:	e03d      	b.n	8000f82 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	699b      	ldr	r3, [r3, #24]
 8000f0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000f0e:	d121      	bne.n	8000f54 <DMA_CheckFifoParam+0xa8>
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	2b03      	cmp	r3, #3
 8000f14:	d837      	bhi.n	8000f86 <DMA_CheckFifoParam+0xda>
 8000f16:	a201      	add	r2, pc, #4	; (adr r2, 8000f1c <DMA_CheckFifoParam+0x70>)
 8000f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f1c:	08000f2d 	.word	0x08000f2d
 8000f20:	08000f33 	.word	0x08000f33
 8000f24:	08000f2d 	.word	0x08000f2d
 8000f28:	08000f45 	.word	0x08000f45
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	73fb      	strb	r3, [r7, #15]
      break;
 8000f30:	e030      	b.n	8000f94 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f36:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d025      	beq.n	8000f8a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8000f42:	e022      	b.n	8000f8a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f48:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000f4c:	d11f      	bne.n	8000f8e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8000f52:	e01c      	b.n	8000f8e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	d903      	bls.n	8000f62 <DMA_CheckFifoParam+0xb6>
 8000f5a:	68bb      	ldr	r3, [r7, #8]
 8000f5c:	2b03      	cmp	r3, #3
 8000f5e:	d003      	beq.n	8000f68 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8000f60:	e018      	b.n	8000f94 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	73fb      	strb	r3, [r7, #15]
      break;
 8000f66:	e015      	b.n	8000f94 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d00e      	beq.n	8000f92 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8000f74:	2301      	movs	r3, #1
 8000f76:	73fb      	strb	r3, [r7, #15]
      break;
 8000f78:	e00b      	b.n	8000f92 <DMA_CheckFifoParam+0xe6>
      break;
 8000f7a:	bf00      	nop
 8000f7c:	e00a      	b.n	8000f94 <DMA_CheckFifoParam+0xe8>
      break;
 8000f7e:	bf00      	nop
 8000f80:	e008      	b.n	8000f94 <DMA_CheckFifoParam+0xe8>
      break;
 8000f82:	bf00      	nop
 8000f84:	e006      	b.n	8000f94 <DMA_CheckFifoParam+0xe8>
      break;
 8000f86:	bf00      	nop
 8000f88:	e004      	b.n	8000f94 <DMA_CheckFifoParam+0xe8>
      break;
 8000f8a:	bf00      	nop
 8000f8c:	e002      	b.n	8000f94 <DMA_CheckFifoParam+0xe8>
      break;   
 8000f8e:	bf00      	nop
 8000f90:	e000      	b.n	8000f94 <DMA_CheckFifoParam+0xe8>
      break;
 8000f92:	bf00      	nop
    }
  } 
  
  return status; 
 8000f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3714      	adds	r7, #20
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b089      	sub	sp, #36	; 0x24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fba:	2300      	movs	r3, #0
 8000fbc:	61fb      	str	r3, [r7, #28]
 8000fbe:	e159      	b.n	8001274 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	697a      	ldr	r2, [r7, #20]
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fd4:	693a      	ldr	r2, [r7, #16]
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	f040 8148 	bne.w	800126e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	f003 0303 	and.w	r3, r3, #3
 8000fe6:	2b01      	cmp	r3, #1
 8000fe8:	d005      	beq.n	8000ff6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ff2:	2b02      	cmp	r3, #2
 8000ff4:	d130      	bne.n	8001058 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	689b      	ldr	r3, [r3, #8]
 8000ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	2203      	movs	r2, #3
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	43db      	mvns	r3, r3
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	4013      	ands	r3, r2
 800100c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	68da      	ldr	r2, [r3, #12]
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	fa02 f303 	lsl.w	r3, r2, r3
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	4313      	orrs	r3, r2
 800101e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	69ba      	ldr	r2, [r7, #24]
 8001024:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800102c:	2201      	movs	r2, #1
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	43db      	mvns	r3, r3
 8001036:	69ba      	ldr	r2, [r7, #24]
 8001038:	4013      	ands	r3, r2
 800103a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	091b      	lsrs	r3, r3, #4
 8001042:	f003 0201 	and.w	r2, r3, #1
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	69ba      	ldr	r2, [r7, #24]
 800104e:	4313      	orrs	r3, r2
 8001050:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f003 0303 	and.w	r3, r3, #3
 8001060:	2b03      	cmp	r3, #3
 8001062:	d017      	beq.n	8001094 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	68db      	ldr	r3, [r3, #12]
 8001068:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	005b      	lsls	r3, r3, #1
 800106e:	2203      	movs	r2, #3
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	43db      	mvns	r3, r3
 8001076:	69ba      	ldr	r2, [r7, #24]
 8001078:	4013      	ands	r3, r2
 800107a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	689a      	ldr	r2, [r3, #8]
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	69ba      	ldr	r2, [r7, #24]
 800108a:	4313      	orrs	r3, r2
 800108c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f003 0303 	and.w	r3, r3, #3
 800109c:	2b02      	cmp	r3, #2
 800109e:	d123      	bne.n	80010e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	08da      	lsrs	r2, r3, #3
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3208      	adds	r2, #8
 80010a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	f003 0307 	and.w	r3, r3, #7
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	220f      	movs	r2, #15
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	43db      	mvns	r3, r3
 80010be:	69ba      	ldr	r2, [r7, #24]
 80010c0:	4013      	ands	r3, r2
 80010c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	691a      	ldr	r2, [r3, #16]
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	f003 0307 	and.w	r3, r3, #7
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	08da      	lsrs	r2, r3, #3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	3208      	adds	r2, #8
 80010e2:	69b9      	ldr	r1, [r7, #24]
 80010e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	005b      	lsls	r3, r3, #1
 80010f2:	2203      	movs	r2, #3
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	43db      	mvns	r3, r3
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	4013      	ands	r3, r2
 80010fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	f003 0203 	and.w	r2, r3, #3
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	4313      	orrs	r3, r2
 8001114:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001124:	2b00      	cmp	r3, #0
 8001126:	f000 80a2 	beq.w	800126e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800112a:	2300      	movs	r3, #0
 800112c:	60fb      	str	r3, [r7, #12]
 800112e:	4b57      	ldr	r3, [pc, #348]	; (800128c <HAL_GPIO_Init+0x2e8>)
 8001130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001132:	4a56      	ldr	r2, [pc, #344]	; (800128c <HAL_GPIO_Init+0x2e8>)
 8001134:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001138:	6453      	str	r3, [r2, #68]	; 0x44
 800113a:	4b54      	ldr	r3, [pc, #336]	; (800128c <HAL_GPIO_Init+0x2e8>)
 800113c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800113e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001146:	4a52      	ldr	r2, [pc, #328]	; (8001290 <HAL_GPIO_Init+0x2ec>)
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	089b      	lsrs	r3, r3, #2
 800114c:	3302      	adds	r3, #2
 800114e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001152:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	f003 0303 	and.w	r3, r3, #3
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	220f      	movs	r2, #15
 800115e:	fa02 f303 	lsl.w	r3, r2, r3
 8001162:	43db      	mvns	r3, r3
 8001164:	69ba      	ldr	r2, [r7, #24]
 8001166:	4013      	ands	r3, r2
 8001168:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a49      	ldr	r2, [pc, #292]	; (8001294 <HAL_GPIO_Init+0x2f0>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d019      	beq.n	80011a6 <HAL_GPIO_Init+0x202>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a48      	ldr	r2, [pc, #288]	; (8001298 <HAL_GPIO_Init+0x2f4>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d013      	beq.n	80011a2 <HAL_GPIO_Init+0x1fe>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a47      	ldr	r2, [pc, #284]	; (800129c <HAL_GPIO_Init+0x2f8>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d00d      	beq.n	800119e <HAL_GPIO_Init+0x1fa>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a46      	ldr	r2, [pc, #280]	; (80012a0 <HAL_GPIO_Init+0x2fc>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d007      	beq.n	800119a <HAL_GPIO_Init+0x1f6>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a45      	ldr	r2, [pc, #276]	; (80012a4 <HAL_GPIO_Init+0x300>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d101      	bne.n	8001196 <HAL_GPIO_Init+0x1f2>
 8001192:	2304      	movs	r3, #4
 8001194:	e008      	b.n	80011a8 <HAL_GPIO_Init+0x204>
 8001196:	2307      	movs	r3, #7
 8001198:	e006      	b.n	80011a8 <HAL_GPIO_Init+0x204>
 800119a:	2303      	movs	r3, #3
 800119c:	e004      	b.n	80011a8 <HAL_GPIO_Init+0x204>
 800119e:	2302      	movs	r3, #2
 80011a0:	e002      	b.n	80011a8 <HAL_GPIO_Init+0x204>
 80011a2:	2301      	movs	r3, #1
 80011a4:	e000      	b.n	80011a8 <HAL_GPIO_Init+0x204>
 80011a6:	2300      	movs	r3, #0
 80011a8:	69fa      	ldr	r2, [r7, #28]
 80011aa:	f002 0203 	and.w	r2, r2, #3
 80011ae:	0092      	lsls	r2, r2, #2
 80011b0:	4093      	lsls	r3, r2
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011b8:	4935      	ldr	r1, [pc, #212]	; (8001290 <HAL_GPIO_Init+0x2ec>)
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	089b      	lsrs	r3, r3, #2
 80011be:	3302      	adds	r3, #2
 80011c0:	69ba      	ldr	r2, [r7, #24]
 80011c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011c6:	4b38      	ldr	r3, [pc, #224]	; (80012a8 <HAL_GPIO_Init+0x304>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	43db      	mvns	r3, r3
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	4013      	ands	r3, r2
 80011d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d003      	beq.n	80011ea <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011ea:	4a2f      	ldr	r2, [pc, #188]	; (80012a8 <HAL_GPIO_Init+0x304>)
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80011f0:	4b2d      	ldr	r3, [pc, #180]	; (80012a8 <HAL_GPIO_Init+0x304>)
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	43db      	mvns	r3, r3
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	4013      	ands	r3, r2
 80011fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001208:	2b00      	cmp	r3, #0
 800120a:	d003      	beq.n	8001214 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	4313      	orrs	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001214:	4a24      	ldr	r2, [pc, #144]	; (80012a8 <HAL_GPIO_Init+0x304>)
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800121a:	4b23      	ldr	r3, [pc, #140]	; (80012a8 <HAL_GPIO_Init+0x304>)
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	43db      	mvns	r3, r3
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	4013      	ands	r3, r2
 8001228:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001232:	2b00      	cmp	r3, #0
 8001234:	d003      	beq.n	800123e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001236:	69ba      	ldr	r2, [r7, #24]
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	4313      	orrs	r3, r2
 800123c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800123e:	4a1a      	ldr	r2, [pc, #104]	; (80012a8 <HAL_GPIO_Init+0x304>)
 8001240:	69bb      	ldr	r3, [r7, #24]
 8001242:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001244:	4b18      	ldr	r3, [pc, #96]	; (80012a8 <HAL_GPIO_Init+0x304>)
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	43db      	mvns	r3, r3
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	4013      	ands	r3, r2
 8001252:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800125c:	2b00      	cmp	r3, #0
 800125e:	d003      	beq.n	8001268 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001260:	69ba      	ldr	r2, [r7, #24]
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	4313      	orrs	r3, r2
 8001266:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001268:	4a0f      	ldr	r2, [pc, #60]	; (80012a8 <HAL_GPIO_Init+0x304>)
 800126a:	69bb      	ldr	r3, [r7, #24]
 800126c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	3301      	adds	r3, #1
 8001272:	61fb      	str	r3, [r7, #28]
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	2b0f      	cmp	r3, #15
 8001278:	f67f aea2 	bls.w	8000fc0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3724      	adds	r7, #36	; 0x24
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	40023800 	.word	0x40023800
 8001290:	40013800 	.word	0x40013800
 8001294:	40020000 	.word	0x40020000
 8001298:	40020400 	.word	0x40020400
 800129c:	40020800 	.word	0x40020800
 80012a0:	40020c00 	.word	0x40020c00
 80012a4:	40021000 	.word	0x40021000
 80012a8:	40013c00 	.word	0x40013c00

080012ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	460b      	mov	r3, r1
 80012b6:	807b      	strh	r3, [r7, #2]
 80012b8:	4613      	mov	r3, r2
 80012ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012bc:	787b      	ldrb	r3, [r7, #1]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d003      	beq.n	80012ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012c2:	887a      	ldrh	r2, [r7, #2]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012c8:	e003      	b.n	80012d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012ca:	887b      	ldrh	r3, [r7, #2]
 80012cc:	041a      	lsls	r2, r3, #16
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	619a      	str	r2, [r3, #24]
}
 80012d2:	bf00      	nop
 80012d4:	370c      	adds	r7, #12
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr

080012de <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012de:	b480      	push	{r7}
 80012e0:	b085      	sub	sp, #20
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
 80012e6:	460b      	mov	r3, r1
 80012e8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	695b      	ldr	r3, [r3, #20]
 80012ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012f0:	887a      	ldrh	r2, [r7, #2]
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	4013      	ands	r3, r2
 80012f6:	041a      	lsls	r2, r3, #16
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	43d9      	mvns	r1, r3
 80012fc:	887b      	ldrh	r3, [r7, #2]
 80012fe:	400b      	ands	r3, r1
 8001300:	431a      	orrs	r2, r3
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	619a      	str	r2, [r3, #24]
}
 8001306:	bf00      	nop
 8001308:	3714      	adds	r7, #20
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
	...

08001314 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d101      	bne.n	8001326 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e12b      	b.n	800157e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800132c:	b2db      	uxtb	r3, r3
 800132e:	2b00      	cmp	r3, #0
 8001330:	d106      	bne.n	8001340 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2200      	movs	r2, #0
 8001336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f009 f94c 	bl	800a5d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2224      	movs	r2, #36	; 0x24
 8001344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f022 0201 	bic.w	r2, r2, #1
 8001356:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001366:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001376:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001378:	f003 ff24 	bl	80051c4 <HAL_RCC_GetPCLK1Freq>
 800137c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	4a81      	ldr	r2, [pc, #516]	; (8001588 <HAL_I2C_Init+0x274>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d807      	bhi.n	8001398 <HAL_I2C_Init+0x84>
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	4a80      	ldr	r2, [pc, #512]	; (800158c <HAL_I2C_Init+0x278>)
 800138c:	4293      	cmp	r3, r2
 800138e:	bf94      	ite	ls
 8001390:	2301      	movls	r3, #1
 8001392:	2300      	movhi	r3, #0
 8001394:	b2db      	uxtb	r3, r3
 8001396:	e006      	b.n	80013a6 <HAL_I2C_Init+0x92>
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	4a7d      	ldr	r2, [pc, #500]	; (8001590 <HAL_I2C_Init+0x27c>)
 800139c:	4293      	cmp	r3, r2
 800139e:	bf94      	ite	ls
 80013a0:	2301      	movls	r3, #1
 80013a2:	2300      	movhi	r3, #0
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	e0e7      	b.n	800157e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	4a78      	ldr	r2, [pc, #480]	; (8001594 <HAL_I2C_Init+0x280>)
 80013b2:	fba2 2303 	umull	r2, r3, r2, r3
 80013b6:	0c9b      	lsrs	r3, r3, #18
 80013b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	68ba      	ldr	r2, [r7, #8]
 80013ca:	430a      	orrs	r2, r1
 80013cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6a1b      	ldr	r3, [r3, #32]
 80013d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	4a6a      	ldr	r2, [pc, #424]	; (8001588 <HAL_I2C_Init+0x274>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d802      	bhi.n	80013e8 <HAL_I2C_Init+0xd4>
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	3301      	adds	r3, #1
 80013e6:	e009      	b.n	80013fc <HAL_I2C_Init+0xe8>
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80013ee:	fb02 f303 	mul.w	r3, r2, r3
 80013f2:	4a69      	ldr	r2, [pc, #420]	; (8001598 <HAL_I2C_Init+0x284>)
 80013f4:	fba2 2303 	umull	r2, r3, r2, r3
 80013f8:	099b      	lsrs	r3, r3, #6
 80013fa:	3301      	adds	r3, #1
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	6812      	ldr	r2, [r2, #0]
 8001400:	430b      	orrs	r3, r1
 8001402:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	69db      	ldr	r3, [r3, #28]
 800140a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800140e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	495c      	ldr	r1, [pc, #368]	; (8001588 <HAL_I2C_Init+0x274>)
 8001418:	428b      	cmp	r3, r1
 800141a:	d819      	bhi.n	8001450 <HAL_I2C_Init+0x13c>
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	1e59      	subs	r1, r3, #1
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	005b      	lsls	r3, r3, #1
 8001426:	fbb1 f3f3 	udiv	r3, r1, r3
 800142a:	1c59      	adds	r1, r3, #1
 800142c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001430:	400b      	ands	r3, r1
 8001432:	2b00      	cmp	r3, #0
 8001434:	d00a      	beq.n	800144c <HAL_I2C_Init+0x138>
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	1e59      	subs	r1, r3, #1
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	005b      	lsls	r3, r3, #1
 8001440:	fbb1 f3f3 	udiv	r3, r1, r3
 8001444:	3301      	adds	r3, #1
 8001446:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800144a:	e051      	b.n	80014f0 <HAL_I2C_Init+0x1dc>
 800144c:	2304      	movs	r3, #4
 800144e:	e04f      	b.n	80014f0 <HAL_I2C_Init+0x1dc>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d111      	bne.n	800147c <HAL_I2C_Init+0x168>
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	1e58      	subs	r0, r3, #1
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6859      	ldr	r1, [r3, #4]
 8001460:	460b      	mov	r3, r1
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	440b      	add	r3, r1
 8001466:	fbb0 f3f3 	udiv	r3, r0, r3
 800146a:	3301      	adds	r3, #1
 800146c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001470:	2b00      	cmp	r3, #0
 8001472:	bf0c      	ite	eq
 8001474:	2301      	moveq	r3, #1
 8001476:	2300      	movne	r3, #0
 8001478:	b2db      	uxtb	r3, r3
 800147a:	e012      	b.n	80014a2 <HAL_I2C_Init+0x18e>
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	1e58      	subs	r0, r3, #1
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6859      	ldr	r1, [r3, #4]
 8001484:	460b      	mov	r3, r1
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	440b      	add	r3, r1
 800148a:	0099      	lsls	r1, r3, #2
 800148c:	440b      	add	r3, r1
 800148e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001492:	3301      	adds	r3, #1
 8001494:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001498:	2b00      	cmp	r3, #0
 800149a:	bf0c      	ite	eq
 800149c:	2301      	moveq	r3, #1
 800149e:	2300      	movne	r3, #0
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <HAL_I2C_Init+0x196>
 80014a6:	2301      	movs	r3, #1
 80014a8:	e022      	b.n	80014f0 <HAL_I2C_Init+0x1dc>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d10e      	bne.n	80014d0 <HAL_I2C_Init+0x1bc>
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	1e58      	subs	r0, r3, #1
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6859      	ldr	r1, [r3, #4]
 80014ba:	460b      	mov	r3, r1
 80014bc:	005b      	lsls	r3, r3, #1
 80014be:	440b      	add	r3, r1
 80014c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80014c4:	3301      	adds	r3, #1
 80014c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80014ce:	e00f      	b.n	80014f0 <HAL_I2C_Init+0x1dc>
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	1e58      	subs	r0, r3, #1
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6859      	ldr	r1, [r3, #4]
 80014d8:	460b      	mov	r3, r1
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	440b      	add	r3, r1
 80014de:	0099      	lsls	r1, r3, #2
 80014e0:	440b      	add	r3, r1
 80014e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80014e6:	3301      	adds	r3, #1
 80014e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80014f0:	6879      	ldr	r1, [r7, #4]
 80014f2:	6809      	ldr	r1, [r1, #0]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	69da      	ldr	r2, [r3, #28]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6a1b      	ldr	r3, [r3, #32]
 800150a:	431a      	orrs	r2, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	430a      	orrs	r2, r1
 8001512:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800151e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	6911      	ldr	r1, [r2, #16]
 8001526:	687a      	ldr	r2, [r7, #4]
 8001528:	68d2      	ldr	r2, [r2, #12]
 800152a:	4311      	orrs	r1, r2
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	6812      	ldr	r2, [r2, #0]
 8001530:	430b      	orrs	r3, r1
 8001532:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	68db      	ldr	r3, [r3, #12]
 800153a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	695a      	ldr	r2, [r3, #20]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	699b      	ldr	r3, [r3, #24]
 8001546:	431a      	orrs	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	430a      	orrs	r2, r1
 800154e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f042 0201 	orr.w	r2, r2, #1
 800155e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2200      	movs	r2, #0
 8001564:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2220      	movs	r2, #32
 800156a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2200      	movs	r2, #0
 8001572:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2200      	movs	r2, #0
 8001578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	000186a0 	.word	0x000186a0
 800158c:	001e847f 	.word	0x001e847f
 8001590:	003d08ff 	.word	0x003d08ff
 8001594:	431bde83 	.word	0x431bde83
 8001598:	10624dd3 	.word	0x10624dd3

0800159c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b08c      	sub	sp, #48	; 0x30
 80015a0:	af02      	add	r7, sp, #8
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	4608      	mov	r0, r1
 80015a6:	4611      	mov	r1, r2
 80015a8:	461a      	mov	r2, r3
 80015aa:	4603      	mov	r3, r0
 80015ac:	817b      	strh	r3, [r7, #10]
 80015ae:	460b      	mov	r3, r1
 80015b0:	813b      	strh	r3, [r7, #8]
 80015b2:	4613      	mov	r3, r2
 80015b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80015b6:	f7ff f899 	bl	80006ec <HAL_GetTick>
 80015ba:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	2b20      	cmp	r3, #32
 80015c6:	f040 8208 	bne.w	80019da <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80015ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015cc:	9300      	str	r3, [sp, #0]
 80015ce:	2319      	movs	r3, #25
 80015d0:	2201      	movs	r2, #1
 80015d2:	497b      	ldr	r1, [pc, #492]	; (80017c0 <HAL_I2C_Mem_Read+0x224>)
 80015d4:	68f8      	ldr	r0, [r7, #12]
 80015d6:	f001 fe5d 	bl	8003294 <I2C_WaitOnFlagUntilTimeout>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80015e0:	2302      	movs	r3, #2
 80015e2:	e1fb      	b.n	80019dc <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d101      	bne.n	80015f2 <HAL_I2C_Mem_Read+0x56>
 80015ee:	2302      	movs	r3, #2
 80015f0:	e1f4      	b.n	80019dc <HAL_I2C_Mem_Read+0x440>
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	2201      	movs	r2, #1
 80015f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0301 	and.w	r3, r3, #1
 8001604:	2b01      	cmp	r3, #1
 8001606:	d007      	beq.n	8001618 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f042 0201 	orr.w	r2, r2, #1
 8001616:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001626:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	2222      	movs	r2, #34	; 0x22
 800162c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	2240      	movs	r2, #64	; 0x40
 8001634:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	2200      	movs	r2, #0
 800163c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001642:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001648:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800164e:	b29a      	uxth	r2, r3
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	4a5b      	ldr	r2, [pc, #364]	; (80017c4 <HAL_I2C_Mem_Read+0x228>)
 8001658:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800165a:	88f8      	ldrh	r0, [r7, #6]
 800165c:	893a      	ldrh	r2, [r7, #8]
 800165e:	8979      	ldrh	r1, [r7, #10]
 8001660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001662:	9301      	str	r3, [sp, #4]
 8001664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	4603      	mov	r3, r0
 800166a:	68f8      	ldr	r0, [r7, #12]
 800166c:	f001 fc82 	bl	8002f74 <I2C_RequestMemoryRead>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8001676:	2301      	movs	r3, #1
 8001678:	e1b0      	b.n	80019dc <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800167e:	2b00      	cmp	r3, #0
 8001680:	d113      	bne.n	80016aa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001682:	2300      	movs	r3, #0
 8001684:	623b      	str	r3, [r7, #32]
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	695b      	ldr	r3, [r3, #20]
 800168c:	623b      	str	r3, [r7, #32]
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	699b      	ldr	r3, [r3, #24]
 8001694:	623b      	str	r3, [r7, #32]
 8001696:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	e184      	b.n	80019b4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d11b      	bne.n	80016ea <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80016c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80016c2:	2300      	movs	r3, #0
 80016c4:	61fb      	str	r3, [r7, #28]
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	695b      	ldr	r3, [r3, #20]
 80016cc:	61fb      	str	r3, [r7, #28]
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	699b      	ldr	r3, [r3, #24]
 80016d4:	61fb      	str	r3, [r7, #28]
 80016d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	e164      	b.n	80019b4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d11b      	bne.n	800172a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001700:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001710:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001712:	2300      	movs	r3, #0
 8001714:	61bb      	str	r3, [r7, #24]
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	695b      	ldr	r3, [r3, #20]
 800171c:	61bb      	str	r3, [r7, #24]
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	61bb      	str	r3, [r7, #24]
 8001726:	69bb      	ldr	r3, [r7, #24]
 8001728:	e144      	b.n	80019b4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800172a:	2300      	movs	r3, #0
 800172c:	617b      	str	r3, [r7, #20]
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	695b      	ldr	r3, [r3, #20]
 8001734:	617b      	str	r3, [r7, #20]
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	699b      	ldr	r3, [r3, #24]
 800173c:	617b      	str	r3, [r7, #20]
 800173e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001740:	e138      	b.n	80019b4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001746:	2b03      	cmp	r3, #3
 8001748:	f200 80f1 	bhi.w	800192e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001750:	2b01      	cmp	r3, #1
 8001752:	d123      	bne.n	800179c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001754:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001756:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001758:	68f8      	ldr	r0, [r7, #12]
 800175a:	f001 fee5 	bl	8003528 <I2C_WaitOnRXNEFlagUntilTimeout>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	e139      	b.n	80019dc <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	691a      	ldr	r2, [r3, #16]
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001772:	b2d2      	uxtb	r2, r2
 8001774:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800177a:	1c5a      	adds	r2, r3, #1
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001784:	3b01      	subs	r3, #1
 8001786:	b29a      	uxth	r2, r3
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001790:	b29b      	uxth	r3, r3
 8001792:	3b01      	subs	r3, #1
 8001794:	b29a      	uxth	r2, r3
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	855a      	strh	r2, [r3, #42]	; 0x2a
 800179a:	e10b      	b.n	80019b4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d14e      	bne.n	8001842 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80017a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a6:	9300      	str	r3, [sp, #0]
 80017a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017aa:	2200      	movs	r2, #0
 80017ac:	4906      	ldr	r1, [pc, #24]	; (80017c8 <HAL_I2C_Mem_Read+0x22c>)
 80017ae:	68f8      	ldr	r0, [r7, #12]
 80017b0:	f001 fd70 	bl	8003294 <I2C_WaitOnFlagUntilTimeout>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d008      	beq.n	80017cc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e10e      	b.n	80019dc <HAL_I2C_Mem_Read+0x440>
 80017be:	bf00      	nop
 80017c0:	00100002 	.word	0x00100002
 80017c4:	ffff0000 	.word	0xffff0000
 80017c8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80017da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	691a      	ldr	r2, [r3, #16]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e6:	b2d2      	uxtb	r2, r2
 80017e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ee:	1c5a      	adds	r2, r3, #1
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017f8:	3b01      	subs	r3, #1
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001804:	b29b      	uxth	r3, r3
 8001806:	3b01      	subs	r3, #1
 8001808:	b29a      	uxth	r2, r3
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	691a      	ldr	r2, [r3, #16]
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001818:	b2d2      	uxtb	r2, r2
 800181a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001820:	1c5a      	adds	r2, r3, #1
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800182a:	3b01      	subs	r3, #1
 800182c:	b29a      	uxth	r2, r3
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001836:	b29b      	uxth	r3, r3
 8001838:	3b01      	subs	r3, #1
 800183a:	b29a      	uxth	r2, r3
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001840:	e0b8      	b.n	80019b4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001844:	9300      	str	r3, [sp, #0]
 8001846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001848:	2200      	movs	r2, #0
 800184a:	4966      	ldr	r1, [pc, #408]	; (80019e4 <HAL_I2C_Mem_Read+0x448>)
 800184c:	68f8      	ldr	r0, [r7, #12]
 800184e:	f001 fd21 	bl	8003294 <I2C_WaitOnFlagUntilTimeout>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e0bf      	b.n	80019dc <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800186a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	691a      	ldr	r2, [r3, #16]
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001876:	b2d2      	uxtb	r2, r2
 8001878:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800187e:	1c5a      	adds	r2, r3, #1
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001888:	3b01      	subs	r3, #1
 800188a:	b29a      	uxth	r2, r3
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001894:	b29b      	uxth	r3, r3
 8001896:	3b01      	subs	r3, #1
 8001898:	b29a      	uxth	r2, r3
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800189e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a0:	9300      	str	r3, [sp, #0]
 80018a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80018a4:	2200      	movs	r2, #0
 80018a6:	494f      	ldr	r1, [pc, #316]	; (80019e4 <HAL_I2C_Mem_Read+0x448>)
 80018a8:	68f8      	ldr	r0, [r7, #12]
 80018aa:	f001 fcf3 	bl	8003294 <I2C_WaitOnFlagUntilTimeout>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e091      	b.n	80019dc <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80018c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	691a      	ldr	r2, [r3, #16]
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d2:	b2d2      	uxtb	r2, r2
 80018d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018da:	1c5a      	adds	r2, r3, #1
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018e4:	3b01      	subs	r3, #1
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018f0:	b29b      	uxth	r3, r3
 80018f2:	3b01      	subs	r3, #1
 80018f4:	b29a      	uxth	r2, r3
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	691a      	ldr	r2, [r3, #16]
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001904:	b2d2      	uxtb	r2, r2
 8001906:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800190c:	1c5a      	adds	r2, r3, #1
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001916:	3b01      	subs	r3, #1
 8001918:	b29a      	uxth	r2, r3
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001922:	b29b      	uxth	r3, r3
 8001924:	3b01      	subs	r3, #1
 8001926:	b29a      	uxth	r2, r3
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800192c:	e042      	b.n	80019b4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800192e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001930:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001932:	68f8      	ldr	r0, [r7, #12]
 8001934:	f001 fdf8 	bl	8003528 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e04c      	b.n	80019dc <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	691a      	ldr	r2, [r3, #16]
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800194c:	b2d2      	uxtb	r2, r2
 800194e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001954:	1c5a      	adds	r2, r3, #1
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800195e:	3b01      	subs	r3, #1
 8001960:	b29a      	uxth	r2, r3
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800196a:	b29b      	uxth	r3, r3
 800196c:	3b01      	subs	r3, #1
 800196e:	b29a      	uxth	r2, r3
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	695b      	ldr	r3, [r3, #20]
 800197a:	f003 0304 	and.w	r3, r3, #4
 800197e:	2b04      	cmp	r3, #4
 8001980:	d118      	bne.n	80019b4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	691a      	ldr	r2, [r3, #16]
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800198c:	b2d2      	uxtb	r2, r2
 800198e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001994:	1c5a      	adds	r2, r3, #1
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800199e:	3b01      	subs	r3, #1
 80019a0:	b29a      	uxth	r2, r3
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	3b01      	subs	r3, #1
 80019ae:	b29a      	uxth	r2, r3
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	f47f aec2 	bne.w	8001742 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	2220      	movs	r2, #32
 80019c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2200      	movs	r2, #0
 80019ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	2200      	movs	r2, #0
 80019d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80019d6:	2300      	movs	r3, #0
 80019d8:	e000      	b.n	80019dc <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80019da:	2302      	movs	r3, #2
  }
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3728      	adds	r7, #40	; 0x28
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	00010004 	.word	0x00010004

080019e8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b088      	sub	sp, #32
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80019f0:	2300      	movs	r3, #0
 80019f2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a00:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001a08:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a10:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8001a12:	7bfb      	ldrb	r3, [r7, #15]
 8001a14:	2b10      	cmp	r3, #16
 8001a16:	d003      	beq.n	8001a20 <HAL_I2C_EV_IRQHandler+0x38>
 8001a18:	7bfb      	ldrb	r3, [r7, #15]
 8001a1a:	2b40      	cmp	r3, #64	; 0x40
 8001a1c:	f040 80c1 	bne.w	8001ba2 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	699b      	ldr	r3, [r3, #24]
 8001a26:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	695b      	ldr	r3, [r3, #20]
 8001a2e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d10d      	bne.n	8001a56 <HAL_I2C_EV_IRQHandler+0x6e>
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8001a40:	d003      	beq.n	8001a4a <HAL_I2C_EV_IRQHandler+0x62>
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8001a48:	d101      	bne.n	8001a4e <HAL_I2C_EV_IRQHandler+0x66>
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e000      	b.n	8001a50 <HAL_I2C_EV_IRQHandler+0x68>
 8001a4e:	2300      	movs	r3, #0
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	f000 8132 	beq.w	8001cba <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	f003 0301 	and.w	r3, r3, #1
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d00c      	beq.n	8001a7a <HAL_I2C_EV_IRQHandler+0x92>
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	0a5b      	lsrs	r3, r3, #9
 8001a64:	f003 0301 	and.w	r3, r3, #1
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d006      	beq.n	8001a7a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f001 fde0 	bl	8003632 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f000 fcd2 	bl	800241c <I2C_Master_SB>
 8001a78:	e092      	b.n	8001ba0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	08db      	lsrs	r3, r3, #3
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d009      	beq.n	8001a9a <HAL_I2C_EV_IRQHandler+0xb2>
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	0a5b      	lsrs	r3, r3, #9
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d003      	beq.n	8001a9a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f000 fd48 	bl	8002528 <I2C_Master_ADD10>
 8001a98:	e082      	b.n	8001ba0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	085b      	lsrs	r3, r3, #1
 8001a9e:	f003 0301 	and.w	r3, r3, #1
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d009      	beq.n	8001aba <HAL_I2C_EV_IRQHandler+0xd2>
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	0a5b      	lsrs	r3, r3, #9
 8001aaa:	f003 0301 	and.w	r3, r3, #1
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d003      	beq.n	8001aba <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f000 fd62 	bl	800257c <I2C_Master_ADDR>
 8001ab8:	e072      	b.n	8001ba0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8001aba:	69bb      	ldr	r3, [r7, #24]
 8001abc:	089b      	lsrs	r3, r3, #2
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d03b      	beq.n	8001b3e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ad0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001ad4:	f000 80f3 	beq.w	8001cbe <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	09db      	lsrs	r3, r3, #7
 8001adc:	f003 0301 	and.w	r3, r3, #1
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d00f      	beq.n	8001b04 <HAL_I2C_EV_IRQHandler+0x11c>
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	0a9b      	lsrs	r3, r3, #10
 8001ae8:	f003 0301 	and.w	r3, r3, #1
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d009      	beq.n	8001b04 <HAL_I2C_EV_IRQHandler+0x11c>
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	089b      	lsrs	r3, r3, #2
 8001af4:	f003 0301 	and.w	r3, r3, #1
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d103      	bne.n	8001b04 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f000 f94c 	bl	8001d9a <I2C_MasterTransmit_TXE>
 8001b02:	e04d      	b.n	8001ba0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	089b      	lsrs	r3, r3, #2
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	f000 80d6 	beq.w	8001cbe <HAL_I2C_EV_IRQHandler+0x2d6>
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	0a5b      	lsrs	r3, r3, #9
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	f000 80cf 	beq.w	8001cbe <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8001b20:	7bbb      	ldrb	r3, [r7, #14]
 8001b22:	2b21      	cmp	r3, #33	; 0x21
 8001b24:	d103      	bne.n	8001b2e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f000 f9d3 	bl	8001ed2 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001b2c:	e0c7      	b.n	8001cbe <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
 8001b30:	2b40      	cmp	r3, #64	; 0x40
 8001b32:	f040 80c4 	bne.w	8001cbe <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f000 fa41 	bl	8001fbe <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001b3c:	e0bf      	b.n	8001cbe <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001b4c:	f000 80b7 	beq.w	8001cbe <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	099b      	lsrs	r3, r3, #6
 8001b54:	f003 0301 	and.w	r3, r3, #1
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d00f      	beq.n	8001b7c <HAL_I2C_EV_IRQHandler+0x194>
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	0a9b      	lsrs	r3, r3, #10
 8001b60:	f003 0301 	and.w	r3, r3, #1
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d009      	beq.n	8001b7c <HAL_I2C_EV_IRQHandler+0x194>
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	089b      	lsrs	r3, r3, #2
 8001b6c:	f003 0301 	and.w	r3, r3, #1
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d103      	bne.n	8001b7c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f000 fab6 	bl	80020e6 <I2C_MasterReceive_RXNE>
 8001b7a:	e011      	b.n	8001ba0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	089b      	lsrs	r3, r3, #2
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	f000 809a 	beq.w	8001cbe <HAL_I2C_EV_IRQHandler+0x2d6>
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	0a5b      	lsrs	r3, r3, #9
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	f000 8093 	beq.w	8001cbe <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f000 fb55 	bl	8002248 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001b9e:	e08e      	b.n	8001cbe <HAL_I2C_EV_IRQHandler+0x2d6>
 8001ba0:	e08d      	b.n	8001cbe <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d004      	beq.n	8001bb4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	695b      	ldr	r3, [r3, #20]
 8001bb0:	61fb      	str	r3, [r7, #28]
 8001bb2:	e007      	b.n	8001bc4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	699b      	ldr	r3, [r3, #24]
 8001bba:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	695b      	ldr	r3, [r3, #20]
 8001bc2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	085b      	lsrs	r3, r3, #1
 8001bc8:	f003 0301 	and.w	r3, r3, #1
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d012      	beq.n	8001bf6 <HAL_I2C_EV_IRQHandler+0x20e>
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	0a5b      	lsrs	r3, r3, #9
 8001bd4:	f003 0301 	and.w	r3, r3, #1
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d00c      	beq.n	8001bf6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d003      	beq.n	8001bec <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	699b      	ldr	r3, [r3, #24]
 8001bea:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8001bec:	69b9      	ldr	r1, [r7, #24]
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f000 ff13 	bl	8002a1a <I2C_Slave_ADDR>
 8001bf4:	e066      	b.n	8001cc4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	091b      	lsrs	r3, r3, #4
 8001bfa:	f003 0301 	and.w	r3, r3, #1
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d009      	beq.n	8001c16 <HAL_I2C_EV_IRQHandler+0x22e>
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	0a5b      	lsrs	r3, r3, #9
 8001c06:	f003 0301 	and.w	r3, r3, #1
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d003      	beq.n	8001c16 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f000 ff4e 	bl	8002ab0 <I2C_Slave_STOPF>
 8001c14:	e056      	b.n	8001cc4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001c16:	7bbb      	ldrb	r3, [r7, #14]
 8001c18:	2b21      	cmp	r3, #33	; 0x21
 8001c1a:	d002      	beq.n	8001c22 <HAL_I2C_EV_IRQHandler+0x23a>
 8001c1c:	7bbb      	ldrb	r3, [r7, #14]
 8001c1e:	2b29      	cmp	r3, #41	; 0x29
 8001c20:	d125      	bne.n	8001c6e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	09db      	lsrs	r3, r3, #7
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d00f      	beq.n	8001c4e <HAL_I2C_EV_IRQHandler+0x266>
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	0a9b      	lsrs	r3, r3, #10
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d009      	beq.n	8001c4e <HAL_I2C_EV_IRQHandler+0x266>
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	089b      	lsrs	r3, r3, #2
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d103      	bne.n	8001c4e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f000 fe29 	bl	800289e <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001c4c:	e039      	b.n	8001cc2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001c4e:	69fb      	ldr	r3, [r7, #28]
 8001c50:	089b      	lsrs	r3, r3, #2
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d033      	beq.n	8001cc2 <HAL_I2C_EV_IRQHandler+0x2da>
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	0a5b      	lsrs	r3, r3, #9
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d02d      	beq.n	8001cc2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f000 fe56 	bl	8002918 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001c6c:	e029      	b.n	8001cc2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	099b      	lsrs	r3, r3, #6
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d00f      	beq.n	8001c9a <HAL_I2C_EV_IRQHandler+0x2b2>
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	0a9b      	lsrs	r3, r3, #10
 8001c7e:	f003 0301 	and.w	r3, r3, #1
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d009      	beq.n	8001c9a <HAL_I2C_EV_IRQHandler+0x2b2>
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	089b      	lsrs	r3, r3, #2
 8001c8a:	f003 0301 	and.w	r3, r3, #1
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d103      	bne.n	8001c9a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f000 fe61 	bl	800295a <I2C_SlaveReceive_RXNE>
 8001c98:	e014      	b.n	8001cc4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	089b      	lsrs	r3, r3, #2
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d00e      	beq.n	8001cc4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	0a5b      	lsrs	r3, r3, #9
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d008      	beq.n	8001cc4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f000 fe8f 	bl	80029d6 <I2C_SlaveReceive_BTF>
 8001cb8:	e004      	b.n	8001cc4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8001cba:	bf00      	nop
 8001cbc:	e002      	b.n	8001cc4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001cbe:	bf00      	nop
 8001cc0:	e000      	b.n	8001cc4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001cc2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8001cc4:	3720      	adds	r7, #32
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	b083      	sub	sp, #12
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8001cd2:	bf00      	nop
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr

08001cde <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	b083      	sub	sp, #12
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8001ce6:	bf00      	nop
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr

08001cf2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	b083      	sub	sp, #12
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8001cfa:	bf00      	nop
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001d06:	b480      	push	{r7}
 8001d08:	b083      	sub	sp, #12
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8001d0e:	bf00      	nop
 8001d10:	370c      	adds	r7, #12
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr

08001d1a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	b083      	sub	sp, #12
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	6078      	str	r0, [r7, #4]
 8001d22:	460b      	mov	r3, r1
 8001d24:	70fb      	strb	r3, [r7, #3]
 8001d26:	4613      	mov	r3, r2
 8001d28:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8001d2a:	bf00      	nop
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr

08001d36 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001d36:	b480      	push	{r7}
 8001d38:	b083      	sub	sp, #12
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8001d3e:	bf00      	nop
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr

08001d4a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	b083      	sub	sp, #12
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8001d52:	bf00      	nop
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr

08001d5e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b083      	sub	sp, #12
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8001d66:	bf00      	nop
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr

08001d72 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001d72:	b480      	push	{r7}
 8001d74:	b083      	sub	sp, #12
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8001d7a:	bf00      	nop
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr

08001d86 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001d86:	b480      	push	{r7}
 8001d88:	b083      	sub	sp, #12
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8001d8e:	bf00      	nop
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr

08001d9a <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b084      	sub	sp, #16
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001da8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001db0:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001db6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d150      	bne.n	8001e62 <I2C_MasterTransmit_TXE+0xc8>
 8001dc0:	7bfb      	ldrb	r3, [r7, #15]
 8001dc2:	2b21      	cmp	r3, #33	; 0x21
 8001dc4:	d14d      	bne.n	8001e62 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	2b08      	cmp	r3, #8
 8001dca:	d01d      	beq.n	8001e08 <I2C_MasterTransmit_TXE+0x6e>
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	2b20      	cmp	r3, #32
 8001dd0:	d01a      	beq.n	8001e08 <I2C_MasterTransmit_TXE+0x6e>
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001dd8:	d016      	beq.n	8001e08 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	685a      	ldr	r2, [r3, #4]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001de8:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2211      	movs	r2, #17
 8001dee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2200      	movs	r2, #0
 8001df4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2220      	movs	r2, #32
 8001dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f7ff ff62 	bl	8001cca <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001e06:	e060      	b.n	8001eca <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	685a      	ldr	r2, [r3, #4]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001e16:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e26:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2220      	movs	r2, #32
 8001e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	2b40      	cmp	r3, #64	; 0x40
 8001e40:	d107      	bne.n	8001e52 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2200      	movs	r2, #0
 8001e46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f7ff ff7d 	bl	8001d4a <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001e50:	e03b      	b.n	8001eca <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7ff ff35 	bl	8001cca <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001e60:	e033      	b.n	8001eca <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8001e62:	7bfb      	ldrb	r3, [r7, #15]
 8001e64:	2b21      	cmp	r3, #33	; 0x21
 8001e66:	d005      	beq.n	8001e74 <I2C_MasterTransmit_TXE+0xda>
 8001e68:	7bbb      	ldrb	r3, [r7, #14]
 8001e6a:	2b40      	cmp	r3, #64	; 0x40
 8001e6c:	d12d      	bne.n	8001eca <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8001e6e:	7bfb      	ldrb	r3, [r7, #15]
 8001e70:	2b22      	cmp	r3, #34	; 0x22
 8001e72:	d12a      	bne.n	8001eca <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d108      	bne.n	8001e90 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	685a      	ldr	r2, [r3, #4]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e8c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8001e8e:	e01c      	b.n	8001eca <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b40      	cmp	r3, #64	; 0x40
 8001e9a:	d103      	bne.n	8001ea4 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f000 f88e 	bl	8001fbe <I2C_MemoryTransmit_TXE_BTF>
}
 8001ea2:	e012      	b.n	8001eca <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea8:	781a      	ldrb	r2, [r3, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb4:	1c5a      	adds	r2, r3, #1
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	3b01      	subs	r3, #1
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8001ec8:	e7ff      	b.n	8001eca <I2C_MasterTransmit_TXE+0x130>
 8001eca:	bf00      	nop
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b084      	sub	sp, #16
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ede:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	2b21      	cmp	r3, #33	; 0x21
 8001eea:	d164      	bne.n	8001fb6 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ef0:	b29b      	uxth	r3, r3
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d012      	beq.n	8001f1c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001efa:	781a      	ldrb	r2, [r3, #0]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f06:	1c5a      	adds	r2, r3, #1
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	3b01      	subs	r3, #1
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8001f1a:	e04c      	b.n	8001fb6 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2b08      	cmp	r3, #8
 8001f20:	d01d      	beq.n	8001f5e <I2C_MasterTransmit_BTF+0x8c>
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2b20      	cmp	r3, #32
 8001f26:	d01a      	beq.n	8001f5e <I2C_MasterTransmit_BTF+0x8c>
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001f2e:	d016      	beq.n	8001f5e <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001f3e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2211      	movs	r2, #17
 8001f44:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2220      	movs	r2, #32
 8001f52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f7ff feb7 	bl	8001cca <HAL_I2C_MasterTxCpltCallback>
}
 8001f5c:	e02b      	b.n	8001fb6 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	685a      	ldr	r2, [r3, #4]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001f6c:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f7c:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2220      	movs	r2, #32
 8001f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	2b40      	cmp	r3, #64	; 0x40
 8001f96:	d107      	bne.n	8001fa8 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f7ff fed2 	bl	8001d4a <HAL_I2C_MemTxCpltCallback>
}
 8001fa6:	e006      	b.n	8001fb6 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f7ff fe8a 	bl	8001cca <HAL_I2C_MasterTxCpltCallback>
}
 8001fb6:	bf00      	nop
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b084      	sub	sp, #16
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fcc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d11d      	bne.n	8002012 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d10b      	bne.n	8001ff6 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fe2:	b2da      	uxtb	r2, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fee:	1c9a      	adds	r2, r3, #2
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8001ff4:	e073      	b.n	80020de <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	121b      	asrs	r3, r3, #8
 8001ffe:	b2da      	uxtb	r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800200a:	1c5a      	adds	r2, r3, #1
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002010:	e065      	b.n	80020de <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002016:	2b01      	cmp	r3, #1
 8002018:	d10b      	bne.n	8002032 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800201e:	b2da      	uxtb	r2, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800202a:	1c5a      	adds	r2, r3, #1
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002030:	e055      	b.n	80020de <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002036:	2b02      	cmp	r3, #2
 8002038:	d151      	bne.n	80020de <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800203a:	7bfb      	ldrb	r3, [r7, #15]
 800203c:	2b22      	cmp	r3, #34	; 0x22
 800203e:	d10d      	bne.n	800205c <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800204e:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002054:	1c5a      	adds	r2, r3, #1
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	651a      	str	r2, [r3, #80]	; 0x50
}
 800205a:	e040      	b.n	80020de <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002060:	b29b      	uxth	r3, r3
 8002062:	2b00      	cmp	r3, #0
 8002064:	d015      	beq.n	8002092 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8002066:	7bfb      	ldrb	r3, [r7, #15]
 8002068:	2b21      	cmp	r3, #33	; 0x21
 800206a:	d112      	bne.n	8002092 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002070:	781a      	ldrb	r2, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800207c:	1c5a      	adds	r2, r3, #1
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002086:	b29b      	uxth	r3, r3
 8002088:	3b01      	subs	r3, #1
 800208a:	b29a      	uxth	r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002090:	e025      	b.n	80020de <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002096:	b29b      	uxth	r3, r3
 8002098:	2b00      	cmp	r3, #0
 800209a:	d120      	bne.n	80020de <I2C_MemoryTransmit_TXE_BTF+0x120>
 800209c:	7bfb      	ldrb	r3, [r7, #15]
 800209e:	2b21      	cmp	r3, #33	; 0x21
 80020a0:	d11d      	bne.n	80020de <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	685a      	ldr	r2, [r3, #4]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80020b0:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020c0:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2220      	movs	r2, #32
 80020cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2200      	movs	r2, #0
 80020d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f7ff fe36 	bl	8001d4a <HAL_I2C_MemTxCpltCallback>
}
 80020de:	bf00      	nop
 80020e0:	3710      	adds	r7, #16
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b084      	sub	sp, #16
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b22      	cmp	r3, #34	; 0x22
 80020f8:	f040 80a2 	bne.w	8002240 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002100:	b29b      	uxth	r3, r3
 8002102:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	2b03      	cmp	r3, #3
 8002108:	d921      	bls.n	800214e <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	691a      	ldr	r2, [r3, #16]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002114:	b2d2      	uxtb	r2, r2
 8002116:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800211c:	1c5a      	adds	r2, r3, #1
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002126:	b29b      	uxth	r3, r3
 8002128:	3b01      	subs	r3, #1
 800212a:	b29a      	uxth	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002134:	b29b      	uxth	r3, r3
 8002136:	2b03      	cmp	r3, #3
 8002138:	f040 8082 	bne.w	8002240 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	685a      	ldr	r2, [r3, #4]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800214a:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800214c:	e078      	b.n	8002240 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002152:	2b02      	cmp	r3, #2
 8002154:	d074      	beq.n	8002240 <I2C_MasterReceive_RXNE+0x15a>
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	2b01      	cmp	r3, #1
 800215a:	d002      	beq.n	8002162 <I2C_MasterReceive_RXNE+0x7c>
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d16e      	bne.n	8002240 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f001 f9ae 	bl	80034c4 <I2C_WaitOnSTOPRequestThroughIT>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d142      	bne.n	80021f4 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800217c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800218c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	691a      	ldr	r2, [r3, #16]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002198:	b2d2      	uxtb	r2, r2
 800219a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a0:	1c5a      	adds	r2, r3, #1
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	3b01      	subs	r3, #1
 80021ae:	b29a      	uxth	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2220      	movs	r2, #32
 80021b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	2b40      	cmp	r3, #64	; 0x40
 80021c6:	d10a      	bne.n	80021de <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f7ff fdc1 	bl	8001d5e <HAL_I2C_MemRxCpltCallback>
}
 80021dc:	e030      	b.n	8002240 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2200      	movs	r2, #0
 80021e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2212      	movs	r2, #18
 80021ea:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	f7ff fd76 	bl	8001cde <HAL_I2C_MasterRxCpltCallback>
}
 80021f2:	e025      	b.n	8002240 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002202:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	691a      	ldr	r2, [r3, #16]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800220e:	b2d2      	uxtb	r2, r2
 8002210:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002216:	1c5a      	adds	r2, r3, #1
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002220:	b29b      	uxth	r3, r3
 8002222:	3b01      	subs	r3, #1
 8002224:	b29a      	uxth	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2220      	movs	r2, #32
 800222e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f7ff fd99 	bl	8001d72 <HAL_I2C_ErrorCallback>
}
 8002240:	bf00      	nop
 8002242:	3710      	adds	r7, #16
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}

08002248 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002254:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800225a:	b29b      	uxth	r3, r3
 800225c:	2b04      	cmp	r3, #4
 800225e:	d11b      	bne.n	8002298 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	685a      	ldr	r2, [r3, #4]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800226e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	691a      	ldr	r2, [r3, #16]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800227a:	b2d2      	uxtb	r2, r2
 800227c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002282:	1c5a      	adds	r2, r3, #1
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800228c:	b29b      	uxth	r3, r3
 800228e:	3b01      	subs	r3, #1
 8002290:	b29a      	uxth	r2, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8002296:	e0bd      	b.n	8002414 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800229c:	b29b      	uxth	r3, r3
 800229e:	2b03      	cmp	r3, #3
 80022a0:	d129      	bne.n	80022f6 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022b0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2b04      	cmp	r3, #4
 80022b6:	d00a      	beq.n	80022ce <I2C_MasterReceive_BTF+0x86>
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d007      	beq.n	80022ce <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022cc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	691a      	ldr	r2, [r3, #16]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d8:	b2d2      	uxtb	r2, r2
 80022da:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e0:	1c5a      	adds	r2, r3, #1
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	3b01      	subs	r3, #1
 80022ee:	b29a      	uxth	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80022f4:	e08e      	b.n	8002414 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d176      	bne.n	80023ee <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2b01      	cmp	r3, #1
 8002304:	d002      	beq.n	800230c <I2C_MasterReceive_BTF+0xc4>
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2b10      	cmp	r3, #16
 800230a:	d108      	bne.n	800231e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800231a:	601a      	str	r2, [r3, #0]
 800231c:	e019      	b.n	8002352 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2b04      	cmp	r3, #4
 8002322:	d002      	beq.n	800232a <I2C_MasterReceive_BTF+0xe2>
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2b02      	cmp	r3, #2
 8002328:	d108      	bne.n	800233c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002338:	601a      	str	r2, [r3, #0]
 800233a:	e00a      	b.n	8002352 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2b10      	cmp	r3, #16
 8002340:	d007      	beq.n	8002352 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002350:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	691a      	ldr	r2, [r3, #16]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800235c:	b2d2      	uxtb	r2, r2
 800235e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002364:	1c5a      	adds	r2, r3, #1
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800236e:	b29b      	uxth	r3, r3
 8002370:	3b01      	subs	r3, #1
 8002372:	b29a      	uxth	r2, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	691a      	ldr	r2, [r3, #16]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002382:	b2d2      	uxtb	r2, r2
 8002384:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800238a:	1c5a      	adds	r2, r3, #1
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002394:	b29b      	uxth	r3, r3
 8002396:	3b01      	subs	r3, #1
 8002398:	b29a      	uxth	r2, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	685a      	ldr	r2, [r3, #4]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80023ac:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2220      	movs	r2, #32
 80023b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	2b40      	cmp	r3, #64	; 0x40
 80023c0:	d10a      	bne.n	80023d8 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f7ff fcc4 	bl	8001d5e <HAL_I2C_MemRxCpltCallback>
}
 80023d6:	e01d      	b.n	8002414 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2212      	movs	r2, #18
 80023e4:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f7ff fc79 	bl	8001cde <HAL_I2C_MasterRxCpltCallback>
}
 80023ec:	e012      	b.n	8002414 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	691a      	ldr	r2, [r3, #16]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f8:	b2d2      	uxtb	r2, r2
 80023fa:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002400:	1c5a      	adds	r2, r3, #1
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800240a:	b29b      	uxth	r3, r3
 800240c:	3b01      	subs	r3, #1
 800240e:	b29a      	uxth	r2, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002414:	bf00      	nop
 8002416:	3710      	adds	r7, #16
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800242a:	b2db      	uxtb	r3, r3
 800242c:	2b40      	cmp	r3, #64	; 0x40
 800242e:	d117      	bne.n	8002460 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002434:	2b00      	cmp	r3, #0
 8002436:	d109      	bne.n	800244c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800243c:	b2db      	uxtb	r3, r3
 800243e:	461a      	mov	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002448:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800244a:	e067      	b.n	800251c <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002450:	b2db      	uxtb	r3, r3
 8002452:	f043 0301 	orr.w	r3, r3, #1
 8002456:	b2da      	uxtb	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	611a      	str	r2, [r3, #16]
}
 800245e:	e05d      	b.n	800251c <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	691b      	ldr	r3, [r3, #16]
 8002464:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002468:	d133      	bne.n	80024d2 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002470:	b2db      	uxtb	r3, r3
 8002472:	2b21      	cmp	r3, #33	; 0x21
 8002474:	d109      	bne.n	800248a <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800247a:	b2db      	uxtb	r3, r3
 800247c:	461a      	mov	r2, r3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002486:	611a      	str	r2, [r3, #16]
 8002488:	e008      	b.n	800249c <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248e:	b2db      	uxtb	r3, r3
 8002490:	f043 0301 	orr.w	r3, r3, #1
 8002494:	b2da      	uxtb	r2, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d004      	beq.n	80024ae <I2C_Master_SB+0x92>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d108      	bne.n	80024c0 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d032      	beq.n	800251c <I2C_Master_SB+0x100>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d02d      	beq.n	800251c <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	685a      	ldr	r2, [r3, #4]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80024ce:	605a      	str	r2, [r3, #4]
}
 80024d0:	e024      	b.n	800251c <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d10e      	bne.n	80024f8 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024de:	b29b      	uxth	r3, r3
 80024e0:	11db      	asrs	r3, r3, #7
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	f003 0306 	and.w	r3, r3, #6
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	f063 030f 	orn	r3, r3, #15
 80024ee:	b2da      	uxtb	r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	611a      	str	r2, [r3, #16]
}
 80024f6:	e011      	b.n	800251c <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d10d      	bne.n	800251c <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002504:	b29b      	uxth	r3, r3
 8002506:	11db      	asrs	r3, r3, #7
 8002508:	b2db      	uxtb	r3, r3
 800250a:	f003 0306 	and.w	r3, r3, #6
 800250e:	b2db      	uxtb	r3, r3
 8002510:	f063 030e 	orn	r3, r3, #14
 8002514:	b2da      	uxtb	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	611a      	str	r2, [r3, #16]
}
 800251c:	bf00      	nop
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002534:	b2da      	uxtb	r2, r3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002540:	2b00      	cmp	r3, #0
 8002542:	d004      	beq.n	800254e <I2C_Master_ADD10+0x26>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002548:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800254a:	2b00      	cmp	r3, #0
 800254c:	d108      	bne.n	8002560 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002552:	2b00      	cmp	r3, #0
 8002554:	d00c      	beq.n	8002570 <I2C_Master_ADD10+0x48>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800255a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800255c:	2b00      	cmp	r3, #0
 800255e:	d007      	beq.n	8002570 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	685a      	ldr	r2, [r3, #4]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800256e:	605a      	str	r2, [r3, #4]
  }
}
 8002570:	bf00      	nop
 8002572:	370c      	adds	r7, #12
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800257c:	b480      	push	{r7}
 800257e:	b091      	sub	sp, #68	; 0x44
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800258a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002592:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002598:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	2b22      	cmp	r3, #34	; 0x22
 80025a4:	f040 8169 	bne.w	800287a <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d10f      	bne.n	80025d0 <I2C_Master_ADDR+0x54>
 80025b0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80025b4:	2b40      	cmp	r3, #64	; 0x40
 80025b6:	d10b      	bne.n	80025d0 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025b8:	2300      	movs	r3, #0
 80025ba:	633b      	str	r3, [r7, #48]	; 0x30
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	695b      	ldr	r3, [r3, #20]
 80025c2:	633b      	str	r3, [r7, #48]	; 0x30
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	633b      	str	r3, [r7, #48]	; 0x30
 80025cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ce:	e160      	b.n	8002892 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d11d      	bne.n	8002614 <I2C_Master_ADDR+0x98>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	691b      	ldr	r3, [r3, #16]
 80025dc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80025e0:	d118      	bne.n	8002614 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025e2:	2300      	movs	r3, #0
 80025e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	695b      	ldr	r3, [r3, #20]
 80025ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	699b      	ldr	r3, [r3, #24]
 80025f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80025f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002606:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800260c:	1c5a      	adds	r2, r3, #1
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	651a      	str	r2, [r3, #80]	; 0x50
 8002612:	e13e      	b.n	8002892 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002618:	b29b      	uxth	r3, r3
 800261a:	2b00      	cmp	r3, #0
 800261c:	d113      	bne.n	8002646 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800261e:	2300      	movs	r3, #0
 8002620:	62bb      	str	r3, [r7, #40]	; 0x28
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	695b      	ldr	r3, [r3, #20]
 8002628:	62bb      	str	r3, [r7, #40]	; 0x28
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	62bb      	str	r3, [r7, #40]	; 0x28
 8002632:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002642:	601a      	str	r2, [r3, #0]
 8002644:	e115      	b.n	8002872 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800264a:	b29b      	uxth	r3, r3
 800264c:	2b01      	cmp	r3, #1
 800264e:	f040 808a 	bne.w	8002766 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8002652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002654:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002658:	d137      	bne.n	80026ca <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002668:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002674:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002678:	d113      	bne.n	80026a2 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002688:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800268a:	2300      	movs	r3, #0
 800268c:	627b      	str	r3, [r7, #36]	; 0x24
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	695b      	ldr	r3, [r3, #20]
 8002694:	627b      	str	r3, [r7, #36]	; 0x24
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	627b      	str	r3, [r7, #36]	; 0x24
 800269e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a0:	e0e7      	b.n	8002872 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026a2:	2300      	movs	r3, #0
 80026a4:	623b      	str	r3, [r7, #32]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	695b      	ldr	r3, [r3, #20]
 80026ac:	623b      	str	r3, [r7, #32]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	699b      	ldr	r3, [r3, #24]
 80026b4:	623b      	str	r3, [r7, #32]
 80026b6:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	e0d3      	b.n	8002872 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80026ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026cc:	2b08      	cmp	r3, #8
 80026ce:	d02e      	beq.n	800272e <I2C_Master_ADDR+0x1b2>
 80026d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026d2:	2b20      	cmp	r3, #32
 80026d4:	d02b      	beq.n	800272e <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80026d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026d8:	2b12      	cmp	r3, #18
 80026da:	d102      	bne.n	80026e2 <I2C_Master_ADDR+0x166>
 80026dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d125      	bne.n	800272e <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80026e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026e4:	2b04      	cmp	r3, #4
 80026e6:	d00e      	beq.n	8002706 <I2C_Master_ADDR+0x18a>
 80026e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d00b      	beq.n	8002706 <I2C_Master_ADDR+0x18a>
 80026ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026f0:	2b10      	cmp	r3, #16
 80026f2:	d008      	beq.n	8002706 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002702:	601a      	str	r2, [r3, #0]
 8002704:	e007      	b.n	8002716 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002714:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002716:	2300      	movs	r3, #0
 8002718:	61fb      	str	r3, [r7, #28]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	695b      	ldr	r3, [r3, #20]
 8002720:	61fb      	str	r3, [r7, #28]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	699b      	ldr	r3, [r3, #24]
 8002728:	61fb      	str	r3, [r7, #28]
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	e0a1      	b.n	8002872 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800273c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800273e:	2300      	movs	r3, #0
 8002740:	61bb      	str	r3, [r7, #24]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	695b      	ldr	r3, [r3, #20]
 8002748:	61bb      	str	r3, [r7, #24]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	699b      	ldr	r3, [r3, #24]
 8002750:	61bb      	str	r3, [r7, #24]
 8002752:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	e085      	b.n	8002872 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800276a:	b29b      	uxth	r3, r3
 800276c:	2b02      	cmp	r3, #2
 800276e:	d14d      	bne.n	800280c <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8002770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002772:	2b04      	cmp	r3, #4
 8002774:	d016      	beq.n	80027a4 <I2C_Master_ADDR+0x228>
 8002776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002778:	2b02      	cmp	r3, #2
 800277a:	d013      	beq.n	80027a4 <I2C_Master_ADDR+0x228>
 800277c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800277e:	2b10      	cmp	r3, #16
 8002780:	d010      	beq.n	80027a4 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002790:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027a0:	601a      	str	r2, [r3, #0]
 80027a2:	e007      	b.n	80027b4 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80027b2:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80027c2:	d117      	bne.n	80027f4 <I2C_Master_ADDR+0x278>
 80027c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027c6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80027ca:	d00b      	beq.n	80027e4 <I2C_Master_ADDR+0x268>
 80027cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d008      	beq.n	80027e4 <I2C_Master_ADDR+0x268>
 80027d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027d4:	2b08      	cmp	r3, #8
 80027d6:	d005      	beq.n	80027e4 <I2C_Master_ADDR+0x268>
 80027d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027da:	2b10      	cmp	r3, #16
 80027dc:	d002      	beq.n	80027e4 <I2C_Master_ADDR+0x268>
 80027de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027e0:	2b20      	cmp	r3, #32
 80027e2:	d107      	bne.n	80027f4 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	685a      	ldr	r2, [r3, #4]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80027f2:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027f4:	2300      	movs	r3, #0
 80027f6:	617b      	str	r3, [r7, #20]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	695b      	ldr	r3, [r3, #20]
 80027fe:	617b      	str	r3, [r7, #20]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	699b      	ldr	r3, [r3, #24]
 8002806:	617b      	str	r3, [r7, #20]
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	e032      	b.n	8002872 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800281a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002826:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800282a:	d117      	bne.n	800285c <I2C_Master_ADDR+0x2e0>
 800282c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800282e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002832:	d00b      	beq.n	800284c <I2C_Master_ADDR+0x2d0>
 8002834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002836:	2b01      	cmp	r3, #1
 8002838:	d008      	beq.n	800284c <I2C_Master_ADDR+0x2d0>
 800283a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800283c:	2b08      	cmp	r3, #8
 800283e:	d005      	beq.n	800284c <I2C_Master_ADDR+0x2d0>
 8002840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002842:	2b10      	cmp	r3, #16
 8002844:	d002      	beq.n	800284c <I2C_Master_ADDR+0x2d0>
 8002846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002848:	2b20      	cmp	r3, #32
 800284a:	d107      	bne.n	800285c <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	685a      	ldr	r2, [r3, #4]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800285a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800285c:	2300      	movs	r3, #0
 800285e:	613b      	str	r3, [r7, #16]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	613b      	str	r3, [r7, #16]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	699b      	ldr	r3, [r3, #24]
 800286e:	613b      	str	r3, [r7, #16]
 8002870:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8002878:	e00b      	b.n	8002892 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800287a:	2300      	movs	r3, #0
 800287c:	60fb      	str	r3, [r7, #12]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	695b      	ldr	r3, [r3, #20]
 8002884:	60fb      	str	r3, [r7, #12]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	60fb      	str	r3, [r7, #12]
 800288e:	68fb      	ldr	r3, [r7, #12]
}
 8002890:	e7ff      	b.n	8002892 <I2C_Master_ADDR+0x316>
 8002892:	bf00      	nop
 8002894:	3744      	adds	r7, #68	; 0x44
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr

0800289e <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800289e:	b580      	push	{r7, lr}
 80028a0:	b084      	sub	sp, #16
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028ac:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d02b      	beq.n	8002910 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028bc:	781a      	ldrb	r2, [r3, #0]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c8:	1c5a      	adds	r2, r3, #1
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	3b01      	subs	r3, #1
 80028d6:	b29a      	uxth	r2, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d114      	bne.n	8002910 <I2C_SlaveTransmit_TXE+0x72>
 80028e6:	7bfb      	ldrb	r3, [r7, #15]
 80028e8:	2b29      	cmp	r3, #41	; 0x29
 80028ea:	d111      	bne.n	8002910 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	685a      	ldr	r2, [r3, #4]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028fa:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2221      	movs	r2, #33	; 0x21
 8002900:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2228      	movs	r2, #40	; 0x28
 8002906:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7ff f9f1 	bl	8001cf2 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8002910:	bf00      	nop
 8002912:	3710      	adds	r7, #16
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}

08002918 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002924:	b29b      	uxth	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d011      	beq.n	800294e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292e:	781a      	ldrb	r2, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293a:	1c5a      	adds	r2, r3, #1
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002944:	b29b      	uxth	r3, r3
 8002946:	3b01      	subs	r3, #1
 8002948:	b29a      	uxth	r2, r3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800294e:	bf00      	nop
 8002950:	370c      	adds	r7, #12
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr

0800295a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b084      	sub	sp, #16
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002968:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800296e:	b29b      	uxth	r3, r3
 8002970:	2b00      	cmp	r3, #0
 8002972:	d02c      	beq.n	80029ce <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	691a      	ldr	r2, [r3, #16]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297e:	b2d2      	uxtb	r2, r2
 8002980:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002986:	1c5a      	adds	r2, r3, #1
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002990:	b29b      	uxth	r3, r3
 8002992:	3b01      	subs	r3, #1
 8002994:	b29a      	uxth	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800299e:	b29b      	uxth	r3, r3
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d114      	bne.n	80029ce <I2C_SlaveReceive_RXNE+0x74>
 80029a4:	7bfb      	ldrb	r3, [r7, #15]
 80029a6:	2b2a      	cmp	r3, #42	; 0x2a
 80029a8:	d111      	bne.n	80029ce <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	685a      	ldr	r2, [r3, #4]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029b8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2222      	movs	r2, #34	; 0x22
 80029be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2228      	movs	r2, #40	; 0x28
 80029c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f7ff f99c 	bl	8001d06 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80029ce:	bf00      	nop
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80029d6:	b480      	push	{r7}
 80029d8:	b083      	sub	sp, #12
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d012      	beq.n	8002a0e <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	691a      	ldr	r2, [r3, #16]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f2:	b2d2      	uxtb	r2, r2
 80029f4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029fa:	1c5a      	adds	r2, r3, #1
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	3b01      	subs	r3, #1
 8002a08:	b29a      	uxth	r2, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8002a0e:	bf00      	nop
 8002a10:	370c      	adds	r7, #12
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr

08002a1a <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b084      	sub	sp, #16
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
 8002a22:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8002a24:	2300      	movs	r3, #0
 8002a26:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002a34:	2b28      	cmp	r3, #40	; 0x28
 8002a36:	d127      	bne.n	8002a88 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	685a      	ldr	r2, [r3, #4]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a46:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	089b      	lsrs	r3, r3, #2
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8002a54:	2301      	movs	r3, #1
 8002a56:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	09db      	lsrs	r3, r3, #7
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d103      	bne.n	8002a6c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	81bb      	strh	r3, [r7, #12]
 8002a6a:	e002      	b.n	8002a72 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	699b      	ldr	r3, [r3, #24]
 8002a70:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8002a7a:	89ba      	ldrh	r2, [r7, #12]
 8002a7c:	7bfb      	ldrb	r3, [r7, #15]
 8002a7e:	4619      	mov	r1, r3
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f7ff f94a 	bl	8001d1a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002a86:	e00e      	b.n	8002aa6 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a88:	2300      	movs	r3, #0
 8002a8a:	60bb      	str	r3, [r7, #8]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	695b      	ldr	r3, [r3, #20]
 8002a92:	60bb      	str	r3, [r7, #8]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	699b      	ldr	r3, [r3, #24]
 8002a9a:	60bb      	str	r3, [r7, #8]
 8002a9c:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8002aa6:	bf00      	nop
 8002aa8:	3710      	adds	r7, #16
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
	...

08002ab0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002abe:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	685a      	ldr	r2, [r3, #4]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002ace:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	60bb      	str	r3, [r7, #8]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	60bb      	str	r3, [r7, #8]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f042 0201 	orr.w	r2, r2, #1
 8002aea:	601a      	str	r2, [r3, #0]
 8002aec:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002afc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b0c:	d172      	bne.n	8002bf4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002b0e:	7bfb      	ldrb	r3, [r7, #15]
 8002b10:	2b22      	cmp	r3, #34	; 0x22
 8002b12:	d002      	beq.n	8002b1a <I2C_Slave_STOPF+0x6a>
 8002b14:	7bfb      	ldrb	r3, [r7, #15]
 8002b16:	2b2a      	cmp	r3, #42	; 0x2a
 8002b18:	d135      	bne.n	8002b86 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	b29a      	uxth	r2, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b2c:	b29b      	uxth	r3, r3
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d005      	beq.n	8002b3e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b36:	f043 0204 	orr.w	r2, r3, #4
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	685a      	ldr	r2, [r3, #4]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b4c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b52:	4618      	mov	r0, r3
 8002b54:	f7fe f966 	bl	8000e24 <HAL_DMA_GetState>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d049      	beq.n	8002bf2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b62:	4a69      	ldr	r2, [pc, #420]	; (8002d08 <I2C_Slave_STOPF+0x258>)
 8002b64:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f7fd ffae 	bl	8000acc <HAL_DMA_Abort_IT>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d03d      	beq.n	8002bf2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002b80:	4610      	mov	r0, r2
 8002b82:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002b84:	e035      	b.n	8002bf2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b98:	b29b      	uxth	r3, r3
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d005      	beq.n	8002baa <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba2:	f043 0204 	orr.w	r2, r3, #4
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	685a      	ldr	r2, [r3, #4]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bb8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7fe f930 	bl	8000e24 <HAL_DMA_GetState>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d014      	beq.n	8002bf4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bce:	4a4e      	ldr	r2, [pc, #312]	; (8002d08 <I2C_Slave_STOPF+0x258>)
 8002bd0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7fd ff78 	bl	8000acc <HAL_DMA_Abort_IT>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d008      	beq.n	8002bf4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002be6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002bec:	4610      	mov	r0, r2
 8002bee:	4798      	blx	r3
 8002bf0:	e000      	b.n	8002bf4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002bf2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d03e      	beq.n	8002c7c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	695b      	ldr	r3, [r3, #20]
 8002c04:	f003 0304 	and.w	r3, r3, #4
 8002c08:	2b04      	cmp	r3, #4
 8002c0a:	d112      	bne.n	8002c32 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	691a      	ldr	r2, [r3, #16]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c16:	b2d2      	uxtb	r2, r2
 8002c18:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c1e:	1c5a      	adds	r2, r3, #1
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	3b01      	subs	r3, #1
 8002c2c:	b29a      	uxth	r2, r3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	695b      	ldr	r3, [r3, #20]
 8002c38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c3c:	2b40      	cmp	r3, #64	; 0x40
 8002c3e:	d112      	bne.n	8002c66 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	691a      	ldr	r2, [r3, #16]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4a:	b2d2      	uxtb	r2, r2
 8002c4c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c52:	1c5a      	adds	r2, r3, #1
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	b29a      	uxth	r2, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d005      	beq.n	8002c7c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c74:	f043 0204 	orr.w	r2, r3, #4
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d003      	beq.n	8002c8c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f000 f843 	bl	8002d10 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8002c8a:	e039      	b.n	8002d00 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002c8c:	7bfb      	ldrb	r3, [r7, #15]
 8002c8e:	2b2a      	cmp	r3, #42	; 0x2a
 8002c90:	d109      	bne.n	8002ca6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2228      	movs	r2, #40	; 0x28
 8002c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f7ff f830 	bl	8001d06 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	2b28      	cmp	r3, #40	; 0x28
 8002cb0:	d111      	bne.n	8002cd6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4a15      	ldr	r2, [pc, #84]	; (8002d0c <I2C_Slave_STOPF+0x25c>)
 8002cb6:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f7ff f831 	bl	8001d36 <HAL_I2C_ListenCpltCallback>
}
 8002cd4:	e014      	b.n	8002d00 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cda:	2b22      	cmp	r3, #34	; 0x22
 8002cdc:	d002      	beq.n	8002ce4 <I2C_Slave_STOPF+0x234>
 8002cde:	7bfb      	ldrb	r3, [r7, #15]
 8002ce0:	2b22      	cmp	r3, #34	; 0x22
 8002ce2:	d10d      	bne.n	8002d00 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2220      	movs	r2, #32
 8002cee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f7ff f803 	bl	8001d06 <HAL_I2C_SlaveRxCpltCallback>
}
 8002d00:	bf00      	nop
 8002d02:	3710      	adds	r7, #16
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	08003145 	.word	0x08003145
 8002d0c:	ffff0000 	.word	0xffff0000

08002d10 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d1e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002d26:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002d28:	7bbb      	ldrb	r3, [r7, #14]
 8002d2a:	2b10      	cmp	r3, #16
 8002d2c:	d002      	beq.n	8002d34 <I2C_ITError+0x24>
 8002d2e:	7bbb      	ldrb	r3, [r7, #14]
 8002d30:	2b40      	cmp	r3, #64	; 0x40
 8002d32:	d10a      	bne.n	8002d4a <I2C_ITError+0x3a>
 8002d34:	7bfb      	ldrb	r3, [r7, #15]
 8002d36:	2b22      	cmp	r3, #34	; 0x22
 8002d38:	d107      	bne.n	8002d4a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d48:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002d4a:	7bfb      	ldrb	r3, [r7, #15]
 8002d4c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002d50:	2b28      	cmp	r3, #40	; 0x28
 8002d52:	d107      	bne.n	8002d64 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2228      	movs	r2, #40	; 0x28
 8002d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002d62:	e015      	b.n	8002d90 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d72:	d00a      	beq.n	8002d8a <I2C_ITError+0x7a>
 8002d74:	7bfb      	ldrb	r3, [r7, #15]
 8002d76:	2b60      	cmp	r3, #96	; 0x60
 8002d78:	d007      	beq.n	8002d8a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2220      	movs	r2, #32
 8002d7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d9e:	d162      	bne.n	8002e66 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	685a      	ldr	r2, [r3, #4]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002dae:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002db4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d020      	beq.n	8002e00 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dc2:	4a6a      	ldr	r2, [pc, #424]	; (8002f6c <I2C_ITError+0x25c>)
 8002dc4:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7fd fe7e 	bl	8000acc <HAL_DMA_Abort_IT>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	f000 8089 	beq.w	8002eea <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f022 0201 	bic.w	r2, r2, #1
 8002de6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2220      	movs	r2, #32
 8002dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002df4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002dfa:	4610      	mov	r0, r2
 8002dfc:	4798      	blx	r3
 8002dfe:	e074      	b.n	8002eea <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e04:	4a59      	ldr	r2, [pc, #356]	; (8002f6c <I2C_ITError+0x25c>)
 8002e06:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7fd fe5d 	bl	8000acc <HAL_DMA_Abort_IT>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d068      	beq.n	8002eea <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	695b      	ldr	r3, [r3, #20]
 8002e1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e22:	2b40      	cmp	r3, #64	; 0x40
 8002e24:	d10b      	bne.n	8002e3e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	691a      	ldr	r2, [r3, #16]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e30:	b2d2      	uxtb	r2, r2
 8002e32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e38:	1c5a      	adds	r2, r3, #1
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f022 0201 	bic.w	r2, r2, #1
 8002e4c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2220      	movs	r2, #32
 8002e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e60:	4610      	mov	r0, r2
 8002e62:	4798      	blx	r3
 8002e64:	e041      	b.n	8002eea <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	2b60      	cmp	r3, #96	; 0x60
 8002e70:	d125      	bne.n	8002ebe <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2220      	movs	r2, #32
 8002e76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	695b      	ldr	r3, [r3, #20]
 8002e86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e8a:	2b40      	cmp	r3, #64	; 0x40
 8002e8c:	d10b      	bne.n	8002ea6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	691a      	ldr	r2, [r3, #16]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e98:	b2d2      	uxtb	r2, r2
 8002e9a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea0:	1c5a      	adds	r2, r3, #1
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f022 0201 	bic.w	r2, r2, #1
 8002eb4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f7fe ff65 	bl	8001d86 <HAL_I2C_AbortCpltCallback>
 8002ebc:	e015      	b.n	8002eea <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	695b      	ldr	r3, [r3, #20]
 8002ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ec8:	2b40      	cmp	r3, #64	; 0x40
 8002eca:	d10b      	bne.n	8002ee4 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	691a      	ldr	r2, [r3, #16]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed6:	b2d2      	uxtb	r2, r2
 8002ed8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ede:	1c5a      	adds	r2, r3, #1
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f7fe ff44 	bl	8001d72 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eee:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d10e      	bne.n	8002f18 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d109      	bne.n	8002f18 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d104      	bne.n	8002f18 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d007      	beq.n	8002f28 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002f26:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f2e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f34:	f003 0304 	and.w	r3, r3, #4
 8002f38:	2b04      	cmp	r3, #4
 8002f3a:	d113      	bne.n	8002f64 <I2C_ITError+0x254>
 8002f3c:	7bfb      	ldrb	r3, [r7, #15]
 8002f3e:	2b28      	cmp	r3, #40	; 0x28
 8002f40:	d110      	bne.n	8002f64 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a0a      	ldr	r2, [pc, #40]	; (8002f70 <I2C_ITError+0x260>)
 8002f46:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2220      	movs	r2, #32
 8002f52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f7fe fee9 	bl	8001d36 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002f64:	bf00      	nop
 8002f66:	3710      	adds	r7, #16
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	08003145 	.word	0x08003145
 8002f70:	ffff0000 	.word	0xffff0000

08002f74 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b088      	sub	sp, #32
 8002f78:	af02      	add	r7, sp, #8
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	4608      	mov	r0, r1
 8002f7e:	4611      	mov	r1, r2
 8002f80:	461a      	mov	r2, r3
 8002f82:	4603      	mov	r3, r0
 8002f84:	817b      	strh	r3, [r7, #10]
 8002f86:	460b      	mov	r3, r1
 8002f88:	813b      	strh	r3, [r7, #8]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002f9c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002fac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb0:	9300      	str	r3, [sp, #0]
 8002fb2:	6a3b      	ldr	r3, [r7, #32]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002fba:	68f8      	ldr	r0, [r7, #12]
 8002fbc:	f000 f96a 	bl	8003294 <I2C_WaitOnFlagUntilTimeout>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00d      	beq.n	8002fe2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fd4:	d103      	bne.n	8002fde <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fdc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e0aa      	b.n	8003138 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002fe2:	897b      	ldrh	r3, [r7, #10]
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002ff0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff4:	6a3a      	ldr	r2, [r7, #32]
 8002ff6:	4952      	ldr	r1, [pc, #328]	; (8003140 <I2C_RequestMemoryRead+0x1cc>)
 8002ff8:	68f8      	ldr	r0, [r7, #12]
 8002ffa:	f000 f9a2 	bl	8003342 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e097      	b.n	8003138 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003008:	2300      	movs	r3, #0
 800300a:	617b      	str	r3, [r7, #20]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	695b      	ldr	r3, [r3, #20]
 8003012:	617b      	str	r3, [r7, #20]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	699b      	ldr	r3, [r3, #24]
 800301a:	617b      	str	r3, [r7, #20]
 800301c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800301e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003020:	6a39      	ldr	r1, [r7, #32]
 8003022:	68f8      	ldr	r0, [r7, #12]
 8003024:	f000 fa0c 	bl	8003440 <I2C_WaitOnTXEFlagUntilTimeout>
 8003028:	4603      	mov	r3, r0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00d      	beq.n	800304a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003032:	2b04      	cmp	r3, #4
 8003034:	d107      	bne.n	8003046 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003044:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e076      	b.n	8003138 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800304a:	88fb      	ldrh	r3, [r7, #6]
 800304c:	2b01      	cmp	r3, #1
 800304e:	d105      	bne.n	800305c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003050:	893b      	ldrh	r3, [r7, #8]
 8003052:	b2da      	uxtb	r2, r3
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	611a      	str	r2, [r3, #16]
 800305a:	e021      	b.n	80030a0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800305c:	893b      	ldrh	r3, [r7, #8]
 800305e:	0a1b      	lsrs	r3, r3, #8
 8003060:	b29b      	uxth	r3, r3
 8003062:	b2da      	uxtb	r2, r3
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800306a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800306c:	6a39      	ldr	r1, [r7, #32]
 800306e:	68f8      	ldr	r0, [r7, #12]
 8003070:	f000 f9e6 	bl	8003440 <I2C_WaitOnTXEFlagUntilTimeout>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d00d      	beq.n	8003096 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307e:	2b04      	cmp	r3, #4
 8003080:	d107      	bne.n	8003092 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003090:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e050      	b.n	8003138 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003096:	893b      	ldrh	r3, [r7, #8]
 8003098:	b2da      	uxtb	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030a2:	6a39      	ldr	r1, [r7, #32]
 80030a4:	68f8      	ldr	r0, [r7, #12]
 80030a6:	f000 f9cb 	bl	8003440 <I2C_WaitOnTXEFlagUntilTimeout>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d00d      	beq.n	80030cc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b4:	2b04      	cmp	r3, #4
 80030b6:	d107      	bne.n	80030c8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030c6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e035      	b.n	8003138 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030da:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80030dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030de:	9300      	str	r3, [sp, #0]
 80030e0:	6a3b      	ldr	r3, [r7, #32]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80030e8:	68f8      	ldr	r0, [r7, #12]
 80030ea:	f000 f8d3 	bl	8003294 <I2C_WaitOnFlagUntilTimeout>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d00d      	beq.n	8003110 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003102:	d103      	bne.n	800310c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f44f 7200 	mov.w	r2, #512	; 0x200
 800310a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	e013      	b.n	8003138 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003110:	897b      	ldrh	r3, [r7, #10]
 8003112:	b2db      	uxtb	r3, r3
 8003114:	f043 0301 	orr.w	r3, r3, #1
 8003118:	b2da      	uxtb	r2, r3
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003122:	6a3a      	ldr	r2, [r7, #32]
 8003124:	4906      	ldr	r1, [pc, #24]	; (8003140 <I2C_RequestMemoryRead+0x1cc>)
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f000 f90b 	bl	8003342 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e000      	b.n	8003138 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003136:	2300      	movs	r3, #0
}
 8003138:	4618      	mov	r0, r3
 800313a:	3718      	adds	r7, #24
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	00010002 	.word	0x00010002

08003144 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800314c:	2300      	movs	r3, #0
 800314e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003154:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800315c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800315e:	4b4b      	ldr	r3, [pc, #300]	; (800328c <I2C_DMAAbort+0x148>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	08db      	lsrs	r3, r3, #3
 8003164:	4a4a      	ldr	r2, [pc, #296]	; (8003290 <I2C_DMAAbort+0x14c>)
 8003166:	fba2 2303 	umull	r2, r3, r2, r3
 800316a:	0a1a      	lsrs	r2, r3, #8
 800316c:	4613      	mov	r3, r2
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	4413      	add	r3, r2
 8003172:	00da      	lsls	r2, r3, #3
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d106      	bne.n	800318c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003182:	f043 0220 	orr.w	r2, r3, #32
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800318a:	e00a      	b.n	80031a2 <I2C_DMAAbort+0x5e>
    }
    count--;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	3b01      	subs	r3, #1
 8003190:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800319c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031a0:	d0ea      	beq.n	8003178 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d003      	beq.n	80031b2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031ae:	2200      	movs	r2, #0
 80031b0:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d003      	beq.n	80031c2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031be:	2200      	movs	r2, #0
 80031c0:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031d0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	2200      	movs	r2, #0
 80031d6:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d003      	beq.n	80031e8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031e4:	2200      	movs	r2, #0
 80031e6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d003      	beq.n	80031f8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031f4:	2200      	movs	r2, #0
 80031f6:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f022 0201 	bic.w	r2, r2, #1
 8003206:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b60      	cmp	r3, #96	; 0x60
 8003212:	d10e      	bne.n	8003232 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	2220      	movs	r2, #32
 8003218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	2200      	movs	r2, #0
 8003220:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	2200      	movs	r2, #0
 8003228:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800322a:	6978      	ldr	r0, [r7, #20]
 800322c:	f7fe fdab 	bl	8001d86 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003230:	e027      	b.n	8003282 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003232:	7cfb      	ldrb	r3, [r7, #19]
 8003234:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003238:	2b28      	cmp	r3, #40	; 0x28
 800323a:	d117      	bne.n	800326c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0201 	orr.w	r2, r2, #1
 800324a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800325a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	2200      	movs	r2, #0
 8003260:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	2228      	movs	r2, #40	; 0x28
 8003266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800326a:	e007      	b.n	800327c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	2220      	movs	r2, #32
 8003270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800327c:	6978      	ldr	r0, [r7, #20]
 800327e:	f7fe fd78 	bl	8001d72 <HAL_I2C_ErrorCallback>
}
 8003282:	bf00      	nop
 8003284:	3718      	adds	r7, #24
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	20000118 	.word	0x20000118
 8003290:	14f8b589 	.word	0x14f8b589

08003294 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	603b      	str	r3, [r7, #0]
 80032a0:	4613      	mov	r3, r2
 80032a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032a4:	e025      	b.n	80032f2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ac:	d021      	beq.n	80032f2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032ae:	f7fd fa1d 	bl	80006ec <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	683a      	ldr	r2, [r7, #0]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d302      	bcc.n	80032c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d116      	bne.n	80032f2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2200      	movs	r2, #0
 80032c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2220      	movs	r2, #32
 80032ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032de:	f043 0220 	orr.w	r2, r3, #32
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e023      	b.n	800333a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	0c1b      	lsrs	r3, r3, #16
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d10d      	bne.n	8003318 <I2C_WaitOnFlagUntilTimeout+0x84>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	43da      	mvns	r2, r3
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	4013      	ands	r3, r2
 8003308:	b29b      	uxth	r3, r3
 800330a:	2b00      	cmp	r3, #0
 800330c:	bf0c      	ite	eq
 800330e:	2301      	moveq	r3, #1
 8003310:	2300      	movne	r3, #0
 8003312:	b2db      	uxtb	r3, r3
 8003314:	461a      	mov	r2, r3
 8003316:	e00c      	b.n	8003332 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	699b      	ldr	r3, [r3, #24]
 800331e:	43da      	mvns	r2, r3
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	4013      	ands	r3, r2
 8003324:	b29b      	uxth	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	bf0c      	ite	eq
 800332a:	2301      	moveq	r3, #1
 800332c:	2300      	movne	r3, #0
 800332e:	b2db      	uxtb	r3, r3
 8003330:	461a      	mov	r2, r3
 8003332:	79fb      	ldrb	r3, [r7, #7]
 8003334:	429a      	cmp	r2, r3
 8003336:	d0b6      	beq.n	80032a6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3710      	adds	r7, #16
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}

08003342 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003342:	b580      	push	{r7, lr}
 8003344:	b084      	sub	sp, #16
 8003346:	af00      	add	r7, sp, #0
 8003348:	60f8      	str	r0, [r7, #12]
 800334a:	60b9      	str	r1, [r7, #8]
 800334c:	607a      	str	r2, [r7, #4]
 800334e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003350:	e051      	b.n	80033f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	695b      	ldr	r3, [r3, #20]
 8003358:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800335c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003360:	d123      	bne.n	80033aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003370:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800337a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2200      	movs	r2, #0
 8003380:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2220      	movs	r2, #32
 8003386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003396:	f043 0204 	orr.w	r2, r3, #4
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2200      	movs	r2, #0
 80033a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e046      	b.n	8003438 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033b0:	d021      	beq.n	80033f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033b2:	f7fd f99b 	bl	80006ec <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	429a      	cmp	r2, r3
 80033c0:	d302      	bcc.n	80033c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d116      	bne.n	80033f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2200      	movs	r2, #0
 80033cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2220      	movs	r2, #32
 80033d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e2:	f043 0220 	orr.w	r2, r3, #32
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2200      	movs	r2, #0
 80033ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e020      	b.n	8003438 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	0c1b      	lsrs	r3, r3, #16
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d10c      	bne.n	800341a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	695b      	ldr	r3, [r3, #20]
 8003406:	43da      	mvns	r2, r3
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	4013      	ands	r3, r2
 800340c:	b29b      	uxth	r3, r3
 800340e:	2b00      	cmp	r3, #0
 8003410:	bf14      	ite	ne
 8003412:	2301      	movne	r3, #1
 8003414:	2300      	moveq	r3, #0
 8003416:	b2db      	uxtb	r3, r3
 8003418:	e00b      	b.n	8003432 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	699b      	ldr	r3, [r3, #24]
 8003420:	43da      	mvns	r2, r3
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	4013      	ands	r3, r2
 8003426:	b29b      	uxth	r3, r3
 8003428:	2b00      	cmp	r3, #0
 800342a:	bf14      	ite	ne
 800342c:	2301      	movne	r3, #1
 800342e:	2300      	moveq	r3, #0
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b00      	cmp	r3, #0
 8003434:	d18d      	bne.n	8003352 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003436:	2300      	movs	r3, #0
}
 8003438:	4618      	mov	r0, r3
 800343a:	3710      	adds	r7, #16
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800344c:	e02d      	b.n	80034aa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800344e:	68f8      	ldr	r0, [r7, #12]
 8003450:	f000 f8c0 	bl	80035d4 <I2C_IsAcknowledgeFailed>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e02d      	b.n	80034ba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003464:	d021      	beq.n	80034aa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003466:	f7fd f941 	bl	80006ec <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	68ba      	ldr	r2, [r7, #8]
 8003472:	429a      	cmp	r2, r3
 8003474:	d302      	bcc.n	800347c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d116      	bne.n	80034aa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2220      	movs	r2, #32
 8003486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003496:	f043 0220 	orr.w	r2, r3, #32
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e007      	b.n	80034ba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	695b      	ldr	r3, [r3, #20]
 80034b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034b4:	2b80      	cmp	r3, #128	; 0x80
 80034b6:	d1ca      	bne.n	800344e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034b8:	2300      	movs	r3, #0
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3710      	adds	r7, #16
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
	...

080034c4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b085      	sub	sp, #20
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80034cc:	2300      	movs	r3, #0
 80034ce:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80034d0:	4b13      	ldr	r3, [pc, #76]	; (8003520 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	08db      	lsrs	r3, r3, #3
 80034d6:	4a13      	ldr	r2, [pc, #76]	; (8003524 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80034d8:	fba2 2303 	umull	r2, r3, r2, r3
 80034dc:	0a1a      	lsrs	r2, r3, #8
 80034de:	4613      	mov	r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	4413      	add	r3, r2
 80034e4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	3b01      	subs	r3, #1
 80034ea:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d107      	bne.n	8003502 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f6:	f043 0220 	orr.w	r2, r3, #32
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e008      	b.n	8003514 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800350c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003510:	d0e9      	beq.n	80034e6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8003512:	2300      	movs	r3, #0
}
 8003514:	4618      	mov	r0, r3
 8003516:	3714      	adds	r7, #20
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	20000118 	.word	0x20000118
 8003524:	14f8b589 	.word	0x14f8b589

08003528 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003534:	e042      	b.n	80035bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	695b      	ldr	r3, [r3, #20]
 800353c:	f003 0310 	and.w	r3, r3, #16
 8003540:	2b10      	cmp	r3, #16
 8003542:	d119      	bne.n	8003578 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f06f 0210 	mvn.w	r2, #16
 800354c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2200      	movs	r2, #0
 8003552:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2220      	movs	r2, #32
 8003558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2200      	movs	r2, #0
 8003560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e029      	b.n	80035cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003578:	f7fd f8b8 	bl	80006ec <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	68ba      	ldr	r2, [r7, #8]
 8003584:	429a      	cmp	r2, r3
 8003586:	d302      	bcc.n	800358e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d116      	bne.n	80035bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2200      	movs	r2, #0
 8003592:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2220      	movs	r2, #32
 8003598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a8:	f043 0220 	orr.w	r2, r3, #32
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e007      	b.n	80035cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035c6:	2b40      	cmp	r3, #64	; 0x40
 80035c8:	d1b5      	bne.n	8003536 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3710      	adds	r7, #16
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035ea:	d11b      	bne.n	8003624 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80035f4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2220      	movs	r2, #32
 8003600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003610:	f043 0204 	orr.w	r2, r3, #4
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e000      	b.n	8003626 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	370c      	adds	r7, #12
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr

08003632 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8003632:	b480      	push	{r7}
 8003634:	b083      	sub	sp, #12
 8003636:	af00      	add	r7, sp, #0
 8003638:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800363e:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003642:	d103      	bne.n	800364c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800364a:	e007      	b.n	800365c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003650:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003654:	d102      	bne.n	800365c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2208      	movs	r2, #8
 800365a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800365c:	bf00      	nop
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr

08003668 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800366a:	b08f      	sub	sp, #60	; 0x3c
 800366c:	af0a      	add	r7, sp, #40	; 0x28
 800366e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e10f      	b.n	800389a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003686:	b2db      	uxtb	r3, r3
 8003688:	2b00      	cmp	r3, #0
 800368a:	d106      	bne.n	800369a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	f007 fa7b 	bl	800ab90 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2203      	movs	r2, #3
 800369e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d102      	bne.n	80036b4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4618      	mov	r0, r3
 80036ba:	f003 fd0e 	bl	80070da <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	603b      	str	r3, [r7, #0]
 80036c4:	687e      	ldr	r6, [r7, #4]
 80036c6:	466d      	mov	r5, sp
 80036c8:	f106 0410 	add.w	r4, r6, #16
 80036cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036d4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80036d8:	e885 0003 	stmia.w	r5, {r0, r1}
 80036dc:	1d33      	adds	r3, r6, #4
 80036de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036e0:	6838      	ldr	r0, [r7, #0]
 80036e2:	f003 fbe5 	bl	8006eb0 <USB_CoreInit>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d005      	beq.n	80036f8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2202      	movs	r2, #2
 80036f0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	e0d0      	b.n	800389a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	2100      	movs	r1, #0
 80036fe:	4618      	mov	r0, r3
 8003700:	f003 fcfc 	bl	80070fc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003704:	2300      	movs	r3, #0
 8003706:	73fb      	strb	r3, [r7, #15]
 8003708:	e04a      	b.n	80037a0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800370a:	7bfa      	ldrb	r2, [r7, #15]
 800370c:	6879      	ldr	r1, [r7, #4]
 800370e:	4613      	mov	r3, r2
 8003710:	00db      	lsls	r3, r3, #3
 8003712:	1a9b      	subs	r3, r3, r2
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	440b      	add	r3, r1
 8003718:	333d      	adds	r3, #61	; 0x3d
 800371a:	2201      	movs	r2, #1
 800371c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800371e:	7bfa      	ldrb	r2, [r7, #15]
 8003720:	6879      	ldr	r1, [r7, #4]
 8003722:	4613      	mov	r3, r2
 8003724:	00db      	lsls	r3, r3, #3
 8003726:	1a9b      	subs	r3, r3, r2
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	440b      	add	r3, r1
 800372c:	333c      	adds	r3, #60	; 0x3c
 800372e:	7bfa      	ldrb	r2, [r7, #15]
 8003730:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003732:	7bfa      	ldrb	r2, [r7, #15]
 8003734:	7bfb      	ldrb	r3, [r7, #15]
 8003736:	b298      	uxth	r0, r3
 8003738:	6879      	ldr	r1, [r7, #4]
 800373a:	4613      	mov	r3, r2
 800373c:	00db      	lsls	r3, r3, #3
 800373e:	1a9b      	subs	r3, r3, r2
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	440b      	add	r3, r1
 8003744:	3342      	adds	r3, #66	; 0x42
 8003746:	4602      	mov	r2, r0
 8003748:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800374a:	7bfa      	ldrb	r2, [r7, #15]
 800374c:	6879      	ldr	r1, [r7, #4]
 800374e:	4613      	mov	r3, r2
 8003750:	00db      	lsls	r3, r3, #3
 8003752:	1a9b      	subs	r3, r3, r2
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	440b      	add	r3, r1
 8003758:	333f      	adds	r3, #63	; 0x3f
 800375a:	2200      	movs	r2, #0
 800375c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800375e:	7bfa      	ldrb	r2, [r7, #15]
 8003760:	6879      	ldr	r1, [r7, #4]
 8003762:	4613      	mov	r3, r2
 8003764:	00db      	lsls	r3, r3, #3
 8003766:	1a9b      	subs	r3, r3, r2
 8003768:	009b      	lsls	r3, r3, #2
 800376a:	440b      	add	r3, r1
 800376c:	3344      	adds	r3, #68	; 0x44
 800376e:	2200      	movs	r2, #0
 8003770:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003772:	7bfa      	ldrb	r2, [r7, #15]
 8003774:	6879      	ldr	r1, [r7, #4]
 8003776:	4613      	mov	r3, r2
 8003778:	00db      	lsls	r3, r3, #3
 800377a:	1a9b      	subs	r3, r3, r2
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	440b      	add	r3, r1
 8003780:	3348      	adds	r3, #72	; 0x48
 8003782:	2200      	movs	r2, #0
 8003784:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003786:	7bfa      	ldrb	r2, [r7, #15]
 8003788:	6879      	ldr	r1, [r7, #4]
 800378a:	4613      	mov	r3, r2
 800378c:	00db      	lsls	r3, r3, #3
 800378e:	1a9b      	subs	r3, r3, r2
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	440b      	add	r3, r1
 8003794:	3350      	adds	r3, #80	; 0x50
 8003796:	2200      	movs	r2, #0
 8003798:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800379a:	7bfb      	ldrb	r3, [r7, #15]
 800379c:	3301      	adds	r3, #1
 800379e:	73fb      	strb	r3, [r7, #15]
 80037a0:	7bfa      	ldrb	r2, [r7, #15]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d3af      	bcc.n	800370a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037aa:	2300      	movs	r3, #0
 80037ac:	73fb      	strb	r3, [r7, #15]
 80037ae:	e044      	b.n	800383a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80037b0:	7bfa      	ldrb	r2, [r7, #15]
 80037b2:	6879      	ldr	r1, [r7, #4]
 80037b4:	4613      	mov	r3, r2
 80037b6:	00db      	lsls	r3, r3, #3
 80037b8:	1a9b      	subs	r3, r3, r2
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	440b      	add	r3, r1
 80037be:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80037c2:	2200      	movs	r2, #0
 80037c4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80037c6:	7bfa      	ldrb	r2, [r7, #15]
 80037c8:	6879      	ldr	r1, [r7, #4]
 80037ca:	4613      	mov	r3, r2
 80037cc:	00db      	lsls	r3, r3, #3
 80037ce:	1a9b      	subs	r3, r3, r2
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	440b      	add	r3, r1
 80037d4:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80037d8:	7bfa      	ldrb	r2, [r7, #15]
 80037da:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80037dc:	7bfa      	ldrb	r2, [r7, #15]
 80037de:	6879      	ldr	r1, [r7, #4]
 80037e0:	4613      	mov	r3, r2
 80037e2:	00db      	lsls	r3, r3, #3
 80037e4:	1a9b      	subs	r3, r3, r2
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	440b      	add	r3, r1
 80037ea:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80037ee:	2200      	movs	r2, #0
 80037f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80037f2:	7bfa      	ldrb	r2, [r7, #15]
 80037f4:	6879      	ldr	r1, [r7, #4]
 80037f6:	4613      	mov	r3, r2
 80037f8:	00db      	lsls	r3, r3, #3
 80037fa:	1a9b      	subs	r3, r3, r2
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	440b      	add	r3, r1
 8003800:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003804:	2200      	movs	r2, #0
 8003806:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003808:	7bfa      	ldrb	r2, [r7, #15]
 800380a:	6879      	ldr	r1, [r7, #4]
 800380c:	4613      	mov	r3, r2
 800380e:	00db      	lsls	r3, r3, #3
 8003810:	1a9b      	subs	r3, r3, r2
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	440b      	add	r3, r1
 8003816:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800381a:	2200      	movs	r2, #0
 800381c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800381e:	7bfa      	ldrb	r2, [r7, #15]
 8003820:	6879      	ldr	r1, [r7, #4]
 8003822:	4613      	mov	r3, r2
 8003824:	00db      	lsls	r3, r3, #3
 8003826:	1a9b      	subs	r3, r3, r2
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	440b      	add	r3, r1
 800382c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003830:	2200      	movs	r2, #0
 8003832:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003834:	7bfb      	ldrb	r3, [r7, #15]
 8003836:	3301      	adds	r3, #1
 8003838:	73fb      	strb	r3, [r7, #15]
 800383a:	7bfa      	ldrb	r2, [r7, #15]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	429a      	cmp	r2, r3
 8003842:	d3b5      	bcc.n	80037b0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	603b      	str	r3, [r7, #0]
 800384a:	687e      	ldr	r6, [r7, #4]
 800384c:	466d      	mov	r5, sp
 800384e:	f106 0410 	add.w	r4, r6, #16
 8003852:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003854:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003856:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003858:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800385a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800385e:	e885 0003 	stmia.w	r5, {r0, r1}
 8003862:	1d33      	adds	r3, r6, #4
 8003864:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003866:	6838      	ldr	r0, [r7, #0]
 8003868:	f003 fc94 	bl	8007194 <USB_DevInit>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d005      	beq.n	800387e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2202      	movs	r2, #2
 8003876:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e00d      	b.n	800389a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4618      	mov	r0, r3
 8003894:	f004 fd10 	bl	80082b8 <USB_DevDisconnect>

  return HAL_OK;
 8003898:	2300      	movs	r3, #0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3714      	adds	r7, #20
 800389e:	46bd      	mov	sp, r7
 80038a0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080038a2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80038a2:	b580      	push	{r7, lr}
 80038a4:	b084      	sub	sp, #16
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d101      	bne.n	80038be <HAL_PCD_Start+0x1c>
 80038ba:	2302      	movs	r3, #2
 80038bc:	e020      	b.n	8003900 <HAL_PCD_Start+0x5e>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2201      	movs	r2, #1
 80038c2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d109      	bne.n	80038e2 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d005      	beq.n	80038e2 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038da:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4618      	mov	r0, r3
 80038e8:	f003 fbe6 	bl	80070b8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4618      	mov	r0, r3
 80038f2:	f004 fcc0 	bl	8008276 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3710      	adds	r7, #16
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003908:	b590      	push	{r4, r7, lr}
 800390a:	b08d      	sub	sp, #52	; 0x34
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003916:	6a3b      	ldr	r3, [r7, #32]
 8003918:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4618      	mov	r0, r3
 8003920:	f004 fd7e 	bl	8008420 <USB_GetMode>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	f040 839d 	bne.w	8004066 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4618      	mov	r0, r3
 8003932:	f004 fce2 	bl	80082fa <USB_ReadInterrupts>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	f000 8393 	beq.w	8004064 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4618      	mov	r0, r3
 8003944:	f004 fcd9 	bl	80082fa <USB_ReadInterrupts>
 8003948:	4603      	mov	r3, r0
 800394a:	f003 0302 	and.w	r3, r3, #2
 800394e:	2b02      	cmp	r3, #2
 8003950:	d107      	bne.n	8003962 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	695a      	ldr	r2, [r3, #20]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f002 0202 	and.w	r2, r2, #2
 8003960:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4618      	mov	r0, r3
 8003968:	f004 fcc7 	bl	80082fa <USB_ReadInterrupts>
 800396c:	4603      	mov	r3, r0
 800396e:	f003 0310 	and.w	r3, r3, #16
 8003972:	2b10      	cmp	r3, #16
 8003974:	d161      	bne.n	8003a3a <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	699a      	ldr	r2, [r3, #24]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f022 0210 	bic.w	r2, r2, #16
 8003984:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8003986:	6a3b      	ldr	r3, [r7, #32]
 8003988:	6a1b      	ldr	r3, [r3, #32]
 800398a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	f003 020f 	and.w	r2, r3, #15
 8003992:	4613      	mov	r3, r2
 8003994:	00db      	lsls	r3, r3, #3
 8003996:	1a9b      	subs	r3, r3, r2
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	4413      	add	r3, r2
 80039a2:	3304      	adds	r3, #4
 80039a4:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80039a6:	69bb      	ldr	r3, [r7, #24]
 80039a8:	0c5b      	lsrs	r3, r3, #17
 80039aa:	f003 030f 	and.w	r3, r3, #15
 80039ae:	2b02      	cmp	r3, #2
 80039b0:	d124      	bne.n	80039fc <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80039b8:	4013      	ands	r3, r2
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d035      	beq.n	8003a2a <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80039c2:	69bb      	ldr	r3, [r7, #24]
 80039c4:	091b      	lsrs	r3, r3, #4
 80039c6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80039c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	461a      	mov	r2, r3
 80039d0:	6a38      	ldr	r0, [r7, #32]
 80039d2:	f004 fafe 	bl	8007fd2 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	68da      	ldr	r2, [r3, #12]
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	091b      	lsrs	r3, r3, #4
 80039de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039e2:	441a      	add	r2, r3
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	699a      	ldr	r2, [r3, #24]
 80039ec:	69bb      	ldr	r3, [r7, #24]
 80039ee:	091b      	lsrs	r3, r3, #4
 80039f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039f4:	441a      	add	r2, r3
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	619a      	str	r2, [r3, #24]
 80039fa:	e016      	b.n	8003a2a <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	0c5b      	lsrs	r3, r3, #17
 8003a00:	f003 030f 	and.w	r3, r3, #15
 8003a04:	2b06      	cmp	r3, #6
 8003a06:	d110      	bne.n	8003a2a <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003a0e:	2208      	movs	r2, #8
 8003a10:	4619      	mov	r1, r3
 8003a12:	6a38      	ldr	r0, [r7, #32]
 8003a14:	f004 fadd 	bl	8007fd2 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	699a      	ldr	r2, [r3, #24]
 8003a1c:	69bb      	ldr	r3, [r7, #24]
 8003a1e:	091b      	lsrs	r3, r3, #4
 8003a20:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a24:	441a      	add	r2, r3
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	699a      	ldr	r2, [r3, #24]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f042 0210 	orr.w	r2, r2, #16
 8003a38:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f004 fc5b 	bl	80082fa <USB_ReadInterrupts>
 8003a44:	4603      	mov	r3, r0
 8003a46:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a4a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003a4e:	d16e      	bne.n	8003b2e <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8003a50:	2300      	movs	r3, #0
 8003a52:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f004 fc61 	bl	8008320 <USB_ReadDevAllOutEpInterrupt>
 8003a5e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003a60:	e062      	b.n	8003b28 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003a62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a64:	f003 0301 	and.w	r3, r3, #1
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d057      	beq.n	8003b1c <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a72:	b2d2      	uxtb	r2, r2
 8003a74:	4611      	mov	r1, r2
 8003a76:	4618      	mov	r0, r3
 8003a78:	f004 fc86 	bl	8008388 <USB_ReadDevOutEPInterrupt>
 8003a7c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d00c      	beq.n	8003aa2 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a8a:	015a      	lsls	r2, r3, #5
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	4413      	add	r3, r2
 8003a90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a94:	461a      	mov	r2, r3
 8003a96:	2301      	movs	r3, #1
 8003a98:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003a9a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	f000 fdb1 	bl	8004604 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	f003 0308 	and.w	r3, r3, #8
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00c      	beq.n	8003ac6 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aae:	015a      	lsls	r2, r3, #5
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ab8:	461a      	mov	r2, r3
 8003aba:	2308      	movs	r3, #8
 8003abc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003abe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 feab 	bl	800481c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	f003 0310 	and.w	r3, r3, #16
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d008      	beq.n	8003ae2 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad2:	015a      	lsls	r2, r3, #5
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	4413      	add	r3, r2
 8003ad8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003adc:	461a      	mov	r2, r3
 8003ade:	2310      	movs	r3, #16
 8003ae0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	f003 0320 	and.w	r3, r3, #32
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d008      	beq.n	8003afe <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aee:	015a      	lsls	r2, r3, #5
 8003af0:	69fb      	ldr	r3, [r7, #28]
 8003af2:	4413      	add	r3, r2
 8003af4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003af8:	461a      	mov	r2, r3
 8003afa:	2320      	movs	r3, #32
 8003afc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d009      	beq.n	8003b1c <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0a:	015a      	lsls	r2, r3, #5
 8003b0c:	69fb      	ldr	r3, [r7, #28]
 8003b0e:	4413      	add	r3, r2
 8003b10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b14:	461a      	mov	r2, r3
 8003b16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b1a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1e:	3301      	adds	r3, #1
 8003b20:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b24:	085b      	lsrs	r3, r3, #1
 8003b26:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d199      	bne.n	8003a62 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4618      	mov	r0, r3
 8003b34:	f004 fbe1 	bl	80082fa <USB_ReadInterrupts>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b3e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003b42:	f040 80c0 	bne.w	8003cc6 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f004 fc02 	bl	8008354 <USB_ReadDevAllInEpInterrupt>
 8003b50:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003b52:	2300      	movs	r3, #0
 8003b54:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003b56:	e0b2      	b.n	8003cbe <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	f000 80a7 	beq.w	8003cb2 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b6a:	b2d2      	uxtb	r2, r2
 8003b6c:	4611      	mov	r1, r2
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f004 fc28 	bl	80083c4 <USB_ReadDevInEPInterrupt>
 8003b74:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	f003 0301 	and.w	r3, r3, #1
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d057      	beq.n	8003c30 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b82:	f003 030f 	and.w	r3, r3, #15
 8003b86:	2201      	movs	r2, #1
 8003b88:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	43db      	mvns	r3, r3
 8003b9a:	69f9      	ldr	r1, [r7, #28]
 8003b9c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba6:	015a      	lsls	r2, r3, #5
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	4413      	add	r3, r2
 8003bac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d132      	bne.n	8003c24 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003bbe:	6879      	ldr	r1, [r7, #4]
 8003bc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	00db      	lsls	r3, r3, #3
 8003bc6:	1a9b      	subs	r3, r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	440b      	add	r3, r1
 8003bcc:	3348      	adds	r3, #72	; 0x48
 8003bce:	6819      	ldr	r1, [r3, #0]
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	00db      	lsls	r3, r3, #3
 8003bd8:	1a9b      	subs	r3, r3, r2
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	4403      	add	r3, r0
 8003bde:	3344      	adds	r3, #68	; 0x44
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4419      	add	r1, r3
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003be8:	4613      	mov	r3, r2
 8003bea:	00db      	lsls	r3, r3, #3
 8003bec:	1a9b      	subs	r3, r3, r2
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	4403      	add	r3, r0
 8003bf2:	3348      	adds	r3, #72	; 0x48
 8003bf4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d113      	bne.n	8003c24 <HAL_PCD_IRQHandler+0x31c>
 8003bfc:	6879      	ldr	r1, [r7, #4]
 8003bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c00:	4613      	mov	r3, r2
 8003c02:	00db      	lsls	r3, r3, #3
 8003c04:	1a9b      	subs	r3, r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	440b      	add	r3, r1
 8003c0a:	3350      	adds	r3, #80	; 0x50
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d108      	bne.n	8003c24 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6818      	ldr	r0, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	2101      	movs	r1, #1
 8003c20:	f004 fc30 	bl	8008484 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	4619      	mov	r1, r3
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f007 f83f 	bl	800acae <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	f003 0308 	and.w	r3, r3, #8
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d008      	beq.n	8003c4c <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3c:	015a      	lsls	r2, r3, #5
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	4413      	add	r3, r2
 8003c42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c46:	461a      	mov	r2, r3
 8003c48:	2308      	movs	r3, #8
 8003c4a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	f003 0310 	and.w	r3, r3, #16
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d008      	beq.n	8003c68 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c58:	015a      	lsls	r2, r3, #5
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c62:	461a      	mov	r2, r3
 8003c64:	2310      	movs	r3, #16
 8003c66:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d008      	beq.n	8003c84 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c74:	015a      	lsls	r2, r3, #5
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	4413      	add	r3, r2
 8003c7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c7e:	461a      	mov	r2, r3
 8003c80:	2340      	movs	r3, #64	; 0x40
 8003c82:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d008      	beq.n	8003ca0 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c90:	015a      	lsls	r2, r3, #5
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	4413      	add	r3, r2
 8003c96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	2302      	movs	r3, #2
 8003c9e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d003      	beq.n	8003cb2 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003caa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f000 fc1b 	bl	80044e8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb4:	3301      	adds	r3, #1
 8003cb6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cba:	085b      	lsrs	r3, r3, #1
 8003cbc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	f47f af49 	bne.w	8003b58 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f004 fb15 	bl	80082fa <USB_ReadInterrupts>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003cd6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003cda:	d122      	bne.n	8003d22 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	69fa      	ldr	r2, [r7, #28]
 8003ce6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003cea:	f023 0301 	bic.w	r3, r3, #1
 8003cee:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d108      	bne.n	8003d0c <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003d02:	2100      	movs	r1, #0
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f000 fe27 	bl	8004958 <HAL_PCDEx_LPM_Callback>
 8003d0a:	e002      	b.n	8003d12 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f007 f83b 	bl	800ad88 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	695a      	ldr	r2, [r3, #20]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003d20:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4618      	mov	r0, r3
 8003d28:	f004 fae7 	bl	80082fa <USB_ReadInterrupts>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d36:	d112      	bne.n	8003d5e <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	f003 0301 	and.w	r3, r3, #1
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d102      	bne.n	8003d4e <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f006 fff7 	bl	800ad3c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	695a      	ldr	r2, [r3, #20]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003d5c:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4618      	mov	r0, r3
 8003d64:	f004 fac9 	bl	80082fa <USB_ReadInterrupts>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d72:	f040 80c7 	bne.w	8003f04 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	69fa      	ldr	r2, [r7, #28]
 8003d80:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d84:	f023 0301 	bic.w	r3, r3, #1
 8003d88:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	2110      	movs	r1, #16
 8003d90:	4618      	mov	r0, r3
 8003d92:	f003 fb63 	bl	800745c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d96:	2300      	movs	r3, #0
 8003d98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d9a:	e056      	b.n	8003e4a <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d9e:	015a      	lsls	r2, r3, #5
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	4413      	add	r3, r2
 8003da4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003da8:	461a      	mov	r2, r3
 8003daa:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003dae:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003db0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003db2:	015a      	lsls	r2, r3, #5
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	4413      	add	r3, r2
 8003db8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003dc0:	0151      	lsls	r1, r2, #5
 8003dc2:	69fa      	ldr	r2, [r7, #28]
 8003dc4:	440a      	add	r2, r1
 8003dc6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003dca:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003dce:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dd2:	015a      	lsls	r2, r3, #5
 8003dd4:	69fb      	ldr	r3, [r7, #28]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003de0:	0151      	lsls	r1, r2, #5
 8003de2:	69fa      	ldr	r2, [r7, #28]
 8003de4:	440a      	add	r2, r1
 8003de6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003dea:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003dee:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003df2:	015a      	lsls	r2, r3, #5
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	4413      	add	r3, r2
 8003df8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dfc:	461a      	mov	r2, r3
 8003dfe:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003e02:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e06:	015a      	lsls	r2, r3, #5
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	4413      	add	r3, r2
 8003e0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e14:	0151      	lsls	r1, r2, #5
 8003e16:	69fa      	ldr	r2, [r7, #28]
 8003e18:	440a      	add	r2, r1
 8003e1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003e1e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003e22:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003e24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e26:	015a      	lsls	r2, r3, #5
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	4413      	add	r3, r2
 8003e2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e34:	0151      	lsls	r1, r2, #5
 8003e36:	69fa      	ldr	r2, [r7, #28]
 8003e38:	440a      	add	r2, r1
 8003e3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003e3e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003e42:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e46:	3301      	adds	r3, #1
 8003e48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d3a3      	bcc.n	8003d9c <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e5a:	69db      	ldr	r3, [r3, #28]
 8003e5c:	69fa      	ldr	r2, [r7, #28]
 8003e5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e62:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003e66:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d016      	beq.n	8003e9e <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e7a:	69fa      	ldr	r2, [r7, #28]
 8003e7c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e80:	f043 030b 	orr.w	r3, r3, #11
 8003e84:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e90:	69fa      	ldr	r2, [r7, #28]
 8003e92:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e96:	f043 030b 	orr.w	r3, r3, #11
 8003e9a:	6453      	str	r3, [r2, #68]	; 0x44
 8003e9c:	e015      	b.n	8003eca <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	69fa      	ldr	r2, [r7, #28]
 8003ea8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003eac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003eb0:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003eb4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	69fa      	ldr	r2, [r7, #28]
 8003ec0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ec4:	f043 030b 	orr.w	r3, r3, #11
 8003ec8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	69fa      	ldr	r2, [r7, #28]
 8003ed4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ed8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003edc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6818      	ldr	r0, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003eee:	461a      	mov	r2, r3
 8003ef0:	f004 fac8 	bl	8008484 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	695a      	ldr	r2, [r3, #20]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003f02:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f004 f9f6 	bl	80082fa <USB_ReadInterrupts>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f18:	d124      	bne.n	8003f64 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f004 fa8c 	bl	800843c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f003 faf4 	bl	8007516 <USB_GetDevSpeed>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	461a      	mov	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681c      	ldr	r4, [r3, #0]
 8003f3a:	f001 f937 	bl	80051ac <HAL_RCC_GetHCLKFreq>
 8003f3e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	461a      	mov	r2, r3
 8003f48:	4620      	mov	r0, r4
 8003f4a:	f003 f813 	bl	8006f74 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f006 fed5 	bl	800acfe <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	695a      	ldr	r2, [r3, #20]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003f62:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f004 f9c6 	bl	80082fa <USB_ReadInterrupts>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	f003 0308 	and.w	r3, r3, #8
 8003f74:	2b08      	cmp	r3, #8
 8003f76:	d10a      	bne.n	8003f8e <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f006 feb2 	bl	800ace2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	695a      	ldr	r2, [r3, #20]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f002 0208 	and.w	r2, r2, #8
 8003f8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4618      	mov	r0, r3
 8003f94:	f004 f9b1 	bl	80082fa <USB_ReadInterrupts>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f9e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fa2:	d10f      	bne.n	8003fc4 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	4619      	mov	r1, r3
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f006 ff0a 	bl	800adc8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	695a      	ldr	r2, [r3, #20]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003fc2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f004 f996 	bl	80082fa <USB_ReadInterrupts>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fd4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003fd8:	d10f      	bne.n	8003ffa <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	4619      	mov	r1, r3
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f006 fedd 	bl	800ada4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	695a      	ldr	r2, [r3, #20]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003ff8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4618      	mov	r0, r3
 8004000:	f004 f97b 	bl	80082fa <USB_ReadInterrupts>
 8004004:	4603      	mov	r3, r0
 8004006:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800400a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800400e:	d10a      	bne.n	8004026 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f006 feeb 	bl	800adec <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	695a      	ldr	r2, [r3, #20]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004024:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4618      	mov	r0, r3
 800402c:	f004 f965 	bl	80082fa <USB_ReadInterrupts>
 8004030:	4603      	mov	r3, r0
 8004032:	f003 0304 	and.w	r3, r3, #4
 8004036:	2b04      	cmp	r3, #4
 8004038:	d115      	bne.n	8004066 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	f003 0304 	and.w	r3, r3, #4
 8004048:	2b00      	cmp	r3, #0
 800404a:	d002      	beq.n	8004052 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f006 fedb 	bl	800ae08 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	6859      	ldr	r1, [r3, #4]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	69ba      	ldr	r2, [r7, #24]
 800405e:	430a      	orrs	r2, r1
 8004060:	605a      	str	r2, [r3, #4]
 8004062:	e000      	b.n	8004066 <HAL_PCD_IRQHandler+0x75e>
      return;
 8004064:	bf00      	nop
    }
  }
}
 8004066:	3734      	adds	r7, #52	; 0x34
 8004068:	46bd      	mov	sp, r7
 800406a:	bd90      	pop	{r4, r7, pc}

0800406c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b082      	sub	sp, #8
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	460b      	mov	r3, r1
 8004076:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800407e:	2b01      	cmp	r3, #1
 8004080:	d101      	bne.n	8004086 <HAL_PCD_SetAddress+0x1a>
 8004082:	2302      	movs	r3, #2
 8004084:	e013      	b.n	80040ae <HAL_PCD_SetAddress+0x42>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2201      	movs	r2, #1
 800408a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	78fa      	ldrb	r2, [r7, #3]
 8004092:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	78fa      	ldrb	r2, [r7, #3]
 800409c:	4611      	mov	r1, r2
 800409e:	4618      	mov	r0, r3
 80040a0:	f004 f8c3 	bl	800822a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80040ac:	2300      	movs	r3, #0
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3708      	adds	r7, #8
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}

080040b6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80040b6:	b580      	push	{r7, lr}
 80040b8:	b084      	sub	sp, #16
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
 80040be:	4608      	mov	r0, r1
 80040c0:	4611      	mov	r1, r2
 80040c2:	461a      	mov	r2, r3
 80040c4:	4603      	mov	r3, r0
 80040c6:	70fb      	strb	r3, [r7, #3]
 80040c8:	460b      	mov	r3, r1
 80040ca:	803b      	strh	r3, [r7, #0]
 80040cc:	4613      	mov	r3, r2
 80040ce:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80040d0:	2300      	movs	r3, #0
 80040d2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80040d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	da0f      	bge.n	80040fc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040dc:	78fb      	ldrb	r3, [r7, #3]
 80040de:	f003 020f 	and.w	r2, r3, #15
 80040e2:	4613      	mov	r3, r2
 80040e4:	00db      	lsls	r3, r3, #3
 80040e6:	1a9b      	subs	r3, r3, r2
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	3338      	adds	r3, #56	; 0x38
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	4413      	add	r3, r2
 80040f0:	3304      	adds	r3, #4
 80040f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2201      	movs	r2, #1
 80040f8:	705a      	strb	r2, [r3, #1]
 80040fa:	e00f      	b.n	800411c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80040fc:	78fb      	ldrb	r3, [r7, #3]
 80040fe:	f003 020f 	and.w	r2, r3, #15
 8004102:	4613      	mov	r3, r2
 8004104:	00db      	lsls	r3, r3, #3
 8004106:	1a9b      	subs	r3, r3, r2
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	4413      	add	r3, r2
 8004112:	3304      	adds	r3, #4
 8004114:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800411c:	78fb      	ldrb	r3, [r7, #3]
 800411e:	f003 030f 	and.w	r3, r3, #15
 8004122:	b2da      	uxtb	r2, r3
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004128:	883a      	ldrh	r2, [r7, #0]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	78ba      	ldrb	r2, [r7, #2]
 8004132:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	785b      	ldrb	r3, [r3, #1]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d004      	beq.n	8004146 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	781b      	ldrb	r3, [r3, #0]
 8004140:	b29a      	uxth	r2, r3
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004146:	78bb      	ldrb	r3, [r7, #2]
 8004148:	2b02      	cmp	r3, #2
 800414a:	d102      	bne.n	8004152 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2200      	movs	r2, #0
 8004150:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004158:	2b01      	cmp	r3, #1
 800415a:	d101      	bne.n	8004160 <HAL_PCD_EP_Open+0xaa>
 800415c:	2302      	movs	r3, #2
 800415e:	e00e      	b.n	800417e <HAL_PCD_EP_Open+0xc8>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	68f9      	ldr	r1, [r7, #12]
 800416e:	4618      	mov	r0, r3
 8004170:	f003 f9f6 	bl	8007560 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800417c:	7afb      	ldrb	r3, [r7, #11]
}
 800417e:	4618      	mov	r0, r3
 8004180:	3710      	adds	r7, #16
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}

08004186 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004186:	b580      	push	{r7, lr}
 8004188:	b084      	sub	sp, #16
 800418a:	af00      	add	r7, sp, #0
 800418c:	6078      	str	r0, [r7, #4]
 800418e:	460b      	mov	r3, r1
 8004190:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004192:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004196:	2b00      	cmp	r3, #0
 8004198:	da0f      	bge.n	80041ba <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800419a:	78fb      	ldrb	r3, [r7, #3]
 800419c:	f003 020f 	and.w	r2, r3, #15
 80041a0:	4613      	mov	r3, r2
 80041a2:	00db      	lsls	r3, r3, #3
 80041a4:	1a9b      	subs	r3, r3, r2
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	3338      	adds	r3, #56	; 0x38
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	4413      	add	r3, r2
 80041ae:	3304      	adds	r3, #4
 80041b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2201      	movs	r2, #1
 80041b6:	705a      	strb	r2, [r3, #1]
 80041b8:	e00f      	b.n	80041da <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80041ba:	78fb      	ldrb	r3, [r7, #3]
 80041bc:	f003 020f 	and.w	r2, r3, #15
 80041c0:	4613      	mov	r3, r2
 80041c2:	00db      	lsls	r3, r3, #3
 80041c4:	1a9b      	subs	r3, r3, r2
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	4413      	add	r3, r2
 80041d0:	3304      	adds	r3, #4
 80041d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80041da:	78fb      	ldrb	r3, [r7, #3]
 80041dc:	f003 030f 	and.w	r3, r3, #15
 80041e0:	b2da      	uxtb	r2, r3
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d101      	bne.n	80041f4 <HAL_PCD_EP_Close+0x6e>
 80041f0:	2302      	movs	r3, #2
 80041f2:	e00e      	b.n	8004212 <HAL_PCD_EP_Close+0x8c>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	68f9      	ldr	r1, [r7, #12]
 8004202:	4618      	mov	r0, r3
 8004204:	f003 fa34 	bl	8007670 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}

0800421a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800421a:	b580      	push	{r7, lr}
 800421c:	b086      	sub	sp, #24
 800421e:	af00      	add	r7, sp, #0
 8004220:	60f8      	str	r0, [r7, #12]
 8004222:	607a      	str	r2, [r7, #4]
 8004224:	603b      	str	r3, [r7, #0]
 8004226:	460b      	mov	r3, r1
 8004228:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800422a:	7afb      	ldrb	r3, [r7, #11]
 800422c:	f003 020f 	and.w	r2, r3, #15
 8004230:	4613      	mov	r3, r2
 8004232:	00db      	lsls	r3, r3, #3
 8004234:	1a9b      	subs	r3, r3, r2
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800423c:	68fa      	ldr	r2, [r7, #12]
 800423e:	4413      	add	r3, r2
 8004240:	3304      	adds	r3, #4
 8004242:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	683a      	ldr	r2, [r7, #0]
 800424e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	2200      	movs	r2, #0
 8004254:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	2200      	movs	r2, #0
 800425a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800425c:	7afb      	ldrb	r3, [r7, #11]
 800425e:	f003 030f 	and.w	r3, r3, #15
 8004262:	b2da      	uxtb	r2, r3
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	691b      	ldr	r3, [r3, #16]
 800426c:	2b01      	cmp	r3, #1
 800426e:	d102      	bne.n	8004276 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004276:	7afb      	ldrb	r3, [r7, #11]
 8004278:	f003 030f 	and.w	r3, r3, #15
 800427c:	2b00      	cmp	r3, #0
 800427e:	d109      	bne.n	8004294 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6818      	ldr	r0, [r3, #0]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	b2db      	uxtb	r3, r3
 800428a:	461a      	mov	r2, r3
 800428c:	6979      	ldr	r1, [r7, #20]
 800428e:	f003 fd0f 	bl	8007cb0 <USB_EP0StartXfer>
 8004292:	e008      	b.n	80042a6 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6818      	ldr	r0, [r3, #0]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	691b      	ldr	r3, [r3, #16]
 800429c:	b2db      	uxtb	r3, r3
 800429e:	461a      	mov	r2, r3
 80042a0:	6979      	ldr	r1, [r7, #20]
 80042a2:	f003 fac1 	bl	8007828 <USB_EPStartXfer>
  }

  return HAL_OK;
 80042a6:	2300      	movs	r3, #0
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3718      	adds	r7, #24
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}

080042b0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b083      	sub	sp, #12
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	460b      	mov	r3, r1
 80042ba:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80042bc:	78fb      	ldrb	r3, [r7, #3]
 80042be:	f003 020f 	and.w	r2, r3, #15
 80042c2:	6879      	ldr	r1, [r7, #4]
 80042c4:	4613      	mov	r3, r2
 80042c6:	00db      	lsls	r3, r3, #3
 80042c8:	1a9b      	subs	r3, r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	440b      	add	r3, r1
 80042ce:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80042d2:	681b      	ldr	r3, [r3, #0]
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	370c      	adds	r7, #12
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr

080042e0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b086      	sub	sp, #24
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	607a      	str	r2, [r7, #4]
 80042ea:	603b      	str	r3, [r7, #0]
 80042ec:	460b      	mov	r3, r1
 80042ee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042f0:	7afb      	ldrb	r3, [r7, #11]
 80042f2:	f003 020f 	and.w	r2, r3, #15
 80042f6:	4613      	mov	r3, r2
 80042f8:	00db      	lsls	r3, r3, #3
 80042fa:	1a9b      	subs	r3, r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	3338      	adds	r3, #56	; 0x38
 8004300:	68fa      	ldr	r2, [r7, #12]
 8004302:	4413      	add	r3, r2
 8004304:	3304      	adds	r3, #4
 8004306:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	687a      	ldr	r2, [r7, #4]
 800430c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	683a      	ldr	r2, [r7, #0]
 8004312:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	2200      	movs	r2, #0
 8004318:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	2201      	movs	r2, #1
 800431e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004320:	7afb      	ldrb	r3, [r7, #11]
 8004322:	f003 030f 	and.w	r3, r3, #15
 8004326:	b2da      	uxtb	r2, r3
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	691b      	ldr	r3, [r3, #16]
 8004330:	2b01      	cmp	r3, #1
 8004332:	d102      	bne.n	800433a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800433a:	7afb      	ldrb	r3, [r7, #11]
 800433c:	f003 030f 	and.w	r3, r3, #15
 8004340:	2b00      	cmp	r3, #0
 8004342:	d109      	bne.n	8004358 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	6818      	ldr	r0, [r3, #0]
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	691b      	ldr	r3, [r3, #16]
 800434c:	b2db      	uxtb	r3, r3
 800434e:	461a      	mov	r2, r3
 8004350:	6979      	ldr	r1, [r7, #20]
 8004352:	f003 fcad 	bl	8007cb0 <USB_EP0StartXfer>
 8004356:	e008      	b.n	800436a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6818      	ldr	r0, [r3, #0]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	691b      	ldr	r3, [r3, #16]
 8004360:	b2db      	uxtb	r3, r3
 8004362:	461a      	mov	r2, r3
 8004364:	6979      	ldr	r1, [r7, #20]
 8004366:	f003 fa5f 	bl	8007828 <USB_EPStartXfer>
  }

  return HAL_OK;
 800436a:	2300      	movs	r3, #0
}
 800436c:	4618      	mov	r0, r3
 800436e:	3718      	adds	r7, #24
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}

08004374 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	460b      	mov	r3, r1
 800437e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004380:	78fb      	ldrb	r3, [r7, #3]
 8004382:	f003 020f 	and.w	r2, r3, #15
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	429a      	cmp	r2, r3
 800438c:	d901      	bls.n	8004392 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e050      	b.n	8004434 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004392:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004396:	2b00      	cmp	r3, #0
 8004398:	da0f      	bge.n	80043ba <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800439a:	78fb      	ldrb	r3, [r7, #3]
 800439c:	f003 020f 	and.w	r2, r3, #15
 80043a0:	4613      	mov	r3, r2
 80043a2:	00db      	lsls	r3, r3, #3
 80043a4:	1a9b      	subs	r3, r3, r2
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	3338      	adds	r3, #56	; 0x38
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	4413      	add	r3, r2
 80043ae:	3304      	adds	r3, #4
 80043b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2201      	movs	r2, #1
 80043b6:	705a      	strb	r2, [r3, #1]
 80043b8:	e00d      	b.n	80043d6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80043ba:	78fa      	ldrb	r2, [r7, #3]
 80043bc:	4613      	mov	r3, r2
 80043be:	00db      	lsls	r3, r3, #3
 80043c0:	1a9b      	subs	r3, r3, r2
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	4413      	add	r3, r2
 80043cc:	3304      	adds	r3, #4
 80043ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2200      	movs	r2, #0
 80043d4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2201      	movs	r2, #1
 80043da:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043dc:	78fb      	ldrb	r3, [r7, #3]
 80043de:	f003 030f 	and.w	r3, r3, #15
 80043e2:	b2da      	uxtb	r2, r3
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d101      	bne.n	80043f6 <HAL_PCD_EP_SetStall+0x82>
 80043f2:	2302      	movs	r3, #2
 80043f4:	e01e      	b.n	8004434 <HAL_PCD_EP_SetStall+0xc0>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	68f9      	ldr	r1, [r7, #12]
 8004404:	4618      	mov	r0, r3
 8004406:	f003 fe3c 	bl	8008082 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800440a:	78fb      	ldrb	r3, [r7, #3]
 800440c:	f003 030f 	and.w	r3, r3, #15
 8004410:	2b00      	cmp	r3, #0
 8004412:	d10a      	bne.n	800442a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6818      	ldr	r0, [r3, #0]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	b2d9      	uxtb	r1, r3
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004424:	461a      	mov	r2, r3
 8004426:	f004 f82d 	bl	8008484 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004432:	2300      	movs	r3, #0
}
 8004434:	4618      	mov	r0, r3
 8004436:	3710      	adds	r7, #16
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}

0800443c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	460b      	mov	r3, r1
 8004446:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004448:	78fb      	ldrb	r3, [r7, #3]
 800444a:	f003 020f 	and.w	r2, r3, #15
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	429a      	cmp	r2, r3
 8004454:	d901      	bls.n	800445a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e042      	b.n	80044e0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800445a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800445e:	2b00      	cmp	r3, #0
 8004460:	da0f      	bge.n	8004482 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004462:	78fb      	ldrb	r3, [r7, #3]
 8004464:	f003 020f 	and.w	r2, r3, #15
 8004468:	4613      	mov	r3, r2
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	1a9b      	subs	r3, r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	3338      	adds	r3, #56	; 0x38
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	4413      	add	r3, r2
 8004476:	3304      	adds	r3, #4
 8004478:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2201      	movs	r2, #1
 800447e:	705a      	strb	r2, [r3, #1]
 8004480:	e00f      	b.n	80044a2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004482:	78fb      	ldrb	r3, [r7, #3]
 8004484:	f003 020f 	and.w	r2, r3, #15
 8004488:	4613      	mov	r3, r2
 800448a:	00db      	lsls	r3, r3, #3
 800448c:	1a9b      	subs	r3, r3, r2
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	4413      	add	r3, r2
 8004498:	3304      	adds	r3, #4
 800449a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2200      	movs	r2, #0
 80044a0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2200      	movs	r2, #0
 80044a6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80044a8:	78fb      	ldrb	r3, [r7, #3]
 80044aa:	f003 030f 	and.w	r3, r3, #15
 80044ae:	b2da      	uxtb	r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d101      	bne.n	80044c2 <HAL_PCD_EP_ClrStall+0x86>
 80044be:	2302      	movs	r3, #2
 80044c0:	e00e      	b.n	80044e0 <HAL_PCD_EP_ClrStall+0xa4>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68f9      	ldr	r1, [r7, #12]
 80044d0:	4618      	mov	r0, r3
 80044d2:	f003 fe44 	bl	800815e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80044de:	2300      	movs	r3, #0
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3710      	adds	r7, #16
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}

080044e8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b08a      	sub	sp, #40	; 0x28
 80044ec:	af02      	add	r7, sp, #8
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80044fc:	683a      	ldr	r2, [r7, #0]
 80044fe:	4613      	mov	r3, r2
 8004500:	00db      	lsls	r3, r3, #3
 8004502:	1a9b      	subs	r3, r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	3338      	adds	r3, #56	; 0x38
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	4413      	add	r3, r2
 800450c:	3304      	adds	r3, #4
 800450e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	699a      	ldr	r2, [r3, #24]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	695b      	ldr	r3, [r3, #20]
 8004518:	429a      	cmp	r2, r3
 800451a:	d901      	bls.n	8004520 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	e06c      	b.n	80045fa <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	695a      	ldr	r2, [r3, #20]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	699b      	ldr	r3, [r3, #24]
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	69fa      	ldr	r2, [r7, #28]
 8004532:	429a      	cmp	r2, r3
 8004534:	d902      	bls.n	800453c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800453c:	69fb      	ldr	r3, [r7, #28]
 800453e:	3303      	adds	r3, #3
 8004540:	089b      	lsrs	r3, r3, #2
 8004542:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004544:	e02b      	b.n	800459e <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	695a      	ldr	r2, [r3, #20]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	699b      	ldr	r3, [r3, #24]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	69fa      	ldr	r2, [r7, #28]
 8004558:	429a      	cmp	r2, r3
 800455a:	d902      	bls.n	8004562 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	3303      	adds	r3, #3
 8004566:	089b      	lsrs	r3, r3, #2
 8004568:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	68d9      	ldr	r1, [r3, #12]
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	b2da      	uxtb	r2, r3
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800457a:	b2db      	uxtb	r3, r3
 800457c:	9300      	str	r3, [sp, #0]
 800457e:	4603      	mov	r3, r0
 8004580:	6978      	ldr	r0, [r7, #20]
 8004582:	f003 fce8 	bl	8007f56 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	68da      	ldr	r2, [r3, #12]
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	441a      	add	r2, r3
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	699a      	ldr	r2, [r3, #24]
 8004596:	69fb      	ldr	r3, [r7, #28]
 8004598:	441a      	add	r2, r3
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	015a      	lsls	r2, r3, #5
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	4413      	add	r3, r2
 80045a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045aa:	699b      	ldr	r3, [r3, #24]
 80045ac:	b29b      	uxth	r3, r3
 80045ae:	69ba      	ldr	r2, [r7, #24]
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d809      	bhi.n	80045c8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	699a      	ldr	r2, [r3, #24]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80045bc:	429a      	cmp	r2, r3
 80045be:	d203      	bcs.n	80045c8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	695b      	ldr	r3, [r3, #20]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d1be      	bne.n	8004546 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	695a      	ldr	r2, [r3, #20]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d811      	bhi.n	80045f8 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	f003 030f 	and.w	r3, r3, #15
 80045da:	2201      	movs	r2, #1
 80045dc:	fa02 f303 	lsl.w	r3, r2, r3
 80045e0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	43db      	mvns	r3, r3
 80045ee:	6939      	ldr	r1, [r7, #16]
 80045f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80045f4:	4013      	ands	r3, r2
 80045f6:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3720      	adds	r7, #32
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
	...

08004604 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b086      	sub	sp, #24
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	333c      	adds	r3, #60	; 0x3c
 800461c:	3304      	adds	r3, #4
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	015a      	lsls	r2, r3, #5
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	4413      	add	r3, r2
 800462a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	691b      	ldr	r3, [r3, #16]
 8004636:	2b01      	cmp	r3, #1
 8004638:	f040 80a0 	bne.w	800477c <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	f003 0308 	and.w	r3, r3, #8
 8004642:	2b00      	cmp	r3, #0
 8004644:	d015      	beq.n	8004672 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	4a72      	ldr	r2, [pc, #456]	; (8004814 <PCD_EP_OutXfrComplete_int+0x210>)
 800464a:	4293      	cmp	r3, r2
 800464c:	f240 80dd 	bls.w	800480a <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004656:	2b00      	cmp	r3, #0
 8004658:	f000 80d7 	beq.w	800480a <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	015a      	lsls	r2, r3, #5
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	4413      	add	r3, r2
 8004664:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004668:	461a      	mov	r2, r3
 800466a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800466e:	6093      	str	r3, [r2, #8]
 8004670:	e0cb      	b.n	800480a <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	f003 0320 	and.w	r3, r3, #32
 8004678:	2b00      	cmp	r3, #0
 800467a:	d009      	beq.n	8004690 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	015a      	lsls	r2, r3, #5
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	4413      	add	r3, r2
 8004684:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004688:	461a      	mov	r2, r3
 800468a:	2320      	movs	r3, #32
 800468c:	6093      	str	r3, [r2, #8]
 800468e:	e0bc      	b.n	800480a <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004696:	2b00      	cmp	r3, #0
 8004698:	f040 80b7 	bne.w	800480a <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	4a5d      	ldr	r2, [pc, #372]	; (8004814 <PCD_EP_OutXfrComplete_int+0x210>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d90f      	bls.n	80046c4 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d00a      	beq.n	80046c4 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	015a      	lsls	r2, r3, #5
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	4413      	add	r3, r2
 80046b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046ba:	461a      	mov	r2, r3
 80046bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046c0:	6093      	str	r3, [r2, #8]
 80046c2:	e0a2      	b.n	800480a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80046c4:	6879      	ldr	r1, [r7, #4]
 80046c6:	683a      	ldr	r2, [r7, #0]
 80046c8:	4613      	mov	r3, r2
 80046ca:	00db      	lsls	r3, r3, #3
 80046cc:	1a9b      	subs	r3, r3, r2
 80046ce:	009b      	lsls	r3, r3, #2
 80046d0:	440b      	add	r3, r1
 80046d2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80046d6:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	0159      	lsls	r1, r3, #5
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	440b      	add	r3, r1
 80046e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046e4:	691b      	ldr	r3, [r3, #16]
 80046e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80046ea:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	683a      	ldr	r2, [r7, #0]
 80046f0:	4613      	mov	r3, r2
 80046f2:	00db      	lsls	r3, r3, #3
 80046f4:	1a9b      	subs	r3, r3, r2
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	4403      	add	r3, r0
 80046fa:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80046fe:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8004700:	6879      	ldr	r1, [r7, #4]
 8004702:	683a      	ldr	r2, [r7, #0]
 8004704:	4613      	mov	r3, r2
 8004706:	00db      	lsls	r3, r3, #3
 8004708:	1a9b      	subs	r3, r3, r2
 800470a:	009b      	lsls	r3, r3, #2
 800470c:	440b      	add	r3, r1
 800470e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004712:	6819      	ldr	r1, [r3, #0]
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	683a      	ldr	r2, [r7, #0]
 8004718:	4613      	mov	r3, r2
 800471a:	00db      	lsls	r3, r3, #3
 800471c:	1a9b      	subs	r3, r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	4403      	add	r3, r0
 8004722:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4419      	add	r1, r3
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	683a      	ldr	r2, [r7, #0]
 800472e:	4613      	mov	r3, r2
 8004730:	00db      	lsls	r3, r3, #3
 8004732:	1a9b      	subs	r3, r3, r2
 8004734:	009b      	lsls	r3, r3, #2
 8004736:	4403      	add	r3, r0
 8004738:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800473c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d114      	bne.n	800476e <PCD_EP_OutXfrComplete_int+0x16a>
 8004744:	6879      	ldr	r1, [r7, #4]
 8004746:	683a      	ldr	r2, [r7, #0]
 8004748:	4613      	mov	r3, r2
 800474a:	00db      	lsls	r3, r3, #3
 800474c:	1a9b      	subs	r3, r3, r2
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	440b      	add	r3, r1
 8004752:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d108      	bne.n	800476e <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6818      	ldr	r0, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004766:	461a      	mov	r2, r3
 8004768:	2101      	movs	r1, #1
 800476a:	f003 fe8b 	bl	8008484 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	b2db      	uxtb	r3, r3
 8004772:	4619      	mov	r1, r3
 8004774:	6878      	ldr	r0, [r7, #4]
 8004776:	f006 fa7f 	bl	800ac78 <HAL_PCD_DataOutStageCallback>
 800477a:	e046      	b.n	800480a <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	4a26      	ldr	r2, [pc, #152]	; (8004818 <PCD_EP_OutXfrComplete_int+0x214>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d124      	bne.n	80047ce <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00a      	beq.n	80047a4 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	015a      	lsls	r2, r3, #5
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	4413      	add	r3, r2
 8004796:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800479a:	461a      	mov	r2, r3
 800479c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047a0:	6093      	str	r3, [r2, #8]
 80047a2:	e032      	b.n	800480a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	f003 0320 	and.w	r3, r3, #32
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d008      	beq.n	80047c0 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	015a      	lsls	r2, r3, #5
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	4413      	add	r3, r2
 80047b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047ba:	461a      	mov	r2, r3
 80047bc:	2320      	movs	r3, #32
 80047be:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	4619      	mov	r1, r3
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f006 fa56 	bl	800ac78 <HAL_PCD_DataOutStageCallback>
 80047cc:	e01d      	b.n	800480a <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d114      	bne.n	80047fe <PCD_EP_OutXfrComplete_int+0x1fa>
 80047d4:	6879      	ldr	r1, [r7, #4]
 80047d6:	683a      	ldr	r2, [r7, #0]
 80047d8:	4613      	mov	r3, r2
 80047da:	00db      	lsls	r3, r3, #3
 80047dc:	1a9b      	subs	r3, r3, r2
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	440b      	add	r3, r1
 80047e2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d108      	bne.n	80047fe <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6818      	ldr	r0, [r3, #0]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80047f6:	461a      	mov	r2, r3
 80047f8:	2100      	movs	r1, #0
 80047fa:	f003 fe43 	bl	8008484 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	b2db      	uxtb	r3, r3
 8004802:	4619      	mov	r1, r3
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f006 fa37 	bl	800ac78 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800480a:	2300      	movs	r3, #0
}
 800480c:	4618      	mov	r0, r3
 800480e:	3718      	adds	r7, #24
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}
 8004814:	4f54300a 	.word	0x4f54300a
 8004818:	4f54310a 	.word	0x4f54310a

0800481c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b086      	sub	sp, #24
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	333c      	adds	r3, #60	; 0x3c
 8004834:	3304      	adds	r3, #4
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	015a      	lsls	r2, r3, #5
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	4413      	add	r3, r2
 8004842:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	4a15      	ldr	r2, [pc, #84]	; (80048a4 <PCD_EP_OutSetupPacket_int+0x88>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d90e      	bls.n	8004870 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004858:	2b00      	cmp	r3, #0
 800485a:	d009      	beq.n	8004870 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	015a      	lsls	r2, r3, #5
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	4413      	add	r3, r2
 8004864:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004868:	461a      	mov	r2, r3
 800486a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800486e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f006 f9ef 	bl	800ac54 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	4a0a      	ldr	r2, [pc, #40]	; (80048a4 <PCD_EP_OutSetupPacket_int+0x88>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d90c      	bls.n	8004898 <PCD_EP_OutSetupPacket_int+0x7c>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	2b01      	cmp	r3, #1
 8004884:	d108      	bne.n	8004898 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6818      	ldr	r0, [r3, #0]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004890:	461a      	mov	r2, r3
 8004892:	2101      	movs	r1, #1
 8004894:	f003 fdf6 	bl	8008484 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	3718      	adds	r7, #24
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	4f54300a 	.word	0x4f54300a

080048a8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b085      	sub	sp, #20
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	460b      	mov	r3, r1
 80048b2:	70fb      	strb	r3, [r7, #3]
 80048b4:	4613      	mov	r3, r2
 80048b6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048be:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80048c0:	78fb      	ldrb	r3, [r7, #3]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d107      	bne.n	80048d6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80048c6:	883b      	ldrh	r3, [r7, #0]
 80048c8:	0419      	lsls	r1, r3, #16
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	68ba      	ldr	r2, [r7, #8]
 80048d0:	430a      	orrs	r2, r1
 80048d2:	629a      	str	r2, [r3, #40]	; 0x28
 80048d4:	e028      	b.n	8004928 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048dc:	0c1b      	lsrs	r3, r3, #16
 80048de:	68ba      	ldr	r2, [r7, #8]
 80048e0:	4413      	add	r3, r2
 80048e2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80048e4:	2300      	movs	r3, #0
 80048e6:	73fb      	strb	r3, [r7, #15]
 80048e8:	e00d      	b.n	8004906 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	7bfb      	ldrb	r3, [r7, #15]
 80048f0:	3340      	adds	r3, #64	; 0x40
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	4413      	add	r3, r2
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	0c1b      	lsrs	r3, r3, #16
 80048fa:	68ba      	ldr	r2, [r7, #8]
 80048fc:	4413      	add	r3, r2
 80048fe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004900:	7bfb      	ldrb	r3, [r7, #15]
 8004902:	3301      	adds	r3, #1
 8004904:	73fb      	strb	r3, [r7, #15]
 8004906:	7bfa      	ldrb	r2, [r7, #15]
 8004908:	78fb      	ldrb	r3, [r7, #3]
 800490a:	3b01      	subs	r3, #1
 800490c:	429a      	cmp	r2, r3
 800490e:	d3ec      	bcc.n	80048ea <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004910:	883b      	ldrh	r3, [r7, #0]
 8004912:	0418      	lsls	r0, r3, #16
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6819      	ldr	r1, [r3, #0]
 8004918:	78fb      	ldrb	r3, [r7, #3]
 800491a:	3b01      	subs	r3, #1
 800491c:	68ba      	ldr	r2, [r7, #8]
 800491e:	4302      	orrs	r2, r0
 8004920:	3340      	adds	r3, #64	; 0x40
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	440b      	add	r3, r1
 8004926:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3714      	adds	r7, #20
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr

08004936 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004936:	b480      	push	{r7}
 8004938:	b083      	sub	sp, #12
 800493a:	af00      	add	r7, sp, #0
 800493c:	6078      	str	r0, [r7, #4]
 800493e:	460b      	mov	r3, r1
 8004940:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	887a      	ldrh	r2, [r7, #2]
 8004948:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800494a:	2300      	movs	r3, #0
}
 800494c:	4618      	mov	r0, r3
 800494e:	370c      	adds	r7, #12
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr

08004958 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	460b      	mov	r3, r1
 8004962:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004964:	bf00      	nop
 8004966:	370c      	adds	r7, #12
 8004968:	46bd      	mov	sp, r7
 800496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496e:	4770      	bx	lr

08004970 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b086      	sub	sp, #24
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d101      	bne.n	8004982 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e262      	b.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	2b00      	cmp	r3, #0
 800498c:	d075      	beq.n	8004a7a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800498e:	4ba3      	ldr	r3, [pc, #652]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	f003 030c 	and.w	r3, r3, #12
 8004996:	2b04      	cmp	r3, #4
 8004998:	d00c      	beq.n	80049b4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800499a:	4ba0      	ldr	r3, [pc, #640]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80049a2:	2b08      	cmp	r3, #8
 80049a4:	d112      	bne.n	80049cc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049a6:	4b9d      	ldr	r3, [pc, #628]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049b2:	d10b      	bne.n	80049cc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049b4:	4b99      	ldr	r3, [pc, #612]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d05b      	beq.n	8004a78 <HAL_RCC_OscConfig+0x108>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d157      	bne.n	8004a78 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e23d      	b.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049d4:	d106      	bne.n	80049e4 <HAL_RCC_OscConfig+0x74>
 80049d6:	4b91      	ldr	r3, [pc, #580]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a90      	ldr	r2, [pc, #576]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 80049dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049e0:	6013      	str	r3, [r2, #0]
 80049e2:	e01d      	b.n	8004a20 <HAL_RCC_OscConfig+0xb0>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049ec:	d10c      	bne.n	8004a08 <HAL_RCC_OscConfig+0x98>
 80049ee:	4b8b      	ldr	r3, [pc, #556]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a8a      	ldr	r2, [pc, #552]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 80049f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049f8:	6013      	str	r3, [r2, #0]
 80049fa:	4b88      	ldr	r3, [pc, #544]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a87      	ldr	r2, [pc, #540]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004a00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a04:	6013      	str	r3, [r2, #0]
 8004a06:	e00b      	b.n	8004a20 <HAL_RCC_OscConfig+0xb0>
 8004a08:	4b84      	ldr	r3, [pc, #528]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a83      	ldr	r2, [pc, #524]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004a0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a12:	6013      	str	r3, [r2, #0]
 8004a14:	4b81      	ldr	r3, [pc, #516]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a80      	ldr	r2, [pc, #512]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004a1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d013      	beq.n	8004a50 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a28:	f7fb fe60 	bl	80006ec <HAL_GetTick>
 8004a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a2e:	e008      	b.n	8004a42 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a30:	f7fb fe5c 	bl	80006ec <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	2b64      	cmp	r3, #100	; 0x64
 8004a3c:	d901      	bls.n	8004a42 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e202      	b.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a42:	4b76      	ldr	r3, [pc, #472]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d0f0      	beq.n	8004a30 <HAL_RCC_OscConfig+0xc0>
 8004a4e:	e014      	b.n	8004a7a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a50:	f7fb fe4c 	bl	80006ec <HAL_GetTick>
 8004a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a56:	e008      	b.n	8004a6a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a58:	f7fb fe48 	bl	80006ec <HAL_GetTick>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	2b64      	cmp	r3, #100	; 0x64
 8004a64:	d901      	bls.n	8004a6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a66:	2303      	movs	r3, #3
 8004a68:	e1ee      	b.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a6a:	4b6c      	ldr	r3, [pc, #432]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d1f0      	bne.n	8004a58 <HAL_RCC_OscConfig+0xe8>
 8004a76:	e000      	b.n	8004a7a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 0302 	and.w	r3, r3, #2
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d063      	beq.n	8004b4e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a86:	4b65      	ldr	r3, [pc, #404]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	f003 030c 	and.w	r3, r3, #12
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00b      	beq.n	8004aaa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a92:	4b62      	ldr	r3, [pc, #392]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a9a:	2b08      	cmp	r3, #8
 8004a9c:	d11c      	bne.n	8004ad8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a9e:	4b5f      	ldr	r3, [pc, #380]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d116      	bne.n	8004ad8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aaa:	4b5c      	ldr	r3, [pc, #368]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f003 0302 	and.w	r3, r3, #2
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d005      	beq.n	8004ac2 <HAL_RCC_OscConfig+0x152>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d001      	beq.n	8004ac2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e1c2      	b.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ac2:	4b56      	ldr	r3, [pc, #344]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	691b      	ldr	r3, [r3, #16]
 8004ace:	00db      	lsls	r3, r3, #3
 8004ad0:	4952      	ldr	r1, [pc, #328]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ad6:	e03a      	b.n	8004b4e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d020      	beq.n	8004b22 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ae0:	4b4f      	ldr	r3, [pc, #316]	; (8004c20 <HAL_RCC_OscConfig+0x2b0>)
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ae6:	f7fb fe01 	bl	80006ec <HAL_GetTick>
 8004aea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004aec:	e008      	b.n	8004b00 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004aee:	f7fb fdfd 	bl	80006ec <HAL_GetTick>
 8004af2:	4602      	mov	r2, r0
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	1ad3      	subs	r3, r2, r3
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d901      	bls.n	8004b00 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004afc:	2303      	movs	r3, #3
 8004afe:	e1a3      	b.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b00:	4b46      	ldr	r3, [pc, #280]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0302 	and.w	r3, r3, #2
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d0f0      	beq.n	8004aee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b0c:	4b43      	ldr	r3, [pc, #268]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	691b      	ldr	r3, [r3, #16]
 8004b18:	00db      	lsls	r3, r3, #3
 8004b1a:	4940      	ldr	r1, [pc, #256]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	600b      	str	r3, [r1, #0]
 8004b20:	e015      	b.n	8004b4e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b22:	4b3f      	ldr	r3, [pc, #252]	; (8004c20 <HAL_RCC_OscConfig+0x2b0>)
 8004b24:	2200      	movs	r2, #0
 8004b26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b28:	f7fb fde0 	bl	80006ec <HAL_GetTick>
 8004b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b2e:	e008      	b.n	8004b42 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b30:	f7fb fddc 	bl	80006ec <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	2b02      	cmp	r3, #2
 8004b3c:	d901      	bls.n	8004b42 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e182      	b.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b42:	4b36      	ldr	r3, [pc, #216]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0302 	and.w	r3, r3, #2
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d1f0      	bne.n	8004b30 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0308 	and.w	r3, r3, #8
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d030      	beq.n	8004bbc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d016      	beq.n	8004b90 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b62:	4b30      	ldr	r3, [pc, #192]	; (8004c24 <HAL_RCC_OscConfig+0x2b4>)
 8004b64:	2201      	movs	r2, #1
 8004b66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b68:	f7fb fdc0 	bl	80006ec <HAL_GetTick>
 8004b6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b6e:	e008      	b.n	8004b82 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b70:	f7fb fdbc 	bl	80006ec <HAL_GetTick>
 8004b74:	4602      	mov	r2, r0
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	1ad3      	subs	r3, r2, r3
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	d901      	bls.n	8004b82 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	e162      	b.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b82:	4b26      	ldr	r3, [pc, #152]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004b84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d0f0      	beq.n	8004b70 <HAL_RCC_OscConfig+0x200>
 8004b8e:	e015      	b.n	8004bbc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b90:	4b24      	ldr	r3, [pc, #144]	; (8004c24 <HAL_RCC_OscConfig+0x2b4>)
 8004b92:	2200      	movs	r2, #0
 8004b94:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b96:	f7fb fda9 	bl	80006ec <HAL_GetTick>
 8004b9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b9c:	e008      	b.n	8004bb0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b9e:	f7fb fda5 	bl	80006ec <HAL_GetTick>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	1ad3      	subs	r3, r2, r3
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d901      	bls.n	8004bb0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004bac:	2303      	movs	r3, #3
 8004bae:	e14b      	b.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bb0:	4b1a      	ldr	r3, [pc, #104]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004bb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bb4:	f003 0302 	and.w	r3, r3, #2
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d1f0      	bne.n	8004b9e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0304 	and.w	r3, r3, #4
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	f000 809e 	beq.w	8004d06 <HAL_RCC_OscConfig+0x396>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bce:	4b13      	ldr	r3, [pc, #76]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d10f      	bne.n	8004bfa <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bda:	2300      	movs	r3, #0
 8004bdc:	60bb      	str	r3, [r7, #8]
 8004bde:	4b0f      	ldr	r3, [pc, #60]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be2:	4a0e      	ldr	r2, [pc, #56]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004be4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004be8:	6413      	str	r3, [r2, #64]	; 0x40
 8004bea:	4b0c      	ldr	r3, [pc, #48]	; (8004c1c <HAL_RCC_OscConfig+0x2ac>)
 8004bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bf2:	60bb      	str	r3, [r7, #8]
 8004bf4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bfa:	4b0b      	ldr	r3, [pc, #44]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d121      	bne.n	8004c4a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c06:	4b08      	ldr	r3, [pc, #32]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a07      	ldr	r2, [pc, #28]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004c0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c12:	f7fb fd6b 	bl	80006ec <HAL_GetTick>
 8004c16:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c18:	e011      	b.n	8004c3e <HAL_RCC_OscConfig+0x2ce>
 8004c1a:	bf00      	nop
 8004c1c:	40023800 	.word	0x40023800
 8004c20:	42470000 	.word	0x42470000
 8004c24:	42470e80 	.word	0x42470e80
 8004c28:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c2c:	f7fb fd5e 	bl	80006ec <HAL_GetTick>
 8004c30:	4602      	mov	r2, r0
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d901      	bls.n	8004c3e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e104      	b.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c3e:	4b84      	ldr	r3, [pc, #528]	; (8004e50 <HAL_RCC_OscConfig+0x4e0>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d0f0      	beq.n	8004c2c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d106      	bne.n	8004c60 <HAL_RCC_OscConfig+0x2f0>
 8004c52:	4b80      	ldr	r3, [pc, #512]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c56:	4a7f      	ldr	r2, [pc, #508]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004c58:	f043 0301 	orr.w	r3, r3, #1
 8004c5c:	6713      	str	r3, [r2, #112]	; 0x70
 8004c5e:	e01c      	b.n	8004c9a <HAL_RCC_OscConfig+0x32a>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	2b05      	cmp	r3, #5
 8004c66:	d10c      	bne.n	8004c82 <HAL_RCC_OscConfig+0x312>
 8004c68:	4b7a      	ldr	r3, [pc, #488]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004c6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c6c:	4a79      	ldr	r2, [pc, #484]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004c6e:	f043 0304 	orr.w	r3, r3, #4
 8004c72:	6713      	str	r3, [r2, #112]	; 0x70
 8004c74:	4b77      	ldr	r3, [pc, #476]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004c76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c78:	4a76      	ldr	r2, [pc, #472]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004c7a:	f043 0301 	orr.w	r3, r3, #1
 8004c7e:	6713      	str	r3, [r2, #112]	; 0x70
 8004c80:	e00b      	b.n	8004c9a <HAL_RCC_OscConfig+0x32a>
 8004c82:	4b74      	ldr	r3, [pc, #464]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c86:	4a73      	ldr	r2, [pc, #460]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004c88:	f023 0301 	bic.w	r3, r3, #1
 8004c8c:	6713      	str	r3, [r2, #112]	; 0x70
 8004c8e:	4b71      	ldr	r3, [pc, #452]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c92:	4a70      	ldr	r2, [pc, #448]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004c94:	f023 0304 	bic.w	r3, r3, #4
 8004c98:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d014      	beq.n	8004ccc <HAL_RCC_OscConfig+0x35c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ca2:	f7fb fd23 	bl	80006ec <HAL_GetTick>
 8004ca6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ca8:	e009      	b.n	8004cbe <HAL_RCC_OscConfig+0x34e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004caa:	f7fb fd1f 	bl	80006ec <HAL_GetTick>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8004cb8:	d901      	bls.n	8004cbe <HAL_RCC_OscConfig+0x34e>
        {
          return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e0c4      	b.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cbe:	4b65      	ldr	r3, [pc, #404]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004cc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d0ef      	beq.n	8004caa <HAL_RCC_OscConfig+0x33a>
 8004cca:	e013      	b.n	8004cf4 <HAL_RCC_OscConfig+0x384>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ccc:	f7fb fd0e 	bl	80006ec <HAL_GetTick>
 8004cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cd2:	e009      	b.n	8004ce8 <HAL_RCC_OscConfig+0x378>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cd4:	f7fb fd0a 	bl	80006ec <HAL_GetTick>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8004ce2:	d901      	bls.n	8004ce8 <HAL_RCC_OscConfig+0x378>
        {
          return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e0af      	b.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ce8:	4b5a      	ldr	r3, [pc, #360]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cec:	f003 0302 	and.w	r3, r3, #2
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d1ef      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x364>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004cf4:	7dfb      	ldrb	r3, [r7, #23]
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d105      	bne.n	8004d06 <HAL_RCC_OscConfig+0x396>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cfa:	4b56      	ldr	r3, [pc, #344]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfe:	4a55      	ldr	r2, [pc, #340]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004d00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d04:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	699b      	ldr	r3, [r3, #24]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	f000 809b 	beq.w	8004e46 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d10:	4b50      	ldr	r3, [pc, #320]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	f003 030c 	and.w	r3, r3, #12
 8004d18:	2b08      	cmp	r3, #8
 8004d1a:	d05c      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x466>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	2b02      	cmp	r3, #2
 8004d22:	d141      	bne.n	8004da8 <HAL_RCC_OscConfig+0x438>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d24:	4b4c      	ldr	r3, [pc, #304]	; (8004e58 <HAL_RCC_OscConfig+0x4e8>)
 8004d26:	2200      	movs	r2, #0
 8004d28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d2a:	f7fb fcdf 	bl	80006ec <HAL_GetTick>
 8004d2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d30:	e008      	b.n	8004d44 <HAL_RCC_OscConfig+0x3d4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d32:	f7fb fcdb 	bl	80006ec <HAL_GetTick>
 8004d36:	4602      	mov	r2, r0
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	1ad3      	subs	r3, r2, r3
 8004d3c:	2b02      	cmp	r3, #2
 8004d3e:	d901      	bls.n	8004d44 <HAL_RCC_OscConfig+0x3d4>
          {
            return HAL_TIMEOUT;
 8004d40:	2303      	movs	r3, #3
 8004d42:	e081      	b.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d44:	4b43      	ldr	r3, [pc, #268]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d1f0      	bne.n	8004d32 <HAL_RCC_OscConfig+0x3c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	69da      	ldr	r2, [r3, #28]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a1b      	ldr	r3, [r3, #32]
 8004d58:	431a      	orrs	r2, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d5e:	019b      	lsls	r3, r3, #6
 8004d60:	431a      	orrs	r2, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d66:	085b      	lsrs	r3, r3, #1
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	041b      	lsls	r3, r3, #16
 8004d6c:	431a      	orrs	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d72:	061b      	lsls	r3, r3, #24
 8004d74:	4937      	ldr	r1, [pc, #220]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d7a:	4b37      	ldr	r3, [pc, #220]	; (8004e58 <HAL_RCC_OscConfig+0x4e8>)
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d80:	f7fb fcb4 	bl	80006ec <HAL_GetTick>
 8004d84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d86:	e008      	b.n	8004d9a <HAL_RCC_OscConfig+0x42a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d88:	f7fb fcb0 	bl	80006ec <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d901      	bls.n	8004d9a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e056      	b.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d9a:	4b2e      	ldr	r3, [pc, #184]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d0f0      	beq.n	8004d88 <HAL_RCC_OscConfig+0x418>
 8004da6:	e04e      	b.n	8004e46 <HAL_RCC_OscConfig+0x4d6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004da8:	4b2b      	ldr	r3, [pc, #172]	; (8004e58 <HAL_RCC_OscConfig+0x4e8>)
 8004daa:	2200      	movs	r2, #0
 8004dac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dae:	f7fb fc9d 	bl	80006ec <HAL_GetTick>
 8004db2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004db4:	e008      	b.n	8004dc8 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004db6:	f7fb fc99 	bl	80006ec <HAL_GetTick>
 8004dba:	4602      	mov	r2, r0
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	1ad3      	subs	r3, r2, r3
 8004dc0:	2b02      	cmp	r3, #2
 8004dc2:	d901      	bls.n	8004dc8 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	e03f      	b.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dc8:	4b22      	ldr	r3, [pc, #136]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d1f0      	bne.n	8004db6 <HAL_RCC_OscConfig+0x446>
 8004dd4:	e037      	b.n	8004e46 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	699b      	ldr	r3, [r3, #24]
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d101      	bne.n	8004de2 <HAL_RCC_OscConfig+0x472>
      {
        return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e032      	b.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004de2:	4b1c      	ldr	r3, [pc, #112]	; (8004e54 <HAL_RCC_OscConfig+0x4e4>)
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	699b      	ldr	r3, [r3, #24]
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d028      	beq.n	8004e42 <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d121      	bne.n	8004e42 <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d11a      	bne.n	8004e42 <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e0c:	68fa      	ldr	r2, [r7, #12]
 8004e0e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e12:	4013      	ands	r3, r2
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e18:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d111      	bne.n	8004e42 <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e28:	085b      	lsrs	r3, r3, #1
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d107      	bne.n	8004e42 <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e3c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d001      	beq.n	8004e46 <HAL_RCC_OscConfig+0x4d6>
#endif
        {
          return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e000      	b.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
        }
      }
    }
  }
  return HAL_OK;
 8004e46:	2300      	movs	r3, #0
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3718      	adds	r7, #24
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	40007000 	.word	0x40007000
 8004e54:	40023800 	.word	0x40023800
 8004e58:	42470060 	.word	0x42470060

08004e5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d101      	bne.n	8004e70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e0cc      	b.n	800500a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e70:	4b68      	ldr	r3, [pc, #416]	; (8005014 <HAL_RCC_ClockConfig+0x1b8>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0307 	and.w	r3, r3, #7
 8004e78:	683a      	ldr	r2, [r7, #0]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d90c      	bls.n	8004e98 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e7e:	4b65      	ldr	r3, [pc, #404]	; (8005014 <HAL_RCC_ClockConfig+0x1b8>)
 8004e80:	683a      	ldr	r2, [r7, #0]
 8004e82:	b2d2      	uxtb	r2, r2
 8004e84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e86:	4b63      	ldr	r3, [pc, #396]	; (8005014 <HAL_RCC_ClockConfig+0x1b8>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0307 	and.w	r3, r3, #7
 8004e8e:	683a      	ldr	r2, [r7, #0]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d001      	beq.n	8004e98 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e0b8      	b.n	800500a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0302 	and.w	r3, r3, #2
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d020      	beq.n	8004ee6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 0304 	and.w	r3, r3, #4
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d005      	beq.n	8004ebc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004eb0:	4b59      	ldr	r3, [pc, #356]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	4a58      	ldr	r2, [pc, #352]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004eb6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004eba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0308 	and.w	r3, r3, #8
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d005      	beq.n	8004ed4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ec8:	4b53      	ldr	r3, [pc, #332]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	4a52      	ldr	r2, [pc, #328]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004ece:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004ed2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ed4:	4b50      	ldr	r3, [pc, #320]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	494d      	ldr	r1, [pc, #308]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d044      	beq.n	8004f7c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d107      	bne.n	8004f0a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004efa:	4b47      	ldr	r3, [pc, #284]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d119      	bne.n	8004f3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e07f      	b.n	800500a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	2b02      	cmp	r3, #2
 8004f10:	d003      	beq.n	8004f1a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f16:	2b03      	cmp	r3, #3
 8004f18:	d107      	bne.n	8004f2a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f1a:	4b3f      	ldr	r3, [pc, #252]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d109      	bne.n	8004f3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e06f      	b.n	800500a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f2a:	4b3b      	ldr	r3, [pc, #236]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0302 	and.w	r3, r3, #2
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d101      	bne.n	8004f3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e067      	b.n	800500a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f3a:	4b37      	ldr	r3, [pc, #220]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f023 0203 	bic.w	r2, r3, #3
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	4934      	ldr	r1, [pc, #208]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f4c:	f7fb fbce 	bl	80006ec <HAL_GetTick>
 8004f50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f52:	e00a      	b.n	8004f6a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f54:	f7fb fbca 	bl	80006ec <HAL_GetTick>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d901      	bls.n	8004f6a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e04f      	b.n	800500a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f6a:	4b2b      	ldr	r3, [pc, #172]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	f003 020c 	and.w	r2, r3, #12
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d1eb      	bne.n	8004f54 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f7c:	4b25      	ldr	r3, [pc, #148]	; (8005014 <HAL_RCC_ClockConfig+0x1b8>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 0307 	and.w	r3, r3, #7
 8004f84:	683a      	ldr	r2, [r7, #0]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d20c      	bcs.n	8004fa4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f8a:	4b22      	ldr	r3, [pc, #136]	; (8005014 <HAL_RCC_ClockConfig+0x1b8>)
 8004f8c:	683a      	ldr	r2, [r7, #0]
 8004f8e:	b2d2      	uxtb	r2, r2
 8004f90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f92:	4b20      	ldr	r3, [pc, #128]	; (8005014 <HAL_RCC_ClockConfig+0x1b8>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 0307 	and.w	r3, r3, #7
 8004f9a:	683a      	ldr	r2, [r7, #0]
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d001      	beq.n	8004fa4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e032      	b.n	800500a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0304 	and.w	r3, r3, #4
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d008      	beq.n	8004fc2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fb0:	4b19      	ldr	r3, [pc, #100]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	4916      	ldr	r1, [pc, #88]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0308 	and.w	r3, r3, #8
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d009      	beq.n	8004fe2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004fce:	4b12      	ldr	r3, [pc, #72]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	691b      	ldr	r3, [r3, #16]
 8004fda:	00db      	lsls	r3, r3, #3
 8004fdc:	490e      	ldr	r1, [pc, #56]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004fe2:	f000 f82d 	bl	8005040 <HAL_RCC_GetSysClockFreq>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	4b0b      	ldr	r3, [pc, #44]	; (8005018 <HAL_RCC_ClockConfig+0x1bc>)
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	091b      	lsrs	r3, r3, #4
 8004fee:	f003 030f 	and.w	r3, r3, #15
 8004ff2:	490a      	ldr	r1, [pc, #40]	; (800501c <HAL_RCC_ClockConfig+0x1c0>)
 8004ff4:	5ccb      	ldrb	r3, [r1, r3]
 8004ff6:	fa22 f303 	lsr.w	r3, r2, r3
 8004ffa:	4a09      	ldr	r2, [pc, #36]	; (8005020 <HAL_RCC_ClockConfig+0x1c4>)
 8004ffc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004ffe:	4b09      	ldr	r3, [pc, #36]	; (8005024 <HAL_RCC_ClockConfig+0x1c8>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4618      	mov	r0, r3
 8005004:	f7fb fb2e 	bl	8000664 <HAL_InitTick>

  return HAL_OK;
 8005008:	2300      	movs	r3, #0
}
 800500a:	4618      	mov	r0, r3
 800500c:	3710      	adds	r7, #16
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
 8005012:	bf00      	nop
 8005014:	40023c00 	.word	0x40023c00
 8005018:	40023800 	.word	0x40023800
 800501c:	0800b4f4 	.word	0x0800b4f4
 8005020:	20000118 	.word	0x20000118
 8005024:	20000000 	.word	0x20000000

08005028 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8005028:	b480      	push	{r7}
 800502a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800502c:	4b03      	ldr	r3, [pc, #12]	; (800503c <HAL_RCC_EnableCSS+0x14>)
 800502e:	2201      	movs	r2, #1
 8005030:	601a      	str	r2, [r3, #0]
}
 8005032:	bf00      	nop
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr
 800503c:	4247004c 	.word	0x4247004c

08005040 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005040:	b5b0      	push	{r4, r5, r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005046:	2100      	movs	r1, #0
 8005048:	6079      	str	r1, [r7, #4]
 800504a:	2100      	movs	r1, #0
 800504c:	60f9      	str	r1, [r7, #12]
 800504e:	2100      	movs	r1, #0
 8005050:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005052:	2100      	movs	r1, #0
 8005054:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005056:	4952      	ldr	r1, [pc, #328]	; (80051a0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005058:	6889      	ldr	r1, [r1, #8]
 800505a:	f001 010c 	and.w	r1, r1, #12
 800505e:	2908      	cmp	r1, #8
 8005060:	d00d      	beq.n	800507e <HAL_RCC_GetSysClockFreq+0x3e>
 8005062:	2908      	cmp	r1, #8
 8005064:	f200 8094 	bhi.w	8005190 <HAL_RCC_GetSysClockFreq+0x150>
 8005068:	2900      	cmp	r1, #0
 800506a:	d002      	beq.n	8005072 <HAL_RCC_GetSysClockFreq+0x32>
 800506c:	2904      	cmp	r1, #4
 800506e:	d003      	beq.n	8005078 <HAL_RCC_GetSysClockFreq+0x38>
 8005070:	e08e      	b.n	8005190 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005072:	4b4c      	ldr	r3, [pc, #304]	; (80051a4 <HAL_RCC_GetSysClockFreq+0x164>)
 8005074:	60bb      	str	r3, [r7, #8]
       break;
 8005076:	e08e      	b.n	8005196 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005078:	4b4b      	ldr	r3, [pc, #300]	; (80051a8 <HAL_RCC_GetSysClockFreq+0x168>)
 800507a:	60bb      	str	r3, [r7, #8]
      break;
 800507c:	e08b      	b.n	8005196 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800507e:	4948      	ldr	r1, [pc, #288]	; (80051a0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005080:	6849      	ldr	r1, [r1, #4]
 8005082:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005086:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005088:	4945      	ldr	r1, [pc, #276]	; (80051a0 <HAL_RCC_GetSysClockFreq+0x160>)
 800508a:	6849      	ldr	r1, [r1, #4]
 800508c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005090:	2900      	cmp	r1, #0
 8005092:	d024      	beq.n	80050de <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005094:	4942      	ldr	r1, [pc, #264]	; (80051a0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005096:	6849      	ldr	r1, [r1, #4]
 8005098:	0989      	lsrs	r1, r1, #6
 800509a:	4608      	mov	r0, r1
 800509c:	f04f 0100 	mov.w	r1, #0
 80050a0:	f240 14ff 	movw	r4, #511	; 0x1ff
 80050a4:	f04f 0500 	mov.w	r5, #0
 80050a8:	ea00 0204 	and.w	r2, r0, r4
 80050ac:	ea01 0305 	and.w	r3, r1, r5
 80050b0:	493d      	ldr	r1, [pc, #244]	; (80051a8 <HAL_RCC_GetSysClockFreq+0x168>)
 80050b2:	fb01 f003 	mul.w	r0, r1, r3
 80050b6:	2100      	movs	r1, #0
 80050b8:	fb01 f102 	mul.w	r1, r1, r2
 80050bc:	1844      	adds	r4, r0, r1
 80050be:	493a      	ldr	r1, [pc, #232]	; (80051a8 <HAL_RCC_GetSysClockFreq+0x168>)
 80050c0:	fba2 0101 	umull	r0, r1, r2, r1
 80050c4:	1863      	adds	r3, r4, r1
 80050c6:	4619      	mov	r1, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	461a      	mov	r2, r3
 80050cc:	f04f 0300 	mov.w	r3, #0
 80050d0:	f7fb f882 	bl	80001d8 <__aeabi_uldivmod>
 80050d4:	4602      	mov	r2, r0
 80050d6:	460b      	mov	r3, r1
 80050d8:	4613      	mov	r3, r2
 80050da:	60fb      	str	r3, [r7, #12]
 80050dc:	e04a      	b.n	8005174 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050de:	4b30      	ldr	r3, [pc, #192]	; (80051a0 <HAL_RCC_GetSysClockFreq+0x160>)
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	099b      	lsrs	r3, r3, #6
 80050e4:	461a      	mov	r2, r3
 80050e6:	f04f 0300 	mov.w	r3, #0
 80050ea:	f240 10ff 	movw	r0, #511	; 0x1ff
 80050ee:	f04f 0100 	mov.w	r1, #0
 80050f2:	ea02 0400 	and.w	r4, r2, r0
 80050f6:	ea03 0501 	and.w	r5, r3, r1
 80050fa:	4620      	mov	r0, r4
 80050fc:	4629      	mov	r1, r5
 80050fe:	f04f 0200 	mov.w	r2, #0
 8005102:	f04f 0300 	mov.w	r3, #0
 8005106:	014b      	lsls	r3, r1, #5
 8005108:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800510c:	0142      	lsls	r2, r0, #5
 800510e:	4610      	mov	r0, r2
 8005110:	4619      	mov	r1, r3
 8005112:	1b00      	subs	r0, r0, r4
 8005114:	eb61 0105 	sbc.w	r1, r1, r5
 8005118:	f04f 0200 	mov.w	r2, #0
 800511c:	f04f 0300 	mov.w	r3, #0
 8005120:	018b      	lsls	r3, r1, #6
 8005122:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005126:	0182      	lsls	r2, r0, #6
 8005128:	1a12      	subs	r2, r2, r0
 800512a:	eb63 0301 	sbc.w	r3, r3, r1
 800512e:	f04f 0000 	mov.w	r0, #0
 8005132:	f04f 0100 	mov.w	r1, #0
 8005136:	00d9      	lsls	r1, r3, #3
 8005138:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800513c:	00d0      	lsls	r0, r2, #3
 800513e:	4602      	mov	r2, r0
 8005140:	460b      	mov	r3, r1
 8005142:	1912      	adds	r2, r2, r4
 8005144:	eb45 0303 	adc.w	r3, r5, r3
 8005148:	f04f 0000 	mov.w	r0, #0
 800514c:	f04f 0100 	mov.w	r1, #0
 8005150:	0299      	lsls	r1, r3, #10
 8005152:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005156:	0290      	lsls	r0, r2, #10
 8005158:	4602      	mov	r2, r0
 800515a:	460b      	mov	r3, r1
 800515c:	4610      	mov	r0, r2
 800515e:	4619      	mov	r1, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	461a      	mov	r2, r3
 8005164:	f04f 0300 	mov.w	r3, #0
 8005168:	f7fb f836 	bl	80001d8 <__aeabi_uldivmod>
 800516c:	4602      	mov	r2, r0
 800516e:	460b      	mov	r3, r1
 8005170:	4613      	mov	r3, r2
 8005172:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005174:	4b0a      	ldr	r3, [pc, #40]	; (80051a0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	0c1b      	lsrs	r3, r3, #16
 800517a:	f003 0303 	and.w	r3, r3, #3
 800517e:	3301      	adds	r3, #1
 8005180:	005b      	lsls	r3, r3, #1
 8005182:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005184:	68fa      	ldr	r2, [r7, #12]
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	fbb2 f3f3 	udiv	r3, r2, r3
 800518c:	60bb      	str	r3, [r7, #8]
      break;
 800518e:	e002      	b.n	8005196 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005190:	4b04      	ldr	r3, [pc, #16]	; (80051a4 <HAL_RCC_GetSysClockFreq+0x164>)
 8005192:	60bb      	str	r3, [r7, #8]
      break;
 8005194:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005196:	68bb      	ldr	r3, [r7, #8]
}
 8005198:	4618      	mov	r0, r3
 800519a:	3710      	adds	r7, #16
 800519c:	46bd      	mov	sp, r7
 800519e:	bdb0      	pop	{r4, r5, r7, pc}
 80051a0:	40023800 	.word	0x40023800
 80051a4:	00f42400 	.word	0x00f42400
 80051a8:	016e3600 	.word	0x016e3600

080051ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051ac:	b480      	push	{r7}
 80051ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051b0:	4b03      	ldr	r3, [pc, #12]	; (80051c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80051b2:	681b      	ldr	r3, [r3, #0]
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	46bd      	mov	sp, r7
 80051b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051bc:	4770      	bx	lr
 80051be:	bf00      	nop
 80051c0:	20000118 	.word	0x20000118

080051c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80051c8:	f7ff fff0 	bl	80051ac <HAL_RCC_GetHCLKFreq>
 80051cc:	4602      	mov	r2, r0
 80051ce:	4b05      	ldr	r3, [pc, #20]	; (80051e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	0a9b      	lsrs	r3, r3, #10
 80051d4:	f003 0307 	and.w	r3, r3, #7
 80051d8:	4903      	ldr	r1, [pc, #12]	; (80051e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051da:	5ccb      	ldrb	r3, [r1, r3]
 80051dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	bd80      	pop	{r7, pc}
 80051e4:	40023800 	.word	0x40023800
 80051e8:	0800b504 	.word	0x0800b504

080051ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80051f0:	f7ff ffdc 	bl	80051ac <HAL_RCC_GetHCLKFreq>
 80051f4:	4602      	mov	r2, r0
 80051f6:	4b05      	ldr	r3, [pc, #20]	; (800520c <HAL_RCC_GetPCLK2Freq+0x20>)
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	0b5b      	lsrs	r3, r3, #13
 80051fc:	f003 0307 	and.w	r3, r3, #7
 8005200:	4903      	ldr	r1, [pc, #12]	; (8005210 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005202:	5ccb      	ldrb	r3, [r1, r3]
 8005204:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005208:	4618      	mov	r0, r3
 800520a:	bd80      	pop	{r7, pc}
 800520c:	40023800 	.word	0x40023800
 8005210:	0800b504 	.word	0x0800b504

08005214 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8005218:	4b06      	ldr	r3, [pc, #24]	; (8005234 <HAL_RCC_NMI_IRQHandler+0x20>)
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005220:	2b80      	cmp	r3, #128	; 0x80
 8005222:	d104      	bne.n	800522e <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8005224:	f000 f80a 	bl	800523c <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8005228:	4b03      	ldr	r3, [pc, #12]	; (8005238 <HAL_RCC_NMI_IRQHandler+0x24>)
 800522a:	2280      	movs	r2, #128	; 0x80
 800522c:	701a      	strb	r2, [r3, #0]
  }
}
 800522e:	bf00      	nop
 8005230:	bd80      	pop	{r7, pc}
 8005232:	bf00      	nop
 8005234:	40023800 	.word	0x40023800
 8005238:	4002380e 	.word	0x4002380e

0800523c <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800523c:	b480      	push	{r7}
 800523e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8005240:	bf00      	nop
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr
	...

0800524c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b086      	sub	sp, #24
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005254:	2300      	movs	r3, #0
 8005256:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005258:	2300      	movs	r3, #0
 800525a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f003 0301 	and.w	r3, r3, #1
 8005264:	2b00      	cmp	r3, #0
 8005266:	d105      	bne.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005270:	2b00      	cmp	r3, #0
 8005272:	d038      	beq.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005274:	4b68      	ldr	r3, [pc, #416]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005276:	2200      	movs	r2, #0
 8005278:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800527a:	f7fb fa37 	bl	80006ec <HAL_GetTick>
 800527e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005280:	e008      	b.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005282:	f7fb fa33 	bl	80006ec <HAL_GetTick>
 8005286:	4602      	mov	r2, r0
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	1ad3      	subs	r3, r2, r3
 800528c:	2b02      	cmp	r3, #2
 800528e:	d901      	bls.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	e0bc      	b.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005294:	4b61      	ldr	r3, [pc, #388]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800529c:	2b00      	cmp	r3, #0
 800529e:	d1f0      	bne.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	685a      	ldr	r2, [r3, #4]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	019b      	lsls	r3, r3, #6
 80052aa:	431a      	orrs	r2, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	071b      	lsls	r3, r3, #28
 80052b2:	495a      	ldr	r1, [pc, #360]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80052ba:	4b57      	ldr	r3, [pc, #348]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80052bc:	2201      	movs	r2, #1
 80052be:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80052c0:	f7fb fa14 	bl	80006ec <HAL_GetTick>
 80052c4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80052c6:	e008      	b.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80052c8:	f7fb fa10 	bl	80006ec <HAL_GetTick>
 80052cc:	4602      	mov	r2, r0
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	2b02      	cmp	r3, #2
 80052d4:	d901      	bls.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e099      	b.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80052da:	4b50      	ldr	r3, [pc, #320]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d0f0      	beq.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0302 	and.w	r3, r3, #2
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	f000 8082 	beq.w	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80052f4:	2300      	movs	r3, #0
 80052f6:	60fb      	str	r3, [r7, #12]
 80052f8:	4b48      	ldr	r3, [pc, #288]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fc:	4a47      	ldr	r2, [pc, #284]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005302:	6413      	str	r3, [r2, #64]	; 0x40
 8005304:	4b45      	ldr	r3, [pc, #276]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005308:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800530c:	60fb      	str	r3, [r7, #12]
 800530e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005310:	4b43      	ldr	r3, [pc, #268]	; (8005420 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a42      	ldr	r2, [pc, #264]	; (8005420 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005316:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800531a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800531c:	f7fb f9e6 	bl	80006ec <HAL_GetTick>
 8005320:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005322:	e008      	b.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005324:	f7fb f9e2 	bl	80006ec <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	2b02      	cmp	r3, #2
 8005330:	d901      	bls.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	e06b      	b.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005336:	4b3a      	ldr	r3, [pc, #232]	; (8005420 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800533e:	2b00      	cmp	r3, #0
 8005340:	d0f0      	beq.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005342:	4b36      	ldr	r3, [pc, #216]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005344:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005346:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800534a:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d02e      	beq.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x164>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	691b      	ldr	r3, [r3, #16]
 8005356:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800535a:	693a      	ldr	r2, [r7, #16]
 800535c:	429a      	cmp	r2, r3
 800535e:	d027      	beq.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005360:	4b2e      	ldr	r3, [pc, #184]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005362:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005364:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005368:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800536a:	4b2e      	ldr	r3, [pc, #184]	; (8005424 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800536c:	2201      	movs	r2, #1
 800536e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005370:	4b2c      	ldr	r3, [pc, #176]	; (8005424 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005372:	2200      	movs	r2, #0
 8005374:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005376:	4a29      	ldr	r2, [pc, #164]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800537c:	4b27      	ldr	r3, [pc, #156]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800537e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005380:	f003 0301 	and.w	r3, r3, #1
 8005384:	2b01      	cmp	r3, #1
 8005386:	d113      	bne.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005388:	f7fb f9b0 	bl	80006ec <HAL_GetTick>
 800538c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800538e:	e009      	b.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x158>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005390:	f7fb f9ac 	bl	80006ec <HAL_GetTick>
 8005394:	4602      	mov	r2, r0
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	1ad3      	subs	r3, r2, r3
 800539a:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 800539e:	d901      	bls.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x158>
          {
            return HAL_TIMEOUT;
 80053a0:	2303      	movs	r3, #3
 80053a2:	e034      	b.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053a4:	4b1d      	ldr	r3, [pc, #116]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053a8:	f003 0302 	and.w	r3, r3, #2
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d0ef      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	691b      	ldr	r3, [r3, #16]
 80053b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80053bc:	d10d      	bne.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x18e>
 80053be:	4b17      	ldr	r3, [pc, #92]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	691b      	ldr	r3, [r3, #16]
 80053ca:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80053ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053d2:	4912      	ldr	r1, [pc, #72]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	608b      	str	r3, [r1, #8]
 80053d8:	e005      	b.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
 80053da:	4b10      	ldr	r3, [pc, #64]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	4a0f      	ldr	r2, [pc, #60]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053e0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80053e4:	6093      	str	r3, [r2, #8]
 80053e6:	4b0d      	ldr	r3, [pc, #52]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053f2:	490a      	ldr	r1, [pc, #40]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053f4:	4313      	orrs	r3, r2
 80053f6:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 0308 	and.w	r3, r3, #8
 8005400:	2b00      	cmp	r3, #0
 8005402:	d003      	beq.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	7d1a      	ldrb	r2, [r3, #20]
 8005408:	4b07      	ldr	r3, [pc, #28]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800540a:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800540c:	2300      	movs	r3, #0
}
 800540e:	4618      	mov	r0, r3
 8005410:	3718      	adds	r7, #24
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}
 8005416:	bf00      	nop
 8005418:	42470068 	.word	0x42470068
 800541c:	40023800 	.word	0x40023800
 8005420:	40007000 	.word	0x40007000
 8005424:	42470e40 	.word	0x42470e40
 8005428:	424711e0 	.word	0x424711e0

0800542c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b082      	sub	sp, #8
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d101      	bne.n	800543e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e083      	b.n	8005546 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	7f5b      	ldrb	r3, [r3, #29]
 8005442:	b2db      	uxtb	r3, r3
 8005444:	2b00      	cmp	r3, #0
 8005446:	d105      	bne.n	8005454 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f005 f988 	bl	800a764 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2202      	movs	r2, #2
 8005458:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	22ca      	movs	r2, #202	; 0xca
 8005460:	625a      	str	r2, [r3, #36]	; 0x24
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2253      	movs	r2, #83	; 0x53
 8005468:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f000 f897 	bl	800559e <RTC_EnterInitMode>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	d008      	beq.n	8005488 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	22ff      	movs	r2, #255	; 0xff
 800547c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2204      	movs	r2, #4
 8005482:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e05e      	b.n	8005546 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	6812      	ldr	r2, [r2, #0]
 8005492:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005496:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800549a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	6899      	ldr	r1, [r3, #8]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	685a      	ldr	r2, [r3, #4]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	691b      	ldr	r3, [r3, #16]
 80054aa:	431a      	orrs	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	695b      	ldr	r3, [r3, #20]
 80054b0:	431a      	orrs	r2, r3
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	430a      	orrs	r2, r1
 80054b8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	68d2      	ldr	r2, [r2, #12]
 80054c2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	6919      	ldr	r1, [r3, #16]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	041a      	lsls	r2, r3, #16
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	430a      	orrs	r2, r1
 80054d6:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68da      	ldr	r2, [r3, #12]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80054e6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	f003 0320 	and.w	r3, r3, #32
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d10e      	bne.n	8005514 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f000 f829 	bl	800554e <HAL_RTC_WaitForSynchro>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d008      	beq.n	8005514 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	22ff      	movs	r2, #255	; 0xff
 8005508:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2204      	movs	r2, #4
 800550e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	e018      	b.n	8005546 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005522:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	699a      	ldr	r2, [r3, #24]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	430a      	orrs	r2, r1
 8005534:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	22ff      	movs	r2, #255	; 0xff
 800553c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2201      	movs	r2, #1
 8005542:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005544:	2300      	movs	r3, #0
  }
}
 8005546:	4618      	mov	r0, r3
 8005548:	3708      	adds	r7, #8
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}

0800554e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800554e:	b580      	push	{r7, lr}
 8005550:	b084      	sub	sp, #16
 8005552:	af00      	add	r7, sp, #0
 8005554:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005556:	2300      	movs	r3, #0
 8005558:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	68da      	ldr	r2, [r3, #12]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005568:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800556a:	f7fb f8bf 	bl	80006ec <HAL_GetTick>
 800556e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005570:	e009      	b.n	8005586 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005572:	f7fb f8bb 	bl	80006ec <HAL_GetTick>
 8005576:	4602      	mov	r2, r0
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005580:	d901      	bls.n	8005586 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005582:	2303      	movs	r3, #3
 8005584:	e007      	b.n	8005596 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	f003 0320 	and.w	r3, r3, #32
 8005590:	2b00      	cmp	r3, #0
 8005592:	d0ee      	beq.n	8005572 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005594:	2300      	movs	r3, #0
}
 8005596:	4618      	mov	r0, r3
 8005598:	3710      	adds	r7, #16
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}

0800559e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800559e:	b580      	push	{r7, lr}
 80055a0:	b084      	sub	sp, #16
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80055a6:	2300      	movs	r3, #0
 80055a8:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d119      	bne.n	80055ec <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f04f 32ff 	mov.w	r2, #4294967295
 80055c0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80055c2:	f7fb f893 	bl	80006ec <HAL_GetTick>
 80055c6:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80055c8:	e009      	b.n	80055de <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80055ca:	f7fb f88f 	bl	80006ec <HAL_GetTick>
 80055ce:	4602      	mov	r2, r0
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	1ad3      	subs	r3, r2, r3
 80055d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055d8:	d901      	bls.n	80055de <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80055da:	2303      	movs	r3, #3
 80055dc:	e007      	b.n	80055ee <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d0ee      	beq.n	80055ca <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3710      	adds	r7, #16
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}

080055f6 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80055f6:	b580      	push	{r7, lr}
 80055f8:	b082      	sub	sp, #8
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d101      	bne.n	8005608 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	e022      	b.n	800564e <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800560e:	b2db      	uxtb	r3, r3
 8005610:	2b00      	cmp	r3, #0
 8005612:	d105      	bne.n	8005620 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f005 f8b8 	bl	800a790 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2203      	movs	r2, #3
 8005624:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f000 f815 	bl	8005658 <HAL_SD_InitCard>
 800562e:	4603      	mov	r3, r0
 8005630:	2b00      	cmp	r3, #0
 8005632:	d001      	beq.n	8005638 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e00a      	b.n	800564e <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2200      	movs	r2, #0
 800563c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800564c:	2300      	movs	r3, #0
}
 800564e:	4618      	mov	r0, r3
 8005650:	3708      	adds	r7, #8
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}
	...

08005658 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005658:	b5b0      	push	{r4, r5, r7, lr}
 800565a:	b08e      	sub	sp, #56	; 0x38
 800565c:	af04      	add	r7, sp, #16
 800565e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8005660:	2300      	movs	r3, #0
 8005662:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8005664:	2300      	movs	r3, #0
 8005666:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005668:	2300      	movs	r3, #0
 800566a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800566c:	2300      	movs	r3, #0
 800566e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005670:	2300      	movs	r3, #0
 8005672:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8005674:	2376      	movs	r3, #118	; 0x76
 8005676:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681d      	ldr	r5, [r3, #0]
 800567c:	466c      	mov	r4, sp
 800567e:	f107 0314 	add.w	r3, r7, #20
 8005682:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005686:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800568a:	f107 0308 	add.w	r3, r7, #8
 800568e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005690:	4628      	mov	r0, r5
 8005692:	f000 ff75 	bl	8006580 <SDIO_Init>
 8005696:	4603      	mov	r3, r0
 8005698:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800569c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d001      	beq.n	80056a8 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e04c      	b.n	8005742 <HAL_SD_InitCard+0xea>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80056a8:	4b28      	ldr	r3, [pc, #160]	; (800574c <HAL_SD_InitCard+0xf4>)
 80056aa:	2200      	movs	r2, #0
 80056ac:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4618      	mov	r0, r3
 80056b4:	f000 ff9c 	bl	80065f0 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80056b8:	4b24      	ldr	r3, [pc, #144]	; (800574c <HAL_SD_InitCard+0xf4>)
 80056ba:	2201      	movs	r2, #1
 80056bc:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f000 fb52 	bl	8005d68 <SD_PowerON>
 80056c4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80056c6:	6a3b      	ldr	r3, [r7, #32]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d00b      	beq.n	80056e4 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056d8:	6a3b      	ldr	r3, [r7, #32]
 80056da:	431a      	orrs	r2, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e02e      	b.n	8005742 <HAL_SD_InitCard+0xea>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f000 fa73 	bl	8005bd0 <SD_InitCard>
 80056ea:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80056ec:	6a3b      	ldr	r3, [r7, #32]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d00b      	beq.n	800570a <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2201      	movs	r2, #1
 80056f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056fe:	6a3b      	ldr	r3, [r7, #32]
 8005700:	431a      	orrs	r2, r3
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e01b      	b.n	8005742 <HAL_SD_InitCard+0xea>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005712:	4618      	mov	r0, r3
 8005714:	f000 ffff 	bl	8006716 <SDMMC_CmdBlockLength>
 8005718:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800571a:	6a3b      	ldr	r3, [r7, #32]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d00f      	beq.n	8005740 <HAL_SD_InitCard+0xe8>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a0a      	ldr	r2, [pc, #40]	; (8005750 <HAL_SD_InitCard+0xf8>)
 8005726:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800572c:	6a3b      	ldr	r3, [r7, #32]
 800572e:	431a      	orrs	r2, r3
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e000      	b.n	8005742 <HAL_SD_InitCard+0xea>
  }

  return HAL_OK;
 8005740:	2300      	movs	r3, #0
}
 8005742:	4618      	mov	r0, r3
 8005744:	3728      	adds	r7, #40	; 0x28
 8005746:	46bd      	mov	sp, r7
 8005748:	bdb0      	pop	{r4, r5, r7, pc}
 800574a:	bf00      	nop
 800574c:	422580a0 	.word	0x422580a0
 8005750:	004005ff 	.word	0x004005ff

08005754 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005754:	b480      	push	{r7}
 8005756:	b083      	sub	sp, #12
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005762:	0f9b      	lsrs	r3, r3, #30
 8005764:	b2da      	uxtb	r2, r3
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800576e:	0e9b      	lsrs	r3, r3, #26
 8005770:	b2db      	uxtb	r3, r3
 8005772:	f003 030f 	and.w	r3, r3, #15
 8005776:	b2da      	uxtb	r2, r3
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005780:	0e1b      	lsrs	r3, r3, #24
 8005782:	b2db      	uxtb	r3, r3
 8005784:	f003 0303 	and.w	r3, r3, #3
 8005788:	b2da      	uxtb	r2, r3
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005792:	0c1b      	lsrs	r3, r3, #16
 8005794:	b2da      	uxtb	r2, r3
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800579e:	0a1b      	lsrs	r3, r3, #8
 80057a0:	b2da      	uxtb	r2, r3
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80057aa:	b2da      	uxtb	r2, r3
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80057b4:	0d1b      	lsrs	r3, r3, #20
 80057b6:	b29a      	uxth	r2, r3
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80057c0:	0c1b      	lsrs	r3, r3, #16
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	f003 030f 	and.w	r3, r3, #15
 80057c8:	b2da      	uxtb	r2, r3
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80057d2:	0bdb      	lsrs	r3, r3, #15
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	f003 0301 	and.w	r3, r3, #1
 80057da:	b2da      	uxtb	r2, r3
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80057e4:	0b9b      	lsrs	r3, r3, #14
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	f003 0301 	and.w	r3, r3, #1
 80057ec:	b2da      	uxtb	r2, r3
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80057f6:	0b5b      	lsrs	r3, r3, #13
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	f003 0301 	and.w	r3, r3, #1
 80057fe:	b2da      	uxtb	r2, r3
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005808:	0b1b      	lsrs	r3, r3, #12
 800580a:	b2db      	uxtb	r3, r3
 800580c:	f003 0301 	and.w	r3, r3, #1
 8005810:	b2da      	uxtb	r2, r3
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	2200      	movs	r2, #0
 800581a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005820:	2b00      	cmp	r3, #0
 8005822:	d163      	bne.n	80058ec <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005828:	009a      	lsls	r2, r3, #2
 800582a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800582e:	4013      	ands	r3, r2
 8005830:	687a      	ldr	r2, [r7, #4]
 8005832:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005834:	0f92      	lsrs	r2, r2, #30
 8005836:	431a      	orrs	r2, r3
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005840:	0edb      	lsrs	r3, r3, #27
 8005842:	b2db      	uxtb	r3, r3
 8005844:	f003 0307 	and.w	r3, r3, #7
 8005848:	b2da      	uxtb	r2, r3
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005852:	0e1b      	lsrs	r3, r3, #24
 8005854:	b2db      	uxtb	r3, r3
 8005856:	f003 0307 	and.w	r3, r3, #7
 800585a:	b2da      	uxtb	r2, r3
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005864:	0d5b      	lsrs	r3, r3, #21
 8005866:	b2db      	uxtb	r3, r3
 8005868:	f003 0307 	and.w	r3, r3, #7
 800586c:	b2da      	uxtb	r2, r3
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005876:	0c9b      	lsrs	r3, r3, #18
 8005878:	b2db      	uxtb	r3, r3
 800587a:	f003 0307 	and.w	r3, r3, #7
 800587e:	b2da      	uxtb	r2, r3
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005888:	0bdb      	lsrs	r3, r3, #15
 800588a:	b2db      	uxtb	r3, r3
 800588c:	f003 0307 	and.w	r3, r3, #7
 8005890:	b2da      	uxtb	r2, r3
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	691b      	ldr	r3, [r3, #16]
 800589a:	1c5a      	adds	r2, r3, #1
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	7e1b      	ldrb	r3, [r3, #24]
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	f003 0307 	and.w	r3, r3, #7
 80058aa:	3302      	adds	r3, #2
 80058ac:	2201      	movs	r2, #1
 80058ae:	fa02 f303 	lsl.w	r3, r2, r3
 80058b2:	687a      	ldr	r2, [r7, #4]
 80058b4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80058b6:	fb02 f203 	mul.w	r2, r2, r3
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	7a1b      	ldrb	r3, [r3, #8]
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	f003 030f 	and.w	r3, r3, #15
 80058c8:	2201      	movs	r2, #1
 80058ca:	409a      	lsls	r2, r3
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058d4:	687a      	ldr	r2, [r7, #4]
 80058d6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80058d8:	0a52      	lsrs	r2, r2, #9
 80058da:	fb02 f203 	mul.w	r2, r2, r3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058e8:	661a      	str	r2, [r3, #96]	; 0x60
 80058ea:	e031      	b.n	8005950 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d11d      	bne.n	8005930 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058f8:	041b      	lsls	r3, r3, #16
 80058fa:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005902:	0c1b      	lsrs	r3, r3, #16
 8005904:	431a      	orrs	r2, r3
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	691b      	ldr	r3, [r3, #16]
 800590e:	3301      	adds	r3, #1
 8005910:	029a      	lsls	r2, r3, #10
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005924:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	661a      	str	r2, [r3, #96]	; 0x60
 800592e:	e00f      	b.n	8005950 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a58      	ldr	r2, [pc, #352]	; (8005a98 <HAL_SD_GetCardCSD+0x344>)
 8005936:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800593c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	e09d      	b.n	8005a8c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005954:	0b9b      	lsrs	r3, r3, #14
 8005956:	b2db      	uxtb	r3, r3
 8005958:	f003 0301 	and.w	r3, r3, #1
 800595c:	b2da      	uxtb	r2, r3
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005966:	09db      	lsrs	r3, r3, #7
 8005968:	b2db      	uxtb	r3, r3
 800596a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800596e:	b2da      	uxtb	r2, r3
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005978:	b2db      	uxtb	r3, r3
 800597a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800597e:	b2da      	uxtb	r2, r3
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005988:	0fdb      	lsrs	r3, r3, #31
 800598a:	b2da      	uxtb	r2, r3
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005994:	0f5b      	lsrs	r3, r3, #29
 8005996:	b2db      	uxtb	r3, r3
 8005998:	f003 0303 	and.w	r3, r3, #3
 800599c:	b2da      	uxtb	r2, r3
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059a6:	0e9b      	lsrs	r3, r3, #26
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	f003 0307 	and.w	r3, r3, #7
 80059ae:	b2da      	uxtb	r2, r3
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059b8:	0d9b      	lsrs	r3, r3, #22
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	f003 030f 	and.w	r3, r3, #15
 80059c0:	b2da      	uxtb	r2, r3
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059ca:	0d5b      	lsrs	r3, r3, #21
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	f003 0301 	and.w	r3, r3, #1
 80059d2:	b2da      	uxtb	r2, r3
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	2200      	movs	r2, #0
 80059de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059e6:	0c1b      	lsrs	r3, r3, #16
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	f003 0301 	and.w	r3, r3, #1
 80059ee:	b2da      	uxtb	r2, r3
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059fa:	0bdb      	lsrs	r3, r3, #15
 80059fc:	b2db      	uxtb	r3, r3
 80059fe:	f003 0301 	and.w	r3, r3, #1
 8005a02:	b2da      	uxtb	r2, r3
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a0e:	0b9b      	lsrs	r3, r3, #14
 8005a10:	b2db      	uxtb	r3, r3
 8005a12:	f003 0301 	and.w	r3, r3, #1
 8005a16:	b2da      	uxtb	r2, r3
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a22:	0b5b      	lsrs	r3, r3, #13
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	f003 0301 	and.w	r3, r3, #1
 8005a2a:	b2da      	uxtb	r2, r3
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a36:	0b1b      	lsrs	r3, r3, #12
 8005a38:	b2db      	uxtb	r3, r3
 8005a3a:	f003 0301 	and.w	r3, r3, #1
 8005a3e:	b2da      	uxtb	r2, r3
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a4a:	0a9b      	lsrs	r3, r3, #10
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	f003 0303 	and.w	r3, r3, #3
 8005a52:	b2da      	uxtb	r2, r3
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a5e:	0a1b      	lsrs	r3, r3, #8
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	f003 0303 	and.w	r3, r3, #3
 8005a66:	b2da      	uxtb	r2, r3
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a72:	085b      	lsrs	r3, r3, #1
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a7a:	b2da      	uxtb	r2, r3
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	2201      	movs	r2, #1
 8005a86:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr
 8005a98:	004005ff 	.word	0x004005ff

08005a9c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005a9c:	b5b0      	push	{r4, r5, r7, lr}
 8005a9e:	b08e      	sub	sp, #56	; 0x38
 8005aa0:	af04      	add	r7, sp, #16
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2203      	movs	r2, #3
 8005ab0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ab8:	2b03      	cmp	r3, #3
 8005aba:	d02e      	beq.n	8005b1a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ac2:	d106      	bne.n	8005ad2 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	639a      	str	r2, [r3, #56]	; 0x38
 8005ad0:	e029      	b.n	8005b26 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ad8:	d10a      	bne.n	8005af0 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f000 f9d2 	bl	8005e84 <SD_WideBus_Enable>
 8005ae0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ae6:	6a3b      	ldr	r3, [r7, #32]
 8005ae8:	431a      	orrs	r2, r3
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	639a      	str	r2, [r3, #56]	; 0x38
 8005aee:	e01a      	b.n	8005b26 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d10a      	bne.n	8005b0c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f000 fa0f 	bl	8005f1a <SD_WideBus_Disable>
 8005afc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b02:	6a3b      	ldr	r3, [r7, #32]
 8005b04:	431a      	orrs	r2, r3
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	639a      	str	r2, [r3, #56]	; 0x38
 8005b0a:	e00c      	b.n	8005b26 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b10:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	639a      	str	r2, [r3, #56]	; 0x38
 8005b18:	e005      	b.n	8005b26 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b1e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00b      	beq.n	8005b46 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a26      	ldr	r2, [pc, #152]	; (8005bcc <HAL_SD_ConfigWideBusOperation+0x130>)
 8005b34:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2201      	movs	r2, #1
 8005b3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005b44:	e01f      	b.n	8005b86 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	68db      	ldr	r3, [r3, #12]
 8005b56:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	695b      	ldr	r3, [r3, #20]
 8005b60:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	699b      	ldr	r3, [r3, #24]
 8005b66:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681d      	ldr	r5, [r3, #0]
 8005b6c:	466c      	mov	r4, sp
 8005b6e:	f107 0314 	add.w	r3, r7, #20
 8005b72:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005b76:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005b7a:	f107 0308 	add.w	r3, r7, #8
 8005b7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005b80:	4628      	mov	r0, r5
 8005b82:	f000 fcfd 	bl	8006580 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f000 fdc1 	bl	8006716 <SDMMC_CmdBlockLength>
 8005b94:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005b96:	6a3b      	ldr	r3, [r7, #32]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d00c      	beq.n	8005bb6 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a0a      	ldr	r2, [pc, #40]	; (8005bcc <HAL_SD_ConfigWideBusOperation+0x130>)
 8005ba2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ba8:	6a3b      	ldr	r3, [r7, #32]
 8005baa:	431a      	orrs	r2, r3
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2201      	movs	r2, #1
 8005bba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8005bbe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3728      	adds	r7, #40	; 0x28
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bdb0      	pop	{r4, r5, r7, pc}
 8005bca:	bf00      	nop
 8005bcc:	004005ff 	.word	0x004005ff

08005bd0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005bd0:	b5b0      	push	{r4, r5, r7, lr}
 8005bd2:	b094      	sub	sp, #80	; 0x50
 8005bd4:	af04      	add	r7, sp, #16
 8005bd6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4618      	mov	r0, r3
 8005be2:	f000 fd14 	bl	800660e <SDIO_GetPowerState>
 8005be6:	4603      	mov	r3, r0
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d102      	bne.n	8005bf2 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005bec:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005bf0:	e0b6      	b.n	8005d60 <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bf6:	2b03      	cmp	r3, #3
 8005bf8:	d02f      	beq.n	8005c5a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f000 fe93 	bl	800692a <SDMMC_CmdSendCID>
 8005c04:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005c06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d001      	beq.n	8005c10 <SD_InitCard+0x40>
    {
      return errorstate;
 8005c0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c0e:	e0a7      	b.n	8005d60 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	2100      	movs	r1, #0
 8005c16:	4618      	mov	r0, r3
 8005c18:	f000 fd3e 	bl	8006698 <SDIO_GetResponse>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	2104      	movs	r1, #4
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f000 fd35 	bl	8006698 <SDIO_GetResponse>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2108      	movs	r1, #8
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f000 fd2c 	bl	8006698 <SDIO_GetResponse>
 8005c40:	4602      	mov	r2, r0
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	210c      	movs	r1, #12
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f000 fd23 	bl	8006698 <SDIO_GetResponse>
 8005c52:	4602      	mov	r2, r0
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c5e:	2b03      	cmp	r3, #3
 8005c60:	d00d      	beq.n	8005c7e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f107 020e 	add.w	r2, r7, #14
 8005c6a:	4611      	mov	r1, r2
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f000 fe99 	bl	80069a4 <SDMMC_CmdSetRelAdd>
 8005c72:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005c74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d001      	beq.n	8005c7e <SD_InitCard+0xae>
    {
      return errorstate;
 8005c7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c7c:	e070      	b.n	8005d60 <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c82:	2b03      	cmp	r3, #3
 8005c84:	d036      	beq.n	8005cf4 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8005c86:	89fb      	ldrh	r3, [r7, #14]
 8005c88:	461a      	mov	r2, r3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c96:	041b      	lsls	r3, r3, #16
 8005c98:	4619      	mov	r1, r3
 8005c9a:	4610      	mov	r0, r2
 8005c9c:	f000 fe63 	bl	8006966 <SDMMC_CmdSendCSD>
 8005ca0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005ca2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d001      	beq.n	8005cac <SD_InitCard+0xdc>
    {
      return errorstate;
 8005ca8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005caa:	e059      	b.n	8005d60 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2100      	movs	r1, #0
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f000 fcf0 	bl	8006698 <SDIO_GetResponse>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2104      	movs	r1, #4
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f000 fce7 	bl	8006698 <SDIO_GetResponse>
 8005cca:	4602      	mov	r2, r0
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2108      	movs	r1, #8
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f000 fcde 	bl	8006698 <SDIO_GetResponse>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	210c      	movs	r1, #12
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f000 fcd5 	bl	8006698 <SDIO_GetResponse>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	2104      	movs	r1, #4
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	f000 fccc 	bl	8006698 <SDIO_GetResponse>
 8005d00:	4603      	mov	r3, r0
 8005d02:	0d1a      	lsrs	r2, r3, #20
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005d08:	f107 0310 	add.w	r3, r7, #16
 8005d0c:	4619      	mov	r1, r3
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f7ff fd20 	bl	8005754 <HAL_SD_GetCardCSD>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d002      	beq.n	8005d20 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005d1a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005d1e:	e01f      	b.n	8005d60 <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6819      	ldr	r1, [r3, #0]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d28:	041b      	lsls	r3, r3, #16
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	f04f 0300 	mov.w	r3, #0
 8005d30:	4608      	mov	r0, r1
 8005d32:	f000 fd12 	bl	800675a <SDMMC_CmdSelDesel>
 8005d36:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005d38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d001      	beq.n	8005d42 <SD_InitCard+0x172>
  {
    return errorstate;
 8005d3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d40:	e00e      	b.n	8005d60 <SD_InitCard+0x190>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681d      	ldr	r5, [r3, #0]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	466c      	mov	r4, sp
 8005d4a:	f103 0210 	add.w	r2, r3, #16
 8005d4e:	ca07      	ldmia	r2, {r0, r1, r2}
 8005d50:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005d54:	3304      	adds	r3, #4
 8005d56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005d58:	4628      	mov	r0, r5
 8005d5a:	f000 fc11 	bl	8006580 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8005d5e:	2300      	movs	r3, #0
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3740      	adds	r7, #64	; 0x40
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bdb0      	pop	{r4, r5, r7, pc}

08005d68 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b086      	sub	sp, #24
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005d70:	2300      	movs	r3, #0
 8005d72:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005d74:	2300      	movs	r3, #0
 8005d76:	617b      	str	r3, [r7, #20]
 8005d78:	2300      	movs	r3, #0
 8005d7a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4618      	mov	r0, r3
 8005d82:	f000 fd0d 	bl	80067a0 <SDMMC_CmdGoIdleState>
 8005d86:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d001      	beq.n	8005d92 <SD_PowerON+0x2a>
  {
    return errorstate;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	e072      	b.n	8005e78 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4618      	mov	r0, r3
 8005d98:	f000 fd20 	bl	80067dc <SDMMC_CmdOperCond>
 8005d9c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d00d      	beq.n	8005dc0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4618      	mov	r0, r3
 8005db0:	f000 fcf6 	bl	80067a0 <SDMMC_CmdGoIdleState>
 8005db4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d004      	beq.n	8005dc6 <SD_PowerON+0x5e>
    {
      return errorstate;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	e05b      	b.n	8005e78 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d137      	bne.n	8005e3e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	2100      	movs	r1, #0
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f000 fd20 	bl	800681a <SDMMC_CmdAppCommand>
 8005dda:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d02d      	beq.n	8005e3e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005de2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005de6:	e047      	b.n	8005e78 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	2100      	movs	r1, #0
 8005dee:	4618      	mov	r0, r3
 8005df0:	f000 fd13 	bl	800681a <SDMMC_CmdAppCommand>
 8005df4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d001      	beq.n	8005e00 <SD_PowerON+0x98>
    {
      return errorstate;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	e03b      	b.n	8005e78 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	491e      	ldr	r1, [pc, #120]	; (8005e80 <SD_PowerON+0x118>)
 8005e06:	4618      	mov	r0, r3
 8005e08:	f000 fd29 	bl	800685e <SDMMC_CmdAppOperCommand>
 8005e0c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d002      	beq.n	8005e1a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005e14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005e18:	e02e      	b.n	8005e78 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2100      	movs	r1, #0
 8005e20:	4618      	mov	r0, r3
 8005e22:	f000 fc39 	bl	8006698 <SDIO_GetResponse>
 8005e26:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	0fdb      	lsrs	r3, r3, #31
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d101      	bne.n	8005e34 <SD_PowerON+0xcc>
 8005e30:	2301      	movs	r3, #1
 8005e32:	e000      	b.n	8005e36 <SD_PowerON+0xce>
 8005e34:	2300      	movs	r3, #0
 8005e36:	613b      	str	r3, [r7, #16]

    count++;
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	3301      	adds	r3, #1
 8005e3c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d802      	bhi.n	8005e4e <SD_PowerON+0xe6>
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d0cc      	beq.n	8005de8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d902      	bls.n	8005e5e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005e58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005e5c:	e00c      	b.n	8005e78 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d003      	beq.n	8005e70 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	645a      	str	r2, [r3, #68]	; 0x44
 8005e6e:	e002      	b.n	8005e76 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8005e76:	2300      	movs	r3, #0
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	3718      	adds	r7, #24
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}
 8005e80:	c1100000 	.word	0xc1100000

08005e84 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b086      	sub	sp, #24
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	60fb      	str	r3, [r7, #12]
 8005e90:	2300      	movs	r3, #0
 8005e92:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2100      	movs	r1, #0
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f000 fbfc 	bl	8006698 <SDIO_GetResponse>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ea6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005eaa:	d102      	bne.n	8005eb2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005eac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005eb0:	e02f      	b.n	8005f12 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005eb2:	f107 030c 	add.w	r3, r7, #12
 8005eb6:	4619      	mov	r1, r3
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f000 f879 	bl	8005fb0 <SD_FindSCR>
 8005ebe:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d001      	beq.n	8005eca <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	e023      	b.n	8005f12 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d01c      	beq.n	8005f0e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005edc:	041b      	lsls	r3, r3, #16
 8005ede:	4619      	mov	r1, r3
 8005ee0:	4610      	mov	r0, r2
 8005ee2:	f000 fc9a 	bl	800681a <SDMMC_CmdAppCommand>
 8005ee6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d001      	beq.n	8005ef2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	e00f      	b.n	8005f12 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2102      	movs	r1, #2
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f000 fcd3 	bl	80068a4 <SDMMC_CmdBusWidth>
 8005efe:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d001      	beq.n	8005f0a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	e003      	b.n	8005f12 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	e001      	b.n	8005f12 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005f0e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3718      	adds	r7, #24
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}

08005f1a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8005f1a:	b580      	push	{r7, lr}
 8005f1c:	b086      	sub	sp, #24
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8005f22:	2300      	movs	r3, #0
 8005f24:	60fb      	str	r3, [r7, #12]
 8005f26:	2300      	movs	r3, #0
 8005f28:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	2100      	movs	r1, #0
 8005f30:	4618      	mov	r0, r3
 8005f32:	f000 fbb1 	bl	8006698 <SDIO_GetResponse>
 8005f36:	4603      	mov	r3, r0
 8005f38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f3c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005f40:	d102      	bne.n	8005f48 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005f42:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005f46:	e02f      	b.n	8005fa8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005f48:	f107 030c 	add.w	r3, r7, #12
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f000 f82e 	bl	8005fb0 <SD_FindSCR>
 8005f54:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d001      	beq.n	8005f60 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	e023      	b.n	8005fa8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d01c      	beq.n	8005fa4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f72:	041b      	lsls	r3, r3, #16
 8005f74:	4619      	mov	r1, r3
 8005f76:	4610      	mov	r0, r2
 8005f78:	f000 fc4f 	bl	800681a <SDMMC_CmdAppCommand>
 8005f7c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d001      	beq.n	8005f88 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	e00f      	b.n	8005fa8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	2100      	movs	r1, #0
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f000 fc88 	bl	80068a4 <SDMMC_CmdBusWidth>
 8005f94:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d001      	beq.n	8005fa0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	e003      	b.n	8005fa8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	e001      	b.n	8005fa8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005fa4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3718      	adds	r7, #24
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}

08005fb0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8005fb0:	b590      	push	{r4, r7, lr}
 8005fb2:	b08f      	sub	sp, #60	; 0x3c
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005fba:	f7fa fb97 	bl	80006ec <HAL_GetTick>
 8005fbe:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	60bb      	str	r3, [r7, #8]
 8005fc8:	2300      	movs	r3, #0
 8005fca:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	2108      	movs	r1, #8
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f000 fb9d 	bl	8006716 <SDMMC_CmdBlockLength>
 8005fdc:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d001      	beq.n	8005fe8 <SD_FindSCR+0x38>
  {
    return errorstate;
 8005fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fe6:	e0b2      	b.n	800614e <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ff0:	041b      	lsls	r3, r3, #16
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	4610      	mov	r0, r2
 8005ff6:	f000 fc10 	bl	800681a <SDMMC_CmdAppCommand>
 8005ffa:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005ffc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d001      	beq.n	8006006 <SD_FindSCR+0x56>
  {
    return errorstate;
 8006002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006004:	e0a3      	b.n	800614e <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006006:	f04f 33ff 	mov.w	r3, #4294967295
 800600a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800600c:	2308      	movs	r3, #8
 800600e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8006010:	2330      	movs	r3, #48	; 0x30
 8006012:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006014:	2302      	movs	r3, #2
 8006016:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006018:	2300      	movs	r3, #0
 800601a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800601c:	2301      	movs	r3, #1
 800601e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f107 0210 	add.w	r2, r7, #16
 8006028:	4611      	mov	r1, r2
 800602a:	4618      	mov	r0, r3
 800602c:	f000 fb47 	bl	80066be <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4618      	mov	r0, r3
 8006036:	f000 fc57 	bl	80068e8 <SDMMC_CmdSendSCR>
 800603a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800603c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800603e:	2b00      	cmp	r3, #0
 8006040:	d02a      	beq.n	8006098 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8006042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006044:	e083      	b.n	800614e <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800604c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006050:	2b00      	cmp	r3, #0
 8006052:	d00f      	beq.n	8006074 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6819      	ldr	r1, [r3, #0]
 8006058:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800605a:	009b      	lsls	r3, r3, #2
 800605c:	f107 0208 	add.w	r2, r7, #8
 8006060:	18d4      	adds	r4, r2, r3
 8006062:	4608      	mov	r0, r1
 8006064:	f000 fab7 	bl	80065d6 <SDIO_ReadFIFO>
 8006068:	4603      	mov	r3, r0
 800606a:	6023      	str	r3, [r4, #0]
      index++;
 800606c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800606e:	3301      	adds	r3, #1
 8006070:	637b      	str	r3, [r7, #52]	; 0x34
 8006072:	e006      	b.n	8006082 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800607a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800607e:	2b00      	cmp	r3, #0
 8006080:	d012      	beq.n	80060a8 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006082:	f7fa fb33 	bl	80006ec <HAL_GetTick>
 8006086:	4602      	mov	r2, r0
 8006088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800608a:	1ad3      	subs	r3, r2, r3
 800608c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006090:	d102      	bne.n	8006098 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006092:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006096:	e05a      	b.n	800614e <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800609e:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d0cf      	beq.n	8006046 <SD_FindSCR+0x96>
 80060a6:	e000      	b.n	80060aa <SD_FindSCR+0xfa>
      break;
 80060a8:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060b0:	f003 0308 	and.w	r3, r3, #8
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d005      	beq.n	80060c4 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2208      	movs	r2, #8
 80060be:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80060c0:	2308      	movs	r3, #8
 80060c2:	e044      	b.n	800614e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060ca:	f003 0302 	and.w	r3, r3, #2
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d005      	beq.n	80060de <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	2202      	movs	r2, #2
 80060d8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80060da:	2302      	movs	r3, #2
 80060dc:	e037      	b.n	800614e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060e4:	f003 0320 	and.w	r3, r3, #32
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d005      	beq.n	80060f8 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	2220      	movs	r2, #32
 80060f2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80060f4:	2320      	movs	r3, #32
 80060f6:	e02a      	b.n	800614e <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f240 523a 	movw	r2, #1338	; 0x53a
 8006100:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	061a      	lsls	r2, r3, #24
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	021b      	lsls	r3, r3, #8
 800610a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800610e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	0a1b      	lsrs	r3, r3, #8
 8006114:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006118:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	0e1b      	lsrs	r3, r3, #24
 800611e:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006122:	601a      	str	r2, [r3, #0]
    scr++;
 8006124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006126:	3304      	adds	r3, #4
 8006128:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	061a      	lsls	r2, r3, #24
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	021b      	lsls	r3, r3, #8
 8006132:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006136:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	0a1b      	lsrs	r3, r3, #8
 800613c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006140:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	0e1b      	lsrs	r3, r3, #24
 8006146:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800614a:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800614c:	2300      	movs	r3, #0
}
 800614e:	4618      	mov	r0, r3
 8006150:	373c      	adds	r7, #60	; 0x3c
 8006152:	46bd      	mov	sp, r7
 8006154:	bd90      	pop	{r4, r7, pc}

08006156 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006156:	b580      	push	{r7, lr}
 8006158:	b082      	sub	sp, #8
 800615a:	af00      	add	r7, sp, #0
 800615c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d101      	bne.n	8006168 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006164:	2301      	movs	r3, #1
 8006166:	e03f      	b.n	80061e8 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800616e:	b2db      	uxtb	r3, r3
 8006170:	2b00      	cmp	r3, #0
 8006172:	d106      	bne.n	8006182 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f004 fb91 	bl	800a8a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2224      	movs	r2, #36	; 0x24
 8006186:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68da      	ldr	r2, [r3, #12]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006198:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f000 f828 	bl	80061f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	691a      	ldr	r2, [r3, #16]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80061ae:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	695a      	ldr	r2, [r3, #20]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80061be:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	68da      	ldr	r2, [r3, #12]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80061ce:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2200      	movs	r2, #0
 80061d4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2220      	movs	r2, #32
 80061da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2220      	movs	r2, #32
 80061e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3708      	adds	r7, #8
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061f4:	b09f      	sub	sp, #124	; 0x7c
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	691b      	ldr	r3, [r3, #16]
 8006200:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006204:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006206:	68d9      	ldr	r1, [r3, #12]
 8006208:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	ea40 0301 	orr.w	r3, r0, r1
 8006210:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006212:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006214:	689a      	ldr	r2, [r3, #8]
 8006216:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006218:	691b      	ldr	r3, [r3, #16]
 800621a:	431a      	orrs	r2, r3
 800621c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800621e:	695b      	ldr	r3, [r3, #20]
 8006220:	431a      	orrs	r2, r3
 8006222:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006224:	69db      	ldr	r3, [r3, #28]
 8006226:	4313      	orrs	r3, r2
 8006228:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800622a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006234:	f021 010c 	bic.w	r1, r1, #12
 8006238:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800623e:	430b      	orrs	r3, r1
 8006240:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006242:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	695b      	ldr	r3, [r3, #20]
 8006248:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800624c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800624e:	6999      	ldr	r1, [r3, #24]
 8006250:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006252:	681a      	ldr	r2, [r3, #0]
 8006254:	ea40 0301 	orr.w	r3, r0, r1
 8006258:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800625a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800625c:	681a      	ldr	r2, [r3, #0]
 800625e:	4bc5      	ldr	r3, [pc, #788]	; (8006574 <UART_SetConfig+0x384>)
 8006260:	429a      	cmp	r2, r3
 8006262:	d004      	beq.n	800626e <UART_SetConfig+0x7e>
 8006264:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	4bc3      	ldr	r3, [pc, #780]	; (8006578 <UART_SetConfig+0x388>)
 800626a:	429a      	cmp	r2, r3
 800626c:	d103      	bne.n	8006276 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800626e:	f7fe ffbd 	bl	80051ec <HAL_RCC_GetPCLK2Freq>
 8006272:	6778      	str	r0, [r7, #116]	; 0x74
 8006274:	e002      	b.n	800627c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006276:	f7fe ffa5 	bl	80051c4 <HAL_RCC_GetPCLK1Freq>
 800627a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800627c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800627e:	69db      	ldr	r3, [r3, #28]
 8006280:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006284:	f040 80b6 	bne.w	80063f4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006288:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800628a:	461c      	mov	r4, r3
 800628c:	f04f 0500 	mov.w	r5, #0
 8006290:	4622      	mov	r2, r4
 8006292:	462b      	mov	r3, r5
 8006294:	1891      	adds	r1, r2, r2
 8006296:	6439      	str	r1, [r7, #64]	; 0x40
 8006298:	415b      	adcs	r3, r3
 800629a:	647b      	str	r3, [r7, #68]	; 0x44
 800629c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80062a0:	1912      	adds	r2, r2, r4
 80062a2:	eb45 0303 	adc.w	r3, r5, r3
 80062a6:	f04f 0000 	mov.w	r0, #0
 80062aa:	f04f 0100 	mov.w	r1, #0
 80062ae:	00d9      	lsls	r1, r3, #3
 80062b0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80062b4:	00d0      	lsls	r0, r2, #3
 80062b6:	4602      	mov	r2, r0
 80062b8:	460b      	mov	r3, r1
 80062ba:	1911      	adds	r1, r2, r4
 80062bc:	6639      	str	r1, [r7, #96]	; 0x60
 80062be:	416b      	adcs	r3, r5
 80062c0:	667b      	str	r3, [r7, #100]	; 0x64
 80062c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	461a      	mov	r2, r3
 80062c8:	f04f 0300 	mov.w	r3, #0
 80062cc:	1891      	adds	r1, r2, r2
 80062ce:	63b9      	str	r1, [r7, #56]	; 0x38
 80062d0:	415b      	adcs	r3, r3
 80062d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80062d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80062d8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80062dc:	f7f9 ff7c 	bl	80001d8 <__aeabi_uldivmod>
 80062e0:	4602      	mov	r2, r0
 80062e2:	460b      	mov	r3, r1
 80062e4:	4ba5      	ldr	r3, [pc, #660]	; (800657c <UART_SetConfig+0x38c>)
 80062e6:	fba3 2302 	umull	r2, r3, r3, r2
 80062ea:	095b      	lsrs	r3, r3, #5
 80062ec:	011e      	lsls	r6, r3, #4
 80062ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80062f0:	461c      	mov	r4, r3
 80062f2:	f04f 0500 	mov.w	r5, #0
 80062f6:	4622      	mov	r2, r4
 80062f8:	462b      	mov	r3, r5
 80062fa:	1891      	adds	r1, r2, r2
 80062fc:	6339      	str	r1, [r7, #48]	; 0x30
 80062fe:	415b      	adcs	r3, r3
 8006300:	637b      	str	r3, [r7, #52]	; 0x34
 8006302:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006306:	1912      	adds	r2, r2, r4
 8006308:	eb45 0303 	adc.w	r3, r5, r3
 800630c:	f04f 0000 	mov.w	r0, #0
 8006310:	f04f 0100 	mov.w	r1, #0
 8006314:	00d9      	lsls	r1, r3, #3
 8006316:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800631a:	00d0      	lsls	r0, r2, #3
 800631c:	4602      	mov	r2, r0
 800631e:	460b      	mov	r3, r1
 8006320:	1911      	adds	r1, r2, r4
 8006322:	65b9      	str	r1, [r7, #88]	; 0x58
 8006324:	416b      	adcs	r3, r5
 8006326:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006328:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	461a      	mov	r2, r3
 800632e:	f04f 0300 	mov.w	r3, #0
 8006332:	1891      	adds	r1, r2, r2
 8006334:	62b9      	str	r1, [r7, #40]	; 0x28
 8006336:	415b      	adcs	r3, r3
 8006338:	62fb      	str	r3, [r7, #44]	; 0x2c
 800633a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800633e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006342:	f7f9 ff49 	bl	80001d8 <__aeabi_uldivmod>
 8006346:	4602      	mov	r2, r0
 8006348:	460b      	mov	r3, r1
 800634a:	4b8c      	ldr	r3, [pc, #560]	; (800657c <UART_SetConfig+0x38c>)
 800634c:	fba3 1302 	umull	r1, r3, r3, r2
 8006350:	095b      	lsrs	r3, r3, #5
 8006352:	2164      	movs	r1, #100	; 0x64
 8006354:	fb01 f303 	mul.w	r3, r1, r3
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	00db      	lsls	r3, r3, #3
 800635c:	3332      	adds	r3, #50	; 0x32
 800635e:	4a87      	ldr	r2, [pc, #540]	; (800657c <UART_SetConfig+0x38c>)
 8006360:	fba2 2303 	umull	r2, r3, r2, r3
 8006364:	095b      	lsrs	r3, r3, #5
 8006366:	005b      	lsls	r3, r3, #1
 8006368:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800636c:	441e      	add	r6, r3
 800636e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006370:	4618      	mov	r0, r3
 8006372:	f04f 0100 	mov.w	r1, #0
 8006376:	4602      	mov	r2, r0
 8006378:	460b      	mov	r3, r1
 800637a:	1894      	adds	r4, r2, r2
 800637c:	623c      	str	r4, [r7, #32]
 800637e:	415b      	adcs	r3, r3
 8006380:	627b      	str	r3, [r7, #36]	; 0x24
 8006382:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006386:	1812      	adds	r2, r2, r0
 8006388:	eb41 0303 	adc.w	r3, r1, r3
 800638c:	f04f 0400 	mov.w	r4, #0
 8006390:	f04f 0500 	mov.w	r5, #0
 8006394:	00dd      	lsls	r5, r3, #3
 8006396:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800639a:	00d4      	lsls	r4, r2, #3
 800639c:	4622      	mov	r2, r4
 800639e:	462b      	mov	r3, r5
 80063a0:	1814      	adds	r4, r2, r0
 80063a2:	653c      	str	r4, [r7, #80]	; 0x50
 80063a4:	414b      	adcs	r3, r1
 80063a6:	657b      	str	r3, [r7, #84]	; 0x54
 80063a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	461a      	mov	r2, r3
 80063ae:	f04f 0300 	mov.w	r3, #0
 80063b2:	1891      	adds	r1, r2, r2
 80063b4:	61b9      	str	r1, [r7, #24]
 80063b6:	415b      	adcs	r3, r3
 80063b8:	61fb      	str	r3, [r7, #28]
 80063ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80063be:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80063c2:	f7f9 ff09 	bl	80001d8 <__aeabi_uldivmod>
 80063c6:	4602      	mov	r2, r0
 80063c8:	460b      	mov	r3, r1
 80063ca:	4b6c      	ldr	r3, [pc, #432]	; (800657c <UART_SetConfig+0x38c>)
 80063cc:	fba3 1302 	umull	r1, r3, r3, r2
 80063d0:	095b      	lsrs	r3, r3, #5
 80063d2:	2164      	movs	r1, #100	; 0x64
 80063d4:	fb01 f303 	mul.w	r3, r1, r3
 80063d8:	1ad3      	subs	r3, r2, r3
 80063da:	00db      	lsls	r3, r3, #3
 80063dc:	3332      	adds	r3, #50	; 0x32
 80063de:	4a67      	ldr	r2, [pc, #412]	; (800657c <UART_SetConfig+0x38c>)
 80063e0:	fba2 2303 	umull	r2, r3, r2, r3
 80063e4:	095b      	lsrs	r3, r3, #5
 80063e6:	f003 0207 	and.w	r2, r3, #7
 80063ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4432      	add	r2, r6
 80063f0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80063f2:	e0b9      	b.n	8006568 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80063f6:	461c      	mov	r4, r3
 80063f8:	f04f 0500 	mov.w	r5, #0
 80063fc:	4622      	mov	r2, r4
 80063fe:	462b      	mov	r3, r5
 8006400:	1891      	adds	r1, r2, r2
 8006402:	6139      	str	r1, [r7, #16]
 8006404:	415b      	adcs	r3, r3
 8006406:	617b      	str	r3, [r7, #20]
 8006408:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800640c:	1912      	adds	r2, r2, r4
 800640e:	eb45 0303 	adc.w	r3, r5, r3
 8006412:	f04f 0000 	mov.w	r0, #0
 8006416:	f04f 0100 	mov.w	r1, #0
 800641a:	00d9      	lsls	r1, r3, #3
 800641c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006420:	00d0      	lsls	r0, r2, #3
 8006422:	4602      	mov	r2, r0
 8006424:	460b      	mov	r3, r1
 8006426:	eb12 0804 	adds.w	r8, r2, r4
 800642a:	eb43 0905 	adc.w	r9, r3, r5
 800642e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	4618      	mov	r0, r3
 8006434:	f04f 0100 	mov.w	r1, #0
 8006438:	f04f 0200 	mov.w	r2, #0
 800643c:	f04f 0300 	mov.w	r3, #0
 8006440:	008b      	lsls	r3, r1, #2
 8006442:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006446:	0082      	lsls	r2, r0, #2
 8006448:	4640      	mov	r0, r8
 800644a:	4649      	mov	r1, r9
 800644c:	f7f9 fec4 	bl	80001d8 <__aeabi_uldivmod>
 8006450:	4602      	mov	r2, r0
 8006452:	460b      	mov	r3, r1
 8006454:	4b49      	ldr	r3, [pc, #292]	; (800657c <UART_SetConfig+0x38c>)
 8006456:	fba3 2302 	umull	r2, r3, r3, r2
 800645a:	095b      	lsrs	r3, r3, #5
 800645c:	011e      	lsls	r6, r3, #4
 800645e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006460:	4618      	mov	r0, r3
 8006462:	f04f 0100 	mov.w	r1, #0
 8006466:	4602      	mov	r2, r0
 8006468:	460b      	mov	r3, r1
 800646a:	1894      	adds	r4, r2, r2
 800646c:	60bc      	str	r4, [r7, #8]
 800646e:	415b      	adcs	r3, r3
 8006470:	60fb      	str	r3, [r7, #12]
 8006472:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006476:	1812      	adds	r2, r2, r0
 8006478:	eb41 0303 	adc.w	r3, r1, r3
 800647c:	f04f 0400 	mov.w	r4, #0
 8006480:	f04f 0500 	mov.w	r5, #0
 8006484:	00dd      	lsls	r5, r3, #3
 8006486:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800648a:	00d4      	lsls	r4, r2, #3
 800648c:	4622      	mov	r2, r4
 800648e:	462b      	mov	r3, r5
 8006490:	1814      	adds	r4, r2, r0
 8006492:	64bc      	str	r4, [r7, #72]	; 0x48
 8006494:	414b      	adcs	r3, r1
 8006496:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006498:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	4618      	mov	r0, r3
 800649e:	f04f 0100 	mov.w	r1, #0
 80064a2:	f04f 0200 	mov.w	r2, #0
 80064a6:	f04f 0300 	mov.w	r3, #0
 80064aa:	008b      	lsls	r3, r1, #2
 80064ac:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80064b0:	0082      	lsls	r2, r0, #2
 80064b2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80064b6:	f7f9 fe8f 	bl	80001d8 <__aeabi_uldivmod>
 80064ba:	4602      	mov	r2, r0
 80064bc:	460b      	mov	r3, r1
 80064be:	4b2f      	ldr	r3, [pc, #188]	; (800657c <UART_SetConfig+0x38c>)
 80064c0:	fba3 1302 	umull	r1, r3, r3, r2
 80064c4:	095b      	lsrs	r3, r3, #5
 80064c6:	2164      	movs	r1, #100	; 0x64
 80064c8:	fb01 f303 	mul.w	r3, r1, r3
 80064cc:	1ad3      	subs	r3, r2, r3
 80064ce:	011b      	lsls	r3, r3, #4
 80064d0:	3332      	adds	r3, #50	; 0x32
 80064d2:	4a2a      	ldr	r2, [pc, #168]	; (800657c <UART_SetConfig+0x38c>)
 80064d4:	fba2 2303 	umull	r2, r3, r2, r3
 80064d8:	095b      	lsrs	r3, r3, #5
 80064da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80064de:	441e      	add	r6, r3
 80064e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80064e2:	4618      	mov	r0, r3
 80064e4:	f04f 0100 	mov.w	r1, #0
 80064e8:	4602      	mov	r2, r0
 80064ea:	460b      	mov	r3, r1
 80064ec:	1894      	adds	r4, r2, r2
 80064ee:	603c      	str	r4, [r7, #0]
 80064f0:	415b      	adcs	r3, r3
 80064f2:	607b      	str	r3, [r7, #4]
 80064f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064f8:	1812      	adds	r2, r2, r0
 80064fa:	eb41 0303 	adc.w	r3, r1, r3
 80064fe:	f04f 0400 	mov.w	r4, #0
 8006502:	f04f 0500 	mov.w	r5, #0
 8006506:	00dd      	lsls	r5, r3, #3
 8006508:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800650c:	00d4      	lsls	r4, r2, #3
 800650e:	4622      	mov	r2, r4
 8006510:	462b      	mov	r3, r5
 8006512:	eb12 0a00 	adds.w	sl, r2, r0
 8006516:	eb43 0b01 	adc.w	fp, r3, r1
 800651a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	4618      	mov	r0, r3
 8006520:	f04f 0100 	mov.w	r1, #0
 8006524:	f04f 0200 	mov.w	r2, #0
 8006528:	f04f 0300 	mov.w	r3, #0
 800652c:	008b      	lsls	r3, r1, #2
 800652e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006532:	0082      	lsls	r2, r0, #2
 8006534:	4650      	mov	r0, sl
 8006536:	4659      	mov	r1, fp
 8006538:	f7f9 fe4e 	bl	80001d8 <__aeabi_uldivmod>
 800653c:	4602      	mov	r2, r0
 800653e:	460b      	mov	r3, r1
 8006540:	4b0e      	ldr	r3, [pc, #56]	; (800657c <UART_SetConfig+0x38c>)
 8006542:	fba3 1302 	umull	r1, r3, r3, r2
 8006546:	095b      	lsrs	r3, r3, #5
 8006548:	2164      	movs	r1, #100	; 0x64
 800654a:	fb01 f303 	mul.w	r3, r1, r3
 800654e:	1ad3      	subs	r3, r2, r3
 8006550:	011b      	lsls	r3, r3, #4
 8006552:	3332      	adds	r3, #50	; 0x32
 8006554:	4a09      	ldr	r2, [pc, #36]	; (800657c <UART_SetConfig+0x38c>)
 8006556:	fba2 2303 	umull	r2, r3, r2, r3
 800655a:	095b      	lsrs	r3, r3, #5
 800655c:	f003 020f 	and.w	r2, r3, #15
 8006560:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4432      	add	r2, r6
 8006566:	609a      	str	r2, [r3, #8]
}
 8006568:	bf00      	nop
 800656a:	377c      	adds	r7, #124	; 0x7c
 800656c:	46bd      	mov	sp, r7
 800656e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006572:	bf00      	nop
 8006574:	40011000 	.word	0x40011000
 8006578:	40011400 	.word	0x40011400
 800657c:	51eb851f 	.word	0x51eb851f

08006580 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8006580:	b084      	sub	sp, #16
 8006582:	b480      	push	{r7}
 8006584:	b085      	sub	sp, #20
 8006586:	af00      	add	r7, sp, #0
 8006588:	6078      	str	r0, [r7, #4]
 800658a:	f107 001c 	add.w	r0, r7, #28
 800658e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8006592:	2300      	movs	r3, #0
 8006594:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8006596:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8006598:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800659a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800659c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800659e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80065a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80065a2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80065a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80065a6:	431a      	orrs	r2, r3
             Init.ClockDiv
 80065a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80065aa:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80065ac:	68fa      	ldr	r2, [r7, #12]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80065ba:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	431a      	orrs	r2, r3
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80065c6:	2300      	movs	r3, #0
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3714      	adds	r7, #20
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	b004      	add	sp, #16
 80065d4:	4770      	bx	lr

080065d6 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80065d6:	b480      	push	{r7}
 80065d8:	b083      	sub	sp, #12
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	370c      	adds	r7, #12
 80065e8:	46bd      	mov	sp, r7
 80065ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ee:	4770      	bx	lr

080065f0 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b082      	sub	sp, #8
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2203      	movs	r2, #3
 80065fc:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80065fe:	2002      	movs	r0, #2
 8006600:	f7fa f880 	bl	8000704 <HAL_Delay>
  
  return HAL_OK;
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3708      	adds	r7, #8
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}

0800660e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800660e:	b480      	push	{r7}
 8006610:	b083      	sub	sp, #12
 8006612:	af00      	add	r7, sp, #0
 8006614:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f003 0303 	and.w	r3, r3, #3
}
 800661e:	4618      	mov	r0, r3
 8006620:	370c      	adds	r7, #12
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr

0800662a <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800662a:	b480      	push	{r7}
 800662c:	b085      	sub	sp, #20
 800662e:	af00      	add	r7, sp, #0
 8006630:	6078      	str	r0, [r7, #4]
 8006632:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006634:	2300      	movs	r3, #0
 8006636:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006648:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800664e:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006654:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	4313      	orrs	r3, r2
 800665a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	68db      	ldr	r3, [r3, #12]
 8006660:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006664:	f023 030f 	bic.w	r3, r3, #15
 8006668:	68fa      	ldr	r2, [r7, #12]
 800666a:	431a      	orrs	r2, r3
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8006670:	2300      	movs	r3, #0
}
 8006672:	4618      	mov	r0, r3
 8006674:	3714      	adds	r7, #20
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr

0800667e <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800667e:	b480      	push	{r7}
 8006680:	b083      	sub	sp, #12
 8006682:	af00      	add	r7, sp, #0
 8006684:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	691b      	ldr	r3, [r3, #16]
 800668a:	b2db      	uxtb	r3, r3
}
 800668c:	4618      	mov	r0, r3
 800668e:	370c      	adds	r7, #12
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr

08006698 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8006698:	b480      	push	{r7}
 800669a:	b085      	sub	sp, #20
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	3314      	adds	r3, #20
 80066a6:	461a      	mov	r2, r3
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	4413      	add	r3, r2
 80066ac:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
}  
 80066b2:	4618      	mov	r0, r3
 80066b4:	3714      	adds	r7, #20
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr

080066be <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80066be:	b480      	push	{r7}
 80066c0:	b085      	sub	sp, #20
 80066c2:	af00      	add	r7, sp, #0
 80066c4:	6078      	str	r0, [r7, #4]
 80066c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80066c8:	2300      	movs	r3, #0
 80066ca:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	681a      	ldr	r2, [r3, #0]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	685a      	ldr	r2, [r3, #4]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80066e4:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80066ea:	431a      	orrs	r2, r3
                       Data->DPSM);
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80066f0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80066f2:	68fa      	ldr	r2, [r7, #12]
 80066f4:	4313      	orrs	r3, r2
 80066f6:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066fc:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	431a      	orrs	r2, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006708:	2300      	movs	r3, #0

}
 800670a:	4618      	mov	r0, r3
 800670c:	3714      	adds	r7, #20
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr

08006716 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8006716:	b580      	push	{r7, lr}
 8006718:	b088      	sub	sp, #32
 800671a:	af00      	add	r7, sp, #0
 800671c:	6078      	str	r0, [r7, #4]
 800671e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006724:	2310      	movs	r3, #16
 8006726:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006728:	2340      	movs	r3, #64	; 0x40
 800672a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800672c:	2300      	movs	r3, #0
 800672e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006730:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006734:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006736:	f107 0308 	add.w	r3, r7, #8
 800673a:	4619      	mov	r1, r3
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f7ff ff74 	bl	800662a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8006742:	f241 3288 	movw	r2, #5000	; 0x1388
 8006746:	2110      	movs	r1, #16
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f000 f979 	bl	8006a40 <SDMMC_GetCmdResp1>
 800674e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006750:	69fb      	ldr	r3, [r7, #28]
}
 8006752:	4618      	mov	r0, r3
 8006754:	3720      	adds	r7, #32
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}

0800675a <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800675a:	b580      	push	{r7, lr}
 800675c:	b08a      	sub	sp, #40	; 0x28
 800675e:	af00      	add	r7, sp, #0
 8006760:	60f8      	str	r0, [r7, #12]
 8006762:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800676a:	2307      	movs	r3, #7
 800676c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800676e:	2340      	movs	r3, #64	; 0x40
 8006770:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006772:	2300      	movs	r3, #0
 8006774:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006776:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800677a:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800677c:	f107 0310 	add.w	r3, r7, #16
 8006780:	4619      	mov	r1, r3
 8006782:	68f8      	ldr	r0, [r7, #12]
 8006784:	f7ff ff51 	bl	800662a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8006788:	f241 3288 	movw	r2, #5000	; 0x1388
 800678c:	2107      	movs	r1, #7
 800678e:	68f8      	ldr	r0, [r7, #12]
 8006790:	f000 f956 	bl	8006a40 <SDMMC_GetCmdResp1>
 8006794:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8006796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006798:	4618      	mov	r0, r3
 800679a:	3728      	adds	r7, #40	; 0x28
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b088      	sub	sp, #32
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80067a8:	2300      	movs	r3, #0
 80067aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80067ac:	2300      	movs	r3, #0
 80067ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80067b0:	2300      	movs	r3, #0
 80067b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80067b4:	2300      	movs	r3, #0
 80067b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80067b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80067bc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80067be:	f107 0308 	add.w	r3, r7, #8
 80067c2:	4619      	mov	r1, r3
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f7ff ff30 	bl	800662a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f000 f90c 	bl	80069e8 <SDMMC_GetCmdError>
 80067d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80067d2:	69fb      	ldr	r3, [r7, #28]
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3720      	adds	r7, #32
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b088      	sub	sp, #32
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80067e4:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80067e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80067ea:	2308      	movs	r3, #8
 80067ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80067ee:	2340      	movs	r3, #64	; 0x40
 80067f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80067f2:	2300      	movs	r3, #0
 80067f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80067f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80067fa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80067fc:	f107 0308 	add.w	r3, r7, #8
 8006800:	4619      	mov	r1, r3
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f7ff ff11 	bl	800662a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f000 fb03 	bl	8006e14 <SDMMC_GetCmdResp7>
 800680e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006810:	69fb      	ldr	r3, [r7, #28]
}
 8006812:	4618      	mov	r0, r3
 8006814:	3720      	adds	r7, #32
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}

0800681a <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800681a:	b580      	push	{r7, lr}
 800681c:	b088      	sub	sp, #32
 800681e:	af00      	add	r7, sp, #0
 8006820:	6078      	str	r0, [r7, #4]
 8006822:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006828:	2337      	movs	r3, #55	; 0x37
 800682a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800682c:	2340      	movs	r3, #64	; 0x40
 800682e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006830:	2300      	movs	r3, #0
 8006832:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006834:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006838:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800683a:	f107 0308 	add.w	r3, r7, #8
 800683e:	4619      	mov	r1, r3
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f7ff fef2 	bl	800662a <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8006846:	f241 3288 	movw	r2, #5000	; 0x1388
 800684a:	2137      	movs	r1, #55	; 0x37
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f000 f8f7 	bl	8006a40 <SDMMC_GetCmdResp1>
 8006852:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006854:	69fb      	ldr	r3, [r7, #28]
}
 8006856:	4618      	mov	r0, r3
 8006858:	3720      	adds	r7, #32
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}

0800685e <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800685e:	b580      	push	{r7, lr}
 8006860:	b088      	sub	sp, #32
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
 8006866:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800686e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006872:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006874:	2329      	movs	r3, #41	; 0x29
 8006876:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006878:	2340      	movs	r3, #64	; 0x40
 800687a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800687c:	2300      	movs	r3, #0
 800687e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006880:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006884:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006886:	f107 0308 	add.w	r3, r7, #8
 800688a:	4619      	mov	r1, r3
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f7ff fecc 	bl	800662a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f000 fa0a 	bl	8006cac <SDMMC_GetCmdResp3>
 8006898:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800689a:	69fb      	ldr	r3, [r7, #28]
}
 800689c:	4618      	mov	r0, r3
 800689e:	3720      	adds	r7, #32
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}

080068a4 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b088      	sub	sp, #32
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80068b2:	2306      	movs	r3, #6
 80068b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80068b6:	2340      	movs	r3, #64	; 0x40
 80068b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80068ba:	2300      	movs	r3, #0
 80068bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80068be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80068c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80068c4:	f107 0308 	add.w	r3, r7, #8
 80068c8:	4619      	mov	r1, r3
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f7ff fead 	bl	800662a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 80068d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80068d4:	2106      	movs	r1, #6
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f000 f8b2 	bl	8006a40 <SDMMC_GetCmdResp1>
 80068dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80068de:	69fb      	ldr	r3, [r7, #28]
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3720      	adds	r7, #32
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b088      	sub	sp, #32
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80068f0:	2300      	movs	r3, #0
 80068f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80068f4:	2333      	movs	r3, #51	; 0x33
 80068f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80068f8:	2340      	movs	r3, #64	; 0x40
 80068fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80068fc:	2300      	movs	r3, #0
 80068fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006900:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006904:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006906:	f107 0308 	add.w	r3, r7, #8
 800690a:	4619      	mov	r1, r3
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	f7ff fe8c 	bl	800662a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8006912:	f241 3288 	movw	r2, #5000	; 0x1388
 8006916:	2133      	movs	r1, #51	; 0x33
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f000 f891 	bl	8006a40 <SDMMC_GetCmdResp1>
 800691e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006920:	69fb      	ldr	r3, [r7, #28]
}
 8006922:	4618      	mov	r0, r3
 8006924:	3720      	adds	r7, #32
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}

0800692a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800692a:	b580      	push	{r7, lr}
 800692c:	b088      	sub	sp, #32
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006932:	2300      	movs	r3, #0
 8006934:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006936:	2302      	movs	r3, #2
 8006938:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800693a:	23c0      	movs	r3, #192	; 0xc0
 800693c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800693e:	2300      	movs	r3, #0
 8006940:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006942:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006946:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006948:	f107 0308 	add.w	r3, r7, #8
 800694c:	4619      	mov	r1, r3
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f7ff fe6b 	bl	800662a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f000 f961 	bl	8006c1c <SDMMC_GetCmdResp2>
 800695a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800695c:	69fb      	ldr	r3, [r7, #28]
}
 800695e:	4618      	mov	r0, r3
 8006960:	3720      	adds	r7, #32
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}

08006966 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006966:	b580      	push	{r7, lr}
 8006968:	b088      	sub	sp, #32
 800696a:	af00      	add	r7, sp, #0
 800696c:	6078      	str	r0, [r7, #4]
 800696e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006974:	2309      	movs	r3, #9
 8006976:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006978:	23c0      	movs	r3, #192	; 0xc0
 800697a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800697c:	2300      	movs	r3, #0
 800697e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006980:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006984:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006986:	f107 0308 	add.w	r3, r7, #8
 800698a:	4619      	mov	r1, r3
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f7ff fe4c 	bl	800662a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f000 f942 	bl	8006c1c <SDMMC_GetCmdResp2>
 8006998:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800699a:	69fb      	ldr	r3, [r7, #28]
}
 800699c:	4618      	mov	r0, r3
 800699e:	3720      	adds	r7, #32
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}

080069a4 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b088      	sub	sp, #32
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80069ae:	2300      	movs	r3, #0
 80069b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80069b2:	2303      	movs	r3, #3
 80069b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80069b6:	2340      	movs	r3, #64	; 0x40
 80069b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80069ba:	2300      	movs	r3, #0
 80069bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80069be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80069c4:	f107 0308 	add.w	r3, r7, #8
 80069c8:	4619      	mov	r1, r3
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f7ff fe2d 	bl	800662a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80069d0:	683a      	ldr	r2, [r7, #0]
 80069d2:	2103      	movs	r1, #3
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f000 f9a7 	bl	8006d28 <SDMMC_GetCmdResp6>
 80069da:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80069dc:	69fb      	ldr	r3, [r7, #28]
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3720      	adds	r7, #32
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}
	...

080069e8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b085      	sub	sp, #20
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80069f0:	4b11      	ldr	r3, [pc, #68]	; (8006a38 <SDMMC_GetCmdError+0x50>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a11      	ldr	r2, [pc, #68]	; (8006a3c <SDMMC_GetCmdError+0x54>)
 80069f6:	fba2 2303 	umull	r2, r3, r2, r3
 80069fa:	0a5b      	lsrs	r3, r3, #9
 80069fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a00:	fb02 f303 	mul.w	r3, r2, r3
 8006a04:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	1e5a      	subs	r2, r3, #1
 8006a0a:	60fa      	str	r2, [r7, #12]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d102      	bne.n	8006a16 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006a10:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006a14:	e009      	b.n	8006a2a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d0f1      	beq.n	8006a06 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	22c5      	movs	r2, #197	; 0xc5
 8006a26:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8006a28:	2300      	movs	r3, #0
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3714      	adds	r7, #20
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr
 8006a36:	bf00      	nop
 8006a38:	20000118 	.word	0x20000118
 8006a3c:	10624dd3 	.word	0x10624dd3

08006a40 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b088      	sub	sp, #32
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	60f8      	str	r0, [r7, #12]
 8006a48:	460b      	mov	r3, r1
 8006a4a:	607a      	str	r2, [r7, #4]
 8006a4c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006a4e:	4b70      	ldr	r3, [pc, #448]	; (8006c10 <SDMMC_GetCmdResp1+0x1d0>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a70      	ldr	r2, [pc, #448]	; (8006c14 <SDMMC_GetCmdResp1+0x1d4>)
 8006a54:	fba2 2303 	umull	r2, r3, r2, r3
 8006a58:	0a5a      	lsrs	r2, r3, #9
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	fb02 f303 	mul.w	r3, r2, r3
 8006a60:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8006a62:	69fb      	ldr	r3, [r7, #28]
 8006a64:	1e5a      	subs	r2, r3, #1
 8006a66:	61fa      	str	r2, [r7, #28]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d102      	bne.n	8006a72 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006a6c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006a70:	e0c9      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a76:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006a78:	69bb      	ldr	r3, [r7, #24]
 8006a7a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d0ef      	beq.n	8006a62 <SDMMC_GetCmdResp1+0x22>
 8006a82:	69bb      	ldr	r3, [r7, #24]
 8006a84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d1ea      	bne.n	8006a62 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a90:	f003 0304 	and.w	r3, r3, #4
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d004      	beq.n	8006aa2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	2204      	movs	r2, #4
 8006a9c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006a9e:	2304      	movs	r3, #4
 8006aa0:	e0b1      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006aa6:	f003 0301 	and.w	r3, r3, #1
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d004      	beq.n	8006ab8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2201      	movs	r2, #1
 8006ab2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e0a6      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	22c5      	movs	r2, #197	; 0xc5
 8006abc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006abe:	68f8      	ldr	r0, [r7, #12]
 8006ac0:	f7ff fddd 	bl	800667e <SDIO_GetCommandResponse>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	7afb      	ldrb	r3, [r7, #11]
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d001      	beq.n	8006ad2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	e099      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8006ad2:	2100      	movs	r1, #0
 8006ad4:	68f8      	ldr	r0, [r7, #12]
 8006ad6:	f7ff fddf 	bl	8006698 <SDIO_GetResponse>
 8006ada:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006adc:	697a      	ldr	r2, [r7, #20]
 8006ade:	4b4e      	ldr	r3, [pc, #312]	; (8006c18 <SDMMC_GetCmdResp1+0x1d8>)
 8006ae0:	4013      	ands	r3, r2
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d101      	bne.n	8006aea <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	e08d      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	da02      	bge.n	8006af6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006af0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006af4:	e087      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d001      	beq.n	8006b04 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006b00:	2340      	movs	r3, #64	; 0x40
 8006b02:	e080      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d001      	beq.n	8006b12 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006b0e:	2380      	movs	r3, #128	; 0x80
 8006b10:	e079      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d002      	beq.n	8006b22 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006b1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006b20:	e071      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d002      	beq.n	8006b32 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006b2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006b30:	e069      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d002      	beq.n	8006b42 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006b3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b40:	e061      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d002      	beq.n	8006b52 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006b4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006b50:	e059      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d002      	beq.n	8006b62 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006b5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b60:	e051      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d002      	beq.n	8006b72 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006b6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006b70:	e049      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d002      	beq.n	8006b82 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006b7c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006b80:	e041      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d002      	beq.n	8006b92 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8006b8c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b90:	e039      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d002      	beq.n	8006ba2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006b9c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006ba0:	e031      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d002      	beq.n	8006bb2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006bac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006bb0:	e029      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d002      	beq.n	8006bc2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006bbc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006bc0:	e021      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d002      	beq.n	8006bd2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006bcc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006bd0:	e019      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d002      	beq.n	8006be2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006bdc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006be0:	e011      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d002      	beq.n	8006bf2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8006bec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006bf0:	e009      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	f003 0308 	and.w	r3, r3, #8
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d002      	beq.n	8006c02 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8006bfc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8006c00:	e001      	b.n	8006c06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006c02:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8006c06:	4618      	mov	r0, r3
 8006c08:	3720      	adds	r7, #32
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}
 8006c0e:	bf00      	nop
 8006c10:	20000118 	.word	0x20000118
 8006c14:	10624dd3 	.word	0x10624dd3
 8006c18:	fdffe008 	.word	0xfdffe008

08006c1c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b085      	sub	sp, #20
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006c24:	4b1f      	ldr	r3, [pc, #124]	; (8006ca4 <SDMMC_GetCmdResp2+0x88>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a1f      	ldr	r2, [pc, #124]	; (8006ca8 <SDMMC_GetCmdResp2+0x8c>)
 8006c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c2e:	0a5b      	lsrs	r3, r3, #9
 8006c30:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c34:	fb02 f303 	mul.w	r3, r2, r3
 8006c38:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	1e5a      	subs	r2, r3, #1
 8006c3e:	60fa      	str	r2, [r7, #12]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d102      	bne.n	8006c4a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006c44:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006c48:	e026      	b.n	8006c98 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c4e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d0ef      	beq.n	8006c3a <SDMMC_GetCmdResp2+0x1e>
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d1ea      	bne.n	8006c3a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c68:	f003 0304 	and.w	r3, r3, #4
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d004      	beq.n	8006c7a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2204      	movs	r2, #4
 8006c74:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006c76:	2304      	movs	r3, #4
 8006c78:	e00e      	b.n	8006c98 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c7e:	f003 0301 	and.w	r3, r3, #1
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d004      	beq.n	8006c90 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2201      	movs	r2, #1
 8006c8a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e003      	b.n	8006c98 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	22c5      	movs	r2, #197	; 0xc5
 8006c94:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8006c96:	2300      	movs	r3, #0
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3714      	adds	r7, #20
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca2:	4770      	bx	lr
 8006ca4:	20000118 	.word	0x20000118
 8006ca8:	10624dd3 	.word	0x10624dd3

08006cac <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b085      	sub	sp, #20
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006cb4:	4b1a      	ldr	r3, [pc, #104]	; (8006d20 <SDMMC_GetCmdResp3+0x74>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a1a      	ldr	r2, [pc, #104]	; (8006d24 <SDMMC_GetCmdResp3+0x78>)
 8006cba:	fba2 2303 	umull	r2, r3, r2, r3
 8006cbe:	0a5b      	lsrs	r3, r3, #9
 8006cc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cc4:	fb02 f303 	mul.w	r3, r2, r3
 8006cc8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	1e5a      	subs	r2, r3, #1
 8006cce:	60fa      	str	r2, [r7, #12]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d102      	bne.n	8006cda <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006cd4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006cd8:	e01b      	b.n	8006d12 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cde:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d0ef      	beq.n	8006cca <SDMMC_GetCmdResp3+0x1e>
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d1ea      	bne.n	8006cca <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cf8:	f003 0304 	and.w	r3, r3, #4
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d004      	beq.n	8006d0a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2204      	movs	r2, #4
 8006d04:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006d06:	2304      	movs	r3, #4
 8006d08:	e003      	b.n	8006d12 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	22c5      	movs	r2, #197	; 0xc5
 8006d0e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006d10:	2300      	movs	r3, #0
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3714      	adds	r7, #20
 8006d16:	46bd      	mov	sp, r7
 8006d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1c:	4770      	bx	lr
 8006d1e:	bf00      	nop
 8006d20:	20000118 	.word	0x20000118
 8006d24:	10624dd3 	.word	0x10624dd3

08006d28 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b088      	sub	sp, #32
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	60f8      	str	r0, [r7, #12]
 8006d30:	460b      	mov	r3, r1
 8006d32:	607a      	str	r2, [r7, #4]
 8006d34:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006d36:	4b35      	ldr	r3, [pc, #212]	; (8006e0c <SDMMC_GetCmdResp6+0xe4>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a35      	ldr	r2, [pc, #212]	; (8006e10 <SDMMC_GetCmdResp6+0xe8>)
 8006d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8006d40:	0a5b      	lsrs	r3, r3, #9
 8006d42:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d46:	fb02 f303 	mul.w	r3, r2, r3
 8006d4a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	1e5a      	subs	r2, r3, #1
 8006d50:	61fa      	str	r2, [r7, #28]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d102      	bne.n	8006d5c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006d56:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006d5a:	e052      	b.n	8006e02 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d60:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006d62:	69bb      	ldr	r3, [r7, #24]
 8006d64:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d0ef      	beq.n	8006d4c <SDMMC_GetCmdResp6+0x24>
 8006d6c:	69bb      	ldr	r3, [r7, #24]
 8006d6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d1ea      	bne.n	8006d4c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d7a:	f003 0304 	and.w	r3, r3, #4
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d004      	beq.n	8006d8c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	2204      	movs	r2, #4
 8006d86:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006d88:	2304      	movs	r3, #4
 8006d8a:	e03a      	b.n	8006e02 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d90:	f003 0301 	and.w	r3, r3, #1
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d004      	beq.n	8006da2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e02f      	b.n	8006e02 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006da2:	68f8      	ldr	r0, [r7, #12]
 8006da4:	f7ff fc6b 	bl	800667e <SDIO_GetCommandResponse>
 8006da8:	4603      	mov	r3, r0
 8006daa:	461a      	mov	r2, r3
 8006dac:	7afb      	ldrb	r3, [r7, #11]
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d001      	beq.n	8006db6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006db2:	2301      	movs	r3, #1
 8006db4:	e025      	b.n	8006e02 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	22c5      	movs	r2, #197	; 0xc5
 8006dba:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8006dbc:	2100      	movs	r1, #0
 8006dbe:	68f8      	ldr	r0, [r7, #12]
 8006dc0:	f7ff fc6a 	bl	8006698 <SDIO_GetResponse>
 8006dc4:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d106      	bne.n	8006dde <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	0c1b      	lsrs	r3, r3, #16
 8006dd4:	b29a      	uxth	r2, r3
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8006dda:	2300      	movs	r3, #0
 8006ddc:	e011      	b.n	8006e02 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d002      	beq.n	8006dee <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006de8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006dec:	e009      	b.n	8006e02 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d002      	beq.n	8006dfe <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006df8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006dfc:	e001      	b.n	8006e02 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006dfe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3720      	adds	r7, #32
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}
 8006e0a:	bf00      	nop
 8006e0c:	20000118 	.word	0x20000118
 8006e10:	10624dd3 	.word	0x10624dd3

08006e14 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b085      	sub	sp, #20
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006e1c:	4b22      	ldr	r3, [pc, #136]	; (8006ea8 <SDMMC_GetCmdResp7+0x94>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a22      	ldr	r2, [pc, #136]	; (8006eac <SDMMC_GetCmdResp7+0x98>)
 8006e22:	fba2 2303 	umull	r2, r3, r2, r3
 8006e26:	0a5b      	lsrs	r3, r3, #9
 8006e28:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e2c:	fb02 f303 	mul.w	r3, r2, r3
 8006e30:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	1e5a      	subs	r2, r3, #1
 8006e36:	60fa      	str	r2, [r7, #12]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d102      	bne.n	8006e42 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006e3c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006e40:	e02c      	b.n	8006e9c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e46:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d0ef      	beq.n	8006e32 <SDMMC_GetCmdResp7+0x1e>
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d1ea      	bne.n	8006e32 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e60:	f003 0304 	and.w	r3, r3, #4
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d004      	beq.n	8006e72 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2204      	movs	r2, #4
 8006e6c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006e6e:	2304      	movs	r3, #4
 8006e70:	e014      	b.n	8006e9c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e76:	f003 0301 	and.w	r3, r3, #1
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d004      	beq.n	8006e88 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2201      	movs	r2, #1
 8006e82:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006e84:	2301      	movs	r3, #1
 8006e86:	e009      	b.n	8006e9c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d002      	beq.n	8006e9a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2240      	movs	r2, #64	; 0x40
 8006e98:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006e9a:	2300      	movs	r3, #0
  
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3714      	adds	r7, #20
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea6:	4770      	bx	lr
 8006ea8:	20000118 	.word	0x20000118
 8006eac:	10624dd3 	.word	0x10624dd3

08006eb0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006eb0:	b084      	sub	sp, #16
 8006eb2:	b580      	push	{r7, lr}
 8006eb4:	b084      	sub	sp, #16
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	6078      	str	r0, [r7, #4]
 8006eba:	f107 001c 	add.w	r0, r7, #28
 8006ebe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ec4:	2b01      	cmp	r3, #1
 8006ec6:	d122      	bne.n	8006f0e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ecc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	68db      	ldr	r3, [r3, #12]
 8006ed8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006edc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ee0:	687a      	ldr	r2, [r7, #4]
 8006ee2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	68db      	ldr	r3, [r3, #12]
 8006ee8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006ef0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d105      	bne.n	8006f02 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f001 fb1c 	bl	8008540 <USB_CoreReset>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	73fb      	strb	r3, [r7, #15]
 8006f0c:	e01a      	b.n	8006f44 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f001 fb10 	bl	8008540 <USB_CoreReset>
 8006f20:	4603      	mov	r3, r0
 8006f22:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006f24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d106      	bne.n	8006f38 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f2e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	639a      	str	r2, [r3, #56]	; 0x38
 8006f36:	e005      	b.n	8006f44 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f3c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f46:	2b01      	cmp	r3, #1
 8006f48:	d10b      	bne.n	8006f62 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	f043 0206 	orr.w	r2, r3, #6
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	f043 0220 	orr.w	r2, r3, #32
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3710      	adds	r7, #16
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006f6e:	b004      	add	sp, #16
 8006f70:	4770      	bx	lr
	...

08006f74 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b087      	sub	sp, #28
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	60f8      	str	r0, [r7, #12]
 8006f7c:	60b9      	str	r1, [r7, #8]
 8006f7e:	4613      	mov	r3, r2
 8006f80:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006f82:	79fb      	ldrb	r3, [r7, #7]
 8006f84:	2b02      	cmp	r3, #2
 8006f86:	d165      	bne.n	8007054 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	4a41      	ldr	r2, [pc, #260]	; (8007090 <USB_SetTurnaroundTime+0x11c>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d906      	bls.n	8006f9e <USB_SetTurnaroundTime+0x2a>
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	4a40      	ldr	r2, [pc, #256]	; (8007094 <USB_SetTurnaroundTime+0x120>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d202      	bcs.n	8006f9e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006f98:	230f      	movs	r3, #15
 8006f9a:	617b      	str	r3, [r7, #20]
 8006f9c:	e062      	b.n	8007064 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	4a3c      	ldr	r2, [pc, #240]	; (8007094 <USB_SetTurnaroundTime+0x120>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d306      	bcc.n	8006fb4 <USB_SetTurnaroundTime+0x40>
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	4a3b      	ldr	r2, [pc, #236]	; (8007098 <USB_SetTurnaroundTime+0x124>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d202      	bcs.n	8006fb4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006fae:	230e      	movs	r3, #14
 8006fb0:	617b      	str	r3, [r7, #20]
 8006fb2:	e057      	b.n	8007064 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	4a38      	ldr	r2, [pc, #224]	; (8007098 <USB_SetTurnaroundTime+0x124>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d306      	bcc.n	8006fca <USB_SetTurnaroundTime+0x56>
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	4a37      	ldr	r2, [pc, #220]	; (800709c <USB_SetTurnaroundTime+0x128>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d202      	bcs.n	8006fca <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006fc4:	230d      	movs	r3, #13
 8006fc6:	617b      	str	r3, [r7, #20]
 8006fc8:	e04c      	b.n	8007064 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	4a33      	ldr	r2, [pc, #204]	; (800709c <USB_SetTurnaroundTime+0x128>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d306      	bcc.n	8006fe0 <USB_SetTurnaroundTime+0x6c>
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	4a32      	ldr	r2, [pc, #200]	; (80070a0 <USB_SetTurnaroundTime+0x12c>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d802      	bhi.n	8006fe0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006fda:	230c      	movs	r3, #12
 8006fdc:	617b      	str	r3, [r7, #20]
 8006fde:	e041      	b.n	8007064 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	4a2f      	ldr	r2, [pc, #188]	; (80070a0 <USB_SetTurnaroundTime+0x12c>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d906      	bls.n	8006ff6 <USB_SetTurnaroundTime+0x82>
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	4a2e      	ldr	r2, [pc, #184]	; (80070a4 <USB_SetTurnaroundTime+0x130>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d802      	bhi.n	8006ff6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006ff0:	230b      	movs	r3, #11
 8006ff2:	617b      	str	r3, [r7, #20]
 8006ff4:	e036      	b.n	8007064 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	4a2a      	ldr	r2, [pc, #168]	; (80070a4 <USB_SetTurnaroundTime+0x130>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d906      	bls.n	800700c <USB_SetTurnaroundTime+0x98>
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	4a29      	ldr	r2, [pc, #164]	; (80070a8 <USB_SetTurnaroundTime+0x134>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d802      	bhi.n	800700c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007006:	230a      	movs	r3, #10
 8007008:	617b      	str	r3, [r7, #20]
 800700a:	e02b      	b.n	8007064 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	4a26      	ldr	r2, [pc, #152]	; (80070a8 <USB_SetTurnaroundTime+0x134>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d906      	bls.n	8007022 <USB_SetTurnaroundTime+0xae>
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	4a25      	ldr	r2, [pc, #148]	; (80070ac <USB_SetTurnaroundTime+0x138>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d202      	bcs.n	8007022 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800701c:	2309      	movs	r3, #9
 800701e:	617b      	str	r3, [r7, #20]
 8007020:	e020      	b.n	8007064 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	4a21      	ldr	r2, [pc, #132]	; (80070ac <USB_SetTurnaroundTime+0x138>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d306      	bcc.n	8007038 <USB_SetTurnaroundTime+0xc4>
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	4a20      	ldr	r2, [pc, #128]	; (80070b0 <USB_SetTurnaroundTime+0x13c>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d802      	bhi.n	8007038 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007032:	2308      	movs	r3, #8
 8007034:	617b      	str	r3, [r7, #20]
 8007036:	e015      	b.n	8007064 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	4a1d      	ldr	r2, [pc, #116]	; (80070b0 <USB_SetTurnaroundTime+0x13c>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d906      	bls.n	800704e <USB_SetTurnaroundTime+0xda>
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	4a1c      	ldr	r2, [pc, #112]	; (80070b4 <USB_SetTurnaroundTime+0x140>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d202      	bcs.n	800704e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007048:	2307      	movs	r3, #7
 800704a:	617b      	str	r3, [r7, #20]
 800704c:	e00a      	b.n	8007064 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800704e:	2306      	movs	r3, #6
 8007050:	617b      	str	r3, [r7, #20]
 8007052:	e007      	b.n	8007064 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007054:	79fb      	ldrb	r3, [r7, #7]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d102      	bne.n	8007060 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800705a:	2309      	movs	r3, #9
 800705c:	617b      	str	r3, [r7, #20]
 800705e:	e001      	b.n	8007064 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007060:	2309      	movs	r3, #9
 8007062:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	68db      	ldr	r3, [r3, #12]
 8007068:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	68da      	ldr	r2, [r3, #12]
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	029b      	lsls	r3, r3, #10
 8007078:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800707c:	431a      	orrs	r2, r3
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007082:	2300      	movs	r3, #0
}
 8007084:	4618      	mov	r0, r3
 8007086:	371c      	adds	r7, #28
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr
 8007090:	00d8acbf 	.word	0x00d8acbf
 8007094:	00e4e1c0 	.word	0x00e4e1c0
 8007098:	00f42400 	.word	0x00f42400
 800709c:	01067380 	.word	0x01067380
 80070a0:	011a499f 	.word	0x011a499f
 80070a4:	01312cff 	.word	0x01312cff
 80070a8:	014ca43f 	.word	0x014ca43f
 80070ac:	016e3600 	.word	0x016e3600
 80070b0:	01a6ab1f 	.word	0x01a6ab1f
 80070b4:	01e84800 	.word	0x01e84800

080070b8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b083      	sub	sp, #12
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	689b      	ldr	r3, [r3, #8]
 80070c4:	f043 0201 	orr.w	r2, r3, #1
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80070cc:	2300      	movs	r3, #0
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	370c      	adds	r7, #12
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr

080070da <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80070da:	b480      	push	{r7}
 80070dc:	b083      	sub	sp, #12
 80070de:	af00      	add	r7, sp, #0
 80070e0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	689b      	ldr	r3, [r3, #8]
 80070e6:	f023 0201 	bic.w	r2, r3, #1
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80070ee:	2300      	movs	r3, #0
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	370c      	adds	r7, #12
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr

080070fc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b084      	sub	sp, #16
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
 8007104:	460b      	mov	r3, r1
 8007106:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007108:	2300      	movs	r3, #0
 800710a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	68db      	ldr	r3, [r3, #12]
 8007110:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007118:	78fb      	ldrb	r3, [r7, #3]
 800711a:	2b01      	cmp	r3, #1
 800711c:	d115      	bne.n	800714a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	68db      	ldr	r3, [r3, #12]
 8007122:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800712a:	2001      	movs	r0, #1
 800712c:	f7f9 faea 	bl	8000704 <HAL_Delay>
      ms++;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	3301      	adds	r3, #1
 8007134:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f001 f972 	bl	8008420 <USB_GetMode>
 800713c:	4603      	mov	r3, r0
 800713e:	2b01      	cmp	r3, #1
 8007140:	d01e      	beq.n	8007180 <USB_SetCurrentMode+0x84>
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2b31      	cmp	r3, #49	; 0x31
 8007146:	d9f0      	bls.n	800712a <USB_SetCurrentMode+0x2e>
 8007148:	e01a      	b.n	8007180 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800714a:	78fb      	ldrb	r3, [r7, #3]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d115      	bne.n	800717c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	68db      	ldr	r3, [r3, #12]
 8007154:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800715c:	2001      	movs	r0, #1
 800715e:	f7f9 fad1 	bl	8000704 <HAL_Delay>
      ms++;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	3301      	adds	r3, #1
 8007166:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f001 f959 	bl	8008420 <USB_GetMode>
 800716e:	4603      	mov	r3, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	d005      	beq.n	8007180 <USB_SetCurrentMode+0x84>
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2b31      	cmp	r3, #49	; 0x31
 8007178:	d9f0      	bls.n	800715c <USB_SetCurrentMode+0x60>
 800717a:	e001      	b.n	8007180 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800717c:	2301      	movs	r3, #1
 800717e:	e005      	b.n	800718c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2b32      	cmp	r3, #50	; 0x32
 8007184:	d101      	bne.n	800718a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	e000      	b.n	800718c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800718a:	2300      	movs	r3, #0
}
 800718c:	4618      	mov	r0, r3
 800718e:	3710      	adds	r7, #16
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}

08007194 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007194:	b084      	sub	sp, #16
 8007196:	b580      	push	{r7, lr}
 8007198:	b086      	sub	sp, #24
 800719a:	af00      	add	r7, sp, #0
 800719c:	6078      	str	r0, [r7, #4]
 800719e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80071a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80071a6:	2300      	movs	r3, #0
 80071a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80071ae:	2300      	movs	r3, #0
 80071b0:	613b      	str	r3, [r7, #16]
 80071b2:	e009      	b.n	80071c8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80071b4:	687a      	ldr	r2, [r7, #4]
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	3340      	adds	r3, #64	; 0x40
 80071ba:	009b      	lsls	r3, r3, #2
 80071bc:	4413      	add	r3, r2
 80071be:	2200      	movs	r2, #0
 80071c0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	3301      	adds	r3, #1
 80071c6:	613b      	str	r3, [r7, #16]
 80071c8:	693b      	ldr	r3, [r7, #16]
 80071ca:	2b0e      	cmp	r3, #14
 80071cc:	d9f2      	bls.n	80071b4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80071ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d11c      	bne.n	800720e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	68fa      	ldr	r2, [r7, #12]
 80071de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80071e2:	f043 0302 	orr.w	r3, r3, #2
 80071e6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ec:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071f8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007204:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	639a      	str	r2, [r3, #56]	; 0x38
 800720c:	e00b      	b.n	8007226 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007212:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800721e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800722c:	461a      	mov	r2, r3
 800722e:	2300      	movs	r3, #0
 8007230:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007238:	4619      	mov	r1, r3
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007240:	461a      	mov	r2, r3
 8007242:	680b      	ldr	r3, [r1, #0]
 8007244:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007248:	2b01      	cmp	r3, #1
 800724a:	d10c      	bne.n	8007266 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800724c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800724e:	2b00      	cmp	r3, #0
 8007250:	d104      	bne.n	800725c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007252:	2100      	movs	r1, #0
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f000 f945 	bl	80074e4 <USB_SetDevSpeed>
 800725a:	e008      	b.n	800726e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800725c:	2101      	movs	r1, #1
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f000 f940 	bl	80074e4 <USB_SetDevSpeed>
 8007264:	e003      	b.n	800726e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007266:	2103      	movs	r1, #3
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f000 f93b 	bl	80074e4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800726e:	2110      	movs	r1, #16
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f000 f8f3 	bl	800745c <USB_FlushTxFifo>
 8007276:	4603      	mov	r3, r0
 8007278:	2b00      	cmp	r3, #0
 800727a:	d001      	beq.n	8007280 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800727c:	2301      	movs	r3, #1
 800727e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 f90f 	bl	80074a4 <USB_FlushRxFifo>
 8007286:	4603      	mov	r3, r0
 8007288:	2b00      	cmp	r3, #0
 800728a:	d001      	beq.n	8007290 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007296:	461a      	mov	r2, r3
 8007298:	2300      	movs	r3, #0
 800729a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072a2:	461a      	mov	r2, r3
 80072a4:	2300      	movs	r3, #0
 80072a6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072ae:	461a      	mov	r2, r3
 80072b0:	2300      	movs	r3, #0
 80072b2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072b4:	2300      	movs	r3, #0
 80072b6:	613b      	str	r3, [r7, #16]
 80072b8:	e043      	b.n	8007342 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	015a      	lsls	r2, r3, #5
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	4413      	add	r3, r2
 80072c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80072cc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80072d0:	d118      	bne.n	8007304 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d10a      	bne.n	80072ee <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	015a      	lsls	r2, r3, #5
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	4413      	add	r3, r2
 80072e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072e4:	461a      	mov	r2, r3
 80072e6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80072ea:	6013      	str	r3, [r2, #0]
 80072ec:	e013      	b.n	8007316 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	015a      	lsls	r2, r3, #5
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	4413      	add	r3, r2
 80072f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072fa:	461a      	mov	r2, r3
 80072fc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007300:	6013      	str	r3, [r2, #0]
 8007302:	e008      	b.n	8007316 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	015a      	lsls	r2, r3, #5
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	4413      	add	r3, r2
 800730c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007310:	461a      	mov	r2, r3
 8007312:	2300      	movs	r3, #0
 8007314:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007316:	693b      	ldr	r3, [r7, #16]
 8007318:	015a      	lsls	r2, r3, #5
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	4413      	add	r3, r2
 800731e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007322:	461a      	mov	r2, r3
 8007324:	2300      	movs	r3, #0
 8007326:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	015a      	lsls	r2, r3, #5
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	4413      	add	r3, r2
 8007330:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007334:	461a      	mov	r2, r3
 8007336:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800733a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	3301      	adds	r3, #1
 8007340:	613b      	str	r3, [r7, #16]
 8007342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007344:	693a      	ldr	r2, [r7, #16]
 8007346:	429a      	cmp	r2, r3
 8007348:	d3b7      	bcc.n	80072ba <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800734a:	2300      	movs	r3, #0
 800734c:	613b      	str	r3, [r7, #16]
 800734e:	e043      	b.n	80073d8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	015a      	lsls	r2, r3, #5
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	4413      	add	r3, r2
 8007358:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007362:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007366:	d118      	bne.n	800739a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d10a      	bne.n	8007384 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	015a      	lsls	r2, r3, #5
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	4413      	add	r3, r2
 8007376:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800737a:	461a      	mov	r2, r3
 800737c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007380:	6013      	str	r3, [r2, #0]
 8007382:	e013      	b.n	80073ac <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	015a      	lsls	r2, r3, #5
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	4413      	add	r3, r2
 800738c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007390:	461a      	mov	r2, r3
 8007392:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007396:	6013      	str	r3, [r2, #0]
 8007398:	e008      	b.n	80073ac <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	015a      	lsls	r2, r3, #5
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	4413      	add	r3, r2
 80073a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073a6:	461a      	mov	r2, r3
 80073a8:	2300      	movs	r3, #0
 80073aa:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	015a      	lsls	r2, r3, #5
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	4413      	add	r3, r2
 80073b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073b8:	461a      	mov	r2, r3
 80073ba:	2300      	movs	r3, #0
 80073bc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	015a      	lsls	r2, r3, #5
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	4413      	add	r3, r2
 80073c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073ca:	461a      	mov	r2, r3
 80073cc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80073d0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	3301      	adds	r3, #1
 80073d6:	613b      	str	r3, [r7, #16]
 80073d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073da:	693a      	ldr	r2, [r7, #16]
 80073dc:	429a      	cmp	r2, r3
 80073de:	d3b7      	bcc.n	8007350 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073e6:	691b      	ldr	r3, [r3, #16]
 80073e8:	68fa      	ldr	r2, [r7, #12]
 80073ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073f2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2200      	movs	r2, #0
 80073f8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007400:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007404:	2b00      	cmp	r3, #0
 8007406:	d105      	bne.n	8007414 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	699b      	ldr	r3, [r3, #24]
 800740c:	f043 0210 	orr.w	r2, r3, #16
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	699a      	ldr	r2, [r3, #24]
 8007418:	4b0f      	ldr	r3, [pc, #60]	; (8007458 <USB_DevInit+0x2c4>)
 800741a:	4313      	orrs	r3, r2
 800741c:	687a      	ldr	r2, [r7, #4]
 800741e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007420:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007422:	2b00      	cmp	r3, #0
 8007424:	d005      	beq.n	8007432 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	699b      	ldr	r3, [r3, #24]
 800742a:	f043 0208 	orr.w	r2, r3, #8
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007432:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007434:	2b01      	cmp	r3, #1
 8007436:	d107      	bne.n	8007448 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	699b      	ldr	r3, [r3, #24]
 800743c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007440:	f043 0304 	orr.w	r3, r3, #4
 8007444:	687a      	ldr	r2, [r7, #4]
 8007446:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007448:	7dfb      	ldrb	r3, [r7, #23]
}
 800744a:	4618      	mov	r0, r3
 800744c:	3718      	adds	r7, #24
 800744e:	46bd      	mov	sp, r7
 8007450:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007454:	b004      	add	sp, #16
 8007456:	4770      	bx	lr
 8007458:	803c3800 	.word	0x803c3800

0800745c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800745c:	b480      	push	{r7}
 800745e:	b085      	sub	sp, #20
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007466:	2300      	movs	r3, #0
 8007468:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	019b      	lsls	r3, r3, #6
 800746e:	f043 0220 	orr.w	r2, r3, #32
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	3301      	adds	r3, #1
 800747a:	60fb      	str	r3, [r7, #12]
 800747c:	4a08      	ldr	r2, [pc, #32]	; (80074a0 <USB_FlushTxFifo+0x44>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d901      	bls.n	8007486 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8007482:	2303      	movs	r3, #3
 8007484:	e006      	b.n	8007494 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	691b      	ldr	r3, [r3, #16]
 800748a:	f003 0320 	and.w	r3, r3, #32
 800748e:	2b20      	cmp	r3, #32
 8007490:	d0f1      	beq.n	8007476 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8007492:	2300      	movs	r3, #0
}
 8007494:	4618      	mov	r0, r3
 8007496:	3714      	adds	r7, #20
 8007498:	46bd      	mov	sp, r7
 800749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749e:	4770      	bx	lr
 80074a0:	00030d40 	.word	0x00030d40

080074a4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80074a4:	b480      	push	{r7}
 80074a6:	b085      	sub	sp, #20
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80074ac:	2300      	movs	r3, #0
 80074ae:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2210      	movs	r2, #16
 80074b4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	3301      	adds	r3, #1
 80074ba:	60fb      	str	r3, [r7, #12]
 80074bc:	4a08      	ldr	r2, [pc, #32]	; (80074e0 <USB_FlushRxFifo+0x3c>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d901      	bls.n	80074c6 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 80074c2:	2303      	movs	r3, #3
 80074c4:	e006      	b.n	80074d4 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	691b      	ldr	r3, [r3, #16]
 80074ca:	f003 0310 	and.w	r3, r3, #16
 80074ce:	2b10      	cmp	r3, #16
 80074d0:	d0f1      	beq.n	80074b6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80074d2:	2300      	movs	r3, #0
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3714      	adds	r7, #20
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr
 80074e0:	00030d40 	.word	0x00030d40

080074e4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b085      	sub	sp, #20
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
 80074ec:	460b      	mov	r3, r1
 80074ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074fa:	681a      	ldr	r2, [r3, #0]
 80074fc:	78fb      	ldrb	r3, [r7, #3]
 80074fe:	68f9      	ldr	r1, [r7, #12]
 8007500:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007504:	4313      	orrs	r3, r2
 8007506:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007508:	2300      	movs	r3, #0
}
 800750a:	4618      	mov	r0, r3
 800750c:	3714      	adds	r7, #20
 800750e:	46bd      	mov	sp, r7
 8007510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007514:	4770      	bx	lr

08007516 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007516:	b480      	push	{r7}
 8007518:	b087      	sub	sp, #28
 800751a:	af00      	add	r7, sp, #0
 800751c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007528:	689b      	ldr	r3, [r3, #8]
 800752a:	f003 0306 	and.w	r3, r3, #6
 800752e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d102      	bne.n	800753c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007536:	2300      	movs	r3, #0
 8007538:	75fb      	strb	r3, [r7, #23]
 800753a:	e00a      	b.n	8007552 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2b02      	cmp	r3, #2
 8007540:	d002      	beq.n	8007548 <USB_GetDevSpeed+0x32>
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2b06      	cmp	r3, #6
 8007546:	d102      	bne.n	800754e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007548:	2302      	movs	r3, #2
 800754a:	75fb      	strb	r3, [r7, #23]
 800754c:	e001      	b.n	8007552 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800754e:	230f      	movs	r3, #15
 8007550:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007552:	7dfb      	ldrb	r3, [r7, #23]
}
 8007554:	4618      	mov	r0, r3
 8007556:	371c      	adds	r7, #28
 8007558:	46bd      	mov	sp, r7
 800755a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755e:	4770      	bx	lr

08007560 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007560:	b480      	push	{r7}
 8007562:	b085      	sub	sp, #20
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
 8007568:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	781b      	ldrb	r3, [r3, #0]
 8007572:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	785b      	ldrb	r3, [r3, #1]
 8007578:	2b01      	cmp	r3, #1
 800757a:	d13a      	bne.n	80075f2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007582:	69da      	ldr	r2, [r3, #28]
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	781b      	ldrb	r3, [r3, #0]
 8007588:	f003 030f 	and.w	r3, r3, #15
 800758c:	2101      	movs	r1, #1
 800758e:	fa01 f303 	lsl.w	r3, r1, r3
 8007592:	b29b      	uxth	r3, r3
 8007594:	68f9      	ldr	r1, [r7, #12]
 8007596:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800759a:	4313      	orrs	r3, r2
 800759c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	015a      	lsls	r2, r3, #5
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	4413      	add	r3, r2
 80075a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d155      	bne.n	8007660 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	015a      	lsls	r2, r3, #5
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	4413      	add	r3, r2
 80075bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	78db      	ldrb	r3, [r3, #3]
 80075ce:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075d0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	059b      	lsls	r3, r3, #22
 80075d6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075d8:	4313      	orrs	r3, r2
 80075da:	68ba      	ldr	r2, [r7, #8]
 80075dc:	0151      	lsls	r1, r2, #5
 80075de:	68fa      	ldr	r2, [r7, #12]
 80075e0:	440a      	add	r2, r1
 80075e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80075e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075ee:	6013      	str	r3, [r2, #0]
 80075f0:	e036      	b.n	8007660 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075f8:	69da      	ldr	r2, [r3, #28]
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	781b      	ldrb	r3, [r3, #0]
 80075fe:	f003 030f 	and.w	r3, r3, #15
 8007602:	2101      	movs	r1, #1
 8007604:	fa01 f303 	lsl.w	r3, r1, r3
 8007608:	041b      	lsls	r3, r3, #16
 800760a:	68f9      	ldr	r1, [r7, #12]
 800760c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007610:	4313      	orrs	r3, r2
 8007612:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	015a      	lsls	r2, r3, #5
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	4413      	add	r3, r2
 800761c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007626:	2b00      	cmp	r3, #0
 8007628:	d11a      	bne.n	8007660 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	015a      	lsls	r2, r3, #5
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	4413      	add	r3, r2
 8007632:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007636:	681a      	ldr	r2, [r3, #0]
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	689b      	ldr	r3, [r3, #8]
 800763c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	78db      	ldrb	r3, [r3, #3]
 8007644:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007646:	430b      	orrs	r3, r1
 8007648:	4313      	orrs	r3, r2
 800764a:	68ba      	ldr	r2, [r7, #8]
 800764c:	0151      	lsls	r1, r2, #5
 800764e:	68fa      	ldr	r2, [r7, #12]
 8007650:	440a      	add	r2, r1
 8007652:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007656:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800765a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800765e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007660:	2300      	movs	r3, #0
}
 8007662:	4618      	mov	r0, r3
 8007664:	3714      	adds	r7, #20
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr
	...

08007670 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007670:	b480      	push	{r7}
 8007672:	b085      	sub	sp, #20
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
 8007678:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	781b      	ldrb	r3, [r3, #0]
 8007682:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	785b      	ldrb	r3, [r3, #1]
 8007688:	2b01      	cmp	r3, #1
 800768a:	d161      	bne.n	8007750 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	015a      	lsls	r2, r3, #5
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	4413      	add	r3, r2
 8007694:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800769e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80076a2:	d11f      	bne.n	80076e4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	015a      	lsls	r2, r3, #5
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	4413      	add	r3, r2
 80076ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	68ba      	ldr	r2, [r7, #8]
 80076b4:	0151      	lsls	r1, r2, #5
 80076b6:	68fa      	ldr	r2, [r7, #12]
 80076b8:	440a      	add	r2, r1
 80076ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80076be:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80076c2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	015a      	lsls	r2, r3, #5
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	4413      	add	r3, r2
 80076cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	68ba      	ldr	r2, [r7, #8]
 80076d4:	0151      	lsls	r1, r2, #5
 80076d6:	68fa      	ldr	r2, [r7, #12]
 80076d8:	440a      	add	r2, r1
 80076da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80076de:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80076e2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	781b      	ldrb	r3, [r3, #0]
 80076f0:	f003 030f 	and.w	r3, r3, #15
 80076f4:	2101      	movs	r1, #1
 80076f6:	fa01 f303 	lsl.w	r3, r1, r3
 80076fa:	b29b      	uxth	r3, r3
 80076fc:	43db      	mvns	r3, r3
 80076fe:	68f9      	ldr	r1, [r7, #12]
 8007700:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007704:	4013      	ands	r3, r2
 8007706:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800770e:	69da      	ldr	r2, [r3, #28]
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	781b      	ldrb	r3, [r3, #0]
 8007714:	f003 030f 	and.w	r3, r3, #15
 8007718:	2101      	movs	r1, #1
 800771a:	fa01 f303 	lsl.w	r3, r1, r3
 800771e:	b29b      	uxth	r3, r3
 8007720:	43db      	mvns	r3, r3
 8007722:	68f9      	ldr	r1, [r7, #12]
 8007724:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007728:	4013      	ands	r3, r2
 800772a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	015a      	lsls	r2, r3, #5
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	4413      	add	r3, r2
 8007734:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	68bb      	ldr	r3, [r7, #8]
 800773c:	0159      	lsls	r1, r3, #5
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	440b      	add	r3, r1
 8007742:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007746:	4619      	mov	r1, r3
 8007748:	4b35      	ldr	r3, [pc, #212]	; (8007820 <USB_DeactivateEndpoint+0x1b0>)
 800774a:	4013      	ands	r3, r2
 800774c:	600b      	str	r3, [r1, #0]
 800774e:	e060      	b.n	8007812 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	015a      	lsls	r2, r3, #5
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	4413      	add	r3, r2
 8007758:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007762:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007766:	d11f      	bne.n	80077a8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	015a      	lsls	r2, r3, #5
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	4413      	add	r3, r2
 8007770:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	68ba      	ldr	r2, [r7, #8]
 8007778:	0151      	lsls	r1, r2, #5
 800777a:	68fa      	ldr	r2, [r7, #12]
 800777c:	440a      	add	r2, r1
 800777e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007782:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007786:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	015a      	lsls	r2, r3, #5
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	4413      	add	r3, r2
 8007790:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	68ba      	ldr	r2, [r7, #8]
 8007798:	0151      	lsls	r1, r2, #5
 800779a:	68fa      	ldr	r2, [r7, #12]
 800779c:	440a      	add	r2, r1
 800779e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80077a2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80077a6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	781b      	ldrb	r3, [r3, #0]
 80077b4:	f003 030f 	and.w	r3, r3, #15
 80077b8:	2101      	movs	r1, #1
 80077ba:	fa01 f303 	lsl.w	r3, r1, r3
 80077be:	041b      	lsls	r3, r3, #16
 80077c0:	43db      	mvns	r3, r3
 80077c2:	68f9      	ldr	r1, [r7, #12]
 80077c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80077c8:	4013      	ands	r3, r2
 80077ca:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077d2:	69da      	ldr	r2, [r3, #28]
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	781b      	ldrb	r3, [r3, #0]
 80077d8:	f003 030f 	and.w	r3, r3, #15
 80077dc:	2101      	movs	r1, #1
 80077de:	fa01 f303 	lsl.w	r3, r1, r3
 80077e2:	041b      	lsls	r3, r3, #16
 80077e4:	43db      	mvns	r3, r3
 80077e6:	68f9      	ldr	r1, [r7, #12]
 80077e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80077ec:	4013      	ands	r3, r2
 80077ee:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	015a      	lsls	r2, r3, #5
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	4413      	add	r3, r2
 80077f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077fc:	681a      	ldr	r2, [r3, #0]
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	0159      	lsls	r1, r3, #5
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	440b      	add	r3, r1
 8007806:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800780a:	4619      	mov	r1, r3
 800780c:	4b05      	ldr	r3, [pc, #20]	; (8007824 <USB_DeactivateEndpoint+0x1b4>)
 800780e:	4013      	ands	r3, r2
 8007810:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007812:	2300      	movs	r3, #0
}
 8007814:	4618      	mov	r0, r3
 8007816:	3714      	adds	r7, #20
 8007818:	46bd      	mov	sp, r7
 800781a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781e:	4770      	bx	lr
 8007820:	ec337800 	.word	0xec337800
 8007824:	eff37800 	.word	0xeff37800

08007828 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b08a      	sub	sp, #40	; 0x28
 800782c:	af02      	add	r7, sp, #8
 800782e:	60f8      	str	r0, [r7, #12]
 8007830:	60b9      	str	r1, [r7, #8]
 8007832:	4613      	mov	r3, r2
 8007834:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	781b      	ldrb	r3, [r3, #0]
 800783e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	785b      	ldrb	r3, [r3, #1]
 8007844:	2b01      	cmp	r3, #1
 8007846:	f040 815c 	bne.w	8007b02 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	695b      	ldr	r3, [r3, #20]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d132      	bne.n	80078b8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007852:	69bb      	ldr	r3, [r7, #24]
 8007854:	015a      	lsls	r2, r3, #5
 8007856:	69fb      	ldr	r3, [r7, #28]
 8007858:	4413      	add	r3, r2
 800785a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800785e:	691b      	ldr	r3, [r3, #16]
 8007860:	69ba      	ldr	r2, [r7, #24]
 8007862:	0151      	lsls	r1, r2, #5
 8007864:	69fa      	ldr	r2, [r7, #28]
 8007866:	440a      	add	r2, r1
 8007868:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800786c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007870:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007874:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007876:	69bb      	ldr	r3, [r7, #24]
 8007878:	015a      	lsls	r2, r3, #5
 800787a:	69fb      	ldr	r3, [r7, #28]
 800787c:	4413      	add	r3, r2
 800787e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007882:	691b      	ldr	r3, [r3, #16]
 8007884:	69ba      	ldr	r2, [r7, #24]
 8007886:	0151      	lsls	r1, r2, #5
 8007888:	69fa      	ldr	r2, [r7, #28]
 800788a:	440a      	add	r2, r1
 800788c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007890:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007894:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007896:	69bb      	ldr	r3, [r7, #24]
 8007898:	015a      	lsls	r2, r3, #5
 800789a:	69fb      	ldr	r3, [r7, #28]
 800789c:	4413      	add	r3, r2
 800789e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078a2:	691b      	ldr	r3, [r3, #16]
 80078a4:	69ba      	ldr	r2, [r7, #24]
 80078a6:	0151      	lsls	r1, r2, #5
 80078a8:	69fa      	ldr	r2, [r7, #28]
 80078aa:	440a      	add	r2, r1
 80078ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078b0:	0cdb      	lsrs	r3, r3, #19
 80078b2:	04db      	lsls	r3, r3, #19
 80078b4:	6113      	str	r3, [r2, #16]
 80078b6:	e074      	b.n	80079a2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80078b8:	69bb      	ldr	r3, [r7, #24]
 80078ba:	015a      	lsls	r2, r3, #5
 80078bc:	69fb      	ldr	r3, [r7, #28]
 80078be:	4413      	add	r3, r2
 80078c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078c4:	691b      	ldr	r3, [r3, #16]
 80078c6:	69ba      	ldr	r2, [r7, #24]
 80078c8:	0151      	lsls	r1, r2, #5
 80078ca:	69fa      	ldr	r2, [r7, #28]
 80078cc:	440a      	add	r2, r1
 80078ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078d2:	0cdb      	lsrs	r3, r3, #19
 80078d4:	04db      	lsls	r3, r3, #19
 80078d6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80078d8:	69bb      	ldr	r3, [r7, #24]
 80078da:	015a      	lsls	r2, r3, #5
 80078dc:	69fb      	ldr	r3, [r7, #28]
 80078de:	4413      	add	r3, r2
 80078e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078e4:	691b      	ldr	r3, [r3, #16]
 80078e6:	69ba      	ldr	r2, [r7, #24]
 80078e8:	0151      	lsls	r1, r2, #5
 80078ea:	69fa      	ldr	r2, [r7, #28]
 80078ec:	440a      	add	r2, r1
 80078ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078f2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80078f6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80078fa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80078fc:	69bb      	ldr	r3, [r7, #24]
 80078fe:	015a      	lsls	r2, r3, #5
 8007900:	69fb      	ldr	r3, [r7, #28]
 8007902:	4413      	add	r3, r2
 8007904:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007908:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	6959      	ldr	r1, [r3, #20]
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	440b      	add	r3, r1
 8007914:	1e59      	subs	r1, r3, #1
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	689b      	ldr	r3, [r3, #8]
 800791a:	fbb1 f3f3 	udiv	r3, r1, r3
 800791e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007920:	4b9d      	ldr	r3, [pc, #628]	; (8007b98 <USB_EPStartXfer+0x370>)
 8007922:	400b      	ands	r3, r1
 8007924:	69b9      	ldr	r1, [r7, #24]
 8007926:	0148      	lsls	r0, r1, #5
 8007928:	69f9      	ldr	r1, [r7, #28]
 800792a:	4401      	add	r1, r0
 800792c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007930:	4313      	orrs	r3, r2
 8007932:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007934:	69bb      	ldr	r3, [r7, #24]
 8007936:	015a      	lsls	r2, r3, #5
 8007938:	69fb      	ldr	r3, [r7, #28]
 800793a:	4413      	add	r3, r2
 800793c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007940:	691a      	ldr	r2, [r3, #16]
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	695b      	ldr	r3, [r3, #20]
 8007946:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800794a:	69b9      	ldr	r1, [r7, #24]
 800794c:	0148      	lsls	r0, r1, #5
 800794e:	69f9      	ldr	r1, [r7, #28]
 8007950:	4401      	add	r1, r0
 8007952:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007956:	4313      	orrs	r3, r2
 8007958:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	78db      	ldrb	r3, [r3, #3]
 800795e:	2b01      	cmp	r3, #1
 8007960:	d11f      	bne.n	80079a2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007962:	69bb      	ldr	r3, [r7, #24]
 8007964:	015a      	lsls	r2, r3, #5
 8007966:	69fb      	ldr	r3, [r7, #28]
 8007968:	4413      	add	r3, r2
 800796a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800796e:	691b      	ldr	r3, [r3, #16]
 8007970:	69ba      	ldr	r2, [r7, #24]
 8007972:	0151      	lsls	r1, r2, #5
 8007974:	69fa      	ldr	r2, [r7, #28]
 8007976:	440a      	add	r2, r1
 8007978:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800797c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007980:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007982:	69bb      	ldr	r3, [r7, #24]
 8007984:	015a      	lsls	r2, r3, #5
 8007986:	69fb      	ldr	r3, [r7, #28]
 8007988:	4413      	add	r3, r2
 800798a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800798e:	691b      	ldr	r3, [r3, #16]
 8007990:	69ba      	ldr	r2, [r7, #24]
 8007992:	0151      	lsls	r1, r2, #5
 8007994:	69fa      	ldr	r2, [r7, #28]
 8007996:	440a      	add	r2, r1
 8007998:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800799c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80079a0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80079a2:	79fb      	ldrb	r3, [r7, #7]
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	d14b      	bne.n	8007a40 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	691b      	ldr	r3, [r3, #16]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d009      	beq.n	80079c4 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80079b0:	69bb      	ldr	r3, [r7, #24]
 80079b2:	015a      	lsls	r2, r3, #5
 80079b4:	69fb      	ldr	r3, [r7, #28]
 80079b6:	4413      	add	r3, r2
 80079b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079bc:	461a      	mov	r2, r3
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	691b      	ldr	r3, [r3, #16]
 80079c2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	78db      	ldrb	r3, [r3, #3]
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d128      	bne.n	8007a1e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80079cc:	69fb      	ldr	r3, [r7, #28]
 80079ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079d2:	689b      	ldr	r3, [r3, #8]
 80079d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d110      	bne.n	80079fe <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80079dc:	69bb      	ldr	r3, [r7, #24]
 80079de:	015a      	lsls	r2, r3, #5
 80079e0:	69fb      	ldr	r3, [r7, #28]
 80079e2:	4413      	add	r3, r2
 80079e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	69ba      	ldr	r2, [r7, #24]
 80079ec:	0151      	lsls	r1, r2, #5
 80079ee:	69fa      	ldr	r2, [r7, #28]
 80079f0:	440a      	add	r2, r1
 80079f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079f6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80079fa:	6013      	str	r3, [r2, #0]
 80079fc:	e00f      	b.n	8007a1e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80079fe:	69bb      	ldr	r3, [r7, #24]
 8007a00:	015a      	lsls	r2, r3, #5
 8007a02:	69fb      	ldr	r3, [r7, #28]
 8007a04:	4413      	add	r3, r2
 8007a06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	69ba      	ldr	r2, [r7, #24]
 8007a0e:	0151      	lsls	r1, r2, #5
 8007a10:	69fa      	ldr	r2, [r7, #28]
 8007a12:	440a      	add	r2, r1
 8007a14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a1c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007a1e:	69bb      	ldr	r3, [r7, #24]
 8007a20:	015a      	lsls	r2, r3, #5
 8007a22:	69fb      	ldr	r3, [r7, #28]
 8007a24:	4413      	add	r3, r2
 8007a26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	69ba      	ldr	r2, [r7, #24]
 8007a2e:	0151      	lsls	r1, r2, #5
 8007a30:	69fa      	ldr	r2, [r7, #28]
 8007a32:	440a      	add	r2, r1
 8007a34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a38:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007a3c:	6013      	str	r3, [r2, #0]
 8007a3e:	e12f      	b.n	8007ca0 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007a40:	69bb      	ldr	r3, [r7, #24]
 8007a42:	015a      	lsls	r2, r3, #5
 8007a44:	69fb      	ldr	r3, [r7, #28]
 8007a46:	4413      	add	r3, r2
 8007a48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	69ba      	ldr	r2, [r7, #24]
 8007a50:	0151      	lsls	r1, r2, #5
 8007a52:	69fa      	ldr	r2, [r7, #28]
 8007a54:	440a      	add	r2, r1
 8007a56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a5a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007a5e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	78db      	ldrb	r3, [r3, #3]
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d015      	beq.n	8007a94 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	695b      	ldr	r3, [r3, #20]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	f000 8117 	beq.w	8007ca0 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007a72:	69fb      	ldr	r3, [r7, #28]
 8007a74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	781b      	ldrb	r3, [r3, #0]
 8007a7e:	f003 030f 	and.w	r3, r3, #15
 8007a82:	2101      	movs	r1, #1
 8007a84:	fa01 f303 	lsl.w	r3, r1, r3
 8007a88:	69f9      	ldr	r1, [r7, #28]
 8007a8a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	634b      	str	r3, [r1, #52]	; 0x34
 8007a92:	e105      	b.n	8007ca0 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007a94:	69fb      	ldr	r3, [r7, #28]
 8007a96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d110      	bne.n	8007ac6 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007aa4:	69bb      	ldr	r3, [r7, #24]
 8007aa6:	015a      	lsls	r2, r3, #5
 8007aa8:	69fb      	ldr	r3, [r7, #28]
 8007aaa:	4413      	add	r3, r2
 8007aac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	69ba      	ldr	r2, [r7, #24]
 8007ab4:	0151      	lsls	r1, r2, #5
 8007ab6:	69fa      	ldr	r2, [r7, #28]
 8007ab8:	440a      	add	r2, r1
 8007aba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007abe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007ac2:	6013      	str	r3, [r2, #0]
 8007ac4:	e00f      	b.n	8007ae6 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007ac6:	69bb      	ldr	r3, [r7, #24]
 8007ac8:	015a      	lsls	r2, r3, #5
 8007aca:	69fb      	ldr	r3, [r7, #28]
 8007acc:	4413      	add	r3, r2
 8007ace:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	69ba      	ldr	r2, [r7, #24]
 8007ad6:	0151      	lsls	r1, r2, #5
 8007ad8:	69fa      	ldr	r2, [r7, #28]
 8007ada:	440a      	add	r2, r1
 8007adc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ae0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ae4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	68d9      	ldr	r1, [r3, #12]
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	781a      	ldrb	r2, [r3, #0]
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	695b      	ldr	r3, [r3, #20]
 8007af2:	b298      	uxth	r0, r3
 8007af4:	79fb      	ldrb	r3, [r7, #7]
 8007af6:	9300      	str	r3, [sp, #0]
 8007af8:	4603      	mov	r3, r0
 8007afa:	68f8      	ldr	r0, [r7, #12]
 8007afc:	f000 fa2b 	bl	8007f56 <USB_WritePacket>
 8007b00:	e0ce      	b.n	8007ca0 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007b02:	69bb      	ldr	r3, [r7, #24]
 8007b04:	015a      	lsls	r2, r3, #5
 8007b06:	69fb      	ldr	r3, [r7, #28]
 8007b08:	4413      	add	r3, r2
 8007b0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b0e:	691b      	ldr	r3, [r3, #16]
 8007b10:	69ba      	ldr	r2, [r7, #24]
 8007b12:	0151      	lsls	r1, r2, #5
 8007b14:	69fa      	ldr	r2, [r7, #28]
 8007b16:	440a      	add	r2, r1
 8007b18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b1c:	0cdb      	lsrs	r3, r3, #19
 8007b1e:	04db      	lsls	r3, r3, #19
 8007b20:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007b22:	69bb      	ldr	r3, [r7, #24]
 8007b24:	015a      	lsls	r2, r3, #5
 8007b26:	69fb      	ldr	r3, [r7, #28]
 8007b28:	4413      	add	r3, r2
 8007b2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b2e:	691b      	ldr	r3, [r3, #16]
 8007b30:	69ba      	ldr	r2, [r7, #24]
 8007b32:	0151      	lsls	r1, r2, #5
 8007b34:	69fa      	ldr	r2, [r7, #28]
 8007b36:	440a      	add	r2, r1
 8007b38:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b3c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007b40:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007b44:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	695b      	ldr	r3, [r3, #20]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d126      	bne.n	8007b9c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007b4e:	69bb      	ldr	r3, [r7, #24]
 8007b50:	015a      	lsls	r2, r3, #5
 8007b52:	69fb      	ldr	r3, [r7, #28]
 8007b54:	4413      	add	r3, r2
 8007b56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b5a:	691a      	ldr	r2, [r3, #16]
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	689b      	ldr	r3, [r3, #8]
 8007b60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b64:	69b9      	ldr	r1, [r7, #24]
 8007b66:	0148      	lsls	r0, r1, #5
 8007b68:	69f9      	ldr	r1, [r7, #28]
 8007b6a:	4401      	add	r1, r0
 8007b6c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007b70:	4313      	orrs	r3, r2
 8007b72:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007b74:	69bb      	ldr	r3, [r7, #24]
 8007b76:	015a      	lsls	r2, r3, #5
 8007b78:	69fb      	ldr	r3, [r7, #28]
 8007b7a:	4413      	add	r3, r2
 8007b7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b80:	691b      	ldr	r3, [r3, #16]
 8007b82:	69ba      	ldr	r2, [r7, #24]
 8007b84:	0151      	lsls	r1, r2, #5
 8007b86:	69fa      	ldr	r2, [r7, #28]
 8007b88:	440a      	add	r2, r1
 8007b8a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b8e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007b92:	6113      	str	r3, [r2, #16]
 8007b94:	e036      	b.n	8007c04 <USB_EPStartXfer+0x3dc>
 8007b96:	bf00      	nop
 8007b98:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	695a      	ldr	r2, [r3, #20]
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	689b      	ldr	r3, [r3, #8]
 8007ba4:	4413      	add	r3, r2
 8007ba6:	1e5a      	subs	r2, r3, #1
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bb0:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007bb2:	69bb      	ldr	r3, [r7, #24]
 8007bb4:	015a      	lsls	r2, r3, #5
 8007bb6:	69fb      	ldr	r3, [r7, #28]
 8007bb8:	4413      	add	r3, r2
 8007bba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bbe:	691a      	ldr	r2, [r3, #16]
 8007bc0:	8afb      	ldrh	r3, [r7, #22]
 8007bc2:	04d9      	lsls	r1, r3, #19
 8007bc4:	4b39      	ldr	r3, [pc, #228]	; (8007cac <USB_EPStartXfer+0x484>)
 8007bc6:	400b      	ands	r3, r1
 8007bc8:	69b9      	ldr	r1, [r7, #24]
 8007bca:	0148      	lsls	r0, r1, #5
 8007bcc:	69f9      	ldr	r1, [r7, #28]
 8007bce:	4401      	add	r1, r0
 8007bd0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8007bd8:	69bb      	ldr	r3, [r7, #24]
 8007bda:	015a      	lsls	r2, r3, #5
 8007bdc:	69fb      	ldr	r3, [r7, #28]
 8007bde:	4413      	add	r3, r2
 8007be0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007be4:	691a      	ldr	r2, [r3, #16]
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	689b      	ldr	r3, [r3, #8]
 8007bea:	8af9      	ldrh	r1, [r7, #22]
 8007bec:	fb01 f303 	mul.w	r3, r1, r3
 8007bf0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007bf4:	69b9      	ldr	r1, [r7, #24]
 8007bf6:	0148      	lsls	r0, r1, #5
 8007bf8:	69f9      	ldr	r1, [r7, #28]
 8007bfa:	4401      	add	r1, r0
 8007bfc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007c00:	4313      	orrs	r3, r2
 8007c02:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007c04:	79fb      	ldrb	r3, [r7, #7]
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d10d      	bne.n	8007c26 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	68db      	ldr	r3, [r3, #12]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d009      	beq.n	8007c26 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	68d9      	ldr	r1, [r3, #12]
 8007c16:	69bb      	ldr	r3, [r7, #24]
 8007c18:	015a      	lsls	r2, r3, #5
 8007c1a:	69fb      	ldr	r3, [r7, #28]
 8007c1c:	4413      	add	r3, r2
 8007c1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c22:	460a      	mov	r2, r1
 8007c24:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	78db      	ldrb	r3, [r3, #3]
 8007c2a:	2b01      	cmp	r3, #1
 8007c2c:	d128      	bne.n	8007c80 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007c2e:	69fb      	ldr	r3, [r7, #28]
 8007c30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c34:	689b      	ldr	r3, [r3, #8]
 8007c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d110      	bne.n	8007c60 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007c3e:	69bb      	ldr	r3, [r7, #24]
 8007c40:	015a      	lsls	r2, r3, #5
 8007c42:	69fb      	ldr	r3, [r7, #28]
 8007c44:	4413      	add	r3, r2
 8007c46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	69ba      	ldr	r2, [r7, #24]
 8007c4e:	0151      	lsls	r1, r2, #5
 8007c50:	69fa      	ldr	r2, [r7, #28]
 8007c52:	440a      	add	r2, r1
 8007c54:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c58:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007c5c:	6013      	str	r3, [r2, #0]
 8007c5e:	e00f      	b.n	8007c80 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007c60:	69bb      	ldr	r3, [r7, #24]
 8007c62:	015a      	lsls	r2, r3, #5
 8007c64:	69fb      	ldr	r3, [r7, #28]
 8007c66:	4413      	add	r3, r2
 8007c68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	69ba      	ldr	r2, [r7, #24]
 8007c70:	0151      	lsls	r1, r2, #5
 8007c72:	69fa      	ldr	r2, [r7, #28]
 8007c74:	440a      	add	r2, r1
 8007c76:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c7e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007c80:	69bb      	ldr	r3, [r7, #24]
 8007c82:	015a      	lsls	r2, r3, #5
 8007c84:	69fb      	ldr	r3, [r7, #28]
 8007c86:	4413      	add	r3, r2
 8007c88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	69ba      	ldr	r2, [r7, #24]
 8007c90:	0151      	lsls	r1, r2, #5
 8007c92:	69fa      	ldr	r2, [r7, #28]
 8007c94:	440a      	add	r2, r1
 8007c96:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c9a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007c9e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007ca0:	2300      	movs	r3, #0
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3720      	adds	r7, #32
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bd80      	pop	{r7, pc}
 8007caa:	bf00      	nop
 8007cac:	1ff80000 	.word	0x1ff80000

08007cb0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b087      	sub	sp, #28
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	60f8      	str	r0, [r7, #12]
 8007cb8:	60b9      	str	r1, [r7, #8]
 8007cba:	4613      	mov	r3, r2
 8007cbc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	781b      	ldrb	r3, [r3, #0]
 8007cc6:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	785b      	ldrb	r3, [r3, #1]
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	f040 80cd 	bne.w	8007e6c <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	695b      	ldr	r3, [r3, #20]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d132      	bne.n	8007d40 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007cda:	693b      	ldr	r3, [r7, #16]
 8007cdc:	015a      	lsls	r2, r3, #5
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	4413      	add	r3, r2
 8007ce2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ce6:	691b      	ldr	r3, [r3, #16]
 8007ce8:	693a      	ldr	r2, [r7, #16]
 8007cea:	0151      	lsls	r1, r2, #5
 8007cec:	697a      	ldr	r2, [r7, #20]
 8007cee:	440a      	add	r2, r1
 8007cf0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007cf4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007cf8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007cfc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	015a      	lsls	r2, r3, #5
 8007d02:	697b      	ldr	r3, [r7, #20]
 8007d04:	4413      	add	r3, r2
 8007d06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d0a:	691b      	ldr	r3, [r3, #16]
 8007d0c:	693a      	ldr	r2, [r7, #16]
 8007d0e:	0151      	lsls	r1, r2, #5
 8007d10:	697a      	ldr	r2, [r7, #20]
 8007d12:	440a      	add	r2, r1
 8007d14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d18:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007d1c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007d1e:	693b      	ldr	r3, [r7, #16]
 8007d20:	015a      	lsls	r2, r3, #5
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	4413      	add	r3, r2
 8007d26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d2a:	691b      	ldr	r3, [r3, #16]
 8007d2c:	693a      	ldr	r2, [r7, #16]
 8007d2e:	0151      	lsls	r1, r2, #5
 8007d30:	697a      	ldr	r2, [r7, #20]
 8007d32:	440a      	add	r2, r1
 8007d34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d38:	0cdb      	lsrs	r3, r3, #19
 8007d3a:	04db      	lsls	r3, r3, #19
 8007d3c:	6113      	str	r3, [r2, #16]
 8007d3e:	e04e      	b.n	8007dde <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	015a      	lsls	r2, r3, #5
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	4413      	add	r3, r2
 8007d48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d4c:	691b      	ldr	r3, [r3, #16]
 8007d4e:	693a      	ldr	r2, [r7, #16]
 8007d50:	0151      	lsls	r1, r2, #5
 8007d52:	697a      	ldr	r2, [r7, #20]
 8007d54:	440a      	add	r2, r1
 8007d56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d5a:	0cdb      	lsrs	r3, r3, #19
 8007d5c:	04db      	lsls	r3, r3, #19
 8007d5e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007d60:	693b      	ldr	r3, [r7, #16]
 8007d62:	015a      	lsls	r2, r3, #5
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	4413      	add	r3, r2
 8007d68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d6c:	691b      	ldr	r3, [r3, #16]
 8007d6e:	693a      	ldr	r2, [r7, #16]
 8007d70:	0151      	lsls	r1, r2, #5
 8007d72:	697a      	ldr	r2, [r7, #20]
 8007d74:	440a      	add	r2, r1
 8007d76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d7a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007d7e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007d82:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	695a      	ldr	r2, [r3, #20]
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	689b      	ldr	r3, [r3, #8]
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	d903      	bls.n	8007d98 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	689a      	ldr	r2, [r3, #8]
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	015a      	lsls	r2, r3, #5
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	4413      	add	r3, r2
 8007da0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007da4:	691b      	ldr	r3, [r3, #16]
 8007da6:	693a      	ldr	r2, [r7, #16]
 8007da8:	0151      	lsls	r1, r2, #5
 8007daa:	697a      	ldr	r2, [r7, #20]
 8007dac:	440a      	add	r2, r1
 8007dae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007db2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007db6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	015a      	lsls	r2, r3, #5
 8007dbc:	697b      	ldr	r3, [r7, #20]
 8007dbe:	4413      	add	r3, r2
 8007dc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dc4:	691a      	ldr	r2, [r3, #16]
 8007dc6:	68bb      	ldr	r3, [r7, #8]
 8007dc8:	695b      	ldr	r3, [r3, #20]
 8007dca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007dce:	6939      	ldr	r1, [r7, #16]
 8007dd0:	0148      	lsls	r0, r1, #5
 8007dd2:	6979      	ldr	r1, [r7, #20]
 8007dd4:	4401      	add	r1, r0
 8007dd6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007dde:	79fb      	ldrb	r3, [r7, #7]
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d11e      	bne.n	8007e22 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	691b      	ldr	r3, [r3, #16]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d009      	beq.n	8007e00 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007dec:	693b      	ldr	r3, [r7, #16]
 8007dee:	015a      	lsls	r2, r3, #5
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	4413      	add	r3, r2
 8007df4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007df8:	461a      	mov	r2, r3
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	691b      	ldr	r3, [r3, #16]
 8007dfe:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007e00:	693b      	ldr	r3, [r7, #16]
 8007e02:	015a      	lsls	r2, r3, #5
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	4413      	add	r3, r2
 8007e08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	693a      	ldr	r2, [r7, #16]
 8007e10:	0151      	lsls	r1, r2, #5
 8007e12:	697a      	ldr	r2, [r7, #20]
 8007e14:	440a      	add	r2, r1
 8007e16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e1a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007e1e:	6013      	str	r3, [r2, #0]
 8007e20:	e092      	b.n	8007f48 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	015a      	lsls	r2, r3, #5
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	4413      	add	r3, r2
 8007e2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	693a      	ldr	r2, [r7, #16]
 8007e32:	0151      	lsls	r1, r2, #5
 8007e34:	697a      	ldr	r2, [r7, #20]
 8007e36:	440a      	add	r2, r1
 8007e38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e3c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007e40:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	695b      	ldr	r3, [r3, #20]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d07e      	beq.n	8007f48 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	781b      	ldrb	r3, [r3, #0]
 8007e56:	f003 030f 	and.w	r3, r3, #15
 8007e5a:	2101      	movs	r1, #1
 8007e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8007e60:	6979      	ldr	r1, [r7, #20]
 8007e62:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e66:	4313      	orrs	r3, r2
 8007e68:	634b      	str	r3, [r1, #52]	; 0x34
 8007e6a:	e06d      	b.n	8007f48 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	015a      	lsls	r2, r3, #5
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	4413      	add	r3, r2
 8007e74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e78:	691b      	ldr	r3, [r3, #16]
 8007e7a:	693a      	ldr	r2, [r7, #16]
 8007e7c:	0151      	lsls	r1, r2, #5
 8007e7e:	697a      	ldr	r2, [r7, #20]
 8007e80:	440a      	add	r2, r1
 8007e82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e86:	0cdb      	lsrs	r3, r3, #19
 8007e88:	04db      	lsls	r3, r3, #19
 8007e8a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	015a      	lsls	r2, r3, #5
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	4413      	add	r3, r2
 8007e94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e98:	691b      	ldr	r3, [r3, #16]
 8007e9a:	693a      	ldr	r2, [r7, #16]
 8007e9c:	0151      	lsls	r1, r2, #5
 8007e9e:	697a      	ldr	r2, [r7, #20]
 8007ea0:	440a      	add	r2, r1
 8007ea2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ea6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007eaa:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007eae:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	695b      	ldr	r3, [r3, #20]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d003      	beq.n	8007ec0 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	689a      	ldr	r2, [r3, #8]
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	015a      	lsls	r2, r3, #5
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	4413      	add	r3, r2
 8007ec8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ecc:	691b      	ldr	r3, [r3, #16]
 8007ece:	693a      	ldr	r2, [r7, #16]
 8007ed0:	0151      	lsls	r1, r2, #5
 8007ed2:	697a      	ldr	r2, [r7, #20]
 8007ed4:	440a      	add	r2, r1
 8007ed6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007eda:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007ede:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	015a      	lsls	r2, r3, #5
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	4413      	add	r3, r2
 8007ee8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007eec:	691a      	ldr	r2, [r3, #16]
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ef6:	6939      	ldr	r1, [r7, #16]
 8007ef8:	0148      	lsls	r0, r1, #5
 8007efa:	6979      	ldr	r1, [r7, #20]
 8007efc:	4401      	add	r1, r0
 8007efe:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007f02:	4313      	orrs	r3, r2
 8007f04:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8007f06:	79fb      	ldrb	r3, [r7, #7]
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d10d      	bne.n	8007f28 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	68db      	ldr	r3, [r3, #12]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d009      	beq.n	8007f28 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	68d9      	ldr	r1, [r3, #12]
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	015a      	lsls	r2, r3, #5
 8007f1c:	697b      	ldr	r3, [r7, #20]
 8007f1e:	4413      	add	r3, r2
 8007f20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f24:	460a      	mov	r2, r1
 8007f26:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007f28:	693b      	ldr	r3, [r7, #16]
 8007f2a:	015a      	lsls	r2, r3, #5
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	4413      	add	r3, r2
 8007f30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	693a      	ldr	r2, [r7, #16]
 8007f38:	0151      	lsls	r1, r2, #5
 8007f3a:	697a      	ldr	r2, [r7, #20]
 8007f3c:	440a      	add	r2, r1
 8007f3e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f42:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007f46:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007f48:	2300      	movs	r3, #0
}
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	371c      	adds	r7, #28
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f54:	4770      	bx	lr

08007f56 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007f56:	b480      	push	{r7}
 8007f58:	b089      	sub	sp, #36	; 0x24
 8007f5a:	af00      	add	r7, sp, #0
 8007f5c:	60f8      	str	r0, [r7, #12]
 8007f5e:	60b9      	str	r1, [r7, #8]
 8007f60:	4611      	mov	r1, r2
 8007f62:	461a      	mov	r2, r3
 8007f64:	460b      	mov	r3, r1
 8007f66:	71fb      	strb	r3, [r7, #7]
 8007f68:	4613      	mov	r3, r2
 8007f6a:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007f74:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d123      	bne.n	8007fc4 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007f7c:	88bb      	ldrh	r3, [r7, #4]
 8007f7e:	3303      	adds	r3, #3
 8007f80:	089b      	lsrs	r3, r3, #2
 8007f82:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007f84:	2300      	movs	r3, #0
 8007f86:	61bb      	str	r3, [r7, #24]
 8007f88:	e018      	b.n	8007fbc <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007f8a:	79fb      	ldrb	r3, [r7, #7]
 8007f8c:	031a      	lsls	r2, r3, #12
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	4413      	add	r3, r2
 8007f92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f96:	461a      	mov	r2, r3
 8007f98:	69fb      	ldr	r3, [r7, #28]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007f9e:	69fb      	ldr	r3, [r7, #28]
 8007fa0:	3301      	adds	r3, #1
 8007fa2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007fa4:	69fb      	ldr	r3, [r7, #28]
 8007fa6:	3301      	adds	r3, #1
 8007fa8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007faa:	69fb      	ldr	r3, [r7, #28]
 8007fac:	3301      	adds	r3, #1
 8007fae:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007fb0:	69fb      	ldr	r3, [r7, #28]
 8007fb2:	3301      	adds	r3, #1
 8007fb4:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007fb6:	69bb      	ldr	r3, [r7, #24]
 8007fb8:	3301      	adds	r3, #1
 8007fba:	61bb      	str	r3, [r7, #24]
 8007fbc:	69ba      	ldr	r2, [r7, #24]
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	429a      	cmp	r2, r3
 8007fc2:	d3e2      	bcc.n	8007f8a <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007fc4:	2300      	movs	r3, #0
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	3724      	adds	r7, #36	; 0x24
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd0:	4770      	bx	lr

08007fd2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007fd2:	b480      	push	{r7}
 8007fd4:	b08b      	sub	sp, #44	; 0x2c
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	60f8      	str	r0, [r7, #12]
 8007fda:	60b9      	str	r1, [r7, #8]
 8007fdc:	4613      	mov	r3, r2
 8007fde:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007fe8:	88fb      	ldrh	r3, [r7, #6]
 8007fea:	089b      	lsrs	r3, r3, #2
 8007fec:	b29b      	uxth	r3, r3
 8007fee:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007ff0:	88fb      	ldrh	r3, [r7, #6]
 8007ff2:	f003 0303 	and.w	r3, r3, #3
 8007ff6:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	623b      	str	r3, [r7, #32]
 8007ffc:	e014      	b.n	8008028 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007ffe:	69bb      	ldr	r3, [r7, #24]
 8008000:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008004:	681a      	ldr	r2, [r3, #0]
 8008006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008008:	601a      	str	r2, [r3, #0]
    pDest++;
 800800a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800800c:	3301      	adds	r3, #1
 800800e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008012:	3301      	adds	r3, #1
 8008014:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008018:	3301      	adds	r3, #1
 800801a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800801c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800801e:	3301      	adds	r3, #1
 8008020:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008022:	6a3b      	ldr	r3, [r7, #32]
 8008024:	3301      	adds	r3, #1
 8008026:	623b      	str	r3, [r7, #32]
 8008028:	6a3a      	ldr	r2, [r7, #32]
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	429a      	cmp	r2, r3
 800802e:	d3e6      	bcc.n	8007ffe <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008030:	8bfb      	ldrh	r3, [r7, #30]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d01e      	beq.n	8008074 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008036:	2300      	movs	r3, #0
 8008038:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800803a:	69bb      	ldr	r3, [r7, #24]
 800803c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008040:	461a      	mov	r2, r3
 8008042:	f107 0310 	add.w	r3, r7, #16
 8008046:	6812      	ldr	r2, [r2, #0]
 8008048:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800804a:	693a      	ldr	r2, [r7, #16]
 800804c:	6a3b      	ldr	r3, [r7, #32]
 800804e:	b2db      	uxtb	r3, r3
 8008050:	00db      	lsls	r3, r3, #3
 8008052:	fa22 f303 	lsr.w	r3, r2, r3
 8008056:	b2da      	uxtb	r2, r3
 8008058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800805a:	701a      	strb	r2, [r3, #0]
      i++;
 800805c:	6a3b      	ldr	r3, [r7, #32]
 800805e:	3301      	adds	r3, #1
 8008060:	623b      	str	r3, [r7, #32]
      pDest++;
 8008062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008064:	3301      	adds	r3, #1
 8008066:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008068:	8bfb      	ldrh	r3, [r7, #30]
 800806a:	3b01      	subs	r3, #1
 800806c:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800806e:	8bfb      	ldrh	r3, [r7, #30]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d1ea      	bne.n	800804a <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008076:	4618      	mov	r0, r3
 8008078:	372c      	adds	r7, #44	; 0x2c
 800807a:	46bd      	mov	sp, r7
 800807c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008080:	4770      	bx	lr

08008082 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008082:	b480      	push	{r7}
 8008084:	b085      	sub	sp, #20
 8008086:	af00      	add	r7, sp, #0
 8008088:	6078      	str	r0, [r7, #4]
 800808a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	781b      	ldrb	r3, [r3, #0]
 8008094:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	785b      	ldrb	r3, [r3, #1]
 800809a:	2b01      	cmp	r3, #1
 800809c:	d12c      	bne.n	80080f8 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	015a      	lsls	r2, r3, #5
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	4413      	add	r3, r2
 80080a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	db12      	blt.n	80080d6 <USB_EPSetStall+0x54>
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d00f      	beq.n	80080d6 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	015a      	lsls	r2, r3, #5
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	4413      	add	r3, r2
 80080be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	68ba      	ldr	r2, [r7, #8]
 80080c6:	0151      	lsls	r1, r2, #5
 80080c8:	68fa      	ldr	r2, [r7, #12]
 80080ca:	440a      	add	r2, r1
 80080cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080d0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80080d4:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	015a      	lsls	r2, r3, #5
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	4413      	add	r3, r2
 80080de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	68ba      	ldr	r2, [r7, #8]
 80080e6:	0151      	lsls	r1, r2, #5
 80080e8:	68fa      	ldr	r2, [r7, #12]
 80080ea:	440a      	add	r2, r1
 80080ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80080f4:	6013      	str	r3, [r2, #0]
 80080f6:	e02b      	b.n	8008150 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	015a      	lsls	r2, r3, #5
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	4413      	add	r3, r2
 8008100:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	2b00      	cmp	r3, #0
 8008108:	db12      	blt.n	8008130 <USB_EPSetStall+0xae>
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d00f      	beq.n	8008130 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	015a      	lsls	r2, r3, #5
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	4413      	add	r3, r2
 8008118:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	68ba      	ldr	r2, [r7, #8]
 8008120:	0151      	lsls	r1, r2, #5
 8008122:	68fa      	ldr	r2, [r7, #12]
 8008124:	440a      	add	r2, r1
 8008126:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800812a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800812e:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	015a      	lsls	r2, r3, #5
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	4413      	add	r3, r2
 8008138:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	68ba      	ldr	r2, [r7, #8]
 8008140:	0151      	lsls	r1, r2, #5
 8008142:	68fa      	ldr	r2, [r7, #12]
 8008144:	440a      	add	r2, r1
 8008146:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800814a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800814e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008150:	2300      	movs	r3, #0
}
 8008152:	4618      	mov	r0, r3
 8008154:	3714      	adds	r7, #20
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr

0800815e <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800815e:	b480      	push	{r7}
 8008160:	b085      	sub	sp, #20
 8008162:	af00      	add	r7, sp, #0
 8008164:	6078      	str	r0, [r7, #4]
 8008166:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	781b      	ldrb	r3, [r3, #0]
 8008170:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	785b      	ldrb	r3, [r3, #1]
 8008176:	2b01      	cmp	r3, #1
 8008178:	d128      	bne.n	80081cc <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	015a      	lsls	r2, r3, #5
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	4413      	add	r3, r2
 8008182:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	68ba      	ldr	r2, [r7, #8]
 800818a:	0151      	lsls	r1, r2, #5
 800818c:	68fa      	ldr	r2, [r7, #12]
 800818e:	440a      	add	r2, r1
 8008190:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008194:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008198:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	78db      	ldrb	r3, [r3, #3]
 800819e:	2b03      	cmp	r3, #3
 80081a0:	d003      	beq.n	80081aa <USB_EPClearStall+0x4c>
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	78db      	ldrb	r3, [r3, #3]
 80081a6:	2b02      	cmp	r3, #2
 80081a8:	d138      	bne.n	800821c <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	015a      	lsls	r2, r3, #5
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	4413      	add	r3, r2
 80081b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	68ba      	ldr	r2, [r7, #8]
 80081ba:	0151      	lsls	r1, r2, #5
 80081bc:	68fa      	ldr	r2, [r7, #12]
 80081be:	440a      	add	r2, r1
 80081c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80081c8:	6013      	str	r3, [r2, #0]
 80081ca:	e027      	b.n	800821c <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	015a      	lsls	r2, r3, #5
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	4413      	add	r3, r2
 80081d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	68ba      	ldr	r2, [r7, #8]
 80081dc:	0151      	lsls	r1, r2, #5
 80081de:	68fa      	ldr	r2, [r7, #12]
 80081e0:	440a      	add	r2, r1
 80081e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80081e6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80081ea:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	78db      	ldrb	r3, [r3, #3]
 80081f0:	2b03      	cmp	r3, #3
 80081f2:	d003      	beq.n	80081fc <USB_EPClearStall+0x9e>
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	78db      	ldrb	r3, [r3, #3]
 80081f8:	2b02      	cmp	r3, #2
 80081fa:	d10f      	bne.n	800821c <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	015a      	lsls	r2, r3, #5
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	4413      	add	r3, r2
 8008204:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	68ba      	ldr	r2, [r7, #8]
 800820c:	0151      	lsls	r1, r2, #5
 800820e:	68fa      	ldr	r2, [r7, #12]
 8008210:	440a      	add	r2, r1
 8008212:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008216:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800821a:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800821c:	2300      	movs	r3, #0
}
 800821e:	4618      	mov	r0, r3
 8008220:	3714      	adds	r7, #20
 8008222:	46bd      	mov	sp, r7
 8008224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008228:	4770      	bx	lr

0800822a <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800822a:	b480      	push	{r7}
 800822c:	b085      	sub	sp, #20
 800822e:	af00      	add	r7, sp, #0
 8008230:	6078      	str	r0, [r7, #4]
 8008232:	460b      	mov	r3, r1
 8008234:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	68fa      	ldr	r2, [r7, #12]
 8008244:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008248:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800824c:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	78fb      	ldrb	r3, [r7, #3]
 8008258:	011b      	lsls	r3, r3, #4
 800825a:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800825e:	68f9      	ldr	r1, [r7, #12]
 8008260:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008264:	4313      	orrs	r3, r2
 8008266:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008268:	2300      	movs	r3, #0
}
 800826a:	4618      	mov	r0, r3
 800826c:	3714      	adds	r7, #20
 800826e:	46bd      	mov	sp, r7
 8008270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008274:	4770      	bx	lr

08008276 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008276:	b480      	push	{r7}
 8008278:	b085      	sub	sp, #20
 800827a:	af00      	add	r7, sp, #0
 800827c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	68fa      	ldr	r2, [r7, #12]
 800828c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008290:	f023 0303 	bic.w	r3, r3, #3
 8008294:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800829c:	685b      	ldr	r3, [r3, #4]
 800829e:	68fa      	ldr	r2, [r7, #12]
 80082a0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80082a4:	f023 0302 	bic.w	r3, r3, #2
 80082a8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80082aa:	2300      	movs	r3, #0
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3714      	adds	r7, #20
 80082b0:	46bd      	mov	sp, r7
 80082b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b6:	4770      	bx	lr

080082b8 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b085      	sub	sp, #20
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	68fa      	ldr	r2, [r7, #12]
 80082ce:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80082d2:	f023 0303 	bic.w	r3, r3, #3
 80082d6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	68fa      	ldr	r2, [r7, #12]
 80082e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80082e6:	f043 0302 	orr.w	r3, r3, #2
 80082ea:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80082ec:	2300      	movs	r3, #0
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3714      	adds	r7, #20
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr

080082fa <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80082fa:	b480      	push	{r7}
 80082fc:	b085      	sub	sp, #20
 80082fe:	af00      	add	r7, sp, #0
 8008300:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	695b      	ldr	r3, [r3, #20]
 8008306:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	699b      	ldr	r3, [r3, #24]
 800830c:	68fa      	ldr	r2, [r7, #12]
 800830e:	4013      	ands	r3, r2
 8008310:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008312:	68fb      	ldr	r3, [r7, #12]
}
 8008314:	4618      	mov	r0, r3
 8008316:	3714      	adds	r7, #20
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr

08008320 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008320:	b480      	push	{r7}
 8008322:	b085      	sub	sp, #20
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008332:	699b      	ldr	r3, [r3, #24]
 8008334:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800833c:	69db      	ldr	r3, [r3, #28]
 800833e:	68ba      	ldr	r2, [r7, #8]
 8008340:	4013      	ands	r3, r2
 8008342:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	0c1b      	lsrs	r3, r3, #16
}
 8008348:	4618      	mov	r0, r3
 800834a:	3714      	adds	r7, #20
 800834c:	46bd      	mov	sp, r7
 800834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008352:	4770      	bx	lr

08008354 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008354:	b480      	push	{r7}
 8008356:	b085      	sub	sp, #20
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008366:	699b      	ldr	r3, [r3, #24]
 8008368:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008370:	69db      	ldr	r3, [r3, #28]
 8008372:	68ba      	ldr	r2, [r7, #8]
 8008374:	4013      	ands	r3, r2
 8008376:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	b29b      	uxth	r3, r3
}
 800837c:	4618      	mov	r0, r3
 800837e:	3714      	adds	r7, #20
 8008380:	46bd      	mov	sp, r7
 8008382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008386:	4770      	bx	lr

08008388 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008388:	b480      	push	{r7}
 800838a:	b085      	sub	sp, #20
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
 8008390:	460b      	mov	r3, r1
 8008392:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008398:	78fb      	ldrb	r3, [r7, #3]
 800839a:	015a      	lsls	r2, r3, #5
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	4413      	add	r3, r2
 80083a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083ae:	695b      	ldr	r3, [r3, #20]
 80083b0:	68ba      	ldr	r2, [r7, #8]
 80083b2:	4013      	ands	r3, r2
 80083b4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80083b6:	68bb      	ldr	r3, [r7, #8]
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3714      	adds	r7, #20
 80083bc:	46bd      	mov	sp, r7
 80083be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c2:	4770      	bx	lr

080083c4 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b087      	sub	sp, #28
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
 80083cc:	460b      	mov	r3, r1
 80083ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80083d4:	697b      	ldr	r3, [r7, #20]
 80083d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083da:	691b      	ldr	r3, [r3, #16]
 80083dc:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083e6:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80083e8:	78fb      	ldrb	r3, [r7, #3]
 80083ea:	f003 030f 	and.w	r3, r3, #15
 80083ee:	68fa      	ldr	r2, [r7, #12]
 80083f0:	fa22 f303 	lsr.w	r3, r2, r3
 80083f4:	01db      	lsls	r3, r3, #7
 80083f6:	b2db      	uxtb	r3, r3
 80083f8:	693a      	ldr	r2, [r7, #16]
 80083fa:	4313      	orrs	r3, r2
 80083fc:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80083fe:	78fb      	ldrb	r3, [r7, #3]
 8008400:	015a      	lsls	r2, r3, #5
 8008402:	697b      	ldr	r3, [r7, #20]
 8008404:	4413      	add	r3, r2
 8008406:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	693a      	ldr	r2, [r7, #16]
 800840e:	4013      	ands	r3, r2
 8008410:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008412:	68bb      	ldr	r3, [r7, #8]
}
 8008414:	4618      	mov	r0, r3
 8008416:	371c      	adds	r7, #28
 8008418:	46bd      	mov	sp, r7
 800841a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841e:	4770      	bx	lr

08008420 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008420:	b480      	push	{r7}
 8008422:	b083      	sub	sp, #12
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	695b      	ldr	r3, [r3, #20]
 800842c:	f003 0301 	and.w	r3, r3, #1
}
 8008430:	4618      	mov	r0, r3
 8008432:	370c      	adds	r7, #12
 8008434:	46bd      	mov	sp, r7
 8008436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843a:	4770      	bx	lr

0800843c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800843c:	b480      	push	{r7}
 800843e:	b085      	sub	sp, #20
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	68fa      	ldr	r2, [r7, #12]
 8008452:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008456:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800845a:	f023 0307 	bic.w	r3, r3, #7
 800845e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	68fa      	ldr	r2, [r7, #12]
 800846a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800846e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008472:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008474:	2300      	movs	r3, #0
}
 8008476:	4618      	mov	r0, r3
 8008478:	3714      	adds	r7, #20
 800847a:	46bd      	mov	sp, r7
 800847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008480:	4770      	bx	lr
	...

08008484 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008484:	b480      	push	{r7}
 8008486:	b087      	sub	sp, #28
 8008488:	af00      	add	r7, sp, #0
 800848a:	60f8      	str	r0, [r7, #12]
 800848c:	460b      	mov	r3, r1
 800848e:	607a      	str	r2, [r7, #4]
 8008490:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	333c      	adds	r3, #60	; 0x3c
 800849a:	3304      	adds	r3, #4
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	4a26      	ldr	r2, [pc, #152]	; (800853c <USB_EP0_OutStart+0xb8>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d90a      	bls.n	80084be <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80084a8:	697b      	ldr	r3, [r7, #20]
 80084aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80084b4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80084b8:	d101      	bne.n	80084be <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80084ba:	2300      	movs	r3, #0
 80084bc:	e037      	b.n	800852e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084c4:	461a      	mov	r2, r3
 80084c6:	2300      	movs	r3, #0
 80084c8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084d0:	691b      	ldr	r3, [r3, #16]
 80084d2:	697a      	ldr	r2, [r7, #20]
 80084d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084d8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80084dc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084e4:	691b      	ldr	r3, [r3, #16]
 80084e6:	697a      	ldr	r2, [r7, #20]
 80084e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084ec:	f043 0318 	orr.w	r3, r3, #24
 80084f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80084f2:	697b      	ldr	r3, [r7, #20]
 80084f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084f8:	691b      	ldr	r3, [r3, #16]
 80084fa:	697a      	ldr	r2, [r7, #20]
 80084fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008500:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008504:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008506:	7afb      	ldrb	r3, [r7, #11]
 8008508:	2b01      	cmp	r3, #1
 800850a:	d10f      	bne.n	800852c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008512:	461a      	mov	r2, r3
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	697a      	ldr	r2, [r7, #20]
 8008522:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008526:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800852a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800852c:	2300      	movs	r3, #0
}
 800852e:	4618      	mov	r0, r3
 8008530:	371c      	adds	r7, #28
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr
 800853a:	bf00      	nop
 800853c:	4f54300a 	.word	0x4f54300a

08008540 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008540:	b480      	push	{r7}
 8008542:	b085      	sub	sp, #20
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008548:	2300      	movs	r3, #0
 800854a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	3301      	adds	r3, #1
 8008550:	60fb      	str	r3, [r7, #12]
 8008552:	4a13      	ldr	r2, [pc, #76]	; (80085a0 <USB_CoreReset+0x60>)
 8008554:	4293      	cmp	r3, r2
 8008556:	d901      	bls.n	800855c <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8008558:	2303      	movs	r3, #3
 800855a:	e01a      	b.n	8008592 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	691b      	ldr	r3, [r3, #16]
 8008560:	2b00      	cmp	r3, #0
 8008562:	daf3      	bge.n	800854c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008564:	2300      	movs	r3, #0
 8008566:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	691b      	ldr	r3, [r3, #16]
 800856c:	f043 0201 	orr.w	r2, r3, #1
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	3301      	adds	r3, #1
 8008578:	60fb      	str	r3, [r7, #12]
 800857a:	4a09      	ldr	r2, [pc, #36]	; (80085a0 <USB_CoreReset+0x60>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d901      	bls.n	8008584 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8008580:	2303      	movs	r3, #3
 8008582:	e006      	b.n	8008592 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	691b      	ldr	r3, [r3, #16]
 8008588:	f003 0301 	and.w	r3, r3, #1
 800858c:	2b01      	cmp	r3, #1
 800858e:	d0f1      	beq.n	8008574 <USB_CoreReset+0x34>

  return HAL_OK;
 8008590:	2300      	movs	r3, #0
}
 8008592:	4618      	mov	r0, r3
 8008594:	3714      	adds	r7, #20
 8008596:	46bd      	mov	sp, r7
 8008598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859c:	4770      	bx	lr
 800859e:	bf00      	nop
 80085a0:	00030d40 	.word	0x00030d40

080085a4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b084      	sub	sp, #16
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
 80085ac:	460b      	mov	r3, r1
 80085ae:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80085b0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80085b4:	f002 fdc0 	bl	800b138 <USBD_static_malloc>
 80085b8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d105      	bne.n	80085cc <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2200      	movs	r2, #0
 80085c4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 80085c8:	2302      	movs	r3, #2
 80085ca:	e066      	b.n	800869a <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	68fa      	ldr	r2, [r7, #12]
 80085d0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	7c1b      	ldrb	r3, [r3, #16]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d119      	bne.n	8008610 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80085dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80085e0:	2202      	movs	r2, #2
 80085e2:	2181      	movs	r1, #129	; 0x81
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f002 fc84 	bl	800aef2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2201      	movs	r2, #1
 80085ee:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80085f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80085f4:	2202      	movs	r2, #2
 80085f6:	2101      	movs	r1, #1
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f002 fc7a 	bl	800aef2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2201      	movs	r2, #1
 8008602:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2210      	movs	r2, #16
 800860a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800860e:	e016      	b.n	800863e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008610:	2340      	movs	r3, #64	; 0x40
 8008612:	2202      	movs	r2, #2
 8008614:	2181      	movs	r1, #129	; 0x81
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f002 fc6b 	bl	800aef2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2201      	movs	r2, #1
 8008620:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008622:	2340      	movs	r3, #64	; 0x40
 8008624:	2202      	movs	r2, #2
 8008626:	2101      	movs	r1, #1
 8008628:	6878      	ldr	r0, [r7, #4]
 800862a:	f002 fc62 	bl	800aef2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2201      	movs	r2, #1
 8008632:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2210      	movs	r2, #16
 800863a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800863e:	2308      	movs	r3, #8
 8008640:	2203      	movs	r2, #3
 8008642:	2182      	movs	r1, #130	; 0x82
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f002 fc54 	bl	800aef2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2201      	movs	r2, #1
 800864e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	2200      	movs	r2, #0
 8008660:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2200      	movs	r2, #0
 8008668:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	7c1b      	ldrb	r3, [r3, #16]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d109      	bne.n	8008688 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800867a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800867e:	2101      	movs	r1, #1
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f002 fd25 	bl	800b0d0 <USBD_LL_PrepareReceive>
 8008686:	e007      	b.n	8008698 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800868e:	2340      	movs	r3, #64	; 0x40
 8008690:	2101      	movs	r1, #1
 8008692:	6878      	ldr	r0, [r7, #4]
 8008694:	f002 fd1c 	bl	800b0d0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008698:	2300      	movs	r3, #0
}
 800869a:	4618      	mov	r0, r3
 800869c:	3710      	adds	r7, #16
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}

080086a2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80086a2:	b580      	push	{r7, lr}
 80086a4:	b082      	sub	sp, #8
 80086a6:	af00      	add	r7, sp, #0
 80086a8:	6078      	str	r0, [r7, #4]
 80086aa:	460b      	mov	r3, r1
 80086ac:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80086ae:	2181      	movs	r1, #129	; 0x81
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f002 fc44 	bl	800af3e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2200      	movs	r2, #0
 80086ba:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80086bc:	2101      	movs	r1, #1
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f002 fc3d 	bl	800af3e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2200      	movs	r2, #0
 80086c8:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80086cc:	2182      	movs	r1, #130	; 0x82
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f002 fc35 	bl	800af3e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2200      	movs	r2, #0
 80086d8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2200      	movs	r2, #0
 80086e0:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d00e      	beq.n	800870c <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80086f4:	685b      	ldr	r3, [r3, #4]
 80086f6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80086fe:	4618      	mov	r0, r3
 8008700:	f002 fd28 	bl	800b154 <USBD_static_free>
    pdev->pClassData = NULL;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2200      	movs	r2, #0
 8008708:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800870c:	2300      	movs	r3, #0
}
 800870e:	4618      	mov	r0, r3
 8008710:	3708      	adds	r7, #8
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}
	...

08008718 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b086      	sub	sp, #24
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008728:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800872a:	2300      	movs	r3, #0
 800872c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800872e:	2300      	movs	r3, #0
 8008730:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008732:	2300      	movs	r3, #0
 8008734:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d101      	bne.n	8008740 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800873c:	2303      	movs	r3, #3
 800873e:	e0af      	b.n	80088a0 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	781b      	ldrb	r3, [r3, #0]
 8008744:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008748:	2b00      	cmp	r3, #0
 800874a:	d03f      	beq.n	80087cc <USBD_CDC_Setup+0xb4>
 800874c:	2b20      	cmp	r3, #32
 800874e:	f040 809f 	bne.w	8008890 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	88db      	ldrh	r3, [r3, #6]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d02e      	beq.n	80087b8 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	781b      	ldrb	r3, [r3, #0]
 800875e:	b25b      	sxtb	r3, r3
 8008760:	2b00      	cmp	r3, #0
 8008762:	da16      	bge.n	8008792 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800876a:	689b      	ldr	r3, [r3, #8]
 800876c:	683a      	ldr	r2, [r7, #0]
 800876e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8008770:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008772:	683a      	ldr	r2, [r7, #0]
 8008774:	88d2      	ldrh	r2, [r2, #6]
 8008776:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	88db      	ldrh	r3, [r3, #6]
 800877c:	2b07      	cmp	r3, #7
 800877e:	bf28      	it	cs
 8008780:	2307      	movcs	r3, #7
 8008782:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	89fa      	ldrh	r2, [r7, #14]
 8008788:	4619      	mov	r1, r3
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f001 fae9 	bl	8009d62 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8008790:	e085      	b.n	800889e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	785a      	ldrb	r2, [r3, #1]
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	88db      	ldrh	r3, [r3, #6]
 80087a0:	b2da      	uxtb	r2, r3
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80087a8:	6939      	ldr	r1, [r7, #16]
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	88db      	ldrh	r3, [r3, #6]
 80087ae:	461a      	mov	r2, r3
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	f001 fb02 	bl	8009dba <USBD_CtlPrepareRx>
      break;
 80087b6:	e072      	b.n	800889e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	683a      	ldr	r2, [r7, #0]
 80087c2:	7850      	ldrb	r0, [r2, #1]
 80087c4:	2200      	movs	r2, #0
 80087c6:	6839      	ldr	r1, [r7, #0]
 80087c8:	4798      	blx	r3
      break;
 80087ca:	e068      	b.n	800889e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	785b      	ldrb	r3, [r3, #1]
 80087d0:	2b0b      	cmp	r3, #11
 80087d2:	d852      	bhi.n	800887a <USBD_CDC_Setup+0x162>
 80087d4:	a201      	add	r2, pc, #4	; (adr r2, 80087dc <USBD_CDC_Setup+0xc4>)
 80087d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087da:	bf00      	nop
 80087dc:	0800880d 	.word	0x0800880d
 80087e0:	08008889 	.word	0x08008889
 80087e4:	0800887b 	.word	0x0800887b
 80087e8:	0800887b 	.word	0x0800887b
 80087ec:	0800887b 	.word	0x0800887b
 80087f0:	0800887b 	.word	0x0800887b
 80087f4:	0800887b 	.word	0x0800887b
 80087f8:	0800887b 	.word	0x0800887b
 80087fc:	0800887b 	.word	0x0800887b
 8008800:	0800887b 	.word	0x0800887b
 8008804:	08008837 	.word	0x08008837
 8008808:	08008861 	.word	0x08008861
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008812:	b2db      	uxtb	r3, r3
 8008814:	2b03      	cmp	r3, #3
 8008816:	d107      	bne.n	8008828 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008818:	f107 030a 	add.w	r3, r7, #10
 800881c:	2202      	movs	r2, #2
 800881e:	4619      	mov	r1, r3
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	f001 fa9e 	bl	8009d62 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008826:	e032      	b.n	800888e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8008828:	6839      	ldr	r1, [r7, #0]
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f001 fa28 	bl	8009c80 <USBD_CtlError>
            ret = USBD_FAIL;
 8008830:	2303      	movs	r3, #3
 8008832:	75fb      	strb	r3, [r7, #23]
          break;
 8008834:	e02b      	b.n	800888e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800883c:	b2db      	uxtb	r3, r3
 800883e:	2b03      	cmp	r3, #3
 8008840:	d107      	bne.n	8008852 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008842:	f107 030d 	add.w	r3, r7, #13
 8008846:	2201      	movs	r2, #1
 8008848:	4619      	mov	r1, r3
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f001 fa89 	bl	8009d62 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008850:	e01d      	b.n	800888e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8008852:	6839      	ldr	r1, [r7, #0]
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f001 fa13 	bl	8009c80 <USBD_CtlError>
            ret = USBD_FAIL;
 800885a:	2303      	movs	r3, #3
 800885c:	75fb      	strb	r3, [r7, #23]
          break;
 800885e:	e016      	b.n	800888e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008866:	b2db      	uxtb	r3, r3
 8008868:	2b03      	cmp	r3, #3
 800886a:	d00f      	beq.n	800888c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800886c:	6839      	ldr	r1, [r7, #0]
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	f001 fa06 	bl	8009c80 <USBD_CtlError>
            ret = USBD_FAIL;
 8008874:	2303      	movs	r3, #3
 8008876:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008878:	e008      	b.n	800888c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800887a:	6839      	ldr	r1, [r7, #0]
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f001 f9ff 	bl	8009c80 <USBD_CtlError>
          ret = USBD_FAIL;
 8008882:	2303      	movs	r3, #3
 8008884:	75fb      	strb	r3, [r7, #23]
          break;
 8008886:	e002      	b.n	800888e <USBD_CDC_Setup+0x176>
          break;
 8008888:	bf00      	nop
 800888a:	e008      	b.n	800889e <USBD_CDC_Setup+0x186>
          break;
 800888c:	bf00      	nop
      }
      break;
 800888e:	e006      	b.n	800889e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8008890:	6839      	ldr	r1, [r7, #0]
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f001 f9f4 	bl	8009c80 <USBD_CtlError>
      ret = USBD_FAIL;
 8008898:	2303      	movs	r3, #3
 800889a:	75fb      	strb	r3, [r7, #23]
      break;
 800889c:	bf00      	nop
  }

  return (uint8_t)ret;
 800889e:	7dfb      	ldrb	r3, [r7, #23]
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	3718      	adds	r7, #24
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}

080088a8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b084      	sub	sp, #16
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
 80088b0:	460b      	mov	r3, r1
 80088b2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80088ba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d101      	bne.n	80088ca <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80088c6:	2303      	movs	r3, #3
 80088c8:	e04f      	b.n	800896a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80088d0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80088d2:	78fa      	ldrb	r2, [r7, #3]
 80088d4:	6879      	ldr	r1, [r7, #4]
 80088d6:	4613      	mov	r3, r2
 80088d8:	009b      	lsls	r3, r3, #2
 80088da:	4413      	add	r3, r2
 80088dc:	009b      	lsls	r3, r3, #2
 80088de:	440b      	add	r3, r1
 80088e0:	3318      	adds	r3, #24
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d029      	beq.n	800893c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80088e8:	78fa      	ldrb	r2, [r7, #3]
 80088ea:	6879      	ldr	r1, [r7, #4]
 80088ec:	4613      	mov	r3, r2
 80088ee:	009b      	lsls	r3, r3, #2
 80088f0:	4413      	add	r3, r2
 80088f2:	009b      	lsls	r3, r3, #2
 80088f4:	440b      	add	r3, r1
 80088f6:	3318      	adds	r3, #24
 80088f8:	681a      	ldr	r2, [r3, #0]
 80088fa:	78f9      	ldrb	r1, [r7, #3]
 80088fc:	68f8      	ldr	r0, [r7, #12]
 80088fe:	460b      	mov	r3, r1
 8008900:	00db      	lsls	r3, r3, #3
 8008902:	1a5b      	subs	r3, r3, r1
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	4403      	add	r3, r0
 8008908:	3344      	adds	r3, #68	; 0x44
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	fbb2 f1f3 	udiv	r1, r2, r3
 8008910:	fb03 f301 	mul.w	r3, r3, r1
 8008914:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008916:	2b00      	cmp	r3, #0
 8008918:	d110      	bne.n	800893c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800891a:	78fa      	ldrb	r2, [r7, #3]
 800891c:	6879      	ldr	r1, [r7, #4]
 800891e:	4613      	mov	r3, r2
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	4413      	add	r3, r2
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	440b      	add	r3, r1
 8008928:	3318      	adds	r3, #24
 800892a:	2200      	movs	r2, #0
 800892c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800892e:	78f9      	ldrb	r1, [r7, #3]
 8008930:	2300      	movs	r3, #0
 8008932:	2200      	movs	r2, #0
 8008934:	6878      	ldr	r0, [r7, #4]
 8008936:	f002 fbaa 	bl	800b08e <USBD_LL_Transmit>
 800893a:	e015      	b.n	8008968 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	2200      	movs	r2, #0
 8008940:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800894a:	691b      	ldr	r3, [r3, #16]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d00b      	beq.n	8008968 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008956:	691b      	ldr	r3, [r3, #16]
 8008958:	68ba      	ldr	r2, [r7, #8]
 800895a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800895e:	68ba      	ldr	r2, [r7, #8]
 8008960:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8008964:	78fa      	ldrb	r2, [r7, #3]
 8008966:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008968:	2300      	movs	r3, #0
}
 800896a:	4618      	mov	r0, r3
 800896c:	3710      	adds	r7, #16
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}

08008972 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008972:	b580      	push	{r7, lr}
 8008974:	b084      	sub	sp, #16
 8008976:	af00      	add	r7, sp, #0
 8008978:	6078      	str	r0, [r7, #4]
 800897a:	460b      	mov	r3, r1
 800897c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008984:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800898c:	2b00      	cmp	r3, #0
 800898e:	d101      	bne.n	8008994 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008990:	2303      	movs	r3, #3
 8008992:	e015      	b.n	80089c0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008994:	78fb      	ldrb	r3, [r7, #3]
 8008996:	4619      	mov	r1, r3
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	f002 fbba 	bl	800b112 <USBD_LL_GetRxDataSize>
 800899e:	4602      	mov	r2, r0
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80089ac:	68db      	ldr	r3, [r3, #12]
 80089ae:	68fa      	ldr	r2, [r7, #12]
 80089b0:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80089b4:	68fa      	ldr	r2, [r7, #12]
 80089b6:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80089ba:	4611      	mov	r1, r2
 80089bc:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80089be:	2300      	movs	r3, #0
}
 80089c0:	4618      	mov	r0, r3
 80089c2:	3710      	adds	r7, #16
 80089c4:	46bd      	mov	sp, r7
 80089c6:	bd80      	pop	{r7, pc}

080089c8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b084      	sub	sp, #16
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80089d6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d101      	bne.n	80089e2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80089de:	2303      	movs	r3, #3
 80089e0:	e01b      	b.n	8008a1a <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d015      	beq.n	8008a18 <USBD_CDC_EP0_RxReady+0x50>
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80089f2:	2bff      	cmp	r3, #255	; 0xff
 80089f4:	d010      	beq.n	8008a18 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80089fc:	689b      	ldr	r3, [r3, #8]
 80089fe:	68fa      	ldr	r2, [r7, #12]
 8008a00:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8008a04:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008a06:	68fa      	ldr	r2, [r7, #12]
 8008a08:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008a0c:	b292      	uxth	r2, r2
 8008a0e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	22ff      	movs	r2, #255	; 0xff
 8008a14:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8008a18:	2300      	movs	r3, #0
}
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	3710      	adds	r7, #16
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	bd80      	pop	{r7, pc}
	...

08008a24 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008a24:	b480      	push	{r7}
 8008a26:	b083      	sub	sp, #12
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2243      	movs	r2, #67	; 0x43
 8008a30:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8008a32:	4b03      	ldr	r3, [pc, #12]	; (8008a40 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008a34:	4618      	mov	r0, r3
 8008a36:	370c      	adds	r7, #12
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3e:	4770      	bx	lr
 8008a40:	20000090 	.word	0x20000090

08008a44 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b083      	sub	sp, #12
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2243      	movs	r2, #67	; 0x43
 8008a50:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8008a52:	4b03      	ldr	r3, [pc, #12]	; (8008a60 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	370c      	adds	r7, #12
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5e:	4770      	bx	lr
 8008a60:	2000004c 	.word	0x2000004c

08008a64 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008a64:	b480      	push	{r7}
 8008a66:	b083      	sub	sp, #12
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2243      	movs	r2, #67	; 0x43
 8008a70:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8008a72:	4b03      	ldr	r3, [pc, #12]	; (8008a80 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008a74:	4618      	mov	r0, r3
 8008a76:	370c      	adds	r7, #12
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr
 8008a80:	200000d4 	.word	0x200000d4

08008a84 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b083      	sub	sp, #12
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	220a      	movs	r2, #10
 8008a90:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008a92:	4b03      	ldr	r3, [pc, #12]	; (8008aa0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008a94:	4618      	mov	r0, r3
 8008a96:	370c      	adds	r7, #12
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9e:	4770      	bx	lr
 8008aa0:	20000008 	.word	0x20000008

08008aa4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	b083      	sub	sp, #12
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
 8008aac:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d101      	bne.n	8008ab8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008ab4:	2303      	movs	r3, #3
 8008ab6:	e004      	b.n	8008ac2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	683a      	ldr	r2, [r7, #0]
 8008abc:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8008ac0:	2300      	movs	r3, #0
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	370c      	adds	r7, #12
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008acc:	4770      	bx	lr

08008ace <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008ace:	b480      	push	{r7}
 8008ad0:	b087      	sub	sp, #28
 8008ad2:	af00      	add	r7, sp, #0
 8008ad4:	60f8      	str	r0, [r7, #12]
 8008ad6:	60b9      	str	r1, [r7, #8]
 8008ad8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008ae0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d101      	bne.n	8008aec <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008ae8:	2303      	movs	r3, #3
 8008aea:	e008      	b.n	8008afe <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8008aec:	697b      	ldr	r3, [r7, #20]
 8008aee:	68ba      	ldr	r2, [r7, #8]
 8008af0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008af4:	697b      	ldr	r3, [r7, #20]
 8008af6:	687a      	ldr	r2, [r7, #4]
 8008af8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008afc:	2300      	movs	r3, #0
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	371c      	adds	r7, #28
 8008b02:	46bd      	mov	sp, r7
 8008b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b08:	4770      	bx	lr

08008b0a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008b0a:	b480      	push	{r7}
 8008b0c:	b085      	sub	sp, #20
 8008b0e:	af00      	add	r7, sp, #0
 8008b10:	6078      	str	r0, [r7, #4]
 8008b12:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008b1a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d101      	bne.n	8008b26 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8008b22:	2303      	movs	r3, #3
 8008b24:	e004      	b.n	8008b30 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	683a      	ldr	r2, [r7, #0]
 8008b2a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008b2e:	2300      	movs	r3, #0
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	3714      	adds	r7, #20
 8008b34:	46bd      	mov	sp, r7
 8008b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3a:	4770      	bx	lr

08008b3c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b084      	sub	sp, #16
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008b4a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d101      	bne.n	8008b5a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008b56:	2303      	movs	r3, #3
 8008b58:	e016      	b.n	8008b88 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	7c1b      	ldrb	r3, [r3, #16]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d109      	bne.n	8008b76 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008b68:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008b6c:	2101      	movs	r1, #1
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f002 faae 	bl	800b0d0 <USBD_LL_PrepareReceive>
 8008b74:	e007      	b.n	8008b86 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008b7c:	2340      	movs	r3, #64	; 0x40
 8008b7e:	2101      	movs	r1, #1
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f002 faa5 	bl	800b0d0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008b86:	2300      	movs	r3, #0
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3710      	adds	r7, #16
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b086      	sub	sp, #24
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	60f8      	str	r0, [r7, #12]
 8008b98:	60b9      	str	r1, [r7, #8]
 8008b9a:	4613      	mov	r3, r2
 8008b9c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d101      	bne.n	8008ba8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008ba4:	2303      	movs	r3, #3
 8008ba6:	e01f      	b.n	8008be8 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	2200      	movs	r2, #0
 8008bac:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d003      	beq.n	8008bce <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	68ba      	ldr	r2, [r7, #8]
 8008bca:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	2201      	movs	r2, #1
 8008bd2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	79fa      	ldrb	r2, [r7, #7]
 8008bda:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008bdc:	68f8      	ldr	r0, [r7, #12]
 8008bde:	f002 f921 	bl	800ae24 <USBD_LL_Init>
 8008be2:	4603      	mov	r3, r0
 8008be4:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008be6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008be8:	4618      	mov	r0, r3
 8008bea:	3718      	adds	r7, #24
 8008bec:	46bd      	mov	sp, r7
 8008bee:	bd80      	pop	{r7, pc}

08008bf0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b084      	sub	sp, #16
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
 8008bf8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d101      	bne.n	8008c08 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8008c04:	2303      	movs	r3, #3
 8008c06:	e016      	b.n	8008c36 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	683a      	ldr	r2, [r7, #0]
 8008c0c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d00b      	beq.n	8008c34 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c24:	f107 020e 	add.w	r2, r7, #14
 8008c28:	4610      	mov	r0, r2
 8008c2a:	4798      	blx	r3
 8008c2c:	4602      	mov	r2, r0
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8008c34:	2300      	movs	r3, #0
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	3710      	adds	r7, #16
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}

08008c3e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008c3e:	b580      	push	{r7, lr}
 8008c40:	b082      	sub	sp, #8
 8008c42:	af00      	add	r7, sp, #0
 8008c44:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f002 f938 	bl	800aebc <USBD_LL_Start>
 8008c4c:	4603      	mov	r3, r0
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	3708      	adds	r7, #8
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bd80      	pop	{r7, pc}

08008c56 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008c56:	b480      	push	{r7}
 8008c58:	b083      	sub	sp, #12
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008c5e:	2300      	movs	r3, #0
}
 8008c60:	4618      	mov	r0, r3
 8008c62:	370c      	adds	r7, #12
 8008c64:	46bd      	mov	sp, r7
 8008c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6a:	4770      	bx	lr

08008c6c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b084      	sub	sp, #16
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
 8008c74:	460b      	mov	r3, r1
 8008c76:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008c78:	2303      	movs	r3, #3
 8008c7a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d009      	beq.n	8008c9a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	78fa      	ldrb	r2, [r7, #3]
 8008c90:	4611      	mov	r1, r2
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	4798      	blx	r3
 8008c96:	4603      	mov	r3, r0
 8008c98:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008c9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	3710      	adds	r7, #16
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}

08008ca4 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b082      	sub	sp, #8
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
 8008cac:	460b      	mov	r3, r1
 8008cae:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d007      	beq.n	8008cca <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	78fa      	ldrb	r2, [r7, #3]
 8008cc4:	4611      	mov	r1, r2
 8008cc6:	6878      	ldr	r0, [r7, #4]
 8008cc8:	4798      	blx	r3
  }

  return USBD_OK;
 8008cca:	2300      	movs	r3, #0
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3708      	adds	r7, #8
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b084      	sub	sp, #16
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008ce4:	6839      	ldr	r1, [r7, #0]
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f000 ff90 	bl	8009c0c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8008cfa:	461a      	mov	r2, r3
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008d08:	f003 031f 	and.w	r3, r3, #31
 8008d0c:	2b02      	cmp	r3, #2
 8008d0e:	d01a      	beq.n	8008d46 <USBD_LL_SetupStage+0x72>
 8008d10:	2b02      	cmp	r3, #2
 8008d12:	d822      	bhi.n	8008d5a <USBD_LL_SetupStage+0x86>
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d002      	beq.n	8008d1e <USBD_LL_SetupStage+0x4a>
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d00a      	beq.n	8008d32 <USBD_LL_SetupStage+0x5e>
 8008d1c:	e01d      	b.n	8008d5a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008d24:	4619      	mov	r1, r3
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f000 fa62 	bl	80091f0 <USBD_StdDevReq>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	73fb      	strb	r3, [r7, #15]
      break;
 8008d30:	e020      	b.n	8008d74 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008d38:	4619      	mov	r1, r3
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f000 fac6 	bl	80092cc <USBD_StdItfReq>
 8008d40:	4603      	mov	r3, r0
 8008d42:	73fb      	strb	r3, [r7, #15]
      break;
 8008d44:	e016      	b.n	8008d74 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008d4c:	4619      	mov	r1, r3
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	f000 fb05 	bl	800935e <USBD_StdEPReq>
 8008d54:	4603      	mov	r3, r0
 8008d56:	73fb      	strb	r3, [r7, #15]
      break;
 8008d58:	e00c      	b.n	8008d74 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008d60:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008d64:	b2db      	uxtb	r3, r3
 8008d66:	4619      	mov	r1, r3
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f002 f907 	bl	800af7c <USBD_LL_StallEP>
 8008d6e:	4603      	mov	r3, r0
 8008d70:	73fb      	strb	r3, [r7, #15]
      break;
 8008d72:	bf00      	nop
  }

  return ret;
 8008d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	3710      	adds	r7, #16
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	bd80      	pop	{r7, pc}

08008d7e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008d7e:	b580      	push	{r7, lr}
 8008d80:	b086      	sub	sp, #24
 8008d82:	af00      	add	r7, sp, #0
 8008d84:	60f8      	str	r0, [r7, #12]
 8008d86:	460b      	mov	r3, r1
 8008d88:	607a      	str	r2, [r7, #4]
 8008d8a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008d8c:	7afb      	ldrb	r3, [r7, #11]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d138      	bne.n	8008e04 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008d98:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008da0:	2b03      	cmp	r3, #3
 8008da2:	d14a      	bne.n	8008e3a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	689a      	ldr	r2, [r3, #8]
 8008da8:	693b      	ldr	r3, [r7, #16]
 8008daa:	68db      	ldr	r3, [r3, #12]
 8008dac:	429a      	cmp	r2, r3
 8008dae:	d913      	bls.n	8008dd8 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	689a      	ldr	r2, [r3, #8]
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	68db      	ldr	r3, [r3, #12]
 8008db8:	1ad2      	subs	r2, r2, r3
 8008dba:	693b      	ldr	r3, [r7, #16]
 8008dbc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	68da      	ldr	r2, [r3, #12]
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	689b      	ldr	r3, [r3, #8]
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	bf28      	it	cs
 8008dca:	4613      	movcs	r3, r2
 8008dcc:	461a      	mov	r2, r3
 8008dce:	6879      	ldr	r1, [r7, #4]
 8008dd0:	68f8      	ldr	r0, [r7, #12]
 8008dd2:	f001 f80f 	bl	8009df4 <USBD_CtlContinueRx>
 8008dd6:	e030      	b.n	8008e3a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008dde:	b2db      	uxtb	r3, r3
 8008de0:	2b03      	cmp	r3, #3
 8008de2:	d10b      	bne.n	8008dfc <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008dea:	691b      	ldr	r3, [r3, #16]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d005      	beq.n	8008dfc <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008df6:	691b      	ldr	r3, [r3, #16]
 8008df8:	68f8      	ldr	r0, [r7, #12]
 8008dfa:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008dfc:	68f8      	ldr	r0, [r7, #12]
 8008dfe:	f001 f80a 	bl	8009e16 <USBD_CtlSendStatus>
 8008e02:	e01a      	b.n	8008e3a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e0a:	b2db      	uxtb	r3, r3
 8008e0c:	2b03      	cmp	r3, #3
 8008e0e:	d114      	bne.n	8008e3a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e16:	699b      	ldr	r3, [r3, #24]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d00e      	beq.n	8008e3a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e22:	699b      	ldr	r3, [r3, #24]
 8008e24:	7afa      	ldrb	r2, [r7, #11]
 8008e26:	4611      	mov	r1, r2
 8008e28:	68f8      	ldr	r0, [r7, #12]
 8008e2a:	4798      	blx	r3
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8008e30:	7dfb      	ldrb	r3, [r7, #23]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d001      	beq.n	8008e3a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8008e36:	7dfb      	ldrb	r3, [r7, #23]
 8008e38:	e000      	b.n	8008e3c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8008e3a:	2300      	movs	r3, #0
}
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	3718      	adds	r7, #24
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}

08008e44 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b086      	sub	sp, #24
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	60f8      	str	r0, [r7, #12]
 8008e4c:	460b      	mov	r3, r1
 8008e4e:	607a      	str	r2, [r7, #4]
 8008e50:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008e52:	7afb      	ldrb	r3, [r7, #11]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d16b      	bne.n	8008f30 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	3314      	adds	r3, #20
 8008e5c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008e64:	2b02      	cmp	r3, #2
 8008e66:	d156      	bne.n	8008f16 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8008e68:	693b      	ldr	r3, [r7, #16]
 8008e6a:	689a      	ldr	r2, [r3, #8]
 8008e6c:	693b      	ldr	r3, [r7, #16]
 8008e6e:	68db      	ldr	r3, [r3, #12]
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d914      	bls.n	8008e9e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	689a      	ldr	r2, [r3, #8]
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	68db      	ldr	r3, [r3, #12]
 8008e7c:	1ad2      	subs	r2, r2, r3
 8008e7e:	693b      	ldr	r3, [r7, #16]
 8008e80:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008e82:	693b      	ldr	r3, [r7, #16]
 8008e84:	689b      	ldr	r3, [r3, #8]
 8008e86:	461a      	mov	r2, r3
 8008e88:	6879      	ldr	r1, [r7, #4]
 8008e8a:	68f8      	ldr	r0, [r7, #12]
 8008e8c:	f000 ff84 	bl	8009d98 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e90:	2300      	movs	r3, #0
 8008e92:	2200      	movs	r2, #0
 8008e94:	2100      	movs	r1, #0
 8008e96:	68f8      	ldr	r0, [r7, #12]
 8008e98:	f002 f91a 	bl	800b0d0 <USBD_LL_PrepareReceive>
 8008e9c:	e03b      	b.n	8008f16 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008e9e:	693b      	ldr	r3, [r7, #16]
 8008ea0:	68da      	ldr	r2, [r3, #12]
 8008ea2:	693b      	ldr	r3, [r7, #16]
 8008ea4:	689b      	ldr	r3, [r3, #8]
 8008ea6:	429a      	cmp	r2, r3
 8008ea8:	d11c      	bne.n	8008ee4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	685a      	ldr	r2, [r3, #4]
 8008eae:	693b      	ldr	r3, [r7, #16]
 8008eb0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008eb2:	429a      	cmp	r2, r3
 8008eb4:	d316      	bcc.n	8008ee4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008eb6:	693b      	ldr	r3, [r7, #16]
 8008eb8:	685a      	ldr	r2, [r3, #4]
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008ec0:	429a      	cmp	r2, r3
 8008ec2:	d20f      	bcs.n	8008ee4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	2100      	movs	r1, #0
 8008ec8:	68f8      	ldr	r0, [r7, #12]
 8008eca:	f000 ff65 	bl	8009d98 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	2200      	movs	r2, #0
 8008eda:	2100      	movs	r1, #0
 8008edc:	68f8      	ldr	r0, [r7, #12]
 8008ede:	f002 f8f7 	bl	800b0d0 <USBD_LL_PrepareReceive>
 8008ee2:	e018      	b.n	8008f16 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008eea:	b2db      	uxtb	r3, r3
 8008eec:	2b03      	cmp	r3, #3
 8008eee:	d10b      	bne.n	8008f08 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ef6:	68db      	ldr	r3, [r3, #12]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d005      	beq.n	8008f08 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f02:	68db      	ldr	r3, [r3, #12]
 8008f04:	68f8      	ldr	r0, [r7, #12]
 8008f06:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f08:	2180      	movs	r1, #128	; 0x80
 8008f0a:	68f8      	ldr	r0, [r7, #12]
 8008f0c:	f002 f836 	bl	800af7c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008f10:	68f8      	ldr	r0, [r7, #12]
 8008f12:	f000 ff93 	bl	8009e3c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008f1c:	2b01      	cmp	r3, #1
 8008f1e:	d122      	bne.n	8008f66 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8008f20:	68f8      	ldr	r0, [r7, #12]
 8008f22:	f7ff fe98 	bl	8008c56 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008f2e:	e01a      	b.n	8008f66 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f36:	b2db      	uxtb	r3, r3
 8008f38:	2b03      	cmp	r3, #3
 8008f3a:	d114      	bne.n	8008f66 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f42:	695b      	ldr	r3, [r3, #20]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d00e      	beq.n	8008f66 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f4e:	695b      	ldr	r3, [r3, #20]
 8008f50:	7afa      	ldrb	r2, [r7, #11]
 8008f52:	4611      	mov	r1, r2
 8008f54:	68f8      	ldr	r0, [r7, #12]
 8008f56:	4798      	blx	r3
 8008f58:	4603      	mov	r3, r0
 8008f5a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8008f5c:	7dfb      	ldrb	r3, [r7, #23]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d001      	beq.n	8008f66 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8008f62:	7dfb      	ldrb	r3, [r7, #23]
 8008f64:	e000      	b.n	8008f68 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8008f66:	2300      	movs	r3, #0
}
 8008f68:	4618      	mov	r0, r3
 8008f6a:	3718      	adds	r7, #24
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bd80      	pop	{r7, pc}

08008f70 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b082      	sub	sp, #8
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2200      	movs	r2, #0
 8008f84:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2200      	movs	r2, #0
 8008f92:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d101      	bne.n	8008fa4 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8008fa0:	2303      	movs	r3, #3
 8008fa2:	e02f      	b.n	8009004 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d00f      	beq.n	8008fce <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d009      	beq.n	8008fce <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008fc0:	685b      	ldr	r3, [r3, #4]
 8008fc2:	687a      	ldr	r2, [r7, #4]
 8008fc4:	6852      	ldr	r2, [r2, #4]
 8008fc6:	b2d2      	uxtb	r2, r2
 8008fc8:	4611      	mov	r1, r2
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008fce:	2340      	movs	r3, #64	; 0x40
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	2100      	movs	r1, #0
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	f001 ff8c 	bl	800aef2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2201      	movs	r2, #1
 8008fde:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2240      	movs	r2, #64	; 0x40
 8008fe6:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008fea:	2340      	movs	r3, #64	; 0x40
 8008fec:	2200      	movs	r2, #0
 8008fee:	2180      	movs	r1, #128	; 0x80
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	f001 ff7e 	bl	800aef2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2240      	movs	r2, #64	; 0x40
 8009000:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8009002:	2300      	movs	r3, #0
}
 8009004:	4618      	mov	r0, r3
 8009006:	3708      	adds	r7, #8
 8009008:	46bd      	mov	sp, r7
 800900a:	bd80      	pop	{r7, pc}

0800900c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800900c:	b480      	push	{r7}
 800900e:	b083      	sub	sp, #12
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
 8009014:	460b      	mov	r3, r1
 8009016:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	78fa      	ldrb	r2, [r7, #3]
 800901c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800901e:	2300      	movs	r3, #0
}
 8009020:	4618      	mov	r0, r3
 8009022:	370c      	adds	r7, #12
 8009024:	46bd      	mov	sp, r7
 8009026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902a:	4770      	bx	lr

0800902c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800902c:	b480      	push	{r7}
 800902e:	b083      	sub	sp, #12
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800903a:	b2da      	uxtb	r2, r3
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	2204      	movs	r2, #4
 8009046:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800904a:	2300      	movs	r3, #0
}
 800904c:	4618      	mov	r0, r3
 800904e:	370c      	adds	r7, #12
 8009050:	46bd      	mov	sp, r7
 8009052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009056:	4770      	bx	lr

08009058 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009058:	b480      	push	{r7}
 800905a:	b083      	sub	sp, #12
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009066:	b2db      	uxtb	r3, r3
 8009068:	2b04      	cmp	r3, #4
 800906a:	d106      	bne.n	800907a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8009072:	b2da      	uxtb	r2, r3
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800907a:	2300      	movs	r3, #0
}
 800907c:	4618      	mov	r0, r3
 800907e:	370c      	adds	r7, #12
 8009080:	46bd      	mov	sp, r7
 8009082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009086:	4770      	bx	lr

08009088 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b082      	sub	sp, #8
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009096:	2b00      	cmp	r3, #0
 8009098:	d101      	bne.n	800909e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800909a:	2303      	movs	r3, #3
 800909c:	e012      	b.n	80090c4 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090a4:	b2db      	uxtb	r3, r3
 80090a6:	2b03      	cmp	r3, #3
 80090a8:	d10b      	bne.n	80090c2 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090b0:	69db      	ldr	r3, [r3, #28]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d005      	beq.n	80090c2 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090bc:	69db      	ldr	r3, [r3, #28]
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80090c2:	2300      	movs	r3, #0
}
 80090c4:	4618      	mov	r0, r3
 80090c6:	3708      	adds	r7, #8
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}

080090cc <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b082      	sub	sp, #8
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
 80090d4:	460b      	mov	r3, r1
 80090d6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d101      	bne.n	80090e6 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 80090e2:	2303      	movs	r3, #3
 80090e4:	e014      	b.n	8009110 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090ec:	b2db      	uxtb	r3, r3
 80090ee:	2b03      	cmp	r3, #3
 80090f0:	d10d      	bne.n	800910e <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090f8:	6a1b      	ldr	r3, [r3, #32]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d007      	beq.n	800910e <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009104:	6a1b      	ldr	r3, [r3, #32]
 8009106:	78fa      	ldrb	r2, [r7, #3]
 8009108:	4611      	mov	r1, r2
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800910e:	2300      	movs	r3, #0
}
 8009110:	4618      	mov	r0, r3
 8009112:	3708      	adds	r7, #8
 8009114:	46bd      	mov	sp, r7
 8009116:	bd80      	pop	{r7, pc}

08009118 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b082      	sub	sp, #8
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
 8009120:	460b      	mov	r3, r1
 8009122:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800912a:	2b00      	cmp	r3, #0
 800912c:	d101      	bne.n	8009132 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800912e:	2303      	movs	r3, #3
 8009130:	e014      	b.n	800915c <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009138:	b2db      	uxtb	r3, r3
 800913a:	2b03      	cmp	r3, #3
 800913c:	d10d      	bne.n	800915a <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009146:	2b00      	cmp	r3, #0
 8009148:	d007      	beq.n	800915a <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009152:	78fa      	ldrb	r2, [r7, #3]
 8009154:	4611      	mov	r1, r2
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800915a:	2300      	movs	r3, #0
}
 800915c:	4618      	mov	r0, r3
 800915e:	3708      	adds	r7, #8
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}

08009164 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009164:	b480      	push	{r7}
 8009166:	b083      	sub	sp, #12
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800916c:	2300      	movs	r3, #0
}
 800916e:	4618      	mov	r0, r3
 8009170:	370c      	adds	r7, #12
 8009172:	46bd      	mov	sp, r7
 8009174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009178:	4770      	bx	lr

0800917a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800917a:	b580      	push	{r7, lr}
 800917c:	b082      	sub	sp, #8
 800917e:	af00      	add	r7, sp, #0
 8009180:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2201      	movs	r2, #1
 8009186:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009190:	2b00      	cmp	r3, #0
 8009192:	d009      	beq.n	80091a8 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800919a:	685b      	ldr	r3, [r3, #4]
 800919c:	687a      	ldr	r2, [r7, #4]
 800919e:	6852      	ldr	r2, [r2, #4]
 80091a0:	b2d2      	uxtb	r2, r2
 80091a2:	4611      	mov	r1, r2
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	4798      	blx	r3
  }

  return USBD_OK;
 80091a8:	2300      	movs	r3, #0
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	3708      	adds	r7, #8
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}

080091b2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80091b2:	b480      	push	{r7}
 80091b4:	b087      	sub	sp, #28
 80091b6:	af00      	add	r7, sp, #0
 80091b8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80091be:	697b      	ldr	r3, [r7, #20]
 80091c0:	781b      	ldrb	r3, [r3, #0]
 80091c2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	3301      	adds	r3, #1
 80091c8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80091ca:	697b      	ldr	r3, [r7, #20]
 80091cc:	781b      	ldrb	r3, [r3, #0]
 80091ce:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80091d0:	8a3b      	ldrh	r3, [r7, #16]
 80091d2:	021b      	lsls	r3, r3, #8
 80091d4:	b21a      	sxth	r2, r3
 80091d6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80091da:	4313      	orrs	r3, r2
 80091dc:	b21b      	sxth	r3, r3
 80091de:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80091e0:	89fb      	ldrh	r3, [r7, #14]
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	371c      	adds	r7, #28
 80091e6:	46bd      	mov	sp, r7
 80091e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ec:	4770      	bx	lr
	...

080091f0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b084      	sub	sp, #16
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80091fa:	2300      	movs	r3, #0
 80091fc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	781b      	ldrb	r3, [r3, #0]
 8009202:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009206:	2b40      	cmp	r3, #64	; 0x40
 8009208:	d005      	beq.n	8009216 <USBD_StdDevReq+0x26>
 800920a:	2b40      	cmp	r3, #64	; 0x40
 800920c:	d853      	bhi.n	80092b6 <USBD_StdDevReq+0xc6>
 800920e:	2b00      	cmp	r3, #0
 8009210:	d00b      	beq.n	800922a <USBD_StdDevReq+0x3a>
 8009212:	2b20      	cmp	r3, #32
 8009214:	d14f      	bne.n	80092b6 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800921c:	689b      	ldr	r3, [r3, #8]
 800921e:	6839      	ldr	r1, [r7, #0]
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	4798      	blx	r3
 8009224:	4603      	mov	r3, r0
 8009226:	73fb      	strb	r3, [r7, #15]
      break;
 8009228:	e04a      	b.n	80092c0 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	785b      	ldrb	r3, [r3, #1]
 800922e:	2b09      	cmp	r3, #9
 8009230:	d83b      	bhi.n	80092aa <USBD_StdDevReq+0xba>
 8009232:	a201      	add	r2, pc, #4	; (adr r2, 8009238 <USBD_StdDevReq+0x48>)
 8009234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009238:	0800928d 	.word	0x0800928d
 800923c:	080092a1 	.word	0x080092a1
 8009240:	080092ab 	.word	0x080092ab
 8009244:	08009297 	.word	0x08009297
 8009248:	080092ab 	.word	0x080092ab
 800924c:	0800926b 	.word	0x0800926b
 8009250:	08009261 	.word	0x08009261
 8009254:	080092ab 	.word	0x080092ab
 8009258:	08009283 	.word	0x08009283
 800925c:	08009275 	.word	0x08009275
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009260:	6839      	ldr	r1, [r7, #0]
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f000 f9de 	bl	8009624 <USBD_GetDescriptor>
          break;
 8009268:	e024      	b.n	80092b4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800926a:	6839      	ldr	r1, [r7, #0]
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	f000 fb43 	bl	80098f8 <USBD_SetAddress>
          break;
 8009272:	e01f      	b.n	80092b4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009274:	6839      	ldr	r1, [r7, #0]
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f000 fb82 	bl	8009980 <USBD_SetConfig>
 800927c:	4603      	mov	r3, r0
 800927e:	73fb      	strb	r3, [r7, #15]
          break;
 8009280:	e018      	b.n	80092b4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009282:	6839      	ldr	r1, [r7, #0]
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	f000 fc21 	bl	8009acc <USBD_GetConfig>
          break;
 800928a:	e013      	b.n	80092b4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800928c:	6839      	ldr	r1, [r7, #0]
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f000 fc52 	bl	8009b38 <USBD_GetStatus>
          break;
 8009294:	e00e      	b.n	80092b4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009296:	6839      	ldr	r1, [r7, #0]
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	f000 fc81 	bl	8009ba0 <USBD_SetFeature>
          break;
 800929e:	e009      	b.n	80092b4 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80092a0:	6839      	ldr	r1, [r7, #0]
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f000 fc90 	bl	8009bc8 <USBD_ClrFeature>
          break;
 80092a8:	e004      	b.n	80092b4 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80092aa:	6839      	ldr	r1, [r7, #0]
 80092ac:	6878      	ldr	r0, [r7, #4]
 80092ae:	f000 fce7 	bl	8009c80 <USBD_CtlError>
          break;
 80092b2:	bf00      	nop
      }
      break;
 80092b4:	e004      	b.n	80092c0 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80092b6:	6839      	ldr	r1, [r7, #0]
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f000 fce1 	bl	8009c80 <USBD_CtlError>
      break;
 80092be:	bf00      	nop
  }

  return ret;
 80092c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	3710      	adds	r7, #16
 80092c6:	46bd      	mov	sp, r7
 80092c8:	bd80      	pop	{r7, pc}
 80092ca:	bf00      	nop

080092cc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b084      	sub	sp, #16
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
 80092d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80092d6:	2300      	movs	r3, #0
 80092d8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	781b      	ldrb	r3, [r3, #0]
 80092de:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80092e2:	2b40      	cmp	r3, #64	; 0x40
 80092e4:	d005      	beq.n	80092f2 <USBD_StdItfReq+0x26>
 80092e6:	2b40      	cmp	r3, #64	; 0x40
 80092e8:	d82f      	bhi.n	800934a <USBD_StdItfReq+0x7e>
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d001      	beq.n	80092f2 <USBD_StdItfReq+0x26>
 80092ee:	2b20      	cmp	r3, #32
 80092f0:	d12b      	bne.n	800934a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092f8:	b2db      	uxtb	r3, r3
 80092fa:	3b01      	subs	r3, #1
 80092fc:	2b02      	cmp	r3, #2
 80092fe:	d81d      	bhi.n	800933c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	889b      	ldrh	r3, [r3, #4]
 8009304:	b2db      	uxtb	r3, r3
 8009306:	2b01      	cmp	r3, #1
 8009308:	d813      	bhi.n	8009332 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009310:	689b      	ldr	r3, [r3, #8]
 8009312:	6839      	ldr	r1, [r7, #0]
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	4798      	blx	r3
 8009318:	4603      	mov	r3, r0
 800931a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	88db      	ldrh	r3, [r3, #6]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d110      	bne.n	8009346 <USBD_StdItfReq+0x7a>
 8009324:	7bfb      	ldrb	r3, [r7, #15]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d10d      	bne.n	8009346 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f000 fd73 	bl	8009e16 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009330:	e009      	b.n	8009346 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8009332:	6839      	ldr	r1, [r7, #0]
 8009334:	6878      	ldr	r0, [r7, #4]
 8009336:	f000 fca3 	bl	8009c80 <USBD_CtlError>
          break;
 800933a:	e004      	b.n	8009346 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800933c:	6839      	ldr	r1, [r7, #0]
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f000 fc9e 	bl	8009c80 <USBD_CtlError>
          break;
 8009344:	e000      	b.n	8009348 <USBD_StdItfReq+0x7c>
          break;
 8009346:	bf00      	nop
      }
      break;
 8009348:	e004      	b.n	8009354 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800934a:	6839      	ldr	r1, [r7, #0]
 800934c:	6878      	ldr	r0, [r7, #4]
 800934e:	f000 fc97 	bl	8009c80 <USBD_CtlError>
      break;
 8009352:	bf00      	nop
  }

  return ret;
 8009354:	7bfb      	ldrb	r3, [r7, #15]
}
 8009356:	4618      	mov	r0, r3
 8009358:	3710      	adds	r7, #16
 800935a:	46bd      	mov	sp, r7
 800935c:	bd80      	pop	{r7, pc}

0800935e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800935e:	b580      	push	{r7, lr}
 8009360:	b084      	sub	sp, #16
 8009362:	af00      	add	r7, sp, #0
 8009364:	6078      	str	r0, [r7, #4]
 8009366:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009368:	2300      	movs	r3, #0
 800936a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	889b      	ldrh	r3, [r3, #4]
 8009370:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	781b      	ldrb	r3, [r3, #0]
 8009376:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800937a:	2b40      	cmp	r3, #64	; 0x40
 800937c:	d007      	beq.n	800938e <USBD_StdEPReq+0x30>
 800937e:	2b40      	cmp	r3, #64	; 0x40
 8009380:	f200 8145 	bhi.w	800960e <USBD_StdEPReq+0x2b0>
 8009384:	2b00      	cmp	r3, #0
 8009386:	d00c      	beq.n	80093a2 <USBD_StdEPReq+0x44>
 8009388:	2b20      	cmp	r3, #32
 800938a:	f040 8140 	bne.w	800960e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009394:	689b      	ldr	r3, [r3, #8]
 8009396:	6839      	ldr	r1, [r7, #0]
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	4798      	blx	r3
 800939c:	4603      	mov	r3, r0
 800939e:	73fb      	strb	r3, [r7, #15]
      break;
 80093a0:	e13a      	b.n	8009618 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	785b      	ldrb	r3, [r3, #1]
 80093a6:	2b03      	cmp	r3, #3
 80093a8:	d007      	beq.n	80093ba <USBD_StdEPReq+0x5c>
 80093aa:	2b03      	cmp	r3, #3
 80093ac:	f300 8129 	bgt.w	8009602 <USBD_StdEPReq+0x2a4>
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d07f      	beq.n	80094b4 <USBD_StdEPReq+0x156>
 80093b4:	2b01      	cmp	r3, #1
 80093b6:	d03c      	beq.n	8009432 <USBD_StdEPReq+0xd4>
 80093b8:	e123      	b.n	8009602 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093c0:	b2db      	uxtb	r3, r3
 80093c2:	2b02      	cmp	r3, #2
 80093c4:	d002      	beq.n	80093cc <USBD_StdEPReq+0x6e>
 80093c6:	2b03      	cmp	r3, #3
 80093c8:	d016      	beq.n	80093f8 <USBD_StdEPReq+0x9a>
 80093ca:	e02c      	b.n	8009426 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80093cc:	7bbb      	ldrb	r3, [r7, #14]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d00d      	beq.n	80093ee <USBD_StdEPReq+0x90>
 80093d2:	7bbb      	ldrb	r3, [r7, #14]
 80093d4:	2b80      	cmp	r3, #128	; 0x80
 80093d6:	d00a      	beq.n	80093ee <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80093d8:	7bbb      	ldrb	r3, [r7, #14]
 80093da:	4619      	mov	r1, r3
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f001 fdcd 	bl	800af7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80093e2:	2180      	movs	r1, #128	; 0x80
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f001 fdc9 	bl	800af7c <USBD_LL_StallEP>
 80093ea:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80093ec:	e020      	b.n	8009430 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80093ee:	6839      	ldr	r1, [r7, #0]
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f000 fc45 	bl	8009c80 <USBD_CtlError>
              break;
 80093f6:	e01b      	b.n	8009430 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	885b      	ldrh	r3, [r3, #2]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d10e      	bne.n	800941e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009400:	7bbb      	ldrb	r3, [r7, #14]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d00b      	beq.n	800941e <USBD_StdEPReq+0xc0>
 8009406:	7bbb      	ldrb	r3, [r7, #14]
 8009408:	2b80      	cmp	r3, #128	; 0x80
 800940a:	d008      	beq.n	800941e <USBD_StdEPReq+0xc0>
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	88db      	ldrh	r3, [r3, #6]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d104      	bne.n	800941e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009414:	7bbb      	ldrb	r3, [r7, #14]
 8009416:	4619      	mov	r1, r3
 8009418:	6878      	ldr	r0, [r7, #4]
 800941a:	f001 fdaf 	bl	800af7c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800941e:	6878      	ldr	r0, [r7, #4]
 8009420:	f000 fcf9 	bl	8009e16 <USBD_CtlSendStatus>

              break;
 8009424:	e004      	b.n	8009430 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8009426:	6839      	ldr	r1, [r7, #0]
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f000 fc29 	bl	8009c80 <USBD_CtlError>
              break;
 800942e:	bf00      	nop
          }
          break;
 8009430:	e0ec      	b.n	800960c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009438:	b2db      	uxtb	r3, r3
 800943a:	2b02      	cmp	r3, #2
 800943c:	d002      	beq.n	8009444 <USBD_StdEPReq+0xe6>
 800943e:	2b03      	cmp	r3, #3
 8009440:	d016      	beq.n	8009470 <USBD_StdEPReq+0x112>
 8009442:	e030      	b.n	80094a6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009444:	7bbb      	ldrb	r3, [r7, #14]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d00d      	beq.n	8009466 <USBD_StdEPReq+0x108>
 800944a:	7bbb      	ldrb	r3, [r7, #14]
 800944c:	2b80      	cmp	r3, #128	; 0x80
 800944e:	d00a      	beq.n	8009466 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009450:	7bbb      	ldrb	r3, [r7, #14]
 8009452:	4619      	mov	r1, r3
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f001 fd91 	bl	800af7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800945a:	2180      	movs	r1, #128	; 0x80
 800945c:	6878      	ldr	r0, [r7, #4]
 800945e:	f001 fd8d 	bl	800af7c <USBD_LL_StallEP>
 8009462:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009464:	e025      	b.n	80094b2 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8009466:	6839      	ldr	r1, [r7, #0]
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	f000 fc09 	bl	8009c80 <USBD_CtlError>
              break;
 800946e:	e020      	b.n	80094b2 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	885b      	ldrh	r3, [r3, #2]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d11b      	bne.n	80094b0 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009478:	7bbb      	ldrb	r3, [r7, #14]
 800947a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800947e:	2b00      	cmp	r3, #0
 8009480:	d004      	beq.n	800948c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009482:	7bbb      	ldrb	r3, [r7, #14]
 8009484:	4619      	mov	r1, r3
 8009486:	6878      	ldr	r0, [r7, #4]
 8009488:	f001 fd97 	bl	800afba <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f000 fcc2 	bl	8009e16 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009498:	689b      	ldr	r3, [r3, #8]
 800949a:	6839      	ldr	r1, [r7, #0]
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	4798      	blx	r3
 80094a0:	4603      	mov	r3, r0
 80094a2:	73fb      	strb	r3, [r7, #15]
              }
              break;
 80094a4:	e004      	b.n	80094b0 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 80094a6:	6839      	ldr	r1, [r7, #0]
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f000 fbe9 	bl	8009c80 <USBD_CtlError>
              break;
 80094ae:	e000      	b.n	80094b2 <USBD_StdEPReq+0x154>
              break;
 80094b0:	bf00      	nop
          }
          break;
 80094b2:	e0ab      	b.n	800960c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094ba:	b2db      	uxtb	r3, r3
 80094bc:	2b02      	cmp	r3, #2
 80094be:	d002      	beq.n	80094c6 <USBD_StdEPReq+0x168>
 80094c0:	2b03      	cmp	r3, #3
 80094c2:	d032      	beq.n	800952a <USBD_StdEPReq+0x1cc>
 80094c4:	e097      	b.n	80095f6 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80094c6:	7bbb      	ldrb	r3, [r7, #14]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d007      	beq.n	80094dc <USBD_StdEPReq+0x17e>
 80094cc:	7bbb      	ldrb	r3, [r7, #14]
 80094ce:	2b80      	cmp	r3, #128	; 0x80
 80094d0:	d004      	beq.n	80094dc <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80094d2:	6839      	ldr	r1, [r7, #0]
 80094d4:	6878      	ldr	r0, [r7, #4]
 80094d6:	f000 fbd3 	bl	8009c80 <USBD_CtlError>
                break;
 80094da:	e091      	b.n	8009600 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80094dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	da0b      	bge.n	80094fc <USBD_StdEPReq+0x19e>
 80094e4:	7bbb      	ldrb	r3, [r7, #14]
 80094e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80094ea:	4613      	mov	r3, r2
 80094ec:	009b      	lsls	r3, r3, #2
 80094ee:	4413      	add	r3, r2
 80094f0:	009b      	lsls	r3, r3, #2
 80094f2:	3310      	adds	r3, #16
 80094f4:	687a      	ldr	r2, [r7, #4]
 80094f6:	4413      	add	r3, r2
 80094f8:	3304      	adds	r3, #4
 80094fa:	e00b      	b.n	8009514 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80094fc:	7bbb      	ldrb	r3, [r7, #14]
 80094fe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009502:	4613      	mov	r3, r2
 8009504:	009b      	lsls	r3, r3, #2
 8009506:	4413      	add	r3, r2
 8009508:	009b      	lsls	r3, r3, #2
 800950a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800950e:	687a      	ldr	r2, [r7, #4]
 8009510:	4413      	add	r3, r2
 8009512:	3304      	adds	r3, #4
 8009514:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	2200      	movs	r2, #0
 800951a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800951c:	68bb      	ldr	r3, [r7, #8]
 800951e:	2202      	movs	r2, #2
 8009520:	4619      	mov	r1, r3
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	f000 fc1d 	bl	8009d62 <USBD_CtlSendData>
              break;
 8009528:	e06a      	b.n	8009600 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800952a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800952e:	2b00      	cmp	r3, #0
 8009530:	da11      	bge.n	8009556 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009532:	7bbb      	ldrb	r3, [r7, #14]
 8009534:	f003 020f 	and.w	r2, r3, #15
 8009538:	6879      	ldr	r1, [r7, #4]
 800953a:	4613      	mov	r3, r2
 800953c:	009b      	lsls	r3, r3, #2
 800953e:	4413      	add	r3, r2
 8009540:	009b      	lsls	r3, r3, #2
 8009542:	440b      	add	r3, r1
 8009544:	3324      	adds	r3, #36	; 0x24
 8009546:	881b      	ldrh	r3, [r3, #0]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d117      	bne.n	800957c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800954c:	6839      	ldr	r1, [r7, #0]
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	f000 fb96 	bl	8009c80 <USBD_CtlError>
                  break;
 8009554:	e054      	b.n	8009600 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009556:	7bbb      	ldrb	r3, [r7, #14]
 8009558:	f003 020f 	and.w	r2, r3, #15
 800955c:	6879      	ldr	r1, [r7, #4]
 800955e:	4613      	mov	r3, r2
 8009560:	009b      	lsls	r3, r3, #2
 8009562:	4413      	add	r3, r2
 8009564:	009b      	lsls	r3, r3, #2
 8009566:	440b      	add	r3, r1
 8009568:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800956c:	881b      	ldrh	r3, [r3, #0]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d104      	bne.n	800957c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8009572:	6839      	ldr	r1, [r7, #0]
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f000 fb83 	bl	8009c80 <USBD_CtlError>
                  break;
 800957a:	e041      	b.n	8009600 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800957c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009580:	2b00      	cmp	r3, #0
 8009582:	da0b      	bge.n	800959c <USBD_StdEPReq+0x23e>
 8009584:	7bbb      	ldrb	r3, [r7, #14]
 8009586:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800958a:	4613      	mov	r3, r2
 800958c:	009b      	lsls	r3, r3, #2
 800958e:	4413      	add	r3, r2
 8009590:	009b      	lsls	r3, r3, #2
 8009592:	3310      	adds	r3, #16
 8009594:	687a      	ldr	r2, [r7, #4]
 8009596:	4413      	add	r3, r2
 8009598:	3304      	adds	r3, #4
 800959a:	e00b      	b.n	80095b4 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800959c:	7bbb      	ldrb	r3, [r7, #14]
 800959e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80095a2:	4613      	mov	r3, r2
 80095a4:	009b      	lsls	r3, r3, #2
 80095a6:	4413      	add	r3, r2
 80095a8:	009b      	lsls	r3, r3, #2
 80095aa:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80095ae:	687a      	ldr	r2, [r7, #4]
 80095b0:	4413      	add	r3, r2
 80095b2:	3304      	adds	r3, #4
 80095b4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80095b6:	7bbb      	ldrb	r3, [r7, #14]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d002      	beq.n	80095c2 <USBD_StdEPReq+0x264>
 80095bc:	7bbb      	ldrb	r3, [r7, #14]
 80095be:	2b80      	cmp	r3, #128	; 0x80
 80095c0:	d103      	bne.n	80095ca <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80095c2:	68bb      	ldr	r3, [r7, #8]
 80095c4:	2200      	movs	r2, #0
 80095c6:	601a      	str	r2, [r3, #0]
 80095c8:	e00e      	b.n	80095e8 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80095ca:	7bbb      	ldrb	r3, [r7, #14]
 80095cc:	4619      	mov	r1, r3
 80095ce:	6878      	ldr	r0, [r7, #4]
 80095d0:	f001 fd12 	bl	800aff8 <USBD_LL_IsStallEP>
 80095d4:	4603      	mov	r3, r0
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d003      	beq.n	80095e2 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	2201      	movs	r2, #1
 80095de:	601a      	str	r2, [r3, #0]
 80095e0:	e002      	b.n	80095e8 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	2200      	movs	r2, #0
 80095e6:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80095e8:	68bb      	ldr	r3, [r7, #8]
 80095ea:	2202      	movs	r2, #2
 80095ec:	4619      	mov	r1, r3
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f000 fbb7 	bl	8009d62 <USBD_CtlSendData>
              break;
 80095f4:	e004      	b.n	8009600 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80095f6:	6839      	ldr	r1, [r7, #0]
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f000 fb41 	bl	8009c80 <USBD_CtlError>
              break;
 80095fe:	bf00      	nop
          }
          break;
 8009600:	e004      	b.n	800960c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8009602:	6839      	ldr	r1, [r7, #0]
 8009604:	6878      	ldr	r0, [r7, #4]
 8009606:	f000 fb3b 	bl	8009c80 <USBD_CtlError>
          break;
 800960a:	bf00      	nop
      }
      break;
 800960c:	e004      	b.n	8009618 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800960e:	6839      	ldr	r1, [r7, #0]
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f000 fb35 	bl	8009c80 <USBD_CtlError>
      break;
 8009616:	bf00      	nop
  }

  return ret;
 8009618:	7bfb      	ldrb	r3, [r7, #15]
}
 800961a:	4618      	mov	r0, r3
 800961c:	3710      	adds	r7, #16
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}
	...

08009624 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b084      	sub	sp, #16
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
 800962c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800962e:	2300      	movs	r3, #0
 8009630:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009632:	2300      	movs	r3, #0
 8009634:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009636:	2300      	movs	r3, #0
 8009638:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	885b      	ldrh	r3, [r3, #2]
 800963e:	0a1b      	lsrs	r3, r3, #8
 8009640:	b29b      	uxth	r3, r3
 8009642:	3b01      	subs	r3, #1
 8009644:	2b06      	cmp	r3, #6
 8009646:	f200 8128 	bhi.w	800989a <USBD_GetDescriptor+0x276>
 800964a:	a201      	add	r2, pc, #4	; (adr r2, 8009650 <USBD_GetDescriptor+0x2c>)
 800964c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009650:	0800966d 	.word	0x0800966d
 8009654:	08009685 	.word	0x08009685
 8009658:	080096c5 	.word	0x080096c5
 800965c:	0800989b 	.word	0x0800989b
 8009660:	0800989b 	.word	0x0800989b
 8009664:	0800983b 	.word	0x0800983b
 8009668:	08009867 	.word	0x08009867
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	687a      	ldr	r2, [r7, #4]
 8009676:	7c12      	ldrb	r2, [r2, #16]
 8009678:	f107 0108 	add.w	r1, r7, #8
 800967c:	4610      	mov	r0, r2
 800967e:	4798      	blx	r3
 8009680:	60f8      	str	r0, [r7, #12]
      break;
 8009682:	e112      	b.n	80098aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	7c1b      	ldrb	r3, [r3, #16]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d10d      	bne.n	80096a8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009694:	f107 0208 	add.w	r2, r7, #8
 8009698:	4610      	mov	r0, r2
 800969a:	4798      	blx	r3
 800969c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	3301      	adds	r3, #1
 80096a2:	2202      	movs	r2, #2
 80096a4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80096a6:	e100      	b.n	80098aa <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096b0:	f107 0208 	add.w	r2, r7, #8
 80096b4:	4610      	mov	r0, r2
 80096b6:	4798      	blx	r3
 80096b8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	3301      	adds	r3, #1
 80096be:	2202      	movs	r2, #2
 80096c0:	701a      	strb	r2, [r3, #0]
      break;
 80096c2:	e0f2      	b.n	80098aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	885b      	ldrh	r3, [r3, #2]
 80096c8:	b2db      	uxtb	r3, r3
 80096ca:	2b05      	cmp	r3, #5
 80096cc:	f200 80ac 	bhi.w	8009828 <USBD_GetDescriptor+0x204>
 80096d0:	a201      	add	r2, pc, #4	; (adr r2, 80096d8 <USBD_GetDescriptor+0xb4>)
 80096d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096d6:	bf00      	nop
 80096d8:	080096f1 	.word	0x080096f1
 80096dc:	08009725 	.word	0x08009725
 80096e0:	08009759 	.word	0x08009759
 80096e4:	0800978d 	.word	0x0800978d
 80096e8:	080097c1 	.word	0x080097c1
 80096ec:	080097f5 	.word	0x080097f5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096f6:	685b      	ldr	r3, [r3, #4]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d00b      	beq.n	8009714 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009702:	685b      	ldr	r3, [r3, #4]
 8009704:	687a      	ldr	r2, [r7, #4]
 8009706:	7c12      	ldrb	r2, [r2, #16]
 8009708:	f107 0108 	add.w	r1, r7, #8
 800970c:	4610      	mov	r0, r2
 800970e:	4798      	blx	r3
 8009710:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009712:	e091      	b.n	8009838 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009714:	6839      	ldr	r1, [r7, #0]
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	f000 fab2 	bl	8009c80 <USBD_CtlError>
            err++;
 800971c:	7afb      	ldrb	r3, [r7, #11]
 800971e:	3301      	adds	r3, #1
 8009720:	72fb      	strb	r3, [r7, #11]
          break;
 8009722:	e089      	b.n	8009838 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800972a:	689b      	ldr	r3, [r3, #8]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d00b      	beq.n	8009748 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009736:	689b      	ldr	r3, [r3, #8]
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	7c12      	ldrb	r2, [r2, #16]
 800973c:	f107 0108 	add.w	r1, r7, #8
 8009740:	4610      	mov	r0, r2
 8009742:	4798      	blx	r3
 8009744:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009746:	e077      	b.n	8009838 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009748:	6839      	ldr	r1, [r7, #0]
 800974a:	6878      	ldr	r0, [r7, #4]
 800974c:	f000 fa98 	bl	8009c80 <USBD_CtlError>
            err++;
 8009750:	7afb      	ldrb	r3, [r7, #11]
 8009752:	3301      	adds	r3, #1
 8009754:	72fb      	strb	r3, [r7, #11]
          break;
 8009756:	e06f      	b.n	8009838 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800975e:	68db      	ldr	r3, [r3, #12]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d00b      	beq.n	800977c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800976a:	68db      	ldr	r3, [r3, #12]
 800976c:	687a      	ldr	r2, [r7, #4]
 800976e:	7c12      	ldrb	r2, [r2, #16]
 8009770:	f107 0108 	add.w	r1, r7, #8
 8009774:	4610      	mov	r0, r2
 8009776:	4798      	blx	r3
 8009778:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800977a:	e05d      	b.n	8009838 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800977c:	6839      	ldr	r1, [r7, #0]
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f000 fa7e 	bl	8009c80 <USBD_CtlError>
            err++;
 8009784:	7afb      	ldrb	r3, [r7, #11]
 8009786:	3301      	adds	r3, #1
 8009788:	72fb      	strb	r3, [r7, #11]
          break;
 800978a:	e055      	b.n	8009838 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009792:	691b      	ldr	r3, [r3, #16]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d00b      	beq.n	80097b0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800979e:	691b      	ldr	r3, [r3, #16]
 80097a0:	687a      	ldr	r2, [r7, #4]
 80097a2:	7c12      	ldrb	r2, [r2, #16]
 80097a4:	f107 0108 	add.w	r1, r7, #8
 80097a8:	4610      	mov	r0, r2
 80097aa:	4798      	blx	r3
 80097ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80097ae:	e043      	b.n	8009838 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80097b0:	6839      	ldr	r1, [r7, #0]
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f000 fa64 	bl	8009c80 <USBD_CtlError>
            err++;
 80097b8:	7afb      	ldrb	r3, [r7, #11]
 80097ba:	3301      	adds	r3, #1
 80097bc:	72fb      	strb	r3, [r7, #11]
          break;
 80097be:	e03b      	b.n	8009838 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80097c6:	695b      	ldr	r3, [r3, #20]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d00b      	beq.n	80097e4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80097d2:	695b      	ldr	r3, [r3, #20]
 80097d4:	687a      	ldr	r2, [r7, #4]
 80097d6:	7c12      	ldrb	r2, [r2, #16]
 80097d8:	f107 0108 	add.w	r1, r7, #8
 80097dc:	4610      	mov	r0, r2
 80097de:	4798      	blx	r3
 80097e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80097e2:	e029      	b.n	8009838 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80097e4:	6839      	ldr	r1, [r7, #0]
 80097e6:	6878      	ldr	r0, [r7, #4]
 80097e8:	f000 fa4a 	bl	8009c80 <USBD_CtlError>
            err++;
 80097ec:	7afb      	ldrb	r3, [r7, #11]
 80097ee:	3301      	adds	r3, #1
 80097f0:	72fb      	strb	r3, [r7, #11]
          break;
 80097f2:	e021      	b.n	8009838 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80097fa:	699b      	ldr	r3, [r3, #24]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d00b      	beq.n	8009818 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009806:	699b      	ldr	r3, [r3, #24]
 8009808:	687a      	ldr	r2, [r7, #4]
 800980a:	7c12      	ldrb	r2, [r2, #16]
 800980c:	f107 0108 	add.w	r1, r7, #8
 8009810:	4610      	mov	r0, r2
 8009812:	4798      	blx	r3
 8009814:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009816:	e00f      	b.n	8009838 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009818:	6839      	ldr	r1, [r7, #0]
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f000 fa30 	bl	8009c80 <USBD_CtlError>
            err++;
 8009820:	7afb      	ldrb	r3, [r7, #11]
 8009822:	3301      	adds	r3, #1
 8009824:	72fb      	strb	r3, [r7, #11]
          break;
 8009826:	e007      	b.n	8009838 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009828:	6839      	ldr	r1, [r7, #0]
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	f000 fa28 	bl	8009c80 <USBD_CtlError>
          err++;
 8009830:	7afb      	ldrb	r3, [r7, #11]
 8009832:	3301      	adds	r3, #1
 8009834:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8009836:	bf00      	nop
      }
      break;
 8009838:	e037      	b.n	80098aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	7c1b      	ldrb	r3, [r3, #16]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d109      	bne.n	8009856 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009848:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800984a:	f107 0208 	add.w	r2, r7, #8
 800984e:	4610      	mov	r0, r2
 8009850:	4798      	blx	r3
 8009852:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009854:	e029      	b.n	80098aa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009856:	6839      	ldr	r1, [r7, #0]
 8009858:	6878      	ldr	r0, [r7, #4]
 800985a:	f000 fa11 	bl	8009c80 <USBD_CtlError>
        err++;
 800985e:	7afb      	ldrb	r3, [r7, #11]
 8009860:	3301      	adds	r3, #1
 8009862:	72fb      	strb	r3, [r7, #11]
      break;
 8009864:	e021      	b.n	80098aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	7c1b      	ldrb	r3, [r3, #16]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d10d      	bne.n	800988a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009876:	f107 0208 	add.w	r2, r7, #8
 800987a:	4610      	mov	r0, r2
 800987c:	4798      	blx	r3
 800987e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	3301      	adds	r3, #1
 8009884:	2207      	movs	r2, #7
 8009886:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009888:	e00f      	b.n	80098aa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800988a:	6839      	ldr	r1, [r7, #0]
 800988c:	6878      	ldr	r0, [r7, #4]
 800988e:	f000 f9f7 	bl	8009c80 <USBD_CtlError>
        err++;
 8009892:	7afb      	ldrb	r3, [r7, #11]
 8009894:	3301      	adds	r3, #1
 8009896:	72fb      	strb	r3, [r7, #11]
      break;
 8009898:	e007      	b.n	80098aa <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800989a:	6839      	ldr	r1, [r7, #0]
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f000 f9ef 	bl	8009c80 <USBD_CtlError>
      err++;
 80098a2:	7afb      	ldrb	r3, [r7, #11]
 80098a4:	3301      	adds	r3, #1
 80098a6:	72fb      	strb	r3, [r7, #11]
      break;
 80098a8:	bf00      	nop
  }

  if (err != 0U)
 80098aa:	7afb      	ldrb	r3, [r7, #11]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d11e      	bne.n	80098ee <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	88db      	ldrh	r3, [r3, #6]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d016      	beq.n	80098e6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80098b8:	893b      	ldrh	r3, [r7, #8]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d00e      	beq.n	80098dc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	88da      	ldrh	r2, [r3, #6]
 80098c2:	893b      	ldrh	r3, [r7, #8]
 80098c4:	4293      	cmp	r3, r2
 80098c6:	bf28      	it	cs
 80098c8:	4613      	movcs	r3, r2
 80098ca:	b29b      	uxth	r3, r3
 80098cc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80098ce:	893b      	ldrh	r3, [r7, #8]
 80098d0:	461a      	mov	r2, r3
 80098d2:	68f9      	ldr	r1, [r7, #12]
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f000 fa44 	bl	8009d62 <USBD_CtlSendData>
 80098da:	e009      	b.n	80098f0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80098dc:	6839      	ldr	r1, [r7, #0]
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f000 f9ce 	bl	8009c80 <USBD_CtlError>
 80098e4:	e004      	b.n	80098f0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80098e6:	6878      	ldr	r0, [r7, #4]
 80098e8:	f000 fa95 	bl	8009e16 <USBD_CtlSendStatus>
 80098ec:	e000      	b.n	80098f0 <USBD_GetDescriptor+0x2cc>
    return;
 80098ee:	bf00      	nop
  }
}
 80098f0:	3710      	adds	r7, #16
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bd80      	pop	{r7, pc}
 80098f6:	bf00      	nop

080098f8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b084      	sub	sp, #16
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
 8009900:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	889b      	ldrh	r3, [r3, #4]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d131      	bne.n	800996e <USBD_SetAddress+0x76>
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	88db      	ldrh	r3, [r3, #6]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d12d      	bne.n	800996e <USBD_SetAddress+0x76>
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	885b      	ldrh	r3, [r3, #2]
 8009916:	2b7f      	cmp	r3, #127	; 0x7f
 8009918:	d829      	bhi.n	800996e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	885b      	ldrh	r3, [r3, #2]
 800991e:	b2db      	uxtb	r3, r3
 8009920:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009924:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800992c:	b2db      	uxtb	r3, r3
 800992e:	2b03      	cmp	r3, #3
 8009930:	d104      	bne.n	800993c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009932:	6839      	ldr	r1, [r7, #0]
 8009934:	6878      	ldr	r0, [r7, #4]
 8009936:	f000 f9a3 	bl	8009c80 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800993a:	e01d      	b.n	8009978 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	7bfa      	ldrb	r2, [r7, #15]
 8009940:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009944:	7bfb      	ldrb	r3, [r7, #15]
 8009946:	4619      	mov	r1, r3
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f001 fb81 	bl	800b050 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 fa61 	bl	8009e16 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009954:	7bfb      	ldrb	r3, [r7, #15]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d004      	beq.n	8009964 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2202      	movs	r2, #2
 800995e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009962:	e009      	b.n	8009978 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2201      	movs	r2, #1
 8009968:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800996c:	e004      	b.n	8009978 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800996e:	6839      	ldr	r1, [r7, #0]
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f000 f985 	bl	8009c80 <USBD_CtlError>
  }
}
 8009976:	bf00      	nop
 8009978:	bf00      	nop
 800997a:	3710      	adds	r7, #16
 800997c:	46bd      	mov	sp, r7
 800997e:	bd80      	pop	{r7, pc}

08009980 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b084      	sub	sp, #16
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
 8009988:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800998a:	2300      	movs	r3, #0
 800998c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	885b      	ldrh	r3, [r3, #2]
 8009992:	b2da      	uxtb	r2, r3
 8009994:	4b4c      	ldr	r3, [pc, #304]	; (8009ac8 <USBD_SetConfig+0x148>)
 8009996:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009998:	4b4b      	ldr	r3, [pc, #300]	; (8009ac8 <USBD_SetConfig+0x148>)
 800999a:	781b      	ldrb	r3, [r3, #0]
 800999c:	2b01      	cmp	r3, #1
 800999e:	d905      	bls.n	80099ac <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80099a0:	6839      	ldr	r1, [r7, #0]
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f000 f96c 	bl	8009c80 <USBD_CtlError>
    return USBD_FAIL;
 80099a8:	2303      	movs	r3, #3
 80099aa:	e088      	b.n	8009abe <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80099b2:	b2db      	uxtb	r3, r3
 80099b4:	2b02      	cmp	r3, #2
 80099b6:	d002      	beq.n	80099be <USBD_SetConfig+0x3e>
 80099b8:	2b03      	cmp	r3, #3
 80099ba:	d025      	beq.n	8009a08 <USBD_SetConfig+0x88>
 80099bc:	e071      	b.n	8009aa2 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80099be:	4b42      	ldr	r3, [pc, #264]	; (8009ac8 <USBD_SetConfig+0x148>)
 80099c0:	781b      	ldrb	r3, [r3, #0]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d01c      	beq.n	8009a00 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80099c6:	4b40      	ldr	r3, [pc, #256]	; (8009ac8 <USBD_SetConfig+0x148>)
 80099c8:	781b      	ldrb	r3, [r3, #0]
 80099ca:	461a      	mov	r2, r3
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80099d0:	4b3d      	ldr	r3, [pc, #244]	; (8009ac8 <USBD_SetConfig+0x148>)
 80099d2:	781b      	ldrb	r3, [r3, #0]
 80099d4:	4619      	mov	r1, r3
 80099d6:	6878      	ldr	r0, [r7, #4]
 80099d8:	f7ff f948 	bl	8008c6c <USBD_SetClassConfig>
 80099dc:	4603      	mov	r3, r0
 80099de:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80099e0:	7bfb      	ldrb	r3, [r7, #15]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d004      	beq.n	80099f0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80099e6:	6839      	ldr	r1, [r7, #0]
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	f000 f949 	bl	8009c80 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80099ee:	e065      	b.n	8009abc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	f000 fa10 	bl	8009e16 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2203      	movs	r2, #3
 80099fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80099fe:	e05d      	b.n	8009abc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8009a00:	6878      	ldr	r0, [r7, #4]
 8009a02:	f000 fa08 	bl	8009e16 <USBD_CtlSendStatus>
      break;
 8009a06:	e059      	b.n	8009abc <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009a08:	4b2f      	ldr	r3, [pc, #188]	; (8009ac8 <USBD_SetConfig+0x148>)
 8009a0a:	781b      	ldrb	r3, [r3, #0]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d112      	bne.n	8009a36 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2202      	movs	r2, #2
 8009a14:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8009a18:	4b2b      	ldr	r3, [pc, #172]	; (8009ac8 <USBD_SetConfig+0x148>)
 8009a1a:	781b      	ldrb	r3, [r3, #0]
 8009a1c:	461a      	mov	r2, r3
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009a22:	4b29      	ldr	r3, [pc, #164]	; (8009ac8 <USBD_SetConfig+0x148>)
 8009a24:	781b      	ldrb	r3, [r3, #0]
 8009a26:	4619      	mov	r1, r3
 8009a28:	6878      	ldr	r0, [r7, #4]
 8009a2a:	f7ff f93b 	bl	8008ca4 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009a2e:	6878      	ldr	r0, [r7, #4]
 8009a30:	f000 f9f1 	bl	8009e16 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009a34:	e042      	b.n	8009abc <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8009a36:	4b24      	ldr	r3, [pc, #144]	; (8009ac8 <USBD_SetConfig+0x148>)
 8009a38:	781b      	ldrb	r3, [r3, #0]
 8009a3a:	461a      	mov	r2, r3
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	685b      	ldr	r3, [r3, #4]
 8009a40:	429a      	cmp	r2, r3
 8009a42:	d02a      	beq.n	8009a9a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	685b      	ldr	r3, [r3, #4]
 8009a48:	b2db      	uxtb	r3, r3
 8009a4a:	4619      	mov	r1, r3
 8009a4c:	6878      	ldr	r0, [r7, #4]
 8009a4e:	f7ff f929 	bl	8008ca4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009a52:	4b1d      	ldr	r3, [pc, #116]	; (8009ac8 <USBD_SetConfig+0x148>)
 8009a54:	781b      	ldrb	r3, [r3, #0]
 8009a56:	461a      	mov	r2, r3
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009a5c:	4b1a      	ldr	r3, [pc, #104]	; (8009ac8 <USBD_SetConfig+0x148>)
 8009a5e:	781b      	ldrb	r3, [r3, #0]
 8009a60:	4619      	mov	r1, r3
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f7ff f902 	bl	8008c6c <USBD_SetClassConfig>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009a6c:	7bfb      	ldrb	r3, [r7, #15]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d00f      	beq.n	8009a92 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8009a72:	6839      	ldr	r1, [r7, #0]
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f000 f903 	bl	8009c80 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	685b      	ldr	r3, [r3, #4]
 8009a7e:	b2db      	uxtb	r3, r3
 8009a80:	4619      	mov	r1, r3
 8009a82:	6878      	ldr	r0, [r7, #4]
 8009a84:	f7ff f90e 	bl	8008ca4 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2202      	movs	r2, #2
 8009a8c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009a90:	e014      	b.n	8009abc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8009a92:	6878      	ldr	r0, [r7, #4]
 8009a94:	f000 f9bf 	bl	8009e16 <USBD_CtlSendStatus>
      break;
 8009a98:	e010      	b.n	8009abc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f000 f9bb 	bl	8009e16 <USBD_CtlSendStatus>
      break;
 8009aa0:	e00c      	b.n	8009abc <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8009aa2:	6839      	ldr	r1, [r7, #0]
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f000 f8eb 	bl	8009c80 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009aaa:	4b07      	ldr	r3, [pc, #28]	; (8009ac8 <USBD_SetConfig+0x148>)
 8009aac:	781b      	ldrb	r3, [r3, #0]
 8009aae:	4619      	mov	r1, r3
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f7ff f8f7 	bl	8008ca4 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009ab6:	2303      	movs	r3, #3
 8009ab8:	73fb      	strb	r3, [r7, #15]
      break;
 8009aba:	bf00      	nop
  }

  return ret;
 8009abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	3710      	adds	r7, #16
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd80      	pop	{r7, pc}
 8009ac6:	bf00      	nop
 8009ac8:	2000019c 	.word	0x2000019c

08009acc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b082      	sub	sp, #8
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
 8009ad4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	88db      	ldrh	r3, [r3, #6]
 8009ada:	2b01      	cmp	r3, #1
 8009adc:	d004      	beq.n	8009ae8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009ade:	6839      	ldr	r1, [r7, #0]
 8009ae0:	6878      	ldr	r0, [r7, #4]
 8009ae2:	f000 f8cd 	bl	8009c80 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009ae6:	e023      	b.n	8009b30 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009aee:	b2db      	uxtb	r3, r3
 8009af0:	2b02      	cmp	r3, #2
 8009af2:	dc02      	bgt.n	8009afa <USBD_GetConfig+0x2e>
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	dc03      	bgt.n	8009b00 <USBD_GetConfig+0x34>
 8009af8:	e015      	b.n	8009b26 <USBD_GetConfig+0x5a>
 8009afa:	2b03      	cmp	r3, #3
 8009afc:	d00b      	beq.n	8009b16 <USBD_GetConfig+0x4a>
 8009afe:	e012      	b.n	8009b26 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	2200      	movs	r2, #0
 8009b04:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	3308      	adds	r3, #8
 8009b0a:	2201      	movs	r2, #1
 8009b0c:	4619      	mov	r1, r3
 8009b0e:	6878      	ldr	r0, [r7, #4]
 8009b10:	f000 f927 	bl	8009d62 <USBD_CtlSendData>
        break;
 8009b14:	e00c      	b.n	8009b30 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	3304      	adds	r3, #4
 8009b1a:	2201      	movs	r2, #1
 8009b1c:	4619      	mov	r1, r3
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	f000 f91f 	bl	8009d62 <USBD_CtlSendData>
        break;
 8009b24:	e004      	b.n	8009b30 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009b26:	6839      	ldr	r1, [r7, #0]
 8009b28:	6878      	ldr	r0, [r7, #4]
 8009b2a:	f000 f8a9 	bl	8009c80 <USBD_CtlError>
        break;
 8009b2e:	bf00      	nop
}
 8009b30:	bf00      	nop
 8009b32:	3708      	adds	r7, #8
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}

08009b38 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b082      	sub	sp, #8
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
 8009b40:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b48:	b2db      	uxtb	r3, r3
 8009b4a:	3b01      	subs	r3, #1
 8009b4c:	2b02      	cmp	r3, #2
 8009b4e:	d81e      	bhi.n	8009b8e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	88db      	ldrh	r3, [r3, #6]
 8009b54:	2b02      	cmp	r3, #2
 8009b56:	d004      	beq.n	8009b62 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009b58:	6839      	ldr	r1, [r7, #0]
 8009b5a:	6878      	ldr	r0, [r7, #4]
 8009b5c:	f000 f890 	bl	8009c80 <USBD_CtlError>
        break;
 8009b60:	e01a      	b.n	8009b98 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2201      	movs	r2, #1
 8009b66:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d005      	beq.n	8009b7e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	68db      	ldr	r3, [r3, #12]
 8009b76:	f043 0202 	orr.w	r2, r3, #2
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	330c      	adds	r3, #12
 8009b82:	2202      	movs	r2, #2
 8009b84:	4619      	mov	r1, r3
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f000 f8eb 	bl	8009d62 <USBD_CtlSendData>
      break;
 8009b8c:	e004      	b.n	8009b98 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009b8e:	6839      	ldr	r1, [r7, #0]
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f000 f875 	bl	8009c80 <USBD_CtlError>
      break;
 8009b96:	bf00      	nop
  }
}
 8009b98:	bf00      	nop
 8009b9a:	3708      	adds	r7, #8
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}

08009ba0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b082      	sub	sp, #8
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
 8009ba8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	885b      	ldrh	r3, [r3, #2]
 8009bae:	2b01      	cmp	r3, #1
 8009bb0:	d106      	bne.n	8009bc0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f000 f92b 	bl	8009e16 <USBD_CtlSendStatus>
  }
}
 8009bc0:	bf00      	nop
 8009bc2:	3708      	adds	r7, #8
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}

08009bc8 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b082      	sub	sp, #8
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
 8009bd0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009bd8:	b2db      	uxtb	r3, r3
 8009bda:	3b01      	subs	r3, #1
 8009bdc:	2b02      	cmp	r3, #2
 8009bde:	d80b      	bhi.n	8009bf8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	885b      	ldrh	r3, [r3, #2]
 8009be4:	2b01      	cmp	r3, #1
 8009be6:	d10c      	bne.n	8009c02 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2200      	movs	r2, #0
 8009bec:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009bf0:	6878      	ldr	r0, [r7, #4]
 8009bf2:	f000 f910 	bl	8009e16 <USBD_CtlSendStatus>
      }
      break;
 8009bf6:	e004      	b.n	8009c02 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009bf8:	6839      	ldr	r1, [r7, #0]
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	f000 f840 	bl	8009c80 <USBD_CtlError>
      break;
 8009c00:	e000      	b.n	8009c04 <USBD_ClrFeature+0x3c>
      break;
 8009c02:	bf00      	nop
  }
}
 8009c04:	bf00      	nop
 8009c06:	3708      	adds	r7, #8
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	bd80      	pop	{r7, pc}

08009c0c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b084      	sub	sp, #16
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
 8009c14:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	781a      	ldrb	r2, [r3, #0]
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	3301      	adds	r3, #1
 8009c26:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	781a      	ldrb	r2, [r3, #0]
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	3301      	adds	r3, #1
 8009c34:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009c36:	68f8      	ldr	r0, [r7, #12]
 8009c38:	f7ff fabb 	bl	80091b2 <SWAPBYTE>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	461a      	mov	r2, r3
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	3301      	adds	r3, #1
 8009c48:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	3301      	adds	r3, #1
 8009c4e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009c50:	68f8      	ldr	r0, [r7, #12]
 8009c52:	f7ff faae 	bl	80091b2 <SWAPBYTE>
 8009c56:	4603      	mov	r3, r0
 8009c58:	461a      	mov	r2, r3
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	3301      	adds	r3, #1
 8009c62:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	3301      	adds	r3, #1
 8009c68:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009c6a:	68f8      	ldr	r0, [r7, #12]
 8009c6c:	f7ff faa1 	bl	80091b2 <SWAPBYTE>
 8009c70:	4603      	mov	r3, r0
 8009c72:	461a      	mov	r2, r3
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	80da      	strh	r2, [r3, #6]
}
 8009c78:	bf00      	nop
 8009c7a:	3710      	adds	r7, #16
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	bd80      	pop	{r7, pc}

08009c80 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b082      	sub	sp, #8
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
 8009c88:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009c8a:	2180      	movs	r1, #128	; 0x80
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f001 f975 	bl	800af7c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009c92:	2100      	movs	r1, #0
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f001 f971 	bl	800af7c <USBD_LL_StallEP>
}
 8009c9a:	bf00      	nop
 8009c9c:	3708      	adds	r7, #8
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}

08009ca2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009ca2:	b580      	push	{r7, lr}
 8009ca4:	b086      	sub	sp, #24
 8009ca6:	af00      	add	r7, sp, #0
 8009ca8:	60f8      	str	r0, [r7, #12]
 8009caa:	60b9      	str	r1, [r7, #8]
 8009cac:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009cae:	2300      	movs	r3, #0
 8009cb0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d036      	beq.n	8009d26 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009cbc:	6938      	ldr	r0, [r7, #16]
 8009cbe:	f000 f836 	bl	8009d2e <USBD_GetLen>
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	3301      	adds	r3, #1
 8009cc6:	b29b      	uxth	r3, r3
 8009cc8:	005b      	lsls	r3, r3, #1
 8009cca:	b29a      	uxth	r2, r3
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009cd0:	7dfb      	ldrb	r3, [r7, #23]
 8009cd2:	68ba      	ldr	r2, [r7, #8]
 8009cd4:	4413      	add	r3, r2
 8009cd6:	687a      	ldr	r2, [r7, #4]
 8009cd8:	7812      	ldrb	r2, [r2, #0]
 8009cda:	701a      	strb	r2, [r3, #0]
  idx++;
 8009cdc:	7dfb      	ldrb	r3, [r7, #23]
 8009cde:	3301      	adds	r3, #1
 8009ce0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009ce2:	7dfb      	ldrb	r3, [r7, #23]
 8009ce4:	68ba      	ldr	r2, [r7, #8]
 8009ce6:	4413      	add	r3, r2
 8009ce8:	2203      	movs	r2, #3
 8009cea:	701a      	strb	r2, [r3, #0]
  idx++;
 8009cec:	7dfb      	ldrb	r3, [r7, #23]
 8009cee:	3301      	adds	r3, #1
 8009cf0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009cf2:	e013      	b.n	8009d1c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009cf4:	7dfb      	ldrb	r3, [r7, #23]
 8009cf6:	68ba      	ldr	r2, [r7, #8]
 8009cf8:	4413      	add	r3, r2
 8009cfa:	693a      	ldr	r2, [r7, #16]
 8009cfc:	7812      	ldrb	r2, [r2, #0]
 8009cfe:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009d00:	693b      	ldr	r3, [r7, #16]
 8009d02:	3301      	adds	r3, #1
 8009d04:	613b      	str	r3, [r7, #16]
    idx++;
 8009d06:	7dfb      	ldrb	r3, [r7, #23]
 8009d08:	3301      	adds	r3, #1
 8009d0a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009d0c:	7dfb      	ldrb	r3, [r7, #23]
 8009d0e:	68ba      	ldr	r2, [r7, #8]
 8009d10:	4413      	add	r3, r2
 8009d12:	2200      	movs	r2, #0
 8009d14:	701a      	strb	r2, [r3, #0]
    idx++;
 8009d16:	7dfb      	ldrb	r3, [r7, #23]
 8009d18:	3301      	adds	r3, #1
 8009d1a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009d1c:	693b      	ldr	r3, [r7, #16]
 8009d1e:	781b      	ldrb	r3, [r3, #0]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d1e7      	bne.n	8009cf4 <USBD_GetString+0x52>
 8009d24:	e000      	b.n	8009d28 <USBD_GetString+0x86>
    return;
 8009d26:	bf00      	nop
  }
}
 8009d28:	3718      	adds	r7, #24
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}

08009d2e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009d2e:	b480      	push	{r7}
 8009d30:	b085      	sub	sp, #20
 8009d32:	af00      	add	r7, sp, #0
 8009d34:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009d36:	2300      	movs	r3, #0
 8009d38:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009d3e:	e005      	b.n	8009d4c <USBD_GetLen+0x1e>
  {
    len++;
 8009d40:	7bfb      	ldrb	r3, [r7, #15]
 8009d42:	3301      	adds	r3, #1
 8009d44:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009d46:	68bb      	ldr	r3, [r7, #8]
 8009d48:	3301      	adds	r3, #1
 8009d4a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	781b      	ldrb	r3, [r3, #0]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d1f5      	bne.n	8009d40 <USBD_GetLen+0x12>
  }

  return len;
 8009d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d56:	4618      	mov	r0, r3
 8009d58:	3714      	adds	r7, #20
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d60:	4770      	bx	lr

08009d62 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009d62:	b580      	push	{r7, lr}
 8009d64:	b084      	sub	sp, #16
 8009d66:	af00      	add	r7, sp, #0
 8009d68:	60f8      	str	r0, [r7, #12]
 8009d6a:	60b9      	str	r1, [r7, #8]
 8009d6c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	2202      	movs	r2, #2
 8009d72:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	687a      	ldr	r2, [r7, #4]
 8009d7a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	687a      	ldr	r2, [r7, #4]
 8009d80:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	68ba      	ldr	r2, [r7, #8]
 8009d86:	2100      	movs	r1, #0
 8009d88:	68f8      	ldr	r0, [r7, #12]
 8009d8a:	f001 f980 	bl	800b08e <USBD_LL_Transmit>

  return USBD_OK;
 8009d8e:	2300      	movs	r3, #0
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3710      	adds	r7, #16
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bd80      	pop	{r7, pc}

08009d98 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b084      	sub	sp, #16
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	60f8      	str	r0, [r7, #12]
 8009da0:	60b9      	str	r1, [r7, #8]
 8009da2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	68ba      	ldr	r2, [r7, #8]
 8009da8:	2100      	movs	r1, #0
 8009daa:	68f8      	ldr	r0, [r7, #12]
 8009dac:	f001 f96f 	bl	800b08e <USBD_LL_Transmit>

  return USBD_OK;
 8009db0:	2300      	movs	r3, #0
}
 8009db2:	4618      	mov	r0, r3
 8009db4:	3710      	adds	r7, #16
 8009db6:	46bd      	mov	sp, r7
 8009db8:	bd80      	pop	{r7, pc}

08009dba <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009dba:	b580      	push	{r7, lr}
 8009dbc:	b084      	sub	sp, #16
 8009dbe:	af00      	add	r7, sp, #0
 8009dc0:	60f8      	str	r0, [r7, #12]
 8009dc2:	60b9      	str	r1, [r7, #8]
 8009dc4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	2203      	movs	r2, #3
 8009dca:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	687a      	ldr	r2, [r7, #4]
 8009dd2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	687a      	ldr	r2, [r7, #4]
 8009dda:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	68ba      	ldr	r2, [r7, #8]
 8009de2:	2100      	movs	r1, #0
 8009de4:	68f8      	ldr	r0, [r7, #12]
 8009de6:	f001 f973 	bl	800b0d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009dea:	2300      	movs	r3, #0
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	3710      	adds	r7, #16
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b084      	sub	sp, #16
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	60f8      	str	r0, [r7, #12]
 8009dfc:	60b9      	str	r1, [r7, #8]
 8009dfe:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	68ba      	ldr	r2, [r7, #8]
 8009e04:	2100      	movs	r1, #0
 8009e06:	68f8      	ldr	r0, [r7, #12]
 8009e08:	f001 f962 	bl	800b0d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009e0c:	2300      	movs	r3, #0
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3710      	adds	r7, #16
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}

08009e16 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009e16:	b580      	push	{r7, lr}
 8009e18:	b082      	sub	sp, #8
 8009e1a:	af00      	add	r7, sp, #0
 8009e1c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2204      	movs	r2, #4
 8009e22:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009e26:	2300      	movs	r3, #0
 8009e28:	2200      	movs	r2, #0
 8009e2a:	2100      	movs	r1, #0
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f001 f92e 	bl	800b08e <USBD_LL_Transmit>

  return USBD_OK;
 8009e32:	2300      	movs	r3, #0
}
 8009e34:	4618      	mov	r0, r3
 8009e36:	3708      	adds	r7, #8
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	bd80      	pop	{r7, pc}

08009e3c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b082      	sub	sp, #8
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2205      	movs	r2, #5
 8009e48:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	2200      	movs	r2, #0
 8009e50:	2100      	movs	r1, #0
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f001 f93c 	bl	800b0d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009e58:	2300      	movs	r3, #0
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	3708      	adds	r7, #8
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}
	...

08009e64 <ApplicationPerform>:


/* Interfaced functions */

void ApplicationPerform()
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	af00      	add	r7, sp, #0

	switch(sApplicationBase.eApplicationState)
 8009e68:	4b13      	ldr	r3, [pc, #76]	; (8009eb8 <ApplicationPerform+0x54>)
 8009e6a:	7edb      	ldrb	r3, [r3, #27]
 8009e6c:	b2db      	uxtb	r3, r3
 8009e6e:	2b03      	cmp	r3, #3
 8009e70:	d81a      	bhi.n	8009ea8 <ApplicationPerform+0x44>
 8009e72:	a201      	add	r2, pc, #4	; (adr r2, 8009e78 <ApplicationPerform+0x14>)
 8009e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e78:	08009e89 	.word	0x08009e89
 8009e7c:	08009e97 	.word	0x08009e97
 8009e80:	08009ea3 	.word	0x08009ea3
 8009e84:	08009eb1 	.word	0x08009eb1
	{
	case eApp_EntryState:
		OperateLED_A(eLED_On);
 8009e88:	2000      	movs	r0, #0
 8009e8a:	f7f6 fb21 	bl	80004d0 <OperateLED_A>
		AppStateChangeRequest(eApp_Initialization);
 8009e8e:	2001      	movs	r0, #1
 8009e90:	f000 f894 	bl	8009fbc <AppStateChangeRequest>
		break;
 8009e94:	e00d      	b.n	8009eb2 <ApplicationPerform+0x4e>

	case eApp_Initialization:
		AppEnableResetTaskTimers();
 8009e96:	f000 f8df 	bl	800a058 <AppEnableResetTaskTimers>
		AppStateChangeRequest(eApp_Perform);
 8009e9a:	2002      	movs	r0, #2
 8009e9c:	f000 f88e 	bl	8009fbc <AppStateChangeRequest>
		break;
 8009ea0:	e007      	b.n	8009eb2 <ApplicationPerform+0x4e>

	case eApp_Perform:
		AsynchronousTaskScheduler();
 8009ea2:	f000 f85f 	bl	8009f64 <AsynchronousTaskScheduler>
		break;
 8009ea6:	e004      	b.n	8009eb2 <ApplicationPerform+0x4e>

	case eApp_Shutdown:
		break;

	default:
		sApplicationBase.sErrorReg.bAppDefaultStateEntryError = true;
 8009ea8:	4b03      	ldr	r3, [pc, #12]	; (8009eb8 <ApplicationPerform+0x54>)
 8009eaa:	2201      	movs	r2, #1
 8009eac:	761a      	strb	r2, [r3, #24]
		break;
 8009eae:	e000      	b.n	8009eb2 <ApplicationPerform+0x4e>
		break;
 8009eb0:	bf00      	nop
	}

}
 8009eb2:	bf00      	nop
 8009eb4:	bd80      	pop	{r7, pc}
 8009eb6:	bf00      	nop
 8009eb8:	200001a0 	.word	0x200001a0

08009ebc <AsynchronousTaskTimerUpdate>:

void AsynchronousTaskTimerUpdate()
{
 8009ebc:	b480      	push	{r7}
 8009ebe:	af00      	add	r7, sp, #0
	if(sApplicationBase.sAsyncTimers.s1000ms.bEnabledFlag)
 8009ec0:	4b20      	ldr	r3, [pc, #128]	; (8009f44 <AsynchronousTaskTimerUpdate+0x88>)
 8009ec2:	781b      	ldrb	r3, [r3, #0]
 8009ec4:	b2db      	uxtb	r3, r3
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d006      	beq.n	8009ed8 <AsynchronousTaskTimerUpdate+0x1c>
	{
		sApplicationBase.sAsyncTimers.s1000ms.u16Counter++;
 8009eca:	4b1e      	ldr	r3, [pc, #120]	; (8009f44 <AsynchronousTaskTimerUpdate+0x88>)
 8009ecc:	885b      	ldrh	r3, [r3, #2]
 8009ece:	b29b      	uxth	r3, r3
 8009ed0:	3301      	adds	r3, #1
 8009ed2:	b29a      	uxth	r2, r3
 8009ed4:	4b1b      	ldr	r3, [pc, #108]	; (8009f44 <AsynchronousTaskTimerUpdate+0x88>)
 8009ed6:	805a      	strh	r2, [r3, #2]
	}
	if(sApplicationBase.sAsyncTimers.s100ms.bEnabledFlag)
 8009ed8:	4b1a      	ldr	r3, [pc, #104]	; (8009f44 <AsynchronousTaskTimerUpdate+0x88>)
 8009eda:	791b      	ldrb	r3, [r3, #4]
 8009edc:	b2db      	uxtb	r3, r3
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d006      	beq.n	8009ef0 <AsynchronousTaskTimerUpdate+0x34>
	{
		sApplicationBase.sAsyncTimers.s100ms.u16Counter++;
 8009ee2:	4b18      	ldr	r3, [pc, #96]	; (8009f44 <AsynchronousTaskTimerUpdate+0x88>)
 8009ee4:	88db      	ldrh	r3, [r3, #6]
 8009ee6:	b29b      	uxth	r3, r3
 8009ee8:	3301      	adds	r3, #1
 8009eea:	b29a      	uxth	r2, r3
 8009eec:	4b15      	ldr	r3, [pc, #84]	; (8009f44 <AsynchronousTaskTimerUpdate+0x88>)
 8009eee:	80da      	strh	r2, [r3, #6]
	}
	if(sApplicationBase.sAsyncTimers.s10ms.bEnabledFlag)
 8009ef0:	4b14      	ldr	r3, [pc, #80]	; (8009f44 <AsynchronousTaskTimerUpdate+0x88>)
 8009ef2:	7a1b      	ldrb	r3, [r3, #8]
 8009ef4:	b2db      	uxtb	r3, r3
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d006      	beq.n	8009f08 <AsynchronousTaskTimerUpdate+0x4c>
	{
		sApplicationBase.sAsyncTimers.s10ms.u16Counter++;
 8009efa:	4b12      	ldr	r3, [pc, #72]	; (8009f44 <AsynchronousTaskTimerUpdate+0x88>)
 8009efc:	895b      	ldrh	r3, [r3, #10]
 8009efe:	b29b      	uxth	r3, r3
 8009f00:	3301      	adds	r3, #1
 8009f02:	b29a      	uxth	r2, r3
 8009f04:	4b0f      	ldr	r3, [pc, #60]	; (8009f44 <AsynchronousTaskTimerUpdate+0x88>)
 8009f06:	815a      	strh	r2, [r3, #10]
	}
	if(sApplicationBase.sAsyncTimers.s1ms.bEnabledFlag)
 8009f08:	4b0e      	ldr	r3, [pc, #56]	; (8009f44 <AsynchronousTaskTimerUpdate+0x88>)
 8009f0a:	7b1b      	ldrb	r3, [r3, #12]
 8009f0c:	b2db      	uxtb	r3, r3
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d006      	beq.n	8009f20 <AsynchronousTaskTimerUpdate+0x64>
	{
		sApplicationBase.sAsyncTimers.s1ms.u16Counter++;
 8009f12:	4b0c      	ldr	r3, [pc, #48]	; (8009f44 <AsynchronousTaskTimerUpdate+0x88>)
 8009f14:	89db      	ldrh	r3, [r3, #14]
 8009f16:	b29b      	uxth	r3, r3
 8009f18:	3301      	adds	r3, #1
 8009f1a:	b29a      	uxth	r2, r3
 8009f1c:	4b09      	ldr	r3, [pc, #36]	; (8009f44 <AsynchronousTaskTimerUpdate+0x88>)
 8009f1e:	81da      	strh	r2, [r3, #14]
	}
	if(sApplicationBase.sAsyncTimers.s500us.bEnabledFlag)
 8009f20:	4b08      	ldr	r3, [pc, #32]	; (8009f44 <AsynchronousTaskTimerUpdate+0x88>)
 8009f22:	7c1b      	ldrb	r3, [r3, #16]
 8009f24:	b2db      	uxtb	r3, r3
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d006      	beq.n	8009f38 <AsynchronousTaskTimerUpdate+0x7c>
	{
		sApplicationBase.sAsyncTimers.s500us.u16Counter++;
 8009f2a:	4b06      	ldr	r3, [pc, #24]	; (8009f44 <AsynchronousTaskTimerUpdate+0x88>)
 8009f2c:	8a5b      	ldrh	r3, [r3, #18]
 8009f2e:	b29b      	uxth	r3, r3
 8009f30:	3301      	adds	r3, #1
 8009f32:	b29a      	uxth	r2, r3
 8009f34:	4b03      	ldr	r3, [pc, #12]	; (8009f44 <AsynchronousTaskTimerUpdate+0x88>)
 8009f36:	825a      	strh	r2, [r3, #18]
	}

}
 8009f38:	bf00      	nop
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f40:	4770      	bx	lr
 8009f42:	bf00      	nop
 8009f44:	200001a0 	.word	0x200001a0

08009f48 <AsynchronousTask_100ms>:

/* Internal functions */

void AsynchronousTask_100ms()
{
 8009f48:	b480      	push	{r7}
 8009f4a:	af00      	add	r7, sp, #0

}
 8009f4c:	bf00      	nop
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f54:	4770      	bx	lr

08009f56 <AsynchronousTask_1000ms>:

void AsynchronousTask_1000ms()
{
 8009f56:	b580      	push	{r7, lr}
 8009f58:	af00      	add	r7, sp, #0
	ToggleLED_B();
 8009f5a:	f7f6 fad5 	bl	8000508 <ToggleLED_B>
}
 8009f5e:	bf00      	nop
 8009f60:	bd80      	pop	{r7, pc}
	...

08009f64 <AsynchronousTaskScheduler>:

void AsynchronousTaskScheduler()
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	af00      	add	r7, sp, #0
	if(sApplicationBase.sAsyncTimers.s1000ms.u16Counter >= dAsynchronousTaskPeriod1000ms)
 8009f68:	4b13      	ldr	r3, [pc, #76]	; (8009fb8 <AsynchronousTaskScheduler+0x54>)
 8009f6a:	885b      	ldrh	r3, [r3, #2]
 8009f6c:	b29b      	uxth	r3, r3
 8009f6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009f72:	d304      	bcc.n	8009f7e <AsynchronousTaskScheduler+0x1a>
	{
		AsynchronousTask_1000ms();
 8009f74:	f7ff ffef 	bl	8009f56 <AsynchronousTask_1000ms>
		sApplicationBase.sAsyncTimers.s1000ms.u16Counter = 0;
 8009f78:	4b0f      	ldr	r3, [pc, #60]	; (8009fb8 <AsynchronousTaskScheduler+0x54>)
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	805a      	strh	r2, [r3, #2]
	}

	if(sApplicationBase.sAsyncTimers.s100ms.u16Counter >= dAsynchronousTaskPeriod100ms)
 8009f7e:	4b0e      	ldr	r3, [pc, #56]	; (8009fb8 <AsynchronousTaskScheduler+0x54>)
 8009f80:	88db      	ldrh	r3, [r3, #6]
 8009f82:	b29b      	uxth	r3, r3
 8009f84:	2b63      	cmp	r3, #99	; 0x63
 8009f86:	d904      	bls.n	8009f92 <AsynchronousTaskScheduler+0x2e>
	{
		AsynchronousTask_100ms();
 8009f88:	f7ff ffde 	bl	8009f48 <AsynchronousTask_100ms>
		sApplicationBase.sAsyncTimers.s100ms.u16Counter = 0;
 8009f8c:	4b0a      	ldr	r3, [pc, #40]	; (8009fb8 <AsynchronousTaskScheduler+0x54>)
 8009f8e:	2200      	movs	r2, #0
 8009f90:	80da      	strh	r2, [r3, #6]
	}

	if(sApplicationBase.sAsyncTimers.s10ms.u16Counter >= dAsynchronousTaskPeriod10ms)
 8009f92:	4b09      	ldr	r3, [pc, #36]	; (8009fb8 <AsynchronousTaskScheduler+0x54>)
 8009f94:	895b      	ldrh	r3, [r3, #10]
 8009f96:	b29b      	uxth	r3, r3
 8009f98:	2b09      	cmp	r3, #9
 8009f9a:	d902      	bls.n	8009fa2 <AsynchronousTaskScheduler+0x3e>
	{
//		AsynchronousTask_10ms();
		sApplicationBase.sAsyncTimers.s10ms.u16Counter = 0;
 8009f9c:	4b06      	ldr	r3, [pc, #24]	; (8009fb8 <AsynchronousTaskScheduler+0x54>)
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	815a      	strh	r2, [r3, #10]
	}

	if(sApplicationBase.sAsyncTimers.s1ms.u16Counter >= dAsynchronousTaskPeriod1ms)
 8009fa2:	4b05      	ldr	r3, [pc, #20]	; (8009fb8 <AsynchronousTaskScheduler+0x54>)
 8009fa4:	89db      	ldrh	r3, [r3, #14]
 8009fa6:	b29b      	uxth	r3, r3
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d002      	beq.n	8009fb2 <AsynchronousTaskScheduler+0x4e>
	{
//		AsynchronousTask_1ms();
		sApplicationBase.sAsyncTimers.s1ms.u16Counter = 0;
 8009fac:	4b02      	ldr	r3, [pc, #8]	; (8009fb8 <AsynchronousTaskScheduler+0x54>)
 8009fae:	2200      	movs	r2, #0
 8009fb0:	81da      	strh	r2, [r3, #14]
	}

}
 8009fb2:	bf00      	nop
 8009fb4:	bd80      	pop	{r7, pc}
 8009fb6:	bf00      	nop
 8009fb8:	200001a0 	.word	0x200001a0

08009fbc <AppStateChangeRequest>:

void AppStateChangeRequest( ApplicationState_t eNewState)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b083      	sub	sp, #12
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	4603      	mov	r3, r0
 8009fc4:	71fb      	strb	r3, [r7, #7]
	switch(sApplicationBase.eApplicationState)
 8009fc6:	4b23      	ldr	r3, [pc, #140]	; (800a054 <AppStateChangeRequest+0x98>)
 8009fc8:	7edb      	ldrb	r3, [r3, #27]
 8009fca:	b2db      	uxtb	r3, r3
 8009fcc:	2b03      	cmp	r3, #3
 8009fce:	d837      	bhi.n	800a040 <AppStateChangeRequest+0x84>
 8009fd0:	a201      	add	r2, pc, #4	; (adr r2, 8009fd8 <AppStateChangeRequest+0x1c>)
 8009fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fd6:	bf00      	nop
 8009fd8:	08009fe9 	.word	0x08009fe9
 8009fdc:	08009fff 	.word	0x08009fff
 8009fe0:	0800a015 	.word	0x0800a015
 8009fe4:	0800a039 	.word	0x0800a039
	{
	case eApp_EntryState:
		if(eNewState == eApp_Initialization)
 8009fe8:	79fb      	ldrb	r3, [r7, #7]
 8009fea:	2b01      	cmp	r3, #1
 8009fec:	d103      	bne.n	8009ff6 <AppStateChangeRequest+0x3a>
		{
			sApplicationBase.eApplicationState = eApp_Initialization;
 8009fee:	4b19      	ldr	r3, [pc, #100]	; (800a054 <AppStateChangeRequest+0x98>)
 8009ff0:	2201      	movs	r2, #1
 8009ff2:	76da      	strb	r2, [r3, #27]
		}
		else
		{
			sApplicationBase.sErrorReg.bWrongStateTransitionError = true;
		}
		break;
 8009ff4:	e028      	b.n	800a048 <AppStateChangeRequest+0x8c>
			sApplicationBase.sErrorReg.bWrongStateTransitionError = true;
 8009ff6:	4b17      	ldr	r3, [pc, #92]	; (800a054 <AppStateChangeRequest+0x98>)
 8009ff8:	2201      	movs	r2, #1
 8009ffa:	765a      	strb	r2, [r3, #25]
		break;
 8009ffc:	e024      	b.n	800a048 <AppStateChangeRequest+0x8c>

	case eApp_Initialization:
		if(eNewState == eApp_Perform)
 8009ffe:	79fb      	ldrb	r3, [r7, #7]
 800a000:	2b02      	cmp	r3, #2
 800a002:	d103      	bne.n	800a00c <AppStateChangeRequest+0x50>
		{
			sApplicationBase.eApplicationState = eApp_Perform;
 800a004:	4b13      	ldr	r3, [pc, #76]	; (800a054 <AppStateChangeRequest+0x98>)
 800a006:	2202      	movs	r2, #2
 800a008:	76da      	strb	r2, [r3, #27]
		}
		else
		{
			sApplicationBase.sErrorReg.bWrongStateTransitionError = true;
		}
		break;
 800a00a:	e01d      	b.n	800a048 <AppStateChangeRequest+0x8c>
			sApplicationBase.sErrorReg.bWrongStateTransitionError = true;
 800a00c:	4b11      	ldr	r3, [pc, #68]	; (800a054 <AppStateChangeRequest+0x98>)
 800a00e:	2201      	movs	r2, #1
 800a010:	765a      	strb	r2, [r3, #25]
		break;
 800a012:	e019      	b.n	800a048 <AppStateChangeRequest+0x8c>

	case eApp_Perform:
		if(eNewState == eApp_Initialization)
 800a014:	79fb      	ldrb	r3, [r7, #7]
 800a016:	2b01      	cmp	r3, #1
 800a018:	d103      	bne.n	800a022 <AppStateChangeRequest+0x66>
		{
			sApplicationBase.eApplicationState = eApp_Initialization;
 800a01a:	4b0e      	ldr	r3, [pc, #56]	; (800a054 <AppStateChangeRequest+0x98>)
 800a01c:	2201      	movs	r2, #1
 800a01e:	76da      	strb	r2, [r3, #27]
		}
		else
		{
			sApplicationBase.sErrorReg.bWrongStateTransitionError = true;
		}
		break;
 800a020:	e012      	b.n	800a048 <AppStateChangeRequest+0x8c>
		else if(eNewState == eApp_Shutdown)
 800a022:	79fb      	ldrb	r3, [r7, #7]
 800a024:	2b03      	cmp	r3, #3
 800a026:	d103      	bne.n	800a030 <AppStateChangeRequest+0x74>
			sApplicationBase.eApplicationState = eApp_Shutdown;
 800a028:	4b0a      	ldr	r3, [pc, #40]	; (800a054 <AppStateChangeRequest+0x98>)
 800a02a:	2203      	movs	r2, #3
 800a02c:	76da      	strb	r2, [r3, #27]
		break;
 800a02e:	e00b      	b.n	800a048 <AppStateChangeRequest+0x8c>
			sApplicationBase.sErrorReg.bWrongStateTransitionError = true;
 800a030:	4b08      	ldr	r3, [pc, #32]	; (800a054 <AppStateChangeRequest+0x98>)
 800a032:	2201      	movs	r2, #1
 800a034:	765a      	strb	r2, [r3, #25]
		break;
 800a036:	e007      	b.n	800a048 <AppStateChangeRequest+0x8c>

	case eApp_Shutdown:
		sApplicationBase.sErrorReg.bWrongStateTransitionError = true;
 800a038:	4b06      	ldr	r3, [pc, #24]	; (800a054 <AppStateChangeRequest+0x98>)
 800a03a:	2201      	movs	r2, #1
 800a03c:	765a      	strb	r2, [r3, #25]
		break;
 800a03e:	e003      	b.n	800a048 <AppStateChangeRequest+0x8c>

	default:
		sApplicationBase.sErrorReg.bWrongStateTransitionError = true;
 800a040:	4b04      	ldr	r3, [pc, #16]	; (800a054 <AppStateChangeRequest+0x98>)
 800a042:	2201      	movs	r2, #1
 800a044:	765a      	strb	r2, [r3, #25]
		break;
 800a046:	bf00      	nop
	}

}
 800a048:	bf00      	nop
 800a04a:	370c      	adds	r7, #12
 800a04c:	46bd      	mov	sp, r7
 800a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a052:	4770      	bx	lr
 800a054:	200001a0 	.word	0x200001a0

0800a058 <AppEnableResetTaskTimers>:

void AppEnableResetTaskTimers()
{
 800a058:	b480      	push	{r7}
 800a05a:	af00      	add	r7, sp, #0
	sApplicationBase.sAsyncTimers.s1000ms.bEnabledFlag = true;
 800a05c:	4b11      	ldr	r3, [pc, #68]	; (800a0a4 <AppEnableResetTaskTimers+0x4c>)
 800a05e:	2201      	movs	r2, #1
 800a060:	701a      	strb	r2, [r3, #0]
	sApplicationBase.sAsyncTimers.s100ms.bEnabledFlag = true;
 800a062:	4b10      	ldr	r3, [pc, #64]	; (800a0a4 <AppEnableResetTaskTimers+0x4c>)
 800a064:	2201      	movs	r2, #1
 800a066:	711a      	strb	r2, [r3, #4]
	sApplicationBase.sAsyncTimers.s10ms.bEnabledFlag = true;
 800a068:	4b0e      	ldr	r3, [pc, #56]	; (800a0a4 <AppEnableResetTaskTimers+0x4c>)
 800a06a:	2201      	movs	r2, #1
 800a06c:	721a      	strb	r2, [r3, #8]
	sApplicationBase.sAsyncTimers.s1ms.bEnabledFlag = true;
 800a06e:	4b0d      	ldr	r3, [pc, #52]	; (800a0a4 <AppEnableResetTaskTimers+0x4c>)
 800a070:	2201      	movs	r2, #1
 800a072:	731a      	strb	r2, [r3, #12]
	sApplicationBase.sAsyncTimers.s500us.bEnabledFlag = true;
 800a074:	4b0b      	ldr	r3, [pc, #44]	; (800a0a4 <AppEnableResetTaskTimers+0x4c>)
 800a076:	2201      	movs	r2, #1
 800a078:	741a      	strb	r2, [r3, #16]

	sApplicationBase.sAsyncTimers.s1000ms.u16Counter = 0;
 800a07a:	4b0a      	ldr	r3, [pc, #40]	; (800a0a4 <AppEnableResetTaskTimers+0x4c>)
 800a07c:	2200      	movs	r2, #0
 800a07e:	805a      	strh	r2, [r3, #2]
	sApplicationBase.sAsyncTimers.s100ms.u16Counter = 0;
 800a080:	4b08      	ldr	r3, [pc, #32]	; (800a0a4 <AppEnableResetTaskTimers+0x4c>)
 800a082:	2200      	movs	r2, #0
 800a084:	80da      	strh	r2, [r3, #6]
	sApplicationBase.sAsyncTimers.s10ms.u16Counter = 0;
 800a086:	4b07      	ldr	r3, [pc, #28]	; (800a0a4 <AppEnableResetTaskTimers+0x4c>)
 800a088:	2200      	movs	r2, #0
 800a08a:	815a      	strh	r2, [r3, #10]
	sApplicationBase.sAsyncTimers.s1ms.u16Counter = 0;
 800a08c:	4b05      	ldr	r3, [pc, #20]	; (800a0a4 <AppEnableResetTaskTimers+0x4c>)
 800a08e:	2200      	movs	r2, #0
 800a090:	81da      	strh	r2, [r3, #14]
	sApplicationBase.sAsyncTimers.s500us.u16Counter = 0;
 800a092:	4b04      	ldr	r3, [pc, #16]	; (800a0a4 <AppEnableResetTaskTimers+0x4c>)
 800a094:	2200      	movs	r2, #0
 800a096:	825a      	strh	r2, [r3, #18]
}
 800a098:	bf00      	nop
 800a09a:	46bd      	mov	sp, r7
 800a09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a0:	4770      	bx	lr
 800a0a2:	bf00      	nop
 800a0a4:	200001a0 	.word	0x200001a0

0800a0a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800a0a8:	b5b0      	push	{r4, r5, r7, lr}
 800a0aa:	b084      	sub	sp, #16
 800a0ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800a0ae:	f7f6 fab7 	bl	8000620 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800a0b2:	f000 f861 	bl	800a178 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800a0b6:	f000 f9df 	bl	800a478 <MX_GPIO_Init>
  MX_DMA_Init();
 800a0ba:	f000 f9bd 	bl	800a438 <MX_DMA_Init>
  MX_RTC_Init();
 800a0be:	f000 f93b 	bl	800a338 <MX_RTC_Init>
  MX_SDIO_SD_Init();
 800a0c2:	f000 f95f 	bl	800a384 <MX_SDIO_SD_Init>
  MX_I2C1_Init();
 800a0c6:	f000 f8db 	bl	800a280 <MX_I2C1_Init>
  MX_I2C2_Init();
 800a0ca:	f000 f907 	bl	800a2dc <MX_I2C2_Init>
  MX_USART1_UART_Init();
 800a0ce:	f000 f989 	bl	800a3e4 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 800a0d2:	f000 fc8d 	bl	800a9f0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, SET);
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	2101      	movs	r1, #1
 800a0da:	4823      	ldr	r0, [pc, #140]	; (800a168 <main+0xc0>)
 800a0dc:	f7f7 f8e6 	bl	80012ac <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, SET);
 800a0e0:	2201      	movs	r2, #1
 800a0e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800a0e6:	4820      	ldr	r0, [pc, #128]	; (800a168 <main+0xc0>)
 800a0e8:	f7f7 f8e0 	bl	80012ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, SET);
 800a0ec:	2201      	movs	r2, #1
 800a0ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800a0f2:	481d      	ldr	r0, [pc, #116]	; (800a168 <main+0xc0>)
 800a0f4:	f7f7 f8da 	bl	80012ac <HAL_GPIO_WritePin>

  uint8_t u8DeviceAddressList = 0x0E;
 800a0f8:	230e      	movs	r3, #14
 800a0fa:	70fb      	strb	r3, [r7, #3]

  MCP9808_InitCommunicationI2C1(&hi2c1, &u8DeviceAddressList, 1);
 800a0fc:	1cfb      	adds	r3, r7, #3
 800a0fe:	2201      	movs	r2, #1
 800a100:	4619      	mov	r1, r3
 800a102:	481a      	ldr	r0, [pc, #104]	; (800a16c <main+0xc4>)
 800a104:	f7f6 fa62 	bl	80005cc <MCP9808_InitCommunicationI2C1>

  long long counter = 0;
 800a108:	f04f 0200 	mov.w	r2, #0
 800a10c:	f04f 0300 	mov.w	r3, #0
 800a110:	e9c7 2302 	strd	r2, r3, [r7, #8]
  float output = 0.0;
 800a114:	f04f 0300 	mov.w	r3, #0
 800a118:	607b      	str	r3, [r7, #4]
  while (1)
  {
	  ApplicationPerform();
 800a11a:	f7ff fea3 	bl	8009e64 <ApplicationPerform>
	  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 800a11e:	2104      	movs	r1, #4
 800a120:	4811      	ldr	r0, [pc, #68]	; (800a168 <main+0xc0>)
 800a122:	f7f7 f8dc 	bl	80012de <HAL_GPIO_TogglePin>
	  counter++;
 800a126:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a12a:	1c54      	adds	r4, r2, #1
 800a12c:	f143 0500 	adc.w	r5, r3, #0
 800a130:	e9c7 4502 	strd	r4, r5, [r7, #8]
	  if(counter >= 72000)
 800a134:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a138:	480d      	ldr	r0, [pc, #52]	; (800a170 <main+0xc8>)
 800a13a:	f04f 0100 	mov.w	r1, #0
 800a13e:	4290      	cmp	r0, r2
 800a140:	eb71 0303 	sbcs.w	r3, r1, r3
 800a144:	dae9      	bge.n	800a11a <main+0x72>
	  {
		  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 800a146:	2102      	movs	r1, #2
 800a148:	4807      	ldr	r0, [pc, #28]	; (800a168 <main+0xc0>)
 800a14a:	f7f7 f8c8 	bl	80012de <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 800a14e:	2101      	movs	r1, #1
 800a150:	4808      	ldr	r0, [pc, #32]	; (800a174 <main+0xcc>)
 800a152:	f7f7 f8c4 	bl	80012de <HAL_GPIO_TogglePin>
		  MCP9808_CommunicateTaskI2C1();
 800a156:	f7f6 f9e1 	bl	800051c <MCP9808_CommunicateTaskI2C1>
		  counter = 0;
 800a15a:	f04f 0200 	mov.w	r2, #0
 800a15e:	f04f 0300 	mov.w	r3, #0
 800a162:	e9c7 2302 	strd	r2, r3, [r7, #8]
	  ApplicationPerform();
 800a166:	e7d8      	b.n	800a11a <main+0x72>
 800a168:	40020800 	.word	0x40020800
 800a16c:	20000470 	.word	0x20000470
 800a170:	0001193f 	.word	0x0001193f
 800a174:	40020000 	.word	0x40020000

0800a178 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b09a      	sub	sp, #104	; 0x68
 800a17c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a17e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a182:	2230      	movs	r2, #48	; 0x30
 800a184:	2100      	movs	r1, #0
 800a186:	4618      	mov	r0, r3
 800a188:	f001 f978 	bl	800b47c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a18c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a190:	2200      	movs	r2, #0
 800a192:	601a      	str	r2, [r3, #0]
 800a194:	605a      	str	r2, [r3, #4]
 800a196:	609a      	str	r2, [r3, #8]
 800a198:	60da      	str	r2, [r3, #12]
 800a19a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a19c:	f107 030c 	add.w	r3, r7, #12
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	601a      	str	r2, [r3, #0]
 800a1a4:	605a      	str	r2, [r3, #4]
 800a1a6:	609a      	str	r2, [r3, #8]
 800a1a8:	60da      	str	r2, [r3, #12]
 800a1aa:	611a      	str	r2, [r3, #16]
 800a1ac:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	60bb      	str	r3, [r7, #8]
 800a1b2:	4b31      	ldr	r3, [pc, #196]	; (800a278 <SystemClock_Config+0x100>)
 800a1b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1b6:	4a30      	ldr	r2, [pc, #192]	; (800a278 <SystemClock_Config+0x100>)
 800a1b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a1bc:	6413      	str	r3, [r2, #64]	; 0x40
 800a1be:	4b2e      	ldr	r3, [pc, #184]	; (800a278 <SystemClock_Config+0x100>)
 800a1c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a1c6:	60bb      	str	r3, [r7, #8]
 800a1c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	607b      	str	r3, [r7, #4]
 800a1ce:	4b2b      	ldr	r3, [pc, #172]	; (800a27c <SystemClock_Config+0x104>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	4a2a      	ldr	r2, [pc, #168]	; (800a27c <SystemClock_Config+0x104>)
 800a1d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a1d8:	6013      	str	r3, [r2, #0]
 800a1da:	4b28      	ldr	r3, [pc, #160]	; (800a27c <SystemClock_Config+0x104>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a1e2:	607b      	str	r3, [r7, #4]
 800a1e4:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800a1e6:	2305      	movs	r3, #5
 800a1e8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800a1ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a1ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a1f4:	2302      	movs	r3, #2
 800a1f6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800a1f8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a1fc:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 12;
 800a1fe:	230c      	movs	r3, #12
 800a200:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 72;
 800a202:	2348      	movs	r3, #72	; 0x48
 800a204:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800a206:	2302      	movs	r3, #2
 800a208:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800a20a:	2303      	movs	r3, #3
 800a20c:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a20e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a212:	4618      	mov	r0, r3
 800a214:	f7fa fbac 	bl	8004970 <HAL_RCC_OscConfig>
 800a218:	4603      	mov	r3, r0
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d001      	beq.n	800a222 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800a21e:	f000 f9ad 	bl	800a57c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a222:	230f      	movs	r3, #15
 800a224:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a226:	2302      	movs	r3, #2
 800a228:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a22a:	2300      	movs	r3, #0
 800a22c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800a22e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a232:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800a234:	2300      	movs	r3, #0
 800a236:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800a238:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a23c:	2102      	movs	r1, #2
 800a23e:	4618      	mov	r0, r3
 800a240:	f7fa fe0c 	bl	8004e5c <HAL_RCC_ClockConfig>
 800a244:	4603      	mov	r3, r0
 800a246:	2b00      	cmp	r3, #0
 800a248:	d001      	beq.n	800a24e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 800a24a:	f000 f997 	bl	800a57c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800a24e:	2302      	movs	r3, #2
 800a250:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800a252:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a256:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a258:	f107 030c 	add.w	r3, r7, #12
 800a25c:	4618      	mov	r0, r3
 800a25e:	f7fa fff5 	bl	800524c <HAL_RCCEx_PeriphCLKConfig>
 800a262:	4603      	mov	r3, r0
 800a264:	2b00      	cmp	r3, #0
 800a266:	d001      	beq.n	800a26c <SystemClock_Config+0xf4>
  {
    Error_Handler();
 800a268:	f000 f988 	bl	800a57c <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800a26c:	f7fa fedc 	bl	8005028 <HAL_RCC_EnableCSS>
}
 800a270:	bf00      	nop
 800a272:	3768      	adds	r7, #104	; 0x68
 800a274:	46bd      	mov	sp, r7
 800a276:	bd80      	pop	{r7, pc}
 800a278:	40023800 	.word	0x40023800
 800a27c:	40007000 	.word	0x40007000

0800a280 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800a284:	4b12      	ldr	r3, [pc, #72]	; (800a2d0 <MX_I2C1_Init+0x50>)
 800a286:	4a13      	ldr	r2, [pc, #76]	; (800a2d4 <MX_I2C1_Init+0x54>)
 800a288:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800a28a:	4b11      	ldr	r3, [pc, #68]	; (800a2d0 <MX_I2C1_Init+0x50>)
 800a28c:	4a12      	ldr	r2, [pc, #72]	; (800a2d8 <MX_I2C1_Init+0x58>)
 800a28e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800a290:	4b0f      	ldr	r3, [pc, #60]	; (800a2d0 <MX_I2C1_Init+0x50>)
 800a292:	2200      	movs	r2, #0
 800a294:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800a296:	4b0e      	ldr	r3, [pc, #56]	; (800a2d0 <MX_I2C1_Init+0x50>)
 800a298:	2200      	movs	r2, #0
 800a29a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800a29c:	4b0c      	ldr	r3, [pc, #48]	; (800a2d0 <MX_I2C1_Init+0x50>)
 800a29e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a2a2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800a2a4:	4b0a      	ldr	r3, [pc, #40]	; (800a2d0 <MX_I2C1_Init+0x50>)
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800a2aa:	4b09      	ldr	r3, [pc, #36]	; (800a2d0 <MX_I2C1_Init+0x50>)
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800a2b0:	4b07      	ldr	r3, [pc, #28]	; (800a2d0 <MX_I2C1_Init+0x50>)
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800a2b6:	4b06      	ldr	r3, [pc, #24]	; (800a2d0 <MX_I2C1_Init+0x50>)
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800a2bc:	4804      	ldr	r0, [pc, #16]	; (800a2d0 <MX_I2C1_Init+0x50>)
 800a2be:	f7f7 f829 	bl	8001314 <HAL_I2C_Init>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d001      	beq.n	800a2cc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800a2c8:	f000 f958 	bl	800a57c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800a2cc:	bf00      	nop
 800a2ce:	bd80      	pop	{r7, pc}
 800a2d0:	20000470 	.word	0x20000470
 800a2d4:	40005400 	.word	0x40005400
 800a2d8:	000186a0 	.word	0x000186a0

0800a2dc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800a2e0:	4b12      	ldr	r3, [pc, #72]	; (800a32c <MX_I2C2_Init+0x50>)
 800a2e2:	4a13      	ldr	r2, [pc, #76]	; (800a330 <MX_I2C2_Init+0x54>)
 800a2e4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800a2e6:	4b11      	ldr	r3, [pc, #68]	; (800a32c <MX_I2C2_Init+0x50>)
 800a2e8:	4a12      	ldr	r2, [pc, #72]	; (800a334 <MX_I2C2_Init+0x58>)
 800a2ea:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800a2ec:	4b0f      	ldr	r3, [pc, #60]	; (800a32c <MX_I2C2_Init+0x50>)
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800a2f2:	4b0e      	ldr	r3, [pc, #56]	; (800a32c <MX_I2C2_Init+0x50>)
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800a2f8:	4b0c      	ldr	r3, [pc, #48]	; (800a32c <MX_I2C2_Init+0x50>)
 800a2fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a2fe:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800a300:	4b0a      	ldr	r3, [pc, #40]	; (800a32c <MX_I2C2_Init+0x50>)
 800a302:	2200      	movs	r2, #0
 800a304:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800a306:	4b09      	ldr	r3, [pc, #36]	; (800a32c <MX_I2C2_Init+0x50>)
 800a308:	2200      	movs	r2, #0
 800a30a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800a30c:	4b07      	ldr	r3, [pc, #28]	; (800a32c <MX_I2C2_Init+0x50>)
 800a30e:	2200      	movs	r2, #0
 800a310:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800a312:	4b06      	ldr	r3, [pc, #24]	; (800a32c <MX_I2C2_Init+0x50>)
 800a314:	2200      	movs	r2, #0
 800a316:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800a318:	4804      	ldr	r0, [pc, #16]	; (800a32c <MX_I2C2_Init+0x50>)
 800a31a:	f7f6 fffb 	bl	8001314 <HAL_I2C_Init>
 800a31e:	4603      	mov	r3, r0
 800a320:	2b00      	cmp	r3, #0
 800a322:	d001      	beq.n	800a328 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800a324:	f000 f92a 	bl	800a57c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800a328:	bf00      	nop
 800a32a:	bd80      	pop	{r7, pc}
 800a32c:	200004c4 	.word	0x200004c4
 800a330:	40005800 	.word	0x40005800
 800a334:	000186a0 	.word	0x000186a0

0800a338 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800a33c:	4b0f      	ldr	r3, [pc, #60]	; (800a37c <MX_RTC_Init+0x44>)
 800a33e:	4a10      	ldr	r2, [pc, #64]	; (800a380 <MX_RTC_Init+0x48>)
 800a340:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800a342:	4b0e      	ldr	r3, [pc, #56]	; (800a37c <MX_RTC_Init+0x44>)
 800a344:	2200      	movs	r2, #0
 800a346:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800a348:	4b0c      	ldr	r3, [pc, #48]	; (800a37c <MX_RTC_Init+0x44>)
 800a34a:	227f      	movs	r2, #127	; 0x7f
 800a34c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800a34e:	4b0b      	ldr	r3, [pc, #44]	; (800a37c <MX_RTC_Init+0x44>)
 800a350:	22ff      	movs	r2, #255	; 0xff
 800a352:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800a354:	4b09      	ldr	r3, [pc, #36]	; (800a37c <MX_RTC_Init+0x44>)
 800a356:	2200      	movs	r2, #0
 800a358:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800a35a:	4b08      	ldr	r3, [pc, #32]	; (800a37c <MX_RTC_Init+0x44>)
 800a35c:	2200      	movs	r2, #0
 800a35e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800a360:	4b06      	ldr	r3, [pc, #24]	; (800a37c <MX_RTC_Init+0x44>)
 800a362:	2200      	movs	r2, #0
 800a364:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800a366:	4805      	ldr	r0, [pc, #20]	; (800a37c <MX_RTC_Init+0x44>)
 800a368:	f7fb f860 	bl	800542c <HAL_RTC_Init>
 800a36c:	4603      	mov	r3, r0
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d001      	beq.n	800a376 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800a372:	f000 f903 	bl	800a57c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800a376:	bf00      	nop
 800a378:	bd80      	pop	{r7, pc}
 800a37a:	bf00      	nop
 800a37c:	2000055c 	.word	0x2000055c
 800a380:	40002800 	.word	0x40002800

0800a384 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800a388:	4b14      	ldr	r3, [pc, #80]	; (800a3dc <MX_SDIO_SD_Init+0x58>)
 800a38a:	4a15      	ldr	r2, [pc, #84]	; (800a3e0 <MX_SDIO_SD_Init+0x5c>)
 800a38c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800a38e:	4b13      	ldr	r3, [pc, #76]	; (800a3dc <MX_SDIO_SD_Init+0x58>)
 800a390:	2200      	movs	r2, #0
 800a392:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800a394:	4b11      	ldr	r3, [pc, #68]	; (800a3dc <MX_SDIO_SD_Init+0x58>)
 800a396:	2200      	movs	r2, #0
 800a398:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800a39a:	4b10      	ldr	r3, [pc, #64]	; (800a3dc <MX_SDIO_SD_Init+0x58>)
 800a39c:	2200      	movs	r2, #0
 800a39e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800a3a0:	4b0e      	ldr	r3, [pc, #56]	; (800a3dc <MX_SDIO_SD_Init+0x58>)
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800a3a6:	4b0d      	ldr	r3, [pc, #52]	; (800a3dc <MX_SDIO_SD_Init+0x58>)
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 800a3ac:	4b0b      	ldr	r3, [pc, #44]	; (800a3dc <MX_SDIO_SD_Init+0x58>)
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd) != HAL_OK)
 800a3b2:	480a      	ldr	r0, [pc, #40]	; (800a3dc <MX_SDIO_SD_Init+0x58>)
 800a3b4:	f7fb f91f 	bl	80055f6 <HAL_SD_Init>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d001      	beq.n	800a3c2 <MX_SDIO_SD_Init+0x3e>
  {
    Error_Handler();
 800a3be:	f000 f8dd 	bl	800a57c <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800a3c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a3c6:	4805      	ldr	r0, [pc, #20]	; (800a3dc <MX_SDIO_SD_Init+0x58>)
 800a3c8:	f7fb fb68 	bl	8005a9c <HAL_SD_ConfigWideBusOperation>
 800a3cc:	4603      	mov	r3, r0
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d001      	beq.n	800a3d6 <MX_SDIO_SD_Init+0x52>
  {
    Error_Handler();
 800a3d2:	f000 f8d3 	bl	800a57c <Error_Handler>
  }
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800a3d6:	bf00      	nop
 800a3d8:	bd80      	pop	{r7, pc}
 800a3da:	bf00      	nop
 800a3dc:	2000057c 	.word	0x2000057c
 800a3e0:	40012c00 	.word	0x40012c00

0800a3e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800a3e8:	4b11      	ldr	r3, [pc, #68]	; (800a430 <MX_USART1_UART_Init+0x4c>)
 800a3ea:	4a12      	ldr	r2, [pc, #72]	; (800a434 <MX_USART1_UART_Init+0x50>)
 800a3ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800a3ee:	4b10      	ldr	r3, [pc, #64]	; (800a430 <MX_USART1_UART_Init+0x4c>)
 800a3f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a3f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a3f6:	4b0e      	ldr	r3, [pc, #56]	; (800a430 <MX_USART1_UART_Init+0x4c>)
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a3fc:	4b0c      	ldr	r3, [pc, #48]	; (800a430 <MX_USART1_UART_Init+0x4c>)
 800a3fe:	2200      	movs	r2, #0
 800a400:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a402:	4b0b      	ldr	r3, [pc, #44]	; (800a430 <MX_USART1_UART_Init+0x4c>)
 800a404:	2200      	movs	r2, #0
 800a406:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800a408:	4b09      	ldr	r3, [pc, #36]	; (800a430 <MX_USART1_UART_Init+0x4c>)
 800a40a:	220c      	movs	r2, #12
 800a40c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a40e:	4b08      	ldr	r3, [pc, #32]	; (800a430 <MX_USART1_UART_Init+0x4c>)
 800a410:	2200      	movs	r2, #0
 800a412:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a414:	4b06      	ldr	r3, [pc, #24]	; (800a430 <MX_USART1_UART_Init+0x4c>)
 800a416:	2200      	movs	r2, #0
 800a418:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a41a:	4805      	ldr	r0, [pc, #20]	; (800a430 <MX_USART1_UART_Init+0x4c>)
 800a41c:	f7fb fe9b 	bl	8006156 <HAL_UART_Init>
 800a420:	4603      	mov	r3, r0
 800a422:	2b00      	cmp	r3, #0
 800a424:	d001      	beq.n	800a42a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800a426:	f000 f8a9 	bl	800a57c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800a42a:	bf00      	nop
 800a42c:	bd80      	pop	{r7, pc}
 800a42e:	bf00      	nop
 800a430:	20000518 	.word	0x20000518
 800a434:	40011000 	.word	0x40011000

0800a438 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b082      	sub	sp, #8
 800a43c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800a43e:	2300      	movs	r3, #0
 800a440:	607b      	str	r3, [r7, #4]
 800a442:	4b0c      	ldr	r3, [pc, #48]	; (800a474 <MX_DMA_Init+0x3c>)
 800a444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a446:	4a0b      	ldr	r2, [pc, #44]	; (800a474 <MX_DMA_Init+0x3c>)
 800a448:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a44c:	6313      	str	r3, [r2, #48]	; 0x30
 800a44e:	4b09      	ldr	r3, [pc, #36]	; (800a474 <MX_DMA_Init+0x3c>)
 800a450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a452:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a456:	607b      	str	r3, [r7, #4]
 800a458:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800a45a:	2200      	movs	r2, #0
 800a45c:	2100      	movs	r1, #0
 800a45e:	200c      	movs	r0, #12
 800a460:	f7f6 fa4f 	bl	8000902 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800a464:	200c      	movs	r0, #12
 800a466:	f7f6 fa68 	bl	800093a <HAL_NVIC_EnableIRQ>

}
 800a46a:	bf00      	nop
 800a46c:	3708      	adds	r7, #8
 800a46e:	46bd      	mov	sp, r7
 800a470:	bd80      	pop	{r7, pc}
 800a472:	bf00      	nop
 800a474:	40023800 	.word	0x40023800

0800a478 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b08a      	sub	sp, #40	; 0x28
 800a47c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a47e:	f107 0314 	add.w	r3, r7, #20
 800a482:	2200      	movs	r2, #0
 800a484:	601a      	str	r2, [r3, #0]
 800a486:	605a      	str	r2, [r3, #4]
 800a488:	609a      	str	r2, [r3, #8]
 800a48a:	60da      	str	r2, [r3, #12]
 800a48c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a48e:	2300      	movs	r3, #0
 800a490:	613b      	str	r3, [r7, #16]
 800a492:	4b37      	ldr	r3, [pc, #220]	; (800a570 <MX_GPIO_Init+0xf8>)
 800a494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a496:	4a36      	ldr	r2, [pc, #216]	; (800a570 <MX_GPIO_Init+0xf8>)
 800a498:	f043 0304 	orr.w	r3, r3, #4
 800a49c:	6313      	str	r3, [r2, #48]	; 0x30
 800a49e:	4b34      	ldr	r3, [pc, #208]	; (800a570 <MX_GPIO_Init+0xf8>)
 800a4a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4a2:	f003 0304 	and.w	r3, r3, #4
 800a4a6:	613b      	str	r3, [r7, #16]
 800a4a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	60fb      	str	r3, [r7, #12]
 800a4ae:	4b30      	ldr	r3, [pc, #192]	; (800a570 <MX_GPIO_Init+0xf8>)
 800a4b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4b2:	4a2f      	ldr	r2, [pc, #188]	; (800a570 <MX_GPIO_Init+0xf8>)
 800a4b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4b8:	6313      	str	r3, [r2, #48]	; 0x30
 800a4ba:	4b2d      	ldr	r3, [pc, #180]	; (800a570 <MX_GPIO_Init+0xf8>)
 800a4bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4c2:	60fb      	str	r3, [r7, #12]
 800a4c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	60bb      	str	r3, [r7, #8]
 800a4ca:	4b29      	ldr	r3, [pc, #164]	; (800a570 <MX_GPIO_Init+0xf8>)
 800a4cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4ce:	4a28      	ldr	r2, [pc, #160]	; (800a570 <MX_GPIO_Init+0xf8>)
 800a4d0:	f043 0301 	orr.w	r3, r3, #1
 800a4d4:	6313      	str	r3, [r2, #48]	; 0x30
 800a4d6:	4b26      	ldr	r3, [pc, #152]	; (800a570 <MX_GPIO_Init+0xf8>)
 800a4d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4da:	f003 0301 	and.w	r3, r3, #1
 800a4de:	60bb      	str	r3, [r7, #8]
 800a4e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	607b      	str	r3, [r7, #4]
 800a4e6:	4b22      	ldr	r3, [pc, #136]	; (800a570 <MX_GPIO_Init+0xf8>)
 800a4e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4ea:	4a21      	ldr	r2, [pc, #132]	; (800a570 <MX_GPIO_Init+0xf8>)
 800a4ec:	f043 0302 	orr.w	r3, r3, #2
 800a4f0:	6313      	str	r3, [r2, #48]	; 0x30
 800a4f2:	4b1f      	ldr	r3, [pc, #124]	; (800a570 <MX_GPIO_Init+0xf8>)
 800a4f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4f6:	f003 0302 	and.w	r3, r3, #2
 800a4fa:	607b      	str	r3, [r7, #4]
 800a4fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, I2C2_VDD_Pin|LED0_Pin|LED1_Pin|LED2_Pin
 800a4fe:	2200      	movs	r2, #0
 800a500:	f243 010f 	movw	r1, #12303	; 0x300f
 800a504:	481b      	ldr	r0, [pc, #108]	; (800a574 <MX_GPIO_Init+0xfc>)
 800a506:	f7f6 fed1 	bl	80012ac <HAL_GPIO_WritePin>
                          |LED3_Pin|I2C1_VDD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PIN_0_Pin|PIN_1_Pin|PIN_2_Pin, GPIO_PIN_RESET);
 800a50a:	2200      	movs	r2, #0
 800a50c:	2107      	movs	r1, #7
 800a50e:	481a      	ldr	r0, [pc, #104]	; (800a578 <MX_GPIO_Init+0x100>)
 800a510:	f7f6 fecc 	bl	80012ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : I2C2_VDD_Pin LED0_Pin LED1_Pin LED2_Pin
                           LED3_Pin I2C1_VDD_Pin */
  GPIO_InitStruct.Pin = I2C2_VDD_Pin|LED0_Pin|LED1_Pin|LED2_Pin
 800a514:	f243 030f 	movw	r3, #12303	; 0x300f
 800a518:	617b      	str	r3, [r7, #20]
                          |LED3_Pin|I2C1_VDD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a51a:	2301      	movs	r3, #1
 800a51c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a51e:	2300      	movs	r3, #0
 800a520:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a522:	2300      	movs	r3, #0
 800a524:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a526:	f107 0314 	add.w	r3, r7, #20
 800a52a:	4619      	mov	r1, r3
 800a52c:	4811      	ldr	r0, [pc, #68]	; (800a574 <MX_GPIO_Init+0xfc>)
 800a52e:	f7f6 fd39 	bl	8000fa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_0_Pin PIN_1_Pin PIN_2_Pin */
  GPIO_InitStruct.Pin = PIN_0_Pin|PIN_1_Pin|PIN_2_Pin;
 800a532:	2307      	movs	r3, #7
 800a534:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a536:	2301      	movs	r3, #1
 800a538:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a53a:	2300      	movs	r3, #0
 800a53c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a53e:	2300      	movs	r3, #0
 800a540:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a542:	f107 0314 	add.w	r3, r7, #20
 800a546:	4619      	mov	r1, r3
 800a548:	480b      	ldr	r0, [pc, #44]	; (800a578 <MX_GPIO_Init+0x100>)
 800a54a:	f7f6 fd2b 	bl	8000fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VSENSE_Pin */
  GPIO_InitStruct.Pin = USB_VSENSE_Pin;
 800a54e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a552:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a554:	2300      	movs	r3, #0
 800a556:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a558:	2300      	movs	r3, #0
 800a55a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_VSENSE_GPIO_Port, &GPIO_InitStruct);
 800a55c:	f107 0314 	add.w	r3, r7, #20
 800a560:	4619      	mov	r1, r3
 800a562:	4805      	ldr	r0, [pc, #20]	; (800a578 <MX_GPIO_Init+0x100>)
 800a564:	f7f6 fd1e 	bl	8000fa4 <HAL_GPIO_Init>

}
 800a568:	bf00      	nop
 800a56a:	3728      	adds	r7, #40	; 0x28
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}
 800a570:	40023800 	.word	0x40023800
 800a574:	40020800 	.word	0x40020800
 800a578:	40020000 	.word	0x40020000

0800a57c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a57c:	b480      	push	{r7}
 800a57e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800a580:	b672      	cpsid	i
}
 800a582:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800a584:	e7fe      	b.n	800a584 <Error_Handler+0x8>
	...

0800a588 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a588:	b480      	push	{r7}
 800a58a:	b083      	sub	sp, #12
 800a58c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a58e:	2300      	movs	r3, #0
 800a590:	607b      	str	r3, [r7, #4]
 800a592:	4b10      	ldr	r3, [pc, #64]	; (800a5d4 <HAL_MspInit+0x4c>)
 800a594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a596:	4a0f      	ldr	r2, [pc, #60]	; (800a5d4 <HAL_MspInit+0x4c>)
 800a598:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a59c:	6453      	str	r3, [r2, #68]	; 0x44
 800a59e:	4b0d      	ldr	r3, [pc, #52]	; (800a5d4 <HAL_MspInit+0x4c>)
 800a5a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a5a6:	607b      	str	r3, [r7, #4]
 800a5a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	603b      	str	r3, [r7, #0]
 800a5ae:	4b09      	ldr	r3, [pc, #36]	; (800a5d4 <HAL_MspInit+0x4c>)
 800a5b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5b2:	4a08      	ldr	r2, [pc, #32]	; (800a5d4 <HAL_MspInit+0x4c>)
 800a5b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a5b8:	6413      	str	r3, [r2, #64]	; 0x40
 800a5ba:	4b06      	ldr	r3, [pc, #24]	; (800a5d4 <HAL_MspInit+0x4c>)
 800a5bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a5c2:	603b      	str	r3, [r7, #0]
 800a5c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a5c6:	bf00      	nop
 800a5c8:	370c      	adds	r7, #12
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d0:	4770      	bx	lr
 800a5d2:	bf00      	nop
 800a5d4:	40023800 	.word	0x40023800

0800a5d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b08c      	sub	sp, #48	; 0x30
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a5e0:	f107 031c 	add.w	r3, r7, #28
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	601a      	str	r2, [r3, #0]
 800a5e8:	605a      	str	r2, [r3, #4]
 800a5ea:	609a      	str	r2, [r3, #8]
 800a5ec:	60da      	str	r2, [r3, #12]
 800a5ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	4a55      	ldr	r2, [pc, #340]	; (800a74c <HAL_I2C_MspInit+0x174>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d162      	bne.n	800a6c0 <HAL_I2C_MspInit+0xe8>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	61bb      	str	r3, [r7, #24]
 800a5fe:	4b54      	ldr	r3, [pc, #336]	; (800a750 <HAL_I2C_MspInit+0x178>)
 800a600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a602:	4a53      	ldr	r2, [pc, #332]	; (800a750 <HAL_I2C_MspInit+0x178>)
 800a604:	f043 0302 	orr.w	r3, r3, #2
 800a608:	6313      	str	r3, [r2, #48]	; 0x30
 800a60a:	4b51      	ldr	r3, [pc, #324]	; (800a750 <HAL_I2C_MspInit+0x178>)
 800a60c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a60e:	f003 0302 	and.w	r3, r3, #2
 800a612:	61bb      	str	r3, [r7, #24]
 800a614:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800a616:	23c0      	movs	r3, #192	; 0xc0
 800a618:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a61a:	2312      	movs	r3, #18
 800a61c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a61e:	2301      	movs	r3, #1
 800a620:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a622:	2303      	movs	r3, #3
 800a624:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800a626:	2304      	movs	r3, #4
 800a628:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a62a:	f107 031c 	add.w	r3, r7, #28
 800a62e:	4619      	mov	r1, r3
 800a630:	4848      	ldr	r0, [pc, #288]	; (800a754 <HAL_I2C_MspInit+0x17c>)
 800a632:	f7f6 fcb7 	bl	8000fa4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800a636:	2300      	movs	r3, #0
 800a638:	617b      	str	r3, [r7, #20]
 800a63a:	4b45      	ldr	r3, [pc, #276]	; (800a750 <HAL_I2C_MspInit+0x178>)
 800a63c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a63e:	4a44      	ldr	r2, [pc, #272]	; (800a750 <HAL_I2C_MspInit+0x178>)
 800a640:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a644:	6413      	str	r3, [r2, #64]	; 0x40
 800a646:	4b42      	ldr	r3, [pc, #264]	; (800a750 <HAL_I2C_MspInit+0x178>)
 800a648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a64a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a64e:	617b      	str	r3, [r7, #20]
 800a650:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 800a652:	4b41      	ldr	r3, [pc, #260]	; (800a758 <HAL_I2C_MspInit+0x180>)
 800a654:	4a41      	ldr	r2, [pc, #260]	; (800a75c <HAL_I2C_MspInit+0x184>)
 800a656:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 800a658:	4b3f      	ldr	r3, [pc, #252]	; (800a758 <HAL_I2C_MspInit+0x180>)
 800a65a:	2200      	movs	r2, #0
 800a65c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a65e:	4b3e      	ldr	r3, [pc, #248]	; (800a758 <HAL_I2C_MspInit+0x180>)
 800a660:	2240      	movs	r2, #64	; 0x40
 800a662:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a664:	4b3c      	ldr	r3, [pc, #240]	; (800a758 <HAL_I2C_MspInit+0x180>)
 800a666:	2200      	movs	r2, #0
 800a668:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800a66a:	4b3b      	ldr	r3, [pc, #236]	; (800a758 <HAL_I2C_MspInit+0x180>)
 800a66c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a670:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a672:	4b39      	ldr	r3, [pc, #228]	; (800a758 <HAL_I2C_MspInit+0x180>)
 800a674:	2200      	movs	r2, #0
 800a676:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a678:	4b37      	ldr	r3, [pc, #220]	; (800a758 <HAL_I2C_MspInit+0x180>)
 800a67a:	2200      	movs	r2, #0
 800a67c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800a67e:	4b36      	ldr	r3, [pc, #216]	; (800a758 <HAL_I2C_MspInit+0x180>)
 800a680:	2200      	movs	r2, #0
 800a682:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800a684:	4b34      	ldr	r3, [pc, #208]	; (800a758 <HAL_I2C_MspInit+0x180>)
 800a686:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a68a:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a68c:	4b32      	ldr	r3, [pc, #200]	; (800a758 <HAL_I2C_MspInit+0x180>)
 800a68e:	2200      	movs	r2, #0
 800a690:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800a692:	4831      	ldr	r0, [pc, #196]	; (800a758 <HAL_I2C_MspInit+0x180>)
 800a694:	f7f6 f96c 	bl	8000970 <HAL_DMA_Init>
 800a698:	4603      	mov	r3, r0
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d001      	beq.n	800a6a2 <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 800a69e:	f7ff ff6d 	bl	800a57c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	4a2c      	ldr	r2, [pc, #176]	; (800a758 <HAL_I2C_MspInit+0x180>)
 800a6a6:	635a      	str	r2, [r3, #52]	; 0x34
 800a6a8:	4a2b      	ldr	r2, [pc, #172]	; (800a758 <HAL_I2C_MspInit+0x180>)
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800a6ae:	2200      	movs	r2, #0
 800a6b0:	2100      	movs	r1, #0
 800a6b2:	201f      	movs	r0, #31
 800a6b4:	f7f6 f925 	bl	8000902 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800a6b8:	201f      	movs	r0, #31
 800a6ba:	f7f6 f93e 	bl	800093a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800a6be:	e041      	b.n	800a744 <HAL_I2C_MspInit+0x16c>
  else if(hi2c->Instance==I2C2)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	4a26      	ldr	r2, [pc, #152]	; (800a760 <HAL_I2C_MspInit+0x188>)
 800a6c6:	4293      	cmp	r3, r2
 800a6c8:	d13c      	bne.n	800a744 <HAL_I2C_MspInit+0x16c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	613b      	str	r3, [r7, #16]
 800a6ce:	4b20      	ldr	r3, [pc, #128]	; (800a750 <HAL_I2C_MspInit+0x178>)
 800a6d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6d2:	4a1f      	ldr	r2, [pc, #124]	; (800a750 <HAL_I2C_MspInit+0x178>)
 800a6d4:	f043 0302 	orr.w	r3, r3, #2
 800a6d8:	6313      	str	r3, [r2, #48]	; 0x30
 800a6da:	4b1d      	ldr	r3, [pc, #116]	; (800a750 <HAL_I2C_MspInit+0x178>)
 800a6dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6de:	f003 0302 	and.w	r3, r3, #2
 800a6e2:	613b      	str	r3, [r7, #16]
 800a6e4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800a6e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a6ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a6ec:	2312      	movs	r3, #18
 800a6ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a6f4:	2303      	movs	r3, #3
 800a6f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800a6f8:	2304      	movs	r3, #4
 800a6fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a6fc:	f107 031c 	add.w	r3, r7, #28
 800a700:	4619      	mov	r1, r3
 800a702:	4814      	ldr	r0, [pc, #80]	; (800a754 <HAL_I2C_MspInit+0x17c>)
 800a704:	f7f6 fc4e 	bl	8000fa4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800a708:	2308      	movs	r3, #8
 800a70a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a70c:	2312      	movs	r3, #18
 800a70e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a710:	2301      	movs	r3, #1
 800a712:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a714:	2303      	movs	r3, #3
 800a716:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 800a718:	2309      	movs	r3, #9
 800a71a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a71c:	f107 031c 	add.w	r3, r7, #28
 800a720:	4619      	mov	r1, r3
 800a722:	480c      	ldr	r0, [pc, #48]	; (800a754 <HAL_I2C_MspInit+0x17c>)
 800a724:	f7f6 fc3e 	bl	8000fa4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800a728:	2300      	movs	r3, #0
 800a72a:	60fb      	str	r3, [r7, #12]
 800a72c:	4b08      	ldr	r3, [pc, #32]	; (800a750 <HAL_I2C_MspInit+0x178>)
 800a72e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a730:	4a07      	ldr	r2, [pc, #28]	; (800a750 <HAL_I2C_MspInit+0x178>)
 800a732:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a736:	6413      	str	r3, [r2, #64]	; 0x40
 800a738:	4b05      	ldr	r3, [pc, #20]	; (800a750 <HAL_I2C_MspInit+0x178>)
 800a73a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a73c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a740:	60fb      	str	r3, [r7, #12]
 800a742:	68fb      	ldr	r3, [r7, #12]
}
 800a744:	bf00      	nop
 800a746:	3730      	adds	r7, #48	; 0x30
 800a748:	46bd      	mov	sp, r7
 800a74a:	bd80      	pop	{r7, pc}
 800a74c:	40005400 	.word	0x40005400
 800a750:	40023800 	.word	0x40023800
 800a754:	40020400 	.word	0x40020400
 800a758:	20000410 	.word	0x20000410
 800a75c:	40026028 	.word	0x40026028
 800a760:	40005800 	.word	0x40005800

0800a764 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800a764:	b480      	push	{r7}
 800a766:	b083      	sub	sp, #12
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	4a05      	ldr	r2, [pc, #20]	; (800a788 <HAL_RTC_MspInit+0x24>)
 800a772:	4293      	cmp	r3, r2
 800a774:	d102      	bne.n	800a77c <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800a776:	4b05      	ldr	r3, [pc, #20]	; (800a78c <HAL_RTC_MspInit+0x28>)
 800a778:	2201      	movs	r2, #1
 800a77a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800a77c:	bf00      	nop
 800a77e:	370c      	adds	r7, #12
 800a780:	46bd      	mov	sp, r7
 800a782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a786:	4770      	bx	lr
 800a788:	40002800 	.word	0x40002800
 800a78c:	42470e3c 	.word	0x42470e3c

0800a790 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800a790:	b580      	push	{r7, lr}
 800a792:	b08c      	sub	sp, #48	; 0x30
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a798:	f107 031c 	add.w	r3, r7, #28
 800a79c:	2200      	movs	r2, #0
 800a79e:	601a      	str	r2, [r3, #0]
 800a7a0:	605a      	str	r2, [r3, #4]
 800a7a2:	609a      	str	r2, [r3, #8]
 800a7a4:	60da      	str	r2, [r3, #12]
 800a7a6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	4a38      	ldr	r2, [pc, #224]	; (800a890 <HAL_SD_MspInit+0x100>)
 800a7ae:	4293      	cmp	r3, r2
 800a7b0:	d169      	bne.n	800a886 <HAL_SD_MspInit+0xf6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	61bb      	str	r3, [r7, #24]
 800a7b6:	4b37      	ldr	r3, [pc, #220]	; (800a894 <HAL_SD_MspInit+0x104>)
 800a7b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7ba:	4a36      	ldr	r2, [pc, #216]	; (800a894 <HAL_SD_MspInit+0x104>)
 800a7bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a7c0:	6453      	str	r3, [r2, #68]	; 0x44
 800a7c2:	4b34      	ldr	r3, [pc, #208]	; (800a894 <HAL_SD_MspInit+0x104>)
 800a7c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a7ca:	61bb      	str	r3, [r7, #24]
 800a7cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	617b      	str	r3, [r7, #20]
 800a7d2:	4b30      	ldr	r3, [pc, #192]	; (800a894 <HAL_SD_MspInit+0x104>)
 800a7d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7d6:	4a2f      	ldr	r2, [pc, #188]	; (800a894 <HAL_SD_MspInit+0x104>)
 800a7d8:	f043 0301 	orr.w	r3, r3, #1
 800a7dc:	6313      	str	r3, [r2, #48]	; 0x30
 800a7de:	4b2d      	ldr	r3, [pc, #180]	; (800a894 <HAL_SD_MspInit+0x104>)
 800a7e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7e2:	f003 0301 	and.w	r3, r3, #1
 800a7e6:	617b      	str	r3, [r7, #20]
 800a7e8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	613b      	str	r3, [r7, #16]
 800a7ee:	4b29      	ldr	r3, [pc, #164]	; (800a894 <HAL_SD_MspInit+0x104>)
 800a7f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7f2:	4a28      	ldr	r2, [pc, #160]	; (800a894 <HAL_SD_MspInit+0x104>)
 800a7f4:	f043 0302 	orr.w	r3, r3, #2
 800a7f8:	6313      	str	r3, [r2, #48]	; 0x30
 800a7fa:	4b26      	ldr	r3, [pc, #152]	; (800a894 <HAL_SD_MspInit+0x104>)
 800a7fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7fe:	f003 0302 	and.w	r3, r3, #2
 800a802:	613b      	str	r3, [r7, #16]
 800a804:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a806:	2300      	movs	r3, #0
 800a808:	60fb      	str	r3, [r7, #12]
 800a80a:	4b22      	ldr	r3, [pc, #136]	; (800a894 <HAL_SD_MspInit+0x104>)
 800a80c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a80e:	4a21      	ldr	r2, [pc, #132]	; (800a894 <HAL_SD_MspInit+0x104>)
 800a810:	f043 0304 	orr.w	r3, r3, #4
 800a814:	6313      	str	r3, [r2, #48]	; 0x30
 800a816:	4b1f      	ldr	r3, [pc, #124]	; (800a894 <HAL_SD_MspInit+0x104>)
 800a818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a81a:	f003 0304 	and.w	r3, r3, #4
 800a81e:	60fb      	str	r3, [r7, #12]
 800a820:	68fb      	ldr	r3, [r7, #12]
    PC8     ------> SDIO_D0
    PC9     ------> SDIO_D1
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800a822:	2340      	movs	r3, #64	; 0x40
 800a824:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a826:	2302      	movs	r3, #2
 800a828:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a82a:	2300      	movs	r3, #0
 800a82c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a82e:	2303      	movs	r3, #3
 800a830:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800a832:	230c      	movs	r3, #12
 800a834:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a836:	f107 031c 	add.w	r3, r7, #28
 800a83a:	4619      	mov	r1, r3
 800a83c:	4816      	ldr	r0, [pc, #88]	; (800a898 <HAL_SD_MspInit+0x108>)
 800a83e:	f7f6 fbb1 	bl	8000fa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800a842:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a846:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a848:	2302      	movs	r3, #2
 800a84a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a84c:	2300      	movs	r3, #0
 800a84e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a850:	2303      	movs	r3, #3
 800a852:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800a854:	230c      	movs	r3, #12
 800a856:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a858:	f107 031c 	add.w	r3, r7, #28
 800a85c:	4619      	mov	r1, r3
 800a85e:	480f      	ldr	r0, [pc, #60]	; (800a89c <HAL_SD_MspInit+0x10c>)
 800a860:	f7f6 fba0 	bl	8000fa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800a864:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800a868:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a86a:	2302      	movs	r3, #2
 800a86c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a86e:	2300      	movs	r3, #0
 800a870:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a872:	2303      	movs	r3, #3
 800a874:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800a876:	230c      	movs	r3, #12
 800a878:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a87a:	f107 031c 	add.w	r3, r7, #28
 800a87e:	4619      	mov	r1, r3
 800a880:	4807      	ldr	r0, [pc, #28]	; (800a8a0 <HAL_SD_MspInit+0x110>)
 800a882:	f7f6 fb8f 	bl	8000fa4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800a886:	bf00      	nop
 800a888:	3730      	adds	r7, #48	; 0x30
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bd80      	pop	{r7, pc}
 800a88e:	bf00      	nop
 800a890:	40012c00 	.word	0x40012c00
 800a894:	40023800 	.word	0x40023800
 800a898:	40020000 	.word	0x40020000
 800a89c:	40020400 	.word	0x40020400
 800a8a0:	40020800 	.word	0x40020800

0800a8a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b08a      	sub	sp, #40	; 0x28
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a8ac:	f107 0314 	add.w	r3, r7, #20
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	601a      	str	r2, [r3, #0]
 800a8b4:	605a      	str	r2, [r3, #4]
 800a8b6:	609a      	str	r2, [r3, #8]
 800a8b8:	60da      	str	r2, [r3, #12]
 800a8ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	4a19      	ldr	r2, [pc, #100]	; (800a928 <HAL_UART_MspInit+0x84>)
 800a8c2:	4293      	cmp	r3, r2
 800a8c4:	d12c      	bne.n	800a920 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	613b      	str	r3, [r7, #16]
 800a8ca:	4b18      	ldr	r3, [pc, #96]	; (800a92c <HAL_UART_MspInit+0x88>)
 800a8cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8ce:	4a17      	ldr	r2, [pc, #92]	; (800a92c <HAL_UART_MspInit+0x88>)
 800a8d0:	f043 0310 	orr.w	r3, r3, #16
 800a8d4:	6453      	str	r3, [r2, #68]	; 0x44
 800a8d6:	4b15      	ldr	r3, [pc, #84]	; (800a92c <HAL_UART_MspInit+0x88>)
 800a8d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8da:	f003 0310 	and.w	r3, r3, #16
 800a8de:	613b      	str	r3, [r7, #16]
 800a8e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	60fb      	str	r3, [r7, #12]
 800a8e6:	4b11      	ldr	r3, [pc, #68]	; (800a92c <HAL_UART_MspInit+0x88>)
 800a8e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8ea:	4a10      	ldr	r2, [pc, #64]	; (800a92c <HAL_UART_MspInit+0x88>)
 800a8ec:	f043 0301 	orr.w	r3, r3, #1
 800a8f0:	6313      	str	r3, [r2, #48]	; 0x30
 800a8f2:	4b0e      	ldr	r3, [pc, #56]	; (800a92c <HAL_UART_MspInit+0x88>)
 800a8f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8f6:	f003 0301 	and.w	r3, r3, #1
 800a8fa:	60fb      	str	r3, [r7, #12]
 800a8fc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 800a8fe:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 800a902:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a904:	2302      	movs	r3, #2
 800a906:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a908:	2300      	movs	r3, #0
 800a90a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a90c:	2303      	movs	r3, #3
 800a90e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800a910:	2307      	movs	r3, #7
 800a912:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a914:	f107 0314 	add.w	r3, r7, #20
 800a918:	4619      	mov	r1, r3
 800a91a:	4805      	ldr	r0, [pc, #20]	; (800a930 <HAL_UART_MspInit+0x8c>)
 800a91c:	f7f6 fb42 	bl	8000fa4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800a920:	bf00      	nop
 800a922:	3728      	adds	r7, #40	; 0x28
 800a924:	46bd      	mov	sp, r7
 800a926:	bd80      	pop	{r7, pc}
 800a928:	40011000 	.word	0x40011000
 800a92c:	40023800 	.word	0x40023800
 800a930:	40020000 	.word	0x40020000

0800a934 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a934:	b580      	push	{r7, lr}
 800a936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 800a938:	f7fa fc6c 	bl	8005214 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800a93c:	e7fe      	b.n	800a93c <NMI_Handler+0x8>

0800a93e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a93e:	b480      	push	{r7}
 800a940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a942:	e7fe      	b.n	800a942 <HardFault_Handler+0x4>

0800a944 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a944:	b480      	push	{r7}
 800a946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a948:	e7fe      	b.n	800a948 <MemManage_Handler+0x4>

0800a94a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a94a:	b480      	push	{r7}
 800a94c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a94e:	e7fe      	b.n	800a94e <BusFault_Handler+0x4>

0800a950 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a950:	b480      	push	{r7}
 800a952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a954:	e7fe      	b.n	800a954 <UsageFault_Handler+0x4>

0800a956 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a956:	b480      	push	{r7}
 800a958:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a95a:	bf00      	nop
 800a95c:	46bd      	mov	sp, r7
 800a95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a962:	4770      	bx	lr

0800a964 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a964:	b480      	push	{r7}
 800a966:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a968:	bf00      	nop
 800a96a:	46bd      	mov	sp, r7
 800a96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a970:	4770      	bx	lr

0800a972 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a972:	b480      	push	{r7}
 800a974:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a976:	bf00      	nop
 800a978:	46bd      	mov	sp, r7
 800a97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97e:	4770      	bx	lr

0800a980 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	AsynchronousTaskTimerUpdate();
 800a984:	f7ff fa9a 	bl	8009ebc <AsynchronousTaskTimerUpdate>

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a988:	f7f5 fe9c 	bl	80006c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a98c:	bf00      	nop
 800a98e:	bd80      	pop	{r7, pc}

0800a990 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800a994:	4802      	ldr	r0, [pc, #8]	; (800a9a0 <DMA1_Stream1_IRQHandler+0x10>)
 800a996:	f7f6 f8bb 	bl	8000b10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800a99a:	bf00      	nop
 800a99c:	bd80      	pop	{r7, pc}
 800a99e:	bf00      	nop
 800a9a0:	20000410 	.word	0x20000410

0800a9a4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800a9a8:	4802      	ldr	r0, [pc, #8]	; (800a9b4 <I2C1_EV_IRQHandler+0x10>)
 800a9aa:	f7f7 f81d 	bl	80019e8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800a9ae:	bf00      	nop
 800a9b0:	bd80      	pop	{r7, pc}
 800a9b2:	bf00      	nop
 800a9b4:	20000470 	.word	0x20000470

0800a9b8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800a9b8:	b580      	push	{r7, lr}
 800a9ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800a9bc:	4802      	ldr	r0, [pc, #8]	; (800a9c8 <OTG_FS_IRQHandler+0x10>)
 800a9be:	f7f8 ffa3 	bl	8003908 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800a9c2:	bf00      	nop
 800a9c4:	bd80      	pop	{r7, pc}
 800a9c6:	bf00      	nop
 800a9c8:	200018d0 	.word	0x200018d0

0800a9cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a9cc:	b480      	push	{r7}
 800a9ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800a9d0:	4b06      	ldr	r3, [pc, #24]	; (800a9ec <SystemInit+0x20>)
 800a9d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9d6:	4a05      	ldr	r2, [pc, #20]	; (800a9ec <SystemInit+0x20>)
 800a9d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a9dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800a9e0:	bf00      	nop
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e8:	4770      	bx	lr
 800a9ea:	bf00      	nop
 800a9ec:	e000ed00 	.word	0xe000ed00

0800a9f0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	4912      	ldr	r1, [pc, #72]	; (800aa40 <MX_USB_DEVICE_Init+0x50>)
 800a9f8:	4812      	ldr	r0, [pc, #72]	; (800aa44 <MX_USB_DEVICE_Init+0x54>)
 800a9fa:	f7fe f8c9 	bl	8008b90 <USBD_Init>
 800a9fe:	4603      	mov	r3, r0
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d001      	beq.n	800aa08 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800aa04:	f7ff fdba 	bl	800a57c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800aa08:	490f      	ldr	r1, [pc, #60]	; (800aa48 <MX_USB_DEVICE_Init+0x58>)
 800aa0a:	480e      	ldr	r0, [pc, #56]	; (800aa44 <MX_USB_DEVICE_Init+0x54>)
 800aa0c:	f7fe f8f0 	bl	8008bf0 <USBD_RegisterClass>
 800aa10:	4603      	mov	r3, r0
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d001      	beq.n	800aa1a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800aa16:	f7ff fdb1 	bl	800a57c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800aa1a:	490c      	ldr	r1, [pc, #48]	; (800aa4c <MX_USB_DEVICE_Init+0x5c>)
 800aa1c:	4809      	ldr	r0, [pc, #36]	; (800aa44 <MX_USB_DEVICE_Init+0x54>)
 800aa1e:	f7fe f841 	bl	8008aa4 <USBD_CDC_RegisterInterface>
 800aa22:	4603      	mov	r3, r0
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d001      	beq.n	800aa2c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800aa28:	f7ff fda8 	bl	800a57c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800aa2c:	4805      	ldr	r0, [pc, #20]	; (800aa44 <MX_USB_DEVICE_Init+0x54>)
 800aa2e:	f7fe f906 	bl	8008c3e <USBD_Start>
 800aa32:	4603      	mov	r3, r0
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d001      	beq.n	800aa3c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800aa38:	f7ff fda0 	bl	800a57c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800aa3c:	bf00      	nop
 800aa3e:	bd80      	pop	{r7, pc}
 800aa40:	20000130 	.word	0x20000130
 800aa44:	20000600 	.word	0x20000600
 800aa48:	20000014 	.word	0x20000014
 800aa4c:	2000011c 	.word	0x2000011c

0800aa50 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800aa54:	2200      	movs	r2, #0
 800aa56:	4905      	ldr	r1, [pc, #20]	; (800aa6c <CDC_Init_FS+0x1c>)
 800aa58:	4805      	ldr	r0, [pc, #20]	; (800aa70 <CDC_Init_FS+0x20>)
 800aa5a:	f7fe f838 	bl	8008ace <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800aa5e:	4905      	ldr	r1, [pc, #20]	; (800aa74 <CDC_Init_FS+0x24>)
 800aa60:	4803      	ldr	r0, [pc, #12]	; (800aa70 <CDC_Init_FS+0x20>)
 800aa62:	f7fe f852 	bl	8008b0a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800aa66:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800aa68:	4618      	mov	r0, r3
 800aa6a:	bd80      	pop	{r7, pc}
 800aa6c:	200010d0 	.word	0x200010d0
 800aa70:	20000600 	.word	0x20000600
 800aa74:	200008d0 	.word	0x200008d0

0800aa78 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800aa78:	b480      	push	{r7}
 800aa7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800aa7c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800aa7e:	4618      	mov	r0, r3
 800aa80:	46bd      	mov	sp, r7
 800aa82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa86:	4770      	bx	lr

0800aa88 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800aa88:	b480      	push	{r7}
 800aa8a:	b083      	sub	sp, #12
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	4603      	mov	r3, r0
 800aa90:	6039      	str	r1, [r7, #0]
 800aa92:	71fb      	strb	r3, [r7, #7]
 800aa94:	4613      	mov	r3, r2
 800aa96:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800aa98:	79fb      	ldrb	r3, [r7, #7]
 800aa9a:	2b23      	cmp	r3, #35	; 0x23
 800aa9c:	d84a      	bhi.n	800ab34 <CDC_Control_FS+0xac>
 800aa9e:	a201      	add	r2, pc, #4	; (adr r2, 800aaa4 <CDC_Control_FS+0x1c>)
 800aaa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaa4:	0800ab35 	.word	0x0800ab35
 800aaa8:	0800ab35 	.word	0x0800ab35
 800aaac:	0800ab35 	.word	0x0800ab35
 800aab0:	0800ab35 	.word	0x0800ab35
 800aab4:	0800ab35 	.word	0x0800ab35
 800aab8:	0800ab35 	.word	0x0800ab35
 800aabc:	0800ab35 	.word	0x0800ab35
 800aac0:	0800ab35 	.word	0x0800ab35
 800aac4:	0800ab35 	.word	0x0800ab35
 800aac8:	0800ab35 	.word	0x0800ab35
 800aacc:	0800ab35 	.word	0x0800ab35
 800aad0:	0800ab35 	.word	0x0800ab35
 800aad4:	0800ab35 	.word	0x0800ab35
 800aad8:	0800ab35 	.word	0x0800ab35
 800aadc:	0800ab35 	.word	0x0800ab35
 800aae0:	0800ab35 	.word	0x0800ab35
 800aae4:	0800ab35 	.word	0x0800ab35
 800aae8:	0800ab35 	.word	0x0800ab35
 800aaec:	0800ab35 	.word	0x0800ab35
 800aaf0:	0800ab35 	.word	0x0800ab35
 800aaf4:	0800ab35 	.word	0x0800ab35
 800aaf8:	0800ab35 	.word	0x0800ab35
 800aafc:	0800ab35 	.word	0x0800ab35
 800ab00:	0800ab35 	.word	0x0800ab35
 800ab04:	0800ab35 	.word	0x0800ab35
 800ab08:	0800ab35 	.word	0x0800ab35
 800ab0c:	0800ab35 	.word	0x0800ab35
 800ab10:	0800ab35 	.word	0x0800ab35
 800ab14:	0800ab35 	.word	0x0800ab35
 800ab18:	0800ab35 	.word	0x0800ab35
 800ab1c:	0800ab35 	.word	0x0800ab35
 800ab20:	0800ab35 	.word	0x0800ab35
 800ab24:	0800ab35 	.word	0x0800ab35
 800ab28:	0800ab35 	.word	0x0800ab35
 800ab2c:	0800ab35 	.word	0x0800ab35
 800ab30:	0800ab35 	.word	0x0800ab35
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ab34:	bf00      	nop
  }

  return (USBD_OK);
 800ab36:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	370c      	adds	r7, #12
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab42:	4770      	bx	lr

0800ab44 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b082      	sub	sp, #8
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
 800ab4c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ab4e:	6879      	ldr	r1, [r7, #4]
 800ab50:	4805      	ldr	r0, [pc, #20]	; (800ab68 <CDC_Receive_FS+0x24>)
 800ab52:	f7fd ffda 	bl	8008b0a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ab56:	4804      	ldr	r0, [pc, #16]	; (800ab68 <CDC_Receive_FS+0x24>)
 800ab58:	f7fd fff0 	bl	8008b3c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ab5c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	3708      	adds	r7, #8
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}
 800ab66:	bf00      	nop
 800ab68:	20000600 	.word	0x20000600

0800ab6c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b087      	sub	sp, #28
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	60f8      	str	r0, [r7, #12]
 800ab74:	60b9      	str	r1, [r7, #8]
 800ab76:	4613      	mov	r3, r2
 800ab78:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ab7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ab82:	4618      	mov	r0, r3
 800ab84:	371c      	adds	r7, #28
 800ab86:	46bd      	mov	sp, r7
 800ab88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8c:	4770      	bx	lr
	...

0800ab90 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b08a      	sub	sp, #40	; 0x28
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ab98:	f107 0314 	add.w	r3, r7, #20
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	601a      	str	r2, [r3, #0]
 800aba0:	605a      	str	r2, [r3, #4]
 800aba2:	609a      	str	r2, [r3, #8]
 800aba4:	60da      	str	r2, [r3, #12]
 800aba6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800abb0:	d147      	bne.n	800ac42 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800abb2:	2300      	movs	r3, #0
 800abb4:	613b      	str	r3, [r7, #16]
 800abb6:	4b25      	ldr	r3, [pc, #148]	; (800ac4c <HAL_PCD_MspInit+0xbc>)
 800abb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abba:	4a24      	ldr	r2, [pc, #144]	; (800ac4c <HAL_PCD_MspInit+0xbc>)
 800abbc:	f043 0301 	orr.w	r3, r3, #1
 800abc0:	6313      	str	r3, [r2, #48]	; 0x30
 800abc2:	4b22      	ldr	r3, [pc, #136]	; (800ac4c <HAL_PCD_MspInit+0xbc>)
 800abc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abc6:	f003 0301 	and.w	r3, r3, #1
 800abca:	613b      	str	r3, [r7, #16]
 800abcc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800abce:	f44f 7300 	mov.w	r3, #512	; 0x200
 800abd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800abd4:	2300      	movs	r3, #0
 800abd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abd8:	2300      	movs	r3, #0
 800abda:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800abdc:	f107 0314 	add.w	r3, r7, #20
 800abe0:	4619      	mov	r1, r3
 800abe2:	481b      	ldr	r0, [pc, #108]	; (800ac50 <HAL_PCD_MspInit+0xc0>)
 800abe4:	f7f6 f9de 	bl	8000fa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800abe8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800abec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800abee:	2302      	movs	r3, #2
 800abf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abf2:	2300      	movs	r3, #0
 800abf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800abf6:	2303      	movs	r3, #3
 800abf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800abfa:	230a      	movs	r3, #10
 800abfc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800abfe:	f107 0314 	add.w	r3, r7, #20
 800ac02:	4619      	mov	r1, r3
 800ac04:	4812      	ldr	r0, [pc, #72]	; (800ac50 <HAL_PCD_MspInit+0xc0>)
 800ac06:	f7f6 f9cd 	bl	8000fa4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ac0a:	4b10      	ldr	r3, [pc, #64]	; (800ac4c <HAL_PCD_MspInit+0xbc>)
 800ac0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac0e:	4a0f      	ldr	r2, [pc, #60]	; (800ac4c <HAL_PCD_MspInit+0xbc>)
 800ac10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac14:	6353      	str	r3, [r2, #52]	; 0x34
 800ac16:	2300      	movs	r3, #0
 800ac18:	60fb      	str	r3, [r7, #12]
 800ac1a:	4b0c      	ldr	r3, [pc, #48]	; (800ac4c <HAL_PCD_MspInit+0xbc>)
 800ac1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac1e:	4a0b      	ldr	r2, [pc, #44]	; (800ac4c <HAL_PCD_MspInit+0xbc>)
 800ac20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ac24:	6453      	str	r3, [r2, #68]	; 0x44
 800ac26:	4b09      	ldr	r3, [pc, #36]	; (800ac4c <HAL_PCD_MspInit+0xbc>)
 800ac28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ac2e:	60fb      	str	r3, [r7, #12]
 800ac30:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ac32:	2200      	movs	r2, #0
 800ac34:	2100      	movs	r1, #0
 800ac36:	2043      	movs	r0, #67	; 0x43
 800ac38:	f7f5 fe63 	bl	8000902 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ac3c:	2043      	movs	r0, #67	; 0x43
 800ac3e:	f7f5 fe7c 	bl	800093a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ac42:	bf00      	nop
 800ac44:	3728      	adds	r7, #40	; 0x28
 800ac46:	46bd      	mov	sp, r7
 800ac48:	bd80      	pop	{r7, pc}
 800ac4a:	bf00      	nop
 800ac4c:	40023800 	.word	0x40023800
 800ac50:	40020000 	.word	0x40020000

0800ac54 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b082      	sub	sp, #8
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800ac68:	4619      	mov	r1, r3
 800ac6a:	4610      	mov	r0, r2
 800ac6c:	f7fe f832 	bl	8008cd4 <USBD_LL_SetupStage>
}
 800ac70:	bf00      	nop
 800ac72:	3708      	adds	r7, #8
 800ac74:	46bd      	mov	sp, r7
 800ac76:	bd80      	pop	{r7, pc}

0800ac78 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac78:	b580      	push	{r7, lr}
 800ac7a:	b082      	sub	sp, #8
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	6078      	str	r0, [r7, #4]
 800ac80:	460b      	mov	r3, r1
 800ac82:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800ac8a:	78fa      	ldrb	r2, [r7, #3]
 800ac8c:	6879      	ldr	r1, [r7, #4]
 800ac8e:	4613      	mov	r3, r2
 800ac90:	00db      	lsls	r3, r3, #3
 800ac92:	1a9b      	subs	r3, r3, r2
 800ac94:	009b      	lsls	r3, r3, #2
 800ac96:	440b      	add	r3, r1
 800ac98:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800ac9c:	681a      	ldr	r2, [r3, #0]
 800ac9e:	78fb      	ldrb	r3, [r7, #3]
 800aca0:	4619      	mov	r1, r3
 800aca2:	f7fe f86c 	bl	8008d7e <USBD_LL_DataOutStage>
}
 800aca6:	bf00      	nop
 800aca8:	3708      	adds	r7, #8
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}

0800acae <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800acae:	b580      	push	{r7, lr}
 800acb0:	b082      	sub	sp, #8
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	6078      	str	r0, [r7, #4]
 800acb6:	460b      	mov	r3, r1
 800acb8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800acc0:	78fa      	ldrb	r2, [r7, #3]
 800acc2:	6879      	ldr	r1, [r7, #4]
 800acc4:	4613      	mov	r3, r2
 800acc6:	00db      	lsls	r3, r3, #3
 800acc8:	1a9b      	subs	r3, r3, r2
 800acca:	009b      	lsls	r3, r3, #2
 800accc:	440b      	add	r3, r1
 800acce:	3348      	adds	r3, #72	; 0x48
 800acd0:	681a      	ldr	r2, [r3, #0]
 800acd2:	78fb      	ldrb	r3, [r7, #3]
 800acd4:	4619      	mov	r1, r3
 800acd6:	f7fe f8b5 	bl	8008e44 <USBD_LL_DataInStage>
}
 800acda:	bf00      	nop
 800acdc:	3708      	adds	r7, #8
 800acde:	46bd      	mov	sp, r7
 800ace0:	bd80      	pop	{r7, pc}

0800ace2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ace2:	b580      	push	{r7, lr}
 800ace4:	b082      	sub	sp, #8
 800ace6:	af00      	add	r7, sp, #0
 800ace8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800acf0:	4618      	mov	r0, r3
 800acf2:	f7fe f9c9 	bl	8009088 <USBD_LL_SOF>
}
 800acf6:	bf00      	nop
 800acf8:	3708      	adds	r7, #8
 800acfa:	46bd      	mov	sp, r7
 800acfc:	bd80      	pop	{r7, pc}

0800acfe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800acfe:	b580      	push	{r7, lr}
 800ad00:	b084      	sub	sp, #16
 800ad02:	af00      	add	r7, sp, #0
 800ad04:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ad06:	2301      	movs	r3, #1
 800ad08:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	68db      	ldr	r3, [r3, #12]
 800ad0e:	2b02      	cmp	r3, #2
 800ad10:	d001      	beq.n	800ad16 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ad12:	f7ff fc33 	bl	800a57c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ad1c:	7bfa      	ldrb	r2, [r7, #15]
 800ad1e:	4611      	mov	r1, r2
 800ad20:	4618      	mov	r0, r3
 800ad22:	f7fe f973 	bl	800900c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	f7fe f91f 	bl	8008f70 <USBD_LL_Reset>
}
 800ad32:	bf00      	nop
 800ad34:	3710      	adds	r7, #16
 800ad36:	46bd      	mov	sp, r7
 800ad38:	bd80      	pop	{r7, pc}
	...

0800ad3c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b082      	sub	sp, #8
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ad4a:	4618      	mov	r0, r3
 800ad4c:	f7fe f96e 	bl	800902c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	687a      	ldr	r2, [r7, #4]
 800ad5c:	6812      	ldr	r2, [r2, #0]
 800ad5e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ad62:	f043 0301 	orr.w	r3, r3, #1
 800ad66:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	6a1b      	ldr	r3, [r3, #32]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d005      	beq.n	800ad7c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ad70:	4b04      	ldr	r3, [pc, #16]	; (800ad84 <HAL_PCD_SuspendCallback+0x48>)
 800ad72:	691b      	ldr	r3, [r3, #16]
 800ad74:	4a03      	ldr	r2, [pc, #12]	; (800ad84 <HAL_PCD_SuspendCallback+0x48>)
 800ad76:	f043 0306 	orr.w	r3, r3, #6
 800ad7a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ad7c:	bf00      	nop
 800ad7e:	3708      	adds	r7, #8
 800ad80:	46bd      	mov	sp, r7
 800ad82:	bd80      	pop	{r7, pc}
 800ad84:	e000ed00 	.word	0xe000ed00

0800ad88 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b082      	sub	sp, #8
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ad96:	4618      	mov	r0, r3
 800ad98:	f7fe f95e 	bl	8009058 <USBD_LL_Resume>
}
 800ad9c:	bf00      	nop
 800ad9e:	3708      	adds	r7, #8
 800ada0:	46bd      	mov	sp, r7
 800ada2:	bd80      	pop	{r7, pc}

0800ada4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ada4:	b580      	push	{r7, lr}
 800ada6:	b082      	sub	sp, #8
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
 800adac:	460b      	mov	r3, r1
 800adae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800adb6:	78fa      	ldrb	r2, [r7, #3]
 800adb8:	4611      	mov	r1, r2
 800adba:	4618      	mov	r0, r3
 800adbc:	f7fe f9ac 	bl	8009118 <USBD_LL_IsoOUTIncomplete>
}
 800adc0:	bf00      	nop
 800adc2:	3708      	adds	r7, #8
 800adc4:	46bd      	mov	sp, r7
 800adc6:	bd80      	pop	{r7, pc}

0800adc8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b082      	sub	sp, #8
 800adcc:	af00      	add	r7, sp, #0
 800adce:	6078      	str	r0, [r7, #4]
 800add0:	460b      	mov	r3, r1
 800add2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800adda:	78fa      	ldrb	r2, [r7, #3]
 800addc:	4611      	mov	r1, r2
 800adde:	4618      	mov	r0, r3
 800ade0:	f7fe f974 	bl	80090cc <USBD_LL_IsoINIncomplete>
}
 800ade4:	bf00      	nop
 800ade6:	3708      	adds	r7, #8
 800ade8:	46bd      	mov	sp, r7
 800adea:	bd80      	pop	{r7, pc}

0800adec <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b082      	sub	sp, #8
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800adfa:	4618      	mov	r0, r3
 800adfc:	f7fe f9b2 	bl	8009164 <USBD_LL_DevConnected>
}
 800ae00:	bf00      	nop
 800ae02:	3708      	adds	r7, #8
 800ae04:	46bd      	mov	sp, r7
 800ae06:	bd80      	pop	{r7, pc}

0800ae08 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b082      	sub	sp, #8
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ae16:	4618      	mov	r0, r3
 800ae18:	f7fe f9af 	bl	800917a <USBD_LL_DevDisconnected>
}
 800ae1c:	bf00      	nop
 800ae1e:	3708      	adds	r7, #8
 800ae20:	46bd      	mov	sp, r7
 800ae22:	bd80      	pop	{r7, pc}

0800ae24 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b082      	sub	sp, #8
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	781b      	ldrb	r3, [r3, #0]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d13c      	bne.n	800aeae <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ae34:	4a20      	ldr	r2, [pc, #128]	; (800aeb8 <USBD_LL_Init+0x94>)
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	4a1e      	ldr	r2, [pc, #120]	; (800aeb8 <USBD_LL_Init+0x94>)
 800ae40:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ae44:	4b1c      	ldr	r3, [pc, #112]	; (800aeb8 <USBD_LL_Init+0x94>)
 800ae46:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ae4a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800ae4c:	4b1a      	ldr	r3, [pc, #104]	; (800aeb8 <USBD_LL_Init+0x94>)
 800ae4e:	2204      	movs	r2, #4
 800ae50:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ae52:	4b19      	ldr	r3, [pc, #100]	; (800aeb8 <USBD_LL_Init+0x94>)
 800ae54:	2202      	movs	r2, #2
 800ae56:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ae58:	4b17      	ldr	r3, [pc, #92]	; (800aeb8 <USBD_LL_Init+0x94>)
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ae5e:	4b16      	ldr	r3, [pc, #88]	; (800aeb8 <USBD_LL_Init+0x94>)
 800ae60:	2202      	movs	r2, #2
 800ae62:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ae64:	4b14      	ldr	r3, [pc, #80]	; (800aeb8 <USBD_LL_Init+0x94>)
 800ae66:	2200      	movs	r2, #0
 800ae68:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ae6a:	4b13      	ldr	r3, [pc, #76]	; (800aeb8 <USBD_LL_Init+0x94>)
 800ae6c:	2200      	movs	r2, #0
 800ae6e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ae70:	4b11      	ldr	r3, [pc, #68]	; (800aeb8 <USBD_LL_Init+0x94>)
 800ae72:	2200      	movs	r2, #0
 800ae74:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800ae76:	4b10      	ldr	r3, [pc, #64]	; (800aeb8 <USBD_LL_Init+0x94>)
 800ae78:	2201      	movs	r2, #1
 800ae7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ae7c:	4b0e      	ldr	r3, [pc, #56]	; (800aeb8 <USBD_LL_Init+0x94>)
 800ae7e:	2200      	movs	r2, #0
 800ae80:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ae82:	480d      	ldr	r0, [pc, #52]	; (800aeb8 <USBD_LL_Init+0x94>)
 800ae84:	f7f8 fbf0 	bl	8003668 <HAL_PCD_Init>
 800ae88:	4603      	mov	r3, r0
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d001      	beq.n	800ae92 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ae8e:	f7ff fb75 	bl	800a57c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ae92:	2180      	movs	r1, #128	; 0x80
 800ae94:	4808      	ldr	r0, [pc, #32]	; (800aeb8 <USBD_LL_Init+0x94>)
 800ae96:	f7f9 fd4e 	bl	8004936 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ae9a:	2240      	movs	r2, #64	; 0x40
 800ae9c:	2100      	movs	r1, #0
 800ae9e:	4806      	ldr	r0, [pc, #24]	; (800aeb8 <USBD_LL_Init+0x94>)
 800aea0:	f7f9 fd02 	bl	80048a8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800aea4:	2280      	movs	r2, #128	; 0x80
 800aea6:	2101      	movs	r1, #1
 800aea8:	4803      	ldr	r0, [pc, #12]	; (800aeb8 <USBD_LL_Init+0x94>)
 800aeaa:	f7f9 fcfd 	bl	80048a8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800aeae:	2300      	movs	r3, #0
}
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	3708      	adds	r7, #8
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	bd80      	pop	{r7, pc}
 800aeb8:	200018d0 	.word	0x200018d0

0800aebc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b084      	sub	sp, #16
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aec4:	2300      	movs	r3, #0
 800aec6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aec8:	2300      	movs	r3, #0
 800aeca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800aed2:	4618      	mov	r0, r3
 800aed4:	f7f8 fce5 	bl	80038a2 <HAL_PCD_Start>
 800aed8:	4603      	mov	r3, r0
 800aeda:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aedc:	7bfb      	ldrb	r3, [r7, #15]
 800aede:	4618      	mov	r0, r3
 800aee0:	f000 f942 	bl	800b168 <USBD_Get_USB_Status>
 800aee4:	4603      	mov	r3, r0
 800aee6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aee8:	7bbb      	ldrb	r3, [r7, #14]
}
 800aeea:	4618      	mov	r0, r3
 800aeec:	3710      	adds	r7, #16
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bd80      	pop	{r7, pc}

0800aef2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800aef2:	b580      	push	{r7, lr}
 800aef4:	b084      	sub	sp, #16
 800aef6:	af00      	add	r7, sp, #0
 800aef8:	6078      	str	r0, [r7, #4]
 800aefa:	4608      	mov	r0, r1
 800aefc:	4611      	mov	r1, r2
 800aefe:	461a      	mov	r2, r3
 800af00:	4603      	mov	r3, r0
 800af02:	70fb      	strb	r3, [r7, #3]
 800af04:	460b      	mov	r3, r1
 800af06:	70bb      	strb	r3, [r7, #2]
 800af08:	4613      	mov	r3, r2
 800af0a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af0c:	2300      	movs	r3, #0
 800af0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af10:	2300      	movs	r3, #0
 800af12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800af1a:	78bb      	ldrb	r3, [r7, #2]
 800af1c:	883a      	ldrh	r2, [r7, #0]
 800af1e:	78f9      	ldrb	r1, [r7, #3]
 800af20:	f7f9 f8c9 	bl	80040b6 <HAL_PCD_EP_Open>
 800af24:	4603      	mov	r3, r0
 800af26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af28:	7bfb      	ldrb	r3, [r7, #15]
 800af2a:	4618      	mov	r0, r3
 800af2c:	f000 f91c 	bl	800b168 <USBD_Get_USB_Status>
 800af30:	4603      	mov	r3, r0
 800af32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af34:	7bbb      	ldrb	r3, [r7, #14]
}
 800af36:	4618      	mov	r0, r3
 800af38:	3710      	adds	r7, #16
 800af3a:	46bd      	mov	sp, r7
 800af3c:	bd80      	pop	{r7, pc}

0800af3e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af3e:	b580      	push	{r7, lr}
 800af40:	b084      	sub	sp, #16
 800af42:	af00      	add	r7, sp, #0
 800af44:	6078      	str	r0, [r7, #4]
 800af46:	460b      	mov	r3, r1
 800af48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af4a:	2300      	movs	r3, #0
 800af4c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af4e:	2300      	movs	r3, #0
 800af50:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800af58:	78fa      	ldrb	r2, [r7, #3]
 800af5a:	4611      	mov	r1, r2
 800af5c:	4618      	mov	r0, r3
 800af5e:	f7f9 f912 	bl	8004186 <HAL_PCD_EP_Close>
 800af62:	4603      	mov	r3, r0
 800af64:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af66:	7bfb      	ldrb	r3, [r7, #15]
 800af68:	4618      	mov	r0, r3
 800af6a:	f000 f8fd 	bl	800b168 <USBD_Get_USB_Status>
 800af6e:	4603      	mov	r3, r0
 800af70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af72:	7bbb      	ldrb	r3, [r7, #14]
}
 800af74:	4618      	mov	r0, r3
 800af76:	3710      	adds	r7, #16
 800af78:	46bd      	mov	sp, r7
 800af7a:	bd80      	pop	{r7, pc}

0800af7c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af7c:	b580      	push	{r7, lr}
 800af7e:	b084      	sub	sp, #16
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
 800af84:	460b      	mov	r3, r1
 800af86:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af88:	2300      	movs	r3, #0
 800af8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af8c:	2300      	movs	r3, #0
 800af8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800af96:	78fa      	ldrb	r2, [r7, #3]
 800af98:	4611      	mov	r1, r2
 800af9a:	4618      	mov	r0, r3
 800af9c:	f7f9 f9ea 	bl	8004374 <HAL_PCD_EP_SetStall>
 800afa0:	4603      	mov	r3, r0
 800afa2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800afa4:	7bfb      	ldrb	r3, [r7, #15]
 800afa6:	4618      	mov	r0, r3
 800afa8:	f000 f8de 	bl	800b168 <USBD_Get_USB_Status>
 800afac:	4603      	mov	r3, r0
 800afae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800afb0:	7bbb      	ldrb	r3, [r7, #14]
}
 800afb2:	4618      	mov	r0, r3
 800afb4:	3710      	adds	r7, #16
 800afb6:	46bd      	mov	sp, r7
 800afb8:	bd80      	pop	{r7, pc}

0800afba <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800afba:	b580      	push	{r7, lr}
 800afbc:	b084      	sub	sp, #16
 800afbe:	af00      	add	r7, sp, #0
 800afc0:	6078      	str	r0, [r7, #4]
 800afc2:	460b      	mov	r3, r1
 800afc4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afc6:	2300      	movs	r3, #0
 800afc8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800afca:	2300      	movs	r3, #0
 800afcc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800afd4:	78fa      	ldrb	r2, [r7, #3]
 800afd6:	4611      	mov	r1, r2
 800afd8:	4618      	mov	r0, r3
 800afda:	f7f9 fa2f 	bl	800443c <HAL_PCD_EP_ClrStall>
 800afde:	4603      	mov	r3, r0
 800afe0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800afe2:	7bfb      	ldrb	r3, [r7, #15]
 800afe4:	4618      	mov	r0, r3
 800afe6:	f000 f8bf 	bl	800b168 <USBD_Get_USB_Status>
 800afea:	4603      	mov	r3, r0
 800afec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800afee:	7bbb      	ldrb	r3, [r7, #14]
}
 800aff0:	4618      	mov	r0, r3
 800aff2:	3710      	adds	r7, #16
 800aff4:	46bd      	mov	sp, r7
 800aff6:	bd80      	pop	{r7, pc}

0800aff8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aff8:	b480      	push	{r7}
 800affa:	b085      	sub	sp, #20
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
 800b000:	460b      	mov	r3, r1
 800b002:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b00a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b00c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b010:	2b00      	cmp	r3, #0
 800b012:	da0b      	bge.n	800b02c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b014:	78fb      	ldrb	r3, [r7, #3]
 800b016:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b01a:	68f9      	ldr	r1, [r7, #12]
 800b01c:	4613      	mov	r3, r2
 800b01e:	00db      	lsls	r3, r3, #3
 800b020:	1a9b      	subs	r3, r3, r2
 800b022:	009b      	lsls	r3, r3, #2
 800b024:	440b      	add	r3, r1
 800b026:	333e      	adds	r3, #62	; 0x3e
 800b028:	781b      	ldrb	r3, [r3, #0]
 800b02a:	e00b      	b.n	800b044 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b02c:	78fb      	ldrb	r3, [r7, #3]
 800b02e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b032:	68f9      	ldr	r1, [r7, #12]
 800b034:	4613      	mov	r3, r2
 800b036:	00db      	lsls	r3, r3, #3
 800b038:	1a9b      	subs	r3, r3, r2
 800b03a:	009b      	lsls	r3, r3, #2
 800b03c:	440b      	add	r3, r1
 800b03e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b042:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b044:	4618      	mov	r0, r3
 800b046:	3714      	adds	r7, #20
 800b048:	46bd      	mov	sp, r7
 800b04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04e:	4770      	bx	lr

0800b050 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b050:	b580      	push	{r7, lr}
 800b052:	b084      	sub	sp, #16
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
 800b058:	460b      	mov	r3, r1
 800b05a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b05c:	2300      	movs	r3, #0
 800b05e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b060:	2300      	movs	r3, #0
 800b062:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b06a:	78fa      	ldrb	r2, [r7, #3]
 800b06c:	4611      	mov	r1, r2
 800b06e:	4618      	mov	r0, r3
 800b070:	f7f8 fffc 	bl	800406c <HAL_PCD_SetAddress>
 800b074:	4603      	mov	r3, r0
 800b076:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b078:	7bfb      	ldrb	r3, [r7, #15]
 800b07a:	4618      	mov	r0, r3
 800b07c:	f000 f874 	bl	800b168 <USBD_Get_USB_Status>
 800b080:	4603      	mov	r3, r0
 800b082:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b084:	7bbb      	ldrb	r3, [r7, #14]
}
 800b086:	4618      	mov	r0, r3
 800b088:	3710      	adds	r7, #16
 800b08a:	46bd      	mov	sp, r7
 800b08c:	bd80      	pop	{r7, pc}

0800b08e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b08e:	b580      	push	{r7, lr}
 800b090:	b086      	sub	sp, #24
 800b092:	af00      	add	r7, sp, #0
 800b094:	60f8      	str	r0, [r7, #12]
 800b096:	607a      	str	r2, [r7, #4]
 800b098:	603b      	str	r3, [r7, #0]
 800b09a:	460b      	mov	r3, r1
 800b09c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b09e:	2300      	movs	r3, #0
 800b0a0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800b0ac:	7af9      	ldrb	r1, [r7, #11]
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	687a      	ldr	r2, [r7, #4]
 800b0b2:	f7f9 f915 	bl	80042e0 <HAL_PCD_EP_Transmit>
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b0ba:	7dfb      	ldrb	r3, [r7, #23]
 800b0bc:	4618      	mov	r0, r3
 800b0be:	f000 f853 	bl	800b168 <USBD_Get_USB_Status>
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b0c6:	7dbb      	ldrb	r3, [r7, #22]
}
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	3718      	adds	r7, #24
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	bd80      	pop	{r7, pc}

0800b0d0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b086      	sub	sp, #24
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	60f8      	str	r0, [r7, #12]
 800b0d8:	607a      	str	r2, [r7, #4]
 800b0da:	603b      	str	r3, [r7, #0]
 800b0dc:	460b      	mov	r3, r1
 800b0de:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800b0ee:	7af9      	ldrb	r1, [r7, #11]
 800b0f0:	683b      	ldr	r3, [r7, #0]
 800b0f2:	687a      	ldr	r2, [r7, #4]
 800b0f4:	f7f9 f891 	bl	800421a <HAL_PCD_EP_Receive>
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b0fc:	7dfb      	ldrb	r3, [r7, #23]
 800b0fe:	4618      	mov	r0, r3
 800b100:	f000 f832 	bl	800b168 <USBD_Get_USB_Status>
 800b104:	4603      	mov	r3, r0
 800b106:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b108:	7dbb      	ldrb	r3, [r7, #22]
}
 800b10a:	4618      	mov	r0, r3
 800b10c:	3718      	adds	r7, #24
 800b10e:	46bd      	mov	sp, r7
 800b110:	bd80      	pop	{r7, pc}

0800b112 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b112:	b580      	push	{r7, lr}
 800b114:	b082      	sub	sp, #8
 800b116:	af00      	add	r7, sp, #0
 800b118:	6078      	str	r0, [r7, #4]
 800b11a:	460b      	mov	r3, r1
 800b11c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b124:	78fa      	ldrb	r2, [r7, #3]
 800b126:	4611      	mov	r1, r2
 800b128:	4618      	mov	r0, r3
 800b12a:	f7f9 f8c1 	bl	80042b0 <HAL_PCD_EP_GetRxCount>
 800b12e:	4603      	mov	r3, r0
}
 800b130:	4618      	mov	r0, r3
 800b132:	3708      	adds	r7, #8
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}

0800b138 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b138:	b480      	push	{r7}
 800b13a:	b083      	sub	sp, #12
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b140:	4b03      	ldr	r3, [pc, #12]	; (800b150 <USBD_static_malloc+0x18>)
}
 800b142:	4618      	mov	r0, r3
 800b144:	370c      	adds	r7, #12
 800b146:	46bd      	mov	sp, r7
 800b148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14c:	4770      	bx	lr
 800b14e:	bf00      	nop
 800b150:	200001bc 	.word	0x200001bc

0800b154 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b154:	b480      	push	{r7}
 800b156:	b083      	sub	sp, #12
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]

}
 800b15c:	bf00      	nop
 800b15e:	370c      	adds	r7, #12
 800b160:	46bd      	mov	sp, r7
 800b162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b166:	4770      	bx	lr

0800b168 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b168:	b480      	push	{r7}
 800b16a:	b085      	sub	sp, #20
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	4603      	mov	r3, r0
 800b170:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b172:	2300      	movs	r3, #0
 800b174:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b176:	79fb      	ldrb	r3, [r7, #7]
 800b178:	2b03      	cmp	r3, #3
 800b17a:	d817      	bhi.n	800b1ac <USBD_Get_USB_Status+0x44>
 800b17c:	a201      	add	r2, pc, #4	; (adr r2, 800b184 <USBD_Get_USB_Status+0x1c>)
 800b17e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b182:	bf00      	nop
 800b184:	0800b195 	.word	0x0800b195
 800b188:	0800b19b 	.word	0x0800b19b
 800b18c:	0800b1a1 	.word	0x0800b1a1
 800b190:	0800b1a7 	.word	0x0800b1a7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b194:	2300      	movs	r3, #0
 800b196:	73fb      	strb	r3, [r7, #15]
    break;
 800b198:	e00b      	b.n	800b1b2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b19a:	2303      	movs	r3, #3
 800b19c:	73fb      	strb	r3, [r7, #15]
    break;
 800b19e:	e008      	b.n	800b1b2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b1a0:	2301      	movs	r3, #1
 800b1a2:	73fb      	strb	r3, [r7, #15]
    break;
 800b1a4:	e005      	b.n	800b1b2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b1a6:	2303      	movs	r3, #3
 800b1a8:	73fb      	strb	r3, [r7, #15]
    break;
 800b1aa:	e002      	b.n	800b1b2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b1ac:	2303      	movs	r3, #3
 800b1ae:	73fb      	strb	r3, [r7, #15]
    break;
 800b1b0:	bf00      	nop
  }
  return usb_status;
 800b1b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	3714      	adds	r7, #20
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1be:	4770      	bx	lr

0800b1c0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b1c0:	b480      	push	{r7}
 800b1c2:	b083      	sub	sp, #12
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	4603      	mov	r3, r0
 800b1c8:	6039      	str	r1, [r7, #0]
 800b1ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b1cc:	683b      	ldr	r3, [r7, #0]
 800b1ce:	2212      	movs	r2, #18
 800b1d0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b1d2:	4b03      	ldr	r3, [pc, #12]	; (800b1e0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	370c      	adds	r7, #12
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1de:	4770      	bx	lr
 800b1e0:	2000014c 	.word	0x2000014c

0800b1e4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b1e4:	b480      	push	{r7}
 800b1e6:	b083      	sub	sp, #12
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	4603      	mov	r3, r0
 800b1ec:	6039      	str	r1, [r7, #0]
 800b1ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b1f0:	683b      	ldr	r3, [r7, #0]
 800b1f2:	2204      	movs	r2, #4
 800b1f4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b1f6:	4b03      	ldr	r3, [pc, #12]	; (800b204 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	370c      	adds	r7, #12
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b202:	4770      	bx	lr
 800b204:	20000160 	.word	0x20000160

0800b208 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b082      	sub	sp, #8
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	4603      	mov	r3, r0
 800b210:	6039      	str	r1, [r7, #0]
 800b212:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b214:	79fb      	ldrb	r3, [r7, #7]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d105      	bne.n	800b226 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b21a:	683a      	ldr	r2, [r7, #0]
 800b21c:	4907      	ldr	r1, [pc, #28]	; (800b23c <USBD_FS_ProductStrDescriptor+0x34>)
 800b21e:	4808      	ldr	r0, [pc, #32]	; (800b240 <USBD_FS_ProductStrDescriptor+0x38>)
 800b220:	f7fe fd3f 	bl	8009ca2 <USBD_GetString>
 800b224:	e004      	b.n	800b230 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b226:	683a      	ldr	r2, [r7, #0]
 800b228:	4904      	ldr	r1, [pc, #16]	; (800b23c <USBD_FS_ProductStrDescriptor+0x34>)
 800b22a:	4805      	ldr	r0, [pc, #20]	; (800b240 <USBD_FS_ProductStrDescriptor+0x38>)
 800b22c:	f7fe fd39 	bl	8009ca2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b230:	4b02      	ldr	r3, [pc, #8]	; (800b23c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b232:	4618      	mov	r0, r3
 800b234:	3708      	adds	r7, #8
 800b236:	46bd      	mov	sp, r7
 800b238:	bd80      	pop	{r7, pc}
 800b23a:	bf00      	nop
 800b23c:	20001cd8 	.word	0x20001cd8
 800b240:	0800b4a4 	.word	0x0800b4a4

0800b244 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b244:	b580      	push	{r7, lr}
 800b246:	b082      	sub	sp, #8
 800b248:	af00      	add	r7, sp, #0
 800b24a:	4603      	mov	r3, r0
 800b24c:	6039      	str	r1, [r7, #0]
 800b24e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b250:	683a      	ldr	r2, [r7, #0]
 800b252:	4904      	ldr	r1, [pc, #16]	; (800b264 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b254:	4804      	ldr	r0, [pc, #16]	; (800b268 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b256:	f7fe fd24 	bl	8009ca2 <USBD_GetString>
  return USBD_StrDesc;
 800b25a:	4b02      	ldr	r3, [pc, #8]	; (800b264 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b25c:	4618      	mov	r0, r3
 800b25e:	3708      	adds	r7, #8
 800b260:	46bd      	mov	sp, r7
 800b262:	bd80      	pop	{r7, pc}
 800b264:	20001cd8 	.word	0x20001cd8
 800b268:	0800b4bc 	.word	0x0800b4bc

0800b26c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b082      	sub	sp, #8
 800b270:	af00      	add	r7, sp, #0
 800b272:	4603      	mov	r3, r0
 800b274:	6039      	str	r1, [r7, #0]
 800b276:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b278:	683b      	ldr	r3, [r7, #0]
 800b27a:	221a      	movs	r2, #26
 800b27c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b27e:	f000 f843 	bl	800b308 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b282:	4b02      	ldr	r3, [pc, #8]	; (800b28c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b284:	4618      	mov	r0, r3
 800b286:	3708      	adds	r7, #8
 800b288:	46bd      	mov	sp, r7
 800b28a:	bd80      	pop	{r7, pc}
 800b28c:	20000164 	.word	0x20000164

0800b290 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b290:	b580      	push	{r7, lr}
 800b292:	b082      	sub	sp, #8
 800b294:	af00      	add	r7, sp, #0
 800b296:	4603      	mov	r3, r0
 800b298:	6039      	str	r1, [r7, #0]
 800b29a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b29c:	79fb      	ldrb	r3, [r7, #7]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d105      	bne.n	800b2ae <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b2a2:	683a      	ldr	r2, [r7, #0]
 800b2a4:	4907      	ldr	r1, [pc, #28]	; (800b2c4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b2a6:	4808      	ldr	r0, [pc, #32]	; (800b2c8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b2a8:	f7fe fcfb 	bl	8009ca2 <USBD_GetString>
 800b2ac:	e004      	b.n	800b2b8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b2ae:	683a      	ldr	r2, [r7, #0]
 800b2b0:	4904      	ldr	r1, [pc, #16]	; (800b2c4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b2b2:	4805      	ldr	r0, [pc, #20]	; (800b2c8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b2b4:	f7fe fcf5 	bl	8009ca2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b2b8:	4b02      	ldr	r3, [pc, #8]	; (800b2c4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	3708      	adds	r7, #8
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	bd80      	pop	{r7, pc}
 800b2c2:	bf00      	nop
 800b2c4:	20001cd8 	.word	0x20001cd8
 800b2c8:	0800b4d0 	.word	0x0800b4d0

0800b2cc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b2cc:	b580      	push	{r7, lr}
 800b2ce:	b082      	sub	sp, #8
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	4603      	mov	r3, r0
 800b2d4:	6039      	str	r1, [r7, #0]
 800b2d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b2d8:	79fb      	ldrb	r3, [r7, #7]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d105      	bne.n	800b2ea <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b2de:	683a      	ldr	r2, [r7, #0]
 800b2e0:	4907      	ldr	r1, [pc, #28]	; (800b300 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b2e2:	4808      	ldr	r0, [pc, #32]	; (800b304 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b2e4:	f7fe fcdd 	bl	8009ca2 <USBD_GetString>
 800b2e8:	e004      	b.n	800b2f4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b2ea:	683a      	ldr	r2, [r7, #0]
 800b2ec:	4904      	ldr	r1, [pc, #16]	; (800b300 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b2ee:	4805      	ldr	r0, [pc, #20]	; (800b304 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b2f0:	f7fe fcd7 	bl	8009ca2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b2f4:	4b02      	ldr	r3, [pc, #8]	; (800b300 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	3708      	adds	r7, #8
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	bd80      	pop	{r7, pc}
 800b2fe:	bf00      	nop
 800b300:	20001cd8 	.word	0x20001cd8
 800b304:	0800b4dc 	.word	0x0800b4dc

0800b308 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b084      	sub	sp, #16
 800b30c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b30e:	4b0f      	ldr	r3, [pc, #60]	; (800b34c <Get_SerialNum+0x44>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b314:	4b0e      	ldr	r3, [pc, #56]	; (800b350 <Get_SerialNum+0x48>)
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b31a:	4b0e      	ldr	r3, [pc, #56]	; (800b354 <Get_SerialNum+0x4c>)
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b320:	68fa      	ldr	r2, [r7, #12]
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	4413      	add	r3, r2
 800b326:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d009      	beq.n	800b342 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b32e:	2208      	movs	r2, #8
 800b330:	4909      	ldr	r1, [pc, #36]	; (800b358 <Get_SerialNum+0x50>)
 800b332:	68f8      	ldr	r0, [r7, #12]
 800b334:	f000 f814 	bl	800b360 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b338:	2204      	movs	r2, #4
 800b33a:	4908      	ldr	r1, [pc, #32]	; (800b35c <Get_SerialNum+0x54>)
 800b33c:	68b8      	ldr	r0, [r7, #8]
 800b33e:	f000 f80f 	bl	800b360 <IntToUnicode>
  }
}
 800b342:	bf00      	nop
 800b344:	3710      	adds	r7, #16
 800b346:	46bd      	mov	sp, r7
 800b348:	bd80      	pop	{r7, pc}
 800b34a:	bf00      	nop
 800b34c:	1fff7a10 	.word	0x1fff7a10
 800b350:	1fff7a14 	.word	0x1fff7a14
 800b354:	1fff7a18 	.word	0x1fff7a18
 800b358:	20000166 	.word	0x20000166
 800b35c:	20000176 	.word	0x20000176

0800b360 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b360:	b480      	push	{r7}
 800b362:	b087      	sub	sp, #28
 800b364:	af00      	add	r7, sp, #0
 800b366:	60f8      	str	r0, [r7, #12]
 800b368:	60b9      	str	r1, [r7, #8]
 800b36a:	4613      	mov	r3, r2
 800b36c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b36e:	2300      	movs	r3, #0
 800b370:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b372:	2300      	movs	r3, #0
 800b374:	75fb      	strb	r3, [r7, #23]
 800b376:	e027      	b.n	800b3c8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	0f1b      	lsrs	r3, r3, #28
 800b37c:	2b09      	cmp	r3, #9
 800b37e:	d80b      	bhi.n	800b398 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	0f1b      	lsrs	r3, r3, #28
 800b384:	b2da      	uxtb	r2, r3
 800b386:	7dfb      	ldrb	r3, [r7, #23]
 800b388:	005b      	lsls	r3, r3, #1
 800b38a:	4619      	mov	r1, r3
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	440b      	add	r3, r1
 800b390:	3230      	adds	r2, #48	; 0x30
 800b392:	b2d2      	uxtb	r2, r2
 800b394:	701a      	strb	r2, [r3, #0]
 800b396:	e00a      	b.n	800b3ae <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	0f1b      	lsrs	r3, r3, #28
 800b39c:	b2da      	uxtb	r2, r3
 800b39e:	7dfb      	ldrb	r3, [r7, #23]
 800b3a0:	005b      	lsls	r3, r3, #1
 800b3a2:	4619      	mov	r1, r3
 800b3a4:	68bb      	ldr	r3, [r7, #8]
 800b3a6:	440b      	add	r3, r1
 800b3a8:	3237      	adds	r2, #55	; 0x37
 800b3aa:	b2d2      	uxtb	r2, r2
 800b3ac:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	011b      	lsls	r3, r3, #4
 800b3b2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b3b4:	7dfb      	ldrb	r3, [r7, #23]
 800b3b6:	005b      	lsls	r3, r3, #1
 800b3b8:	3301      	adds	r3, #1
 800b3ba:	68ba      	ldr	r2, [r7, #8]
 800b3bc:	4413      	add	r3, r2
 800b3be:	2200      	movs	r2, #0
 800b3c0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b3c2:	7dfb      	ldrb	r3, [r7, #23]
 800b3c4:	3301      	adds	r3, #1
 800b3c6:	75fb      	strb	r3, [r7, #23]
 800b3c8:	7dfa      	ldrb	r2, [r7, #23]
 800b3ca:	79fb      	ldrb	r3, [r7, #7]
 800b3cc:	429a      	cmp	r2, r3
 800b3ce:	d3d3      	bcc.n	800b378 <IntToUnicode+0x18>
  }
}
 800b3d0:	bf00      	nop
 800b3d2:	bf00      	nop
 800b3d4:	371c      	adds	r7, #28
 800b3d6:	46bd      	mov	sp, r7
 800b3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3dc:	4770      	bx	lr
	...

0800b3e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800b3e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b418 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800b3e4:	480d      	ldr	r0, [pc, #52]	; (800b41c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800b3e6:	490e      	ldr	r1, [pc, #56]	; (800b420 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800b3e8:	4a0e      	ldr	r2, [pc, #56]	; (800b424 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800b3ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800b3ec:	e002      	b.n	800b3f4 <LoopCopyDataInit>

0800b3ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800b3ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800b3f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800b3f2:	3304      	adds	r3, #4

0800b3f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800b3f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800b3f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800b3f8:	d3f9      	bcc.n	800b3ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800b3fa:	4a0b      	ldr	r2, [pc, #44]	; (800b428 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800b3fc:	4c0b      	ldr	r4, [pc, #44]	; (800b42c <LoopFillZerobss+0x26>)
  movs r3, #0
 800b3fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 800b400:	e001      	b.n	800b406 <LoopFillZerobss>

0800b402 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800b402:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800b404:	3204      	adds	r2, #4

0800b406 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800b406:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800b408:	d3fb      	bcc.n	800b402 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800b40a:	f7ff fadf 	bl	800a9cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b40e:	f000 f811 	bl	800b434 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b412:	f7fe fe49 	bl	800a0a8 <main>
  bx  lr    
 800b416:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800b418:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800b41c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800b420:	20000180 	.word	0x20000180
  ldr r2, =_sidata
 800b424:	0800b51c 	.word	0x0800b51c
  ldr r2, =_sbss
 800b428:	20000180 	.word	0x20000180
  ldr r4, =_ebss
 800b42c:	20001ed8 	.word	0x20001ed8

0800b430 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b430:	e7fe      	b.n	800b430 <ADC_IRQHandler>
	...

0800b434 <__libc_init_array>:
 800b434:	b570      	push	{r4, r5, r6, lr}
 800b436:	4d0d      	ldr	r5, [pc, #52]	; (800b46c <__libc_init_array+0x38>)
 800b438:	4c0d      	ldr	r4, [pc, #52]	; (800b470 <__libc_init_array+0x3c>)
 800b43a:	1b64      	subs	r4, r4, r5
 800b43c:	10a4      	asrs	r4, r4, #2
 800b43e:	2600      	movs	r6, #0
 800b440:	42a6      	cmp	r6, r4
 800b442:	d109      	bne.n	800b458 <__libc_init_array+0x24>
 800b444:	4d0b      	ldr	r5, [pc, #44]	; (800b474 <__libc_init_array+0x40>)
 800b446:	4c0c      	ldr	r4, [pc, #48]	; (800b478 <__libc_init_array+0x44>)
 800b448:	f000 f820 	bl	800b48c <_init>
 800b44c:	1b64      	subs	r4, r4, r5
 800b44e:	10a4      	asrs	r4, r4, #2
 800b450:	2600      	movs	r6, #0
 800b452:	42a6      	cmp	r6, r4
 800b454:	d105      	bne.n	800b462 <__libc_init_array+0x2e>
 800b456:	bd70      	pop	{r4, r5, r6, pc}
 800b458:	f855 3b04 	ldr.w	r3, [r5], #4
 800b45c:	4798      	blx	r3
 800b45e:	3601      	adds	r6, #1
 800b460:	e7ee      	b.n	800b440 <__libc_init_array+0xc>
 800b462:	f855 3b04 	ldr.w	r3, [r5], #4
 800b466:	4798      	blx	r3
 800b468:	3601      	adds	r6, #1
 800b46a:	e7f2      	b.n	800b452 <__libc_init_array+0x1e>
 800b46c:	0800b514 	.word	0x0800b514
 800b470:	0800b514 	.word	0x0800b514
 800b474:	0800b514 	.word	0x0800b514
 800b478:	0800b518 	.word	0x0800b518

0800b47c <memset>:
 800b47c:	4402      	add	r2, r0
 800b47e:	4603      	mov	r3, r0
 800b480:	4293      	cmp	r3, r2
 800b482:	d100      	bne.n	800b486 <memset+0xa>
 800b484:	4770      	bx	lr
 800b486:	f803 1b01 	strb.w	r1, [r3], #1
 800b48a:	e7f9      	b.n	800b480 <memset+0x4>

0800b48c <_init>:
 800b48c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b48e:	bf00      	nop
 800b490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b492:	bc08      	pop	{r3}
 800b494:	469e      	mov	lr, r3
 800b496:	4770      	bx	lr

0800b498 <_fini>:
 800b498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b49a:	bf00      	nop
 800b49c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b49e:	bc08      	pop	{r3}
 800b4a0:	469e      	mov	lr, r3
 800b4a2:	4770      	bx	lr
