{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675351971613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675351971613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 02 17:32:51 2023 " "Processing started: Thu Feb 02 17:32:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675351971613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1675351971613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Uni_Projektas -c Uni_Projektas " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Uni_Projektas -c Uni_Projektas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1675351971613 ""}
{ "Info" "ISTA_SDC_FOUND" "Uni_Projektas.sdc " "Reading SDC File: 'Uni_Projektas.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1675351971935 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_divider:clock_divider1\|clock_out " "Node: Clock_divider:clock_divider1\|clock_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1675351971960 "|UNI_Projektas|Clock_divider:clock_divider1|clock_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART_Controller:UART_Controller_1\|Clock_divider:uart_clk_divider\|clock_out " "Node: UART_Controller:UART_Controller_1\|Clock_divider:uart_clk_divider\|clock_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1675351971960 "|UNI_Projektas|UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out"}
{ "Critical Warning" "WDRC_CLK_OTHER_PORT_RACE" "Rule S104: Clock port and any other port of a register should not be driven by the same signal source 8 " "(High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 8 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_next_state.idle " "Node  \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_next_state.idle\"" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972313 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_next_state.stop " "Node  \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_next_state.stop\"" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972313 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|data_index\[1\] " "Node  \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|data_index\[1\]\"" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972313 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_next_state.data " "Node  \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_next_state.data\"" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972313 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_next_state.start " "Node  \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_next_state.start\"" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972313 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_next_state.sync " "Node  \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_next_state.sync\"" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972313 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|data_index\[0\] " "Node  \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|data_index\[0\]\"" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972313 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|data_index\[2\] " "Node  \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|data_index\[2\]\"" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972313 ""}  } {  } 1 308018 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1675351972313 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " UART_Controller:UART_Controller_1\|Clock_divider:uart_clk_divider\|clock_out " "Node  \"UART_Controller:UART_Controller_1\|Clock_divider:uart_clk_divider\|clock_out\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 2383 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972316 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1675351972316 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 12 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 12 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|main_state.finding_bits " "Node  \"ADC_Manager:ADC_Manager1\|main_state.finding_bits\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1812 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972316 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|main_state.waiting_bits " "Node  \"ADC_Manager:ADC_Manager1\|main_state.waiting_bits\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1813 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972316 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|data_counts\[12\]~32 " "Node  \"ADC_Manager:ADC_Manager1\|data_counts\[12\]~32\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 3818 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972316 ""} { "Info" "IDRC_NODES_INFO" " CLK~clkctrl " "Node  \"CLK~clkctrl\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 11557 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972316 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|main_state.waiting_preambule " "Node  \"ADC_Manager:ADC_Manager1\|main_state.waiting_preambule\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1814 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972316 ""} { "Info" "IDRC_NODES_INFO" " Correlation_function:corr_long\|f_output\[3\]~44 " "Node  \"Correlation_function:corr_long\|f_output\[3\]~44\"" {  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 4033 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972316 ""} { "Info" "IDRC_NODES_INFO" " Correlation_function:corr_long\|f " "Node  \"Correlation_function:corr_long\|f\"" {  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1504 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972316 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|main_state.finding_preambule " "Node  \"ADC_Manager:ADC_Manager1\|main_state.finding_preambule\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1815 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972316 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|WideOr5 " "Node  \"ADC_Manager:ADC_Manager1\|WideOr5\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 207 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1775 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972316 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|clock_out~clkctrl " "Node  \"Clock_divider:clock_divider1\|clock_out~clkctrl\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 11556 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972316 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 6223 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972316 ""} { "Info" "IDRC_NODES_INFO" " ADC_ram_shifter:adc_ram_shifter_1\|last_stop " "Node  \"ADC_ram_shifter:adc_ram_shifter_1\|last_stop\"" {  } { { "ADC_ram_shifter.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 2347 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972316 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1675351972316 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|main_state.finding_bits " "Node  \"ADC_Manager:ADC_Manager1\|main_state.finding_bits\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1812 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " CLK~clkctrl " "Node  \"CLK~clkctrl\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 11557 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " Clock_divider:clock_divider1\|clock_out~clkctrl " "Node  \"Clock_divider:clock_divider1\|clock_out~clkctrl\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 11556 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_ram_shifter:adc_ram_shifter_1\|last_stop " "Node  \"ADC_ram_shifter:adc_ram_shifter_1\|last_stop\"" {  } { { "ADC_ram_shifter.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 2347 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 6223 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|main_state.finding_preambule " "Node  \"ADC_Manager:ADC_Manager1\|main_state.finding_preambule\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1815 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " Correlation_function:corr_long\|f " "Node  \"Correlation_function:corr_long\|f\"" {  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1504 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " Correlation_function:corr_long\|f_output\[3\]~44 " "Node  \"Correlation_function:corr_long\|f_output\[3\]~44\"" {  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 4033 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|main_state.waiting_bits " "Node  \"ADC_Manager:ADC_Manager1\|main_state.waiting_bits\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1813 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|data_counts\[12\]~32 " "Node  \"ADC_Manager:ADC_Manager1\|data_counts\[12\]~32\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 3818 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|main_state.waiting_preambule " "Node  \"ADC_Manager:ADC_Manager1\|main_state.waiting_preambule\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1814 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|WideOr5 " "Node  \"ADC_Manager:ADC_Manager1\|WideOr5\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 207 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1775 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|c_en " "Node  \"ADC_Manager:ADC_Manager1\|c_en\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1695 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|corr_func_rom_adress_b\[2\] " "Node  \"ADC_Manager:ADC_Manager1\|corr_func_rom_adress_b\[2\]\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1692 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|corr_func_rom_adress_b\[1\] " "Node  \"ADC_Manager:ADC_Manager1\|corr_func_rom_adress_b\[1\]\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1691 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|corr_func_rom_adress_b\[3\] " "Node  \"ADC_Manager:ADC_Manager1\|corr_func_rom_adress_b\[3\]\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1693 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|c_short_func_input_index\[0\] " "Node  \"ADC_Manager:ADC_Manager1\|c_short_func_input_index\[0\]\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1686 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " UART_Controller:UART_Controller_1\|Clock_divider:uart_clk_divider\|clock_out~clkctrl " "Node  \"UART_Controller:UART_Controller_1\|Clock_divider:uart_clk_divider\|clock_out~clkctrl\"" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 11555 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|c_00_value\[11\]~0 " "Node  \"ADC_Manager:ADC_Manager1\|c_00_value\[11\]~0\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 3926 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|c_01_value\[11\]~0 " "Node  \"ADC_Manager:ADC_Manager1\|c_01_value\[11\]~0\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 3925 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|c_11_value\[11\]~0 " "Node  \"ADC_Manager:ADC_Manager1\|c_11_value\[11\]~0\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 3927 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|c_10_value\[11\]~0 " "Node  \"ADC_Manager:ADC_Manager1\|c_10_value\[11\]~0\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 3924 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_curr_state.sync " "Node  \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_curr_state.sync\"" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|c_short_func_input_index\[3\] " "Node  \"ADC_Manager:ADC_Manager1\|c_short_func_input_index\[3\]\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1689 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|corr_func_rom_adress_b\[0\] " "Node  \"ADC_Manager:ADC_Manager1\|corr_func_rom_adress_b\[0\]\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1690 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|valid_wreq " "Node  \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|valid_wreq\"" {  } { { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 46 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|corr_func_rom_adress_a\[0\] " "Node  \"ADC_Manager:ADC_Manager1\|corr_func_rom_adress_a\[0\]\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1694 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " ADC_Manager:ADC_Manager1\|c_short_func_input_index\[1\] " "Node  \"ADC_Manager:ADC_Manager1\|c_short_func_input_index\[1\]\"" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1687 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_curr_state.data " "Node  \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_curr_state.data\"" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_NODES_INFO" " UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|data_index\[1\] " "Node  \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|data_index\[1\]\"" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675351972320 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1675351972320 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1675351972320 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "62 9 " "Design Assistant information: finished post-fitting analysis of current design -- generated 62 information messages and 9 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1675351972322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675351972416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 02 17:32:52 2023 " "Processing ended: Thu Feb 02 17:32:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675351972416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675351972416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675351972416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1675351972416 ""}
