---
title: Whisper Vector ISA Frequencies
linkTitle: Whisper vector frequencies
weight: 20
---

{{% pageinfo %}}
What are the vector instruction frequencies in `whisper.cpp`
when built with gcc-15 and imported as an optimized binary?
{{% /pageinfo %}}

Generated from whisper.cpp, release 1.6.2, with developmental snapshot of gcc15

Total instructions found: 23592 (out of 246142 total)

| opcode | frequency |
| ----- | --------- |
| [vsetvli]({{< relref "../opcodes/vsetvli" >}}) | 3192 |
| [vsetivli]({{< relref "../opcodes/vsetvli" >}}) | 1529 |
| [vle32.v]({{< relref "../opcodes/vle_" >}}) | 1455 |
| [vse8.v]({{< relref "../opcodes/vse_" >}}) | 1348 |
| [vle8.v]({{< relref "../opcodes/vle_" >}}) | 1185 |
| [vse32.v]({{< relref "../opcodes/vse_" >}}) | 993 |
| [vse64.v]({{< relref "../opcodes/vse_" >}}) | 900 |
| [vmv1r.v]({{< relref "../opcodes/pending" >}}) | 778 |
| [vfmul.vv]({{< relref "../opcodes/pending" >}}) | 753 |
| [vrgather.vv]({{< relref "../opcodes/pending" >}}) | 593 |
| [vfmadd.vv]({{< relref "../opcodes/pending" >}}) | 541 |
| [vle64.v]({{< relref "../opcodes/vle_" >}}) | 536 |
| [vmv.v.i]({{< relref "../opcodes/vmv.v._" >}}) | 516 |
| [vncvt.x.x.w]({{< relref "../opcodes/pending" >}}) | 497 |
| [vmv.v.x]({{< relref "../opcodes/vmv.v._" >}}) | 478 |
| [vfmv.v.f]({{< relref "../opcodes/pending" >}}) | 393 |
| [csrrs[vlenb]]({{< relref "../opcodes/csrrs" >}}) | 389 |
| [vand.vv]({{< relref "../opcodes/pending" >}}) | 345 |
| [vadd.vv]({{< relref "../opcodes/pending" >}}) | 327 |
| [vfmv.f.s]({{< relref "../opcodes/pending" >}}) | 315 |
| [vfcvt.f.x.v]({{< relref "../opcodes/pending" >}}) | 279 |
| [vsll.vi]({{< relref "../opcodes/pending" >}}) | 277 |
| [vor.vv]({{< relref "../opcodes/pending" >}}) | 240 |
| [vfmacc.vv]({{< relref "../opcodes/pending" >}}) | 229 |
| [vmv.x.s]({{< relref "../opcodes/pending" >}}) | 225 |
| [vslide1down.vx]({{< relref "../opcodes/pending" >}}) | 218 |
| [vand.vi]({{< relref "../opcodes/pending" >}}) | 218 |
| [vzext.vf4]({{< relref "../opcodes/pending" >}}) | 210 |
| [vfadd.vv]({{< relref "../opcodes/pending" >}}) | 209 |
| [vslidedown.vi]({{< relref "../opcodes/pending" >}}) | 183 |
| [vfredusum.vs]({{< relref "../opcodes/pending" >}}) | 165 |
| [vfmv.s.f]({{< relref "../opcodes/pending" >}}) | 159 |
| [vfsqrt.v]({{< relref "../opcodes/pending" >}}) | 153 |
| [vmin.vv]({{< relref "../opcodes/pending" >}}) | 150 |
| [vsext.vf2]({{< relref "../opcodes/pending" >}}) | 145 |
| [vmax.vv]({{< relref "../opcodes/pending" >}}) | 145 |
| [vadd.vi]({{< relref "../opcodes/pending" >}}) | 140 |
| [vmseq.vi]({{< relref "../opcodes/pending" >}}) | 131 |
| [vsrl.vi]({{< relref "../opcodes/pending" >}}) | 129 |
| [vfmax.vv]({{< relref "../opcodes/pending" >}}) | 123 |
| [vfslide1down.vf]({{< relref "../opcodes/pending" >}}) | 108 |
| [vfwcvt.f.x.v]({{< relref "../opcodes/pending" >}}) | 105 |
| [vle8ff.v]({{< relref "../opcodes/vle_ff" >}}) | 103 |
| [vfsgnjx.vv]({{< relref "../opcodes/pending" >}}) | 101 |
| [vluxei64.v]({{< relref "../opcodes/pending" >}}) | 96 |
| [vfirst.m]({{< relref "../opcodes/pending" >}}) | 95 |
| [vid.v]({{< relref "../opcodes/vid.v" >}}) | 95 |
| [csrrs[vl]]({{< relref "../opcodes/csrrs" >}}) | 90 |
| [vfsub.vv]({{< relref "../opcodes/pending" >}}) | 84 |
| [vfslide1up.vf]({{< relref "../opcodes/pending" >}}) | 71 |
| [vmadd.vv]({{< relref "../opcodes/pending" >}}) | 70 |
| [vmerge.vvm]({{< relref "../opcodes/pending" >}}) | 69 |
| [vmsne.vi]({{< relref "../opcodes/pending" >}}) | 66 |
| [vse16.v]({{< relref "../opcodes/vse_" >}}) | 65 |
| [vle16.v]({{< relref "../opcodes/vle_" >}}) | 65 |
| [vwmul.vv]({{< relref "../opcodes/pending" >}}) | 56 |
| [vnsrl.wi]({{< relref "../opcodes/pending" >}}) | 53 |
| [vredsum.vs]({{< relref "../opcodes/pending" >}}) | 51 |
| [vfsgnjn.vv]({{< relref "../opcodes/pending" >}}) | 51 |
| [vfwadd.wv]({{< relref "../opcodes/pending" >}}) | 49 |
| [vmsle.vv]({{< relref "../opcodes/pending" >}}) | 48 |
| [vzext.vf2]({{< relref "../opcodes/pending" >}}) | 45 |
| [vfmin.vv]({{< relref "../opcodes/pending" >}}) | 43 |
| [vlse32.v]({{< relref "../opcodes/pending" >}}) | 42 |
| [vadd.vx]({{< relref "../opcodes/v_math_" >}}) | 40 |
| [vsub.vv]({{< relref "../opcodes/v_math_" >}}) | 40 |
| [vwmul.vx]({{< relref "../opcodes/pending" >}}) | 40 |
| [vmul.vx]({{< relref "../opcodes/pending" >}}) | 39 |
| [vfncvt.rtz.x.f.w]({{< relref "../opcodes/pending" >}}) | 35 |
| [vfmsub.vv]({{< relref "../opcodes/pending" >}}) | 35 |
| [vfnmsac.vv]({{< relref "../opcodes/pending" >}}) | 33 |
| [vsra.vv]({{< relref "../opcodes/pending" >}}) | 32 |
| [vmul.vv]({{< relref "../opcodes/pending" >}}) | 31 |
| [vfnmsub.vv]({{< relref "../opcodes/pending" >}}) | 31 |
| [vmacc.vv]({{< relref "../opcodes/pending" >}}) | 30 |
| [vfredmax.vs]({{< relref "../opcodes/pending" >}}) | 29 |
| [vmerge.vim]({{< relref "../opcodes/pending" >}}) | 28 |
| [vmsgtu.vi]({{< relref "../opcodes/pending" >}}) | 27 |
| [vsext.vf4]({{< relref "../opcodes/pending" >}}) | 25 |
| [vs1r.v]({{< relref "../opcodes/pending" >}}) | 25 |
| [vsll.vv]({{< relref "../opcodes/pending" >}}) | 23 |
| [vsra.vi]({{< relref "../opcodes/pending" >}}) | 22 |
| [vsrl.vv]({{< relref "../opcodes/pending" >}}) | 22 |
| [vl1re32.v]({{< relref "../opcodes/pending" >}}) | 21 |
| [vwadd.wv]({{< relref "../opcodes/pending" >}}) | 20 |
| [vmsleu.vv]({{< relref "../opcodes/pending" >}}) | 18 |
| [vmaxu.vv]({{< relref "../opcodes/pending" >}}) | 18 |
| [vmv.s.x]({{< relref "../opcodes/pending" >}}) | 18 |
| [vlse8.v]({{< relref "../opcodes/pending" >}}) | 17 |
| [vfcvt.x.f.v]({{< relref "../opcodes/pending" >}}) | 16 |
| [vcompress.vm]({{< relref "../opcodes/pending" >}}) | 16 |
| [vzext.vf8]({{< relref "../opcodes/pending" >}}) | 14 |
| [vmsgt.vi]({{< relref "../opcodes/pending" >}}) | 14 |
| [vmsle.vi]({{< relref "../opcodes/pending" >}}) | 12 |
| [vminu.vv]({{< relref "../opcodes/pending" >}}) | 12 |
| [vand.vx]({{< relref "../opcodes/pending" >}}) | 12 |
| [vmsne.vv]({{< relref "../opcodes/pending" >}}) | 11 |
| [vmor.mm]({{< relref "../opcodes/pending" >}}) | 10 |
| [vmflt.vv]({{< relref "../opcodes/pending" >}}) | 10 |
| [vlm.v]({{< relref "../opcodes/pending" >}}) | 10 |
| [vwredsum.vs]({{< relref "../opcodes/pending" >}}) | 10 |
| [vnsra.wi]({{< relref "../opcodes/pending" >}}) | 9 |
| [vslideup.vi]({{< relref "../opcodes/pending" >}}) | 9 |
| [vwaddu.wv]({{< relref "../opcodes/pending" >}}) | 9 |
| [vlse16.v]({{< relref "../opcodes/pending" >}}) | 8 |
| [vrgatherei16.vv]({{< relref "../opcodes/pending" >}}) | 8 |
| [vsuxei64.v]({{< relref "../opcodes/pending" >}}) | 8 |
| [vsrl.vx]({{< relref "../opcodes/pending" >}}) | 8 |
| [vwmulu.vv]({{< relref "../opcodes/pending" >}}) | 8 |
| [vwcvt.x.x.v]({{< relref "../opcodes/pending" >}}) | 8 |
| [vsub.vx]({{< relref "../opcodes/pending" >}}) | 8 |
| [vmsltu.vv]({{< relref "../opcodes/pending" >}}) | 7 |
| [vrsub.vi]({{< relref "../opcodes/pending" >}}) | 6 |
| [vfncvt.f.f.w]({{< relref "../opcodes/pending" >}}) | 6 |
| [vsm.v]({{< relref "../opcodes/pending" >}}) | 6 |
| [vsseg2e32.v]({{< relref "../opcodes/pending" >}}) | 6 |
| [vfwcvt.f.f.v]({{< relref "../opcodes/pending" >}}) | 5 |
| [vlse64.v]({{< relref "../opcodes/pending" >}}) | 5 |
| [vfredmin.vs]({{< relref "../opcodes/pending" >}}) | 5 |
| [vl1r.v]({{< relref "../opcodes/pending" >}}) | 5 |
| [vcpop.m]({{< relref "../opcodes/pending" >}}) | 4 |
| [vlseg3e8.v]({{< relref "../opcodes/pending" >}}) | 4 |
| [vxor.vv]({{< relref "../opcodes/pending" >}}) | 4 |
| [vl1re64.v]({{< relref "../opcodes/pending" >}}) | 4 |
| [vnot.v]({{< relref "../opcodes/pending" >}}) | 4 |
| [vfmul.vf]({{< relref "../opcodes/pending" >}}) | 4 |
| [vluxei32.v]({{< relref "../opcodes/pending" >}}) | 4 |
| [vsseg8e32.v]({{< relref "../opcodes/pending" >}}) | 4 |
| [vs4r.v]({{< relref "../opcodes/pending" >}}) | 4 |
| [vl4re32.v]({{< relref "../opcodes/pending" >}}) | 4 |
| [vwaddu.vv]({{< relref "../opcodes/pending" >}}) | 4 |
| [vlseg2e32.v]({{< relref "../opcodes/pending" >}}) | 4 |
| [vmslt.vv]({{< relref "../opcodes/pending" >}}) | 3 |
| [vmand.mm]({{< relref "../opcodes/pending" >}}) | 3 |
| [vmfle.vv]({{< relref "../opcodes/pending" >}}) | 3 |
| [vfncvt.x.f.w]({{< relref "../opcodes/pending" >}}) | 3 |
| [vsuxei16.v]({{< relref "../opcodes/pending" >}}) | 2 |
| [vlseg2e16.v]({{< relref "../opcodes/pending" >}}) | 2 |
| [vwadd.vv]({{< relref "../opcodes/pending" >}}) | 2 |
| [vfdiv.vv]({{< relref "../opcodes/pending" >}}) | 2 |
| [vmseq.vv]({{< relref "../opcodes/pending" >}}) | 2 |
| [vrgather.vi]({{< relref "../opcodes/pending" >}}) | 2 |
| [vredor.vs]({{< relref "../opcodes/pending" >}}) | 2 |
| [vmsleu.vi]({{< relref "../opcodes/pending" >}}) | 2 |
| [vlseg2e8.v]({{< relref "../opcodes/pending" >}}) | 2 |
| [vlseg8e8.v]({{< relref "../opcodes/pending" >}}) | 2 |
| [vlseg4e8.v]({{< relref "../opcodes/pending" >}}) | 2 |
| [vor.vi]({{< relref "../opcodes/pending" >}}) | 2 |
| [vlseg4e32.v]({{< relref "../opcodes/pending" >}}) | 2 |
| [vfcvt.rtz.x.f.v]({{< relref "../opcodes/pending" >}}) | 1 |
| [vfncvt.f.x.w]({{< relref "../opcodes/pending" >}}) | 1 |
| [vfwcvt.rtz.x.f.v]({{< relref "../opcodes/pending" >}}) | 1 |
| [vfmsac.vv]({{< relref "../opcodes/pending" >}}) | 1 |
| [vmv.v.v]({{< relref "../opcodes/pending" >}}) | 1 |
| [vs2r.v]({{< relref "../opcodes/pending" >}}) | 1 |
| [vl2re16.v]({{< relref "../opcodes/pending" >}}) | 1 |
| [vsseg8e8.v]({{< relref "../opcodes/pending" >}}) | 1 |
| [vsseg4e8.v]({{< relref "../opcodes/pending" >}}) | 1 |
| [vsuxei32.v]({{< relref "../opcodes/pending" >}}) | 1 |
| [vmulh.vv]({{< relref "../opcodes/pending" >}}) | 1 |
| [vnmsac.vv]({{< relref "../opcodes/pending" >}}) | 1 |
| [vrsub.vx]({{< relref "../opcodes/pending" >}}) | 1 |
| [vdiv.vv]({{< relref "../opcodes/pending" >}}) | 1 |
