

================================================================
== Vivado HLS Report for 'scaled_fixed2ieee'
================================================================
* Date:           Wed Jun  5 21:03:51 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.396|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   19|   27|   19|   27|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    6|    6|         2|          -|          -|      3|    no    |
        |- Loop 2  |    8|    8|         2|          -|          -|      4|    no    |
        |- Loop 3  |    2|    9|         2|          -|          -| 1 ~ 4 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      73|   1396|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|     128|      4|    -|
|Multiplexer      |        -|      -|       -|    203|    -|
|Register         |        -|      -|     282|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     483|   1603|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------+------------------------------+---------+----+----+------+-----+------+-------------+
    |    Memory    |            Module            | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------------------------+---------+----+----+------+-----+------+-------------+
    |c_U           |scaled_fixed2ieee_c           |        0|  64|   2|     4|   32|     1|          128|
    |out_bits_V_U  |scaled_fixed2ieee_out_bits_V  |        0|  64|   2|     4|   32|     1|          128|
    +--------------+------------------------------+---------+----+----+------+-----+------+-------------+
    |Total         |                              |        0| 128|   4|     8|   64|     2|          256|
    +--------------+------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |i_5_fu_247_p2            |     +    |      0|   0|    9|           2|           1|
    |i_6_fu_409_p2            |     +    |      0|   0|   11|           3|           1|
    |i_7_fu_447_p2            |     +    |      0|   0|   11|           3|           1|
    |shift_2_fu_458_p2        |     +    |      0|   0|   39|          32|          32|
    |Hi_assign_fu_278_p2      |     -    |      0|   0|   15|           3|           6|
    |Lo_assign_fu_284_p2      |     -    |      0|   0|   15|           6|           6|
    |newexp_fu_527_p2         |     -    |      0|   0|   39|          32|          32|
    |tmp_65_fu_473_p2         |     -    |      0|   0|   39|           1|          32|
    |tmp_68_fu_518_p2         |     -    |      0|   0|   19|          10|          12|
    |tmp_86_fu_305_p2         |     -    |      0|   0|   15|           6|           6|
    |tmp_87_fu_311_p2         |     -    |      0|   0|   15|           3|           6|
    |tmp_88_fu_317_p2         |     -    |      0|   0|   15|           6|           6|
    |tmp_92_fu_346_p2         |     -    |      0|   0|   15|           3|           6|
    |p_Result_s_fu_372_p2     |    and   |      0|   0|   63|          63|          63|
    |r_V_fu_491_p2            |   ashr   |      0|   0|  176|          63|          63|
    |c_d0                     |   cttz   |      0|  73|   71|          32|           0|
    |exitcond6_fu_241_p2      |   icmp   |      0|   0|    8|           2|           2|
    |exitcond_fu_403_p2       |   icmp   |      0|   0|    9|           3|           4|
    |tmp_67_fu_512_p2         |   icmp   |      0|   0|   20|          32|           5|
    |tmp_69_fu_541_p2         |   icmp   |      0|   0|   29|          63|           1|
    |tmp_84_fu_290_p2         |   icmp   |      0|   0|   11|           6|           6|
    |tmp_95_fu_360_p2         |   lshr   |      0|   0|  176|          63|          63|
    |tmp_96_fu_366_p2         |   lshr   |      0|   0|  176|           2|          63|
    |or_cond_fu_546_p2        |    or    |      0|   0|    2|           1|           1|
    |out_exp_V_fu_574_p3      |  select  |      0|   0|   11|           1|           1|
    |r_V_36_fu_503_p3         |  select  |      0|   0|   56|           1|          63|
    |significand_V_fu_566_p3  |  select  |      0|   0|   55|           1|           1|
    |tmp_89_fu_323_p3         |  select  |      0|   0|    6|           1|           6|
    |tmp_90_fu_331_p3         |  select  |      0|   0|   56|           1|          63|
    |tmp_91_fu_338_p3         |  select  |      0|   0|    6|           1|           6|
    |ush_fu_479_p3            |  select  |      0|   0|   32|           1|          32|
    |r_V_8_fu_497_p2          |    shl   |      0|   0|  176|          63|          63|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |Total                    |          |      0|  73| 1396|         510|         653|
    +-------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  41|          8|    1|          8|
    |ap_phi_mux_p_Val2_9_in_phi_fu_224_p4  |   9|          2|   63|        126|
    |ap_phi_mux_shift_1_phi_fu_234_p4      |   9|          2|   32|         64|
    |ap_return                             |   9|          2|   63|        126|
    |c_address0                            |  15|          3|    2|          6|
    |i1_reg_177                            |   9|          2|    3|          6|
    |i2_reg_210                            |   9|          2|    3|          6|
    |i_reg_165                             |   9|          2|    2|          4|
    |out_bits_V_address0                   |  27|          5|    2|         10|
    |out_bits_V_d0                         |  15|          3|   32|         96|
    |out_bits_V_we0                        |  15|          3|    4|         12|
    |p_Val2_9_in_reg_221                   |   9|          2|   63|        126|
    |p_s_reg_188                           |   9|          2|   63|        126|
    |shift_1_reg_231                       |   9|          2|   32|         64|
    |shift_reg_198                         |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 203|         42|  397|        844|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   7|   0|    7|          0|
    |ap_return_preg             |  63|   0|   64|          1|
    |i1_reg_177                 |   3|   0|    3|          0|
    |i2_reg_210                 |   3|   0|    3|          0|
    |i_5_reg_613                |   2|   0|    2|          0|
    |i_6_reg_626                |   3|   0|    3|          0|
    |i_7_reg_645                |   3|   0|    3|          0|
    |i_reg_165                  |   2|   0|    2|          0|
    |out_bits_V_addr_1_reg_618  |   2|   0|    2|          0|
    |p_Val2_9_in_reg_221        |  63|   0|   63|          0|
    |p_s_reg_188                |  63|   0|   63|          0|
    |shift_1_reg_231            |  32|   0|   32|          0|
    |shift_reg_198              |  32|   0|   32|          0|
    |tmp_62_reg_631             |   3|   0|   64|         61|
    |tmp_99_reg_641             |   1|   0|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 282|   0|  344|         62|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_start   |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_done    | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_idle    | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_ready   | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_return  | out |   64| ap_ctrl_hs | scaled_fixed2ieee | return value |
|in_V       |  in |   63|   ap_none  |        in_V       |    scalar    |
|prescale   |  in |   12|   ap_none  |      prescale     |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond6)
	4  / (exitcond6)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond)
	6  / (exitcond)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	6  / (!tmp_99 & tmp_67)

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%prescale_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %prescale)"   --->   Operation 8 'read' 'prescale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_V_read = call i63 @_ssdm_op_Read.ap_auto.i63(i63 %in_V)"   --->   Operation 9 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.79ns)   --->   "%out_bits_V = alloca [4 x i32], align 4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:422]   --->   Operation 10 'alloca' 'out_bits_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 11 [1/1] (0.79ns)   --->   "%c = alloca [4 x i32], align 16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:433]   --->   Operation 11 'alloca' 'c' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 12 [1/1] (0.75ns)   --->   "br label %.preheader" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i2 [ %i_5, %0 ], [ 0, %.preheader.preheader ]"   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.51ns)   --->   "%exitcond6 = icmp eq i2 %i, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 14 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.62ns)   --->   "%i_5 = add i2 %i, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 16 'add' 'i_5' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %1, label %0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = zext i2 %i to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:424]   --->   Operation 18 'zext' 'tmp' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%out_bits_V_addr_1 = getelementptr [4 x i32]* %out_bits_V, i64 0, i64 %tmp" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 19 'getelementptr' 'out_bits_V_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.79ns)   --->   "%p_Val2_s = load i32* %out_bits_V_addr_1, align 4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 20 'load' 'p_Val2_s' <Predicate = (!exitcond6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i63 %in_V_read to i15" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:429]   --->   Operation 21 'trunc' 'tmp_82' <Predicate = (exitcond6)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%out_bits_V_addr = getelementptr [4 x i32]* %out_bits_V, i64 0, i64 3" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:429]   --->   Operation 22 'getelementptr' 'out_bits_V_addr' <Predicate = (exitcond6)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 %tmp_82, i17 -65536)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:430]   --->   Operation 23 'bitconcatenate' 'tmp_83' <Predicate = (exitcond6)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([4 x i32]* %out_bits_V)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:430]   --->   Operation 24 'specbramwithbyteenable' <Predicate = (exitcond6)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.79ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %out_bits_V_addr, i32 %tmp_83, i4 -4)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:430]   --->   Operation 25 'store' <Predicate = (exitcond6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 26 [1/1] (0.75ns)   --->   "br label %2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:434]   --->   Operation 26 'br' <Predicate = (exitcond6)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 5.12>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i, i4 0)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:424]   --->   Operation 27 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.88ns)   --->   "%Hi_assign = sub i6 -2, %tmp_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:424]   --->   Operation 28 'sub' 'Hi_assign' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.88ns)   --->   "%Lo_assign = sub i6 -17, %tmp_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 29 'sub' 'Lo_assign' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.87ns)   --->   "%tmp_84 = icmp ugt i6 %Lo_assign, %Hi_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 30 'icmp' 'tmp_84' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_95)   --->   "%tmp_85 = call i63 @llvm.part.select.i63(i63 %in_V_read, i32 62, i32 0)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 31 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.88ns)   --->   "%tmp_86 = sub i6 %Lo_assign, %Hi_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 32 'sub' 'tmp_86' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.88ns)   --->   "%tmp_87 = sub i6 -2, %Lo_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 33 'sub' 'tmp_87' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.88ns)   --->   "%tmp_88 = sub i6 %Hi_assign, %Lo_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 34 'sub' 'tmp_88' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%tmp_89 = select i1 %tmp_84, i6 %tmp_86, i6 %tmp_88" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 35 'select' 'tmp_89' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp_95)   --->   "%tmp_90 = select i1 %tmp_84, i63 %tmp_85, i63 %in_V_read" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 36 'select' 'tmp_90' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp_95)   --->   "%tmp_91 = select i1 %tmp_84, i6 %tmp_87, i6 %Lo_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 37 'select' 'tmp_91' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.88ns) (out node of the LUT)   --->   "%tmp_92 = sub i6 -2, %tmp_89" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 38 'sub' 'tmp_92' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_95)   --->   "%tmp_93 = zext i6 %tmp_91 to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 39 'zext' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_94 = zext i6 %tmp_92 to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 40 'zext' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_95 = lshr i63 %tmp_90, %tmp_93" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 41 'lshr' 'tmp_95' <Predicate = true> <Delay = 1.71> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_96 = lshr i63 -1, %tmp_94" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 42 'lshr' 'tmp_96' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.84ns) (out node of the LUT)   --->   "%p_Result_s = and i63 %tmp_95, %tmp_96" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 43 'and' 'p_Result_s' <Predicate = true> <Delay = 0.84> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/2] (0.79ns)   --->   "%p_Val2_s = load i32* %out_bits_V_addr_1, align 4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 44 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_98 = trunc i63 %p_Result_s to i16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425]   --->   Operation 45 'trunc' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_61 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp_98, i1 true)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:426]   --->   Operation 46 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_4 = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 %p_Val2_s, i17 %tmp_61, i32 15, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:426]   --->   Operation 47 'partset' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.79ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %out_bits_V_addr_1, i32 %p_Result_4, i4 -1)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:426]   --->   Operation 48 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.79>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%i1 = phi i3 [ 0, %1 ], [ %i_6, %3 ]"   --->   Operation 50 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.69ns)   --->   "%exitcond = icmp eq i3 %i1, -4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:434]   --->   Operation 51 'icmp' 'exitcond' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 52 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.74ns)   --->   "%i_6 = add i3 %i1, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:434]   --->   Operation 53 'add' 'i_6' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader, label %3" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:434]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_62 = zext i3 %i1 to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435]   --->   Operation 55 'zext' 'tmp_62' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%out_bits_V_addr_2 = getelementptr [4 x i32]* %out_bits_V, i64 0, i64 %tmp_62" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435]   --->   Operation 56 'getelementptr' 'out_bits_V_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (0.79ns)   --->   "%p_Val2_35 = load i32* %out_bits_V_addr_2, align 4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435]   --->   Operation 57 'load' 'p_Val2_35' <Predicate = (!exitcond)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 58 [1/1] (0.75ns)   --->   "br label %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:441]   --->   Operation 58 'br' <Predicate = (exitcond)> <Delay = 0.75>

State 5 <SV = 3> <Delay = 2.86>
ST_5 : Operation 59 [1/2] (0.79ns)   --->   "%p_Val2_35 = load i32* %out_bits_V_addr_2, align 4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435]   --->   Operation 59 'load' 'p_Val2_35' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_39 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_35, i32 31, i32 0) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:109->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435]   --->   Operation 60 'partselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.28ns)   --->   "%tmp_i = call i32 @llvm.cttz.i32(i32 %p_Result_39, i1 true) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:109->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435]   --->   Operation 61 'cttz' 'tmp_i' <Predicate = true> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%c_addr = getelementptr inbounds [4 x i32]* %c, i64 0, i64 %tmp_62" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435]   --->   Operation 62 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.79ns)   --->   "store i32 %tmp_i, i32* %c_addr, align 4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br label %2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:434]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.79>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%p_s = phi i63 [ %r_V_36, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ], [ %in_V_read, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader ]"   --->   Operation 65 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%shift = phi i32 [ %shift_2, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ], [ 0, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader ]"   --->   Operation 66 'phi' 'shift' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%i2 = phi i3 [ %i_7, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ], [ 0, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader ]"   --->   Operation 67 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %i2, i32 2)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:441]   --->   Operation 68 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2)"   --->   Operation 69 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.74ns)   --->   "%i_7 = add i3 %i2, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:441]   --->   Operation 70 'add' 'i_7' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.75ns)   --->   "br i1 %tmp_99, label %.loopexit_ifconv, label %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:441]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.75>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_64 = zext i3 %i2 to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:442]   --->   Operation 72 'zext' 'tmp_64' <Predicate = (!tmp_99)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr inbounds [4 x i32]* %c, i64 0, i64 %tmp_64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:442]   --->   Operation 73 'getelementptr' 'c_addr_1' <Predicate = (!tmp_99)> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (0.79ns)   --->   "%c_load = load i32* %c_addr_1, align 4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:442]   --->   Operation 74 'load' 'c_load' <Predicate = (!tmp_99)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 4> <Delay = 5.39>
ST_7 : Operation 75 [1/2] (0.79ns)   --->   "%c_load = load i32* %c_addr_1, align 4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:442]   --->   Operation 75 'load' 'c_load' <Predicate = (!tmp_99)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 76 [1/1] (1.20ns)   --->   "%shift_2 = add nsw i32 %c_load, %shift" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:442]   --->   Operation 76 'add' 'shift_2' <Predicate = (!tmp_99)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %c_load, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:443]   --->   Operation 77 'bitselect' 'isNeg' <Predicate = (!tmp_99)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.20ns)   --->   "%tmp_65 = sub nsw i32 0, %c_load" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:443]   --->   Operation 78 'sub' 'tmp_65' <Predicate = (!tmp_99)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.52ns)   --->   "%ush = select i1 %isNeg, i32 %tmp_65, i32 %c_load" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:443]   --->   Operation 79 'select' 'ush' <Predicate = (!tmp_99)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_66 = zext i32 %ush to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:443]   --->   Operation 80 'zext' 'tmp_66' <Predicate = (!tmp_99)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node r_V_36)   --->   "%r_V = ashr i63 %p_s, %tmp_66" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:443]   --->   Operation 81 'ashr' 'r_V' <Predicate = (!tmp_99)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node r_V_36)   --->   "%r_V_8 = shl i63 %p_s, %tmp_66" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:443]   --->   Operation 82 'shl' 'r_V_8' <Predicate = (!tmp_99)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (1.71ns) (out node of the LUT)   --->   "%r_V_36 = select i1 %isNeg, i63 %r_V, i63 %r_V_8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:443]   --->   Operation 83 'select' 'r_V_36' <Predicate = (!tmp_99)> <Delay = 1.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (1.11ns)   --->   "%tmp_67 = icmp eq i32 %c_load, 16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:444]   --->   Operation 84 'icmp' 'tmp_67' <Predicate = (!tmp_99)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.75ns)   --->   "br i1 %tmp_67, label %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, label %.loopexit_ifconv" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:444]   --->   Operation 85 'br' <Predicate = (!tmp_99)> <Delay = 0.75>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node significand_V)   --->   "%p_Val2_9_in = phi i63 [ %p_s, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %r_V_36, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ]"   --->   Operation 86 'phi' 'p_Val2_9_in' <Predicate = (!tmp_67) | (tmp_99)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%shift_1 = phi i32 [ %shift, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %shift_2, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ]"   --->   Operation 87 'phi' 'shift_1' <Predicate = (!tmp_67) | (tmp_99)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.96ns)   --->   "%tmp_68 = sub i12 1023, %prescale_read" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:452]   --->   Operation 88 'sub' 'tmp_68' <Predicate = (!tmp_67) | (tmp_99)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%tmp_82_cast = sext i12 %tmp_68 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:452]   --->   Operation 89 'sext' 'tmp_82_cast' <Predicate = (!tmp_67) | (tmp_99)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.20ns) (out node of the LUT)   --->   "%newexp = sub i32 %tmp_82_cast, %shift_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:452]   --->   Operation 90 'sub' 'newexp' <Predicate = (!tmp_67) | (tmp_99)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %newexp, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:453]   --->   Operation 91 'bitselect' 'tmp_101' <Predicate = (!tmp_67) | (tmp_99)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.46ns)   --->   "%tmp_69 = icmp eq i63 %in_V_read, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:453]   --->   Operation 92 'icmp' 'tmp_69' <Predicate = (!tmp_67) | (tmp_99)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.33ns)   --->   "%or_cond = or i1 %tmp_101, %tmp_69" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:453]   --->   Operation 93 'or' 'or_cond' <Predicate = (!tmp_67) | (tmp_99)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_102 = trunc i32 %newexp to i11" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:452]   --->   Operation 94 'trunc' 'tmp_102' <Predicate = (!tmp_67) | (tmp_99)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node significand_V)   --->   "%phitmp1 = call i52 @_ssdm_op_PartSelect.i52.i63.i32.i32(i63 %p_Val2_9_in, i32 10, i32 61)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:443]   --->   Operation 95 'partselect' 'phitmp1' <Predicate = (!tmp_67) | (tmp_99)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.40ns) (out node of the LUT)   --->   "%significand_V = select i1 %or_cond, i52 0, i52 %phitmp1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:453]   --->   Operation 96 'select' 'significand_V' <Predicate = (!tmp_67) | (tmp_99)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.45ns)   --->   "%out_exp_V = select i1 %or_cond, i11 0, i11 %tmp_102" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:453]   --->   Operation 97 'select' 'out_exp_V' <Predicate = (!tmp_67) | (tmp_99)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_40 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %significand_V)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:466]   --->   Operation 98 'bitconcatenate' 'p_Result_40' <Predicate = (!tmp_67) | (tmp_99)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%result_write_assign = bitcast i64 %p_Result_40 to double" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:466]   --->   Operation 99 'bitcast' 'result_write_assign' <Predicate = (!tmp_67) | (tmp_99)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "ret double %result_write_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:467]   --->   Operation 100 'ret' <Predicate = (!tmp_67) | (tmp_99)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prescale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
prescale_read       (read                  ) [ 00111111]
in_V_read           (read                  ) [ 00111111]
out_bits_V          (alloca                ) [ 00111100]
c                   (alloca                ) [ 00111111]
StgValue_12         (br                    ) [ 01110000]
i                   (phi                   ) [ 00110000]
exitcond6           (icmp                  ) [ 00110000]
empty               (speclooptripcount     ) [ 00000000]
i_5                 (add                   ) [ 01110000]
StgValue_17         (br                    ) [ 00000000]
tmp                 (zext                  ) [ 00000000]
out_bits_V_addr_1   (getelementptr         ) [ 00010000]
tmp_82              (trunc                 ) [ 00000000]
out_bits_V_addr     (getelementptr         ) [ 00000000]
tmp_83              (bitconcatenate        ) [ 00000000]
StgValue_24         (specbramwithbyteenable) [ 00000000]
StgValue_25         (store                 ) [ 00000000]
StgValue_26         (br                    ) [ 00111100]
tmp_s               (bitconcatenate        ) [ 00000000]
Hi_assign           (sub                   ) [ 00000000]
Lo_assign           (sub                   ) [ 00000000]
tmp_84              (icmp                  ) [ 00000000]
tmp_85              (partselect            ) [ 00000000]
tmp_86              (sub                   ) [ 00000000]
tmp_87              (sub                   ) [ 00000000]
tmp_88              (sub                   ) [ 00000000]
tmp_89              (select                ) [ 00000000]
tmp_90              (select                ) [ 00000000]
tmp_91              (select                ) [ 00000000]
tmp_92              (sub                   ) [ 00000000]
tmp_93              (zext                  ) [ 00000000]
tmp_94              (zext                  ) [ 00000000]
tmp_95              (lshr                  ) [ 00000000]
tmp_96              (lshr                  ) [ 00000000]
p_Result_s          (and                   ) [ 00000000]
p_Val2_s            (load                  ) [ 00000000]
tmp_98              (trunc                 ) [ 00000000]
tmp_61              (bitconcatenate        ) [ 00000000]
p_Result_4          (partset               ) [ 00000000]
StgValue_48         (store                 ) [ 00000000]
StgValue_49         (br                    ) [ 01110000]
i1                  (phi                   ) [ 00001000]
exitcond            (icmp                  ) [ 00001100]
empty_63            (speclooptripcount     ) [ 00000000]
i_6                 (add                   ) [ 00101100]
StgValue_54         (br                    ) [ 00000000]
tmp_62              (zext                  ) [ 00000100]
out_bits_V_addr_2   (getelementptr         ) [ 00000100]
StgValue_58         (br                    ) [ 00001111]
p_Val2_35           (load                  ) [ 00000000]
p_Result_39         (partselect            ) [ 00000000]
tmp_i               (cttz                  ) [ 00000000]
c_addr              (getelementptr         ) [ 00000000]
StgValue_63         (store                 ) [ 00000000]
StgValue_64         (br                    ) [ 00101100]
p_s                 (phi                   ) [ 00000011]
shift               (phi                   ) [ 00000011]
i2                  (phi                   ) [ 00000010]
tmp_99              (bitselect             ) [ 00000011]
empty_64            (speclooptripcount     ) [ 00000000]
i_7                 (add                   ) [ 00001011]
StgValue_71         (br                    ) [ 00000011]
tmp_64              (zext                  ) [ 00000000]
c_addr_1            (getelementptr         ) [ 00000001]
c_load              (load                  ) [ 00000000]
shift_2             (add                   ) [ 00001011]
isNeg               (bitselect             ) [ 00000000]
tmp_65              (sub                   ) [ 00000000]
ush                 (select                ) [ 00000000]
tmp_66              (zext                  ) [ 00000000]
r_V                 (ashr                  ) [ 00000000]
r_V_8               (shl                   ) [ 00000000]
r_V_36              (select                ) [ 00001011]
tmp_67              (icmp                  ) [ 00000011]
StgValue_85         (br                    ) [ 00001011]
p_Val2_9_in         (phi                   ) [ 00000001]
shift_1             (phi                   ) [ 00000001]
tmp_68              (sub                   ) [ 00000000]
tmp_82_cast         (sext                  ) [ 00000000]
newexp              (sub                   ) [ 00000000]
tmp_101             (bitselect             ) [ 00000000]
tmp_69              (icmp                  ) [ 00000000]
or_cond             (or                    ) [ 00000000]
tmp_102             (trunc                 ) [ 00000000]
phitmp1             (partselect            ) [ 00000000]
significand_V       (select                ) [ 00000000]
out_exp_V           (select                ) [ 00000000]
p_Result_40         (bitconcatenate        ) [ 00000000]
result_write_assign (bitcast               ) [ 00000000]
StgValue_100        (ret                   ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prescale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prescale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i15.i17"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i63"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="out_bits_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="c_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="prescale_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="0" index="1" bw="12" slack="0"/>
<pin id="111" dir="1" index="2" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prescale_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in_V_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="63" slack="0"/>
<pin id="116" dir="0" index="1" bw="63" slack="0"/>
<pin id="117" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="out_bits_V_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="2" slack="0"/>
<pin id="124" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_bits_V_addr_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="p_Val2_s/2 StgValue_25/2 StgValue_48/3 p_Val2_35/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="out_bits_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_bits_V_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="out_bits_V_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="0"/>
<pin id="143" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_bits_V_addr_2/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="c_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="1"/>
<pin id="150" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_63/5 c_load/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="c_addr_1_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/6 "/>
</bind>
</comp>

<comp id="165" class="1005" name="i_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="1"/>
<pin id="167" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="i1_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="1"/>
<pin id="179" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="i1_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="3" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/4 "/>
</bind>
</comp>

<comp id="188" class="1005" name="p_s_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="63" slack="1"/>
<pin id="190" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_s_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="63" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="63" slack="3"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/6 "/>
</bind>
</comp>

<comp id="198" class="1005" name="shift_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="shift_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift/6 "/>
</bind>
</comp>

<comp id="210" class="1005" name="i2_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="1"/>
<pin id="212" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="i2_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/6 "/>
</bind>
</comp>

<comp id="221" class="1005" name="p_Val2_9_in_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="63" slack="2147483647"/>
<pin id="223" dir="1" index="1" bw="63" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_9_in (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_Val2_9_in_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="63" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="63" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_9_in/7 "/>
</bind>
</comp>

<comp id="231" class="1005" name="shift_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="233" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="shift_1 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="shift_1_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_1/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="exitcond6_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_5_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_82_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="63" slack="1"/>
<pin id="260" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_82/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_83_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="15" slack="0"/>
<pin id="264" dir="0" index="2" bw="17" slack="0"/>
<pin id="265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_83/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_s_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="2" slack="1"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="Hi_assign_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="0" index="1" bw="6" slack="0"/>
<pin id="281" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Hi_assign/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="Lo_assign_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="6" slack="0"/>
<pin id="287" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Lo_assign/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_84_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_84/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_85_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="63" slack="0"/>
<pin id="298" dir="0" index="1" bw="63" slack="2"/>
<pin id="299" dir="0" index="2" bw="7" slack="0"/>
<pin id="300" dir="0" index="3" bw="1" slack="0"/>
<pin id="301" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_85/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_86_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="6" slack="0"/>
<pin id="308" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_86/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_87_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="0" index="1" bw="6" slack="0"/>
<pin id="314" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_87/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_88_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="0" index="1" bw="6" slack="0"/>
<pin id="320" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_88/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_89_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="6" slack="0"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_89/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_90_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="63" slack="0"/>
<pin id="334" dir="0" index="2" bw="63" slack="2"/>
<pin id="335" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_90/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_91_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="6" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_91/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_92_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="0" index="1" bw="6" slack="0"/>
<pin id="349" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_92/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_93_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_93/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_94_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_94/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_95_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="63" slack="0"/>
<pin id="362" dir="0" index="1" bw="6" slack="0"/>
<pin id="363" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_95/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_96_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="6" slack="0"/>
<pin id="369" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_96/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_Result_s_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="63" slack="0"/>
<pin id="374" dir="0" index="1" bw="63" slack="0"/>
<pin id="375" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_98_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="63" slack="0"/>
<pin id="380" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_98/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_61_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="17" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_61/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_Result_4_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="17" slack="0"/>
<pin id="394" dir="0" index="3" bw="5" slack="0"/>
<pin id="395" dir="0" index="4" bw="6" slack="0"/>
<pin id="396" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_4/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="exitcond_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="0"/>
<pin id="405" dir="0" index="1" bw="3" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="i_6_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_62_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_Result_39_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="6" slack="0"/>
<pin id="424" dir="0" index="3" bw="1" slack="0"/>
<pin id="425" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_39/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_99_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="3" slack="0"/>
<pin id="442" dir="0" index="2" bw="3" slack="0"/>
<pin id="443" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_99/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="i_7_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_64_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="shift_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="1"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_2/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="isNeg_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="6" slack="0"/>
<pin id="469" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_65_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_65/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="ush_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="0" index="2" bw="32" slack="0"/>
<pin id="483" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_66_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_66/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="r_V_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="63" slack="1"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="r_V_8_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="63" slack="1"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_8/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="r_V_36_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="63" slack="0"/>
<pin id="506" dir="0" index="2" bw="63" slack="0"/>
<pin id="507" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_36/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_67_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_67/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_68_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="11" slack="0"/>
<pin id="520" dir="0" index="1" bw="12" slack="4"/>
<pin id="521" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_68/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_82_cast_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="12" slack="0"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_82_cast/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="newexp_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="12" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_101_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="0" index="2" bw="6" slack="0"/>
<pin id="537" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_101/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_69_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="63" slack="4"/>
<pin id="543" dir="0" index="1" bw="63" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_69/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="or_cond_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_102_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_102/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="phitmp1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="52" slack="0"/>
<pin id="558" dir="0" index="1" bw="63" slack="0"/>
<pin id="559" dir="0" index="2" bw="5" slack="0"/>
<pin id="560" dir="0" index="3" bw="7" slack="0"/>
<pin id="561" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp1/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="significand_V_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="52" slack="0"/>
<pin id="569" dir="0" index="2" bw="52" slack="0"/>
<pin id="570" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="significand_V/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="out_exp_V_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="11" slack="0"/>
<pin id="577" dir="0" index="2" bw="11" slack="0"/>
<pin id="578" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_exp_V/7 "/>
</bind>
</comp>

<comp id="582" class="1004" name="p_Result_40_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="0" index="2" bw="11" slack="0"/>
<pin id="586" dir="0" index="3" bw="52" slack="0"/>
<pin id="587" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_40/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="result_write_assign_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="0"/>
<pin id="594" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="result_write_assign/7 "/>
</bind>
</comp>

<comp id="596" class="1005" name="prescale_read_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="12" slack="4"/>
<pin id="598" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="prescale_read "/>
</bind>
</comp>

<comp id="601" class="1005" name="in_V_read_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="63" slack="1"/>
<pin id="603" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="in_V_read "/>
</bind>
</comp>

<comp id="613" class="1005" name="i_5_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="2" slack="0"/>
<pin id="615" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="618" class="1005" name="out_bits_V_addr_1_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="2" slack="1"/>
<pin id="620" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_V_addr_1 "/>
</bind>
</comp>

<comp id="626" class="1005" name="i_6_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="3" slack="0"/>
<pin id="628" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_62_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="1"/>
<pin id="633" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="636" class="1005" name="out_bits_V_addr_2_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="2" slack="1"/>
<pin id="638" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_V_addr_2 "/>
</bind>
</comp>

<comp id="641" class="1005" name="tmp_99_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_99 "/>
</bind>
</comp>

<comp id="645" class="1005" name="i_7_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="0"/>
<pin id="647" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="650" class="1005" name="c_addr_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="2" slack="1"/>
<pin id="652" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="655" class="1005" name="shift_2_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_2 "/>
</bind>
</comp>

<comp id="660" class="1005" name="r_V_36_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="63" slack="1"/>
<pin id="662" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="r_V_36 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="139" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="158" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="197"><net_src comp="191" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="60" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="230"><net_src comp="188" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="240"><net_src comp="198" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="169" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="169" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="18" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="169" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="266"><net_src comp="22" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="24" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="269"><net_src comp="261" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="165" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="270" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="270" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="278" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="44" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="309"><net_src comp="284" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="278" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="36" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="284" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="278" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="284" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="290" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="305" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="317" pin="2"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="290" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="296" pin="4"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="290" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="311" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="284" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="36" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="323" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="338" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="346" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="331" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="352" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="46" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="356" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="360" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="48" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="50" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="397"><net_src comp="52" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="126" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="382" pin="3"/><net_sink comp="390" pin=2"/></net>

<net id="400"><net_src comp="54" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="401"><net_src comp="56" pin="0"/><net_sink comp="390" pin=4"/></net>

<net id="402"><net_src comp="390" pin="5"/><net_sink comp="126" pin=1"/></net>

<net id="407"><net_src comp="181" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="62" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="181" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="66" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="181" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="426"><net_src comp="68" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="126" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="56" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="44" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="435"><net_src comp="70" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="420" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="50" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="438"><net_src comp="430" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="444"><net_src comp="72" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="214" pin="4"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="74" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="214" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="66" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="214" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="462"><net_src comp="152" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="198" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="464"><net_src comp="458" pin="2"/><net_sink comp="234" pin=2"/></net>

<net id="470"><net_src comp="78" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="152" pin="3"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="56" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="477"><net_src comp="44" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="152" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="465" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="473" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="152" pin="3"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="479" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="188" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="487" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="188" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="487" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="465" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="491" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="497" pin="2"/><net_sink comp="503" pin=2"/></net>

<net id="511"><net_src comp="503" pin="3"/><net_sink comp="224" pin=2"/></net>

<net id="516"><net_src comp="152" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="80" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="82" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="518" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="234" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="78" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="56" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="84" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="533" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="541" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="527" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="562"><net_src comp="86" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="224" pin="4"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="88" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="90" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="571"><net_src comp="546" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="92" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="556" pin="4"/><net_sink comp="566" pin=2"/></net>

<net id="579"><net_src comp="546" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="94" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="552" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="588"><net_src comp="96" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="98" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="574" pin="3"/><net_sink comp="582" pin=2"/></net>

<net id="591"><net_src comp="566" pin="3"/><net_sink comp="582" pin=3"/></net>

<net id="595"><net_src comp="582" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="108" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="604"><net_src comp="114" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="608"><net_src comp="601" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="616"><net_src comp="247" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="621"><net_src comp="120" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="629"><net_src comp="409" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="634"><net_src comp="415" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="639"><net_src comp="139" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="644"><net_src comp="439" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="447" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="653"><net_src comp="158" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="658"><net_src comp="458" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="663"><net_src comp="503" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="191" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: scaled_fixed2ieee : in_V | {1 }
	Port: scaled_fixed2ieee : prescale | {1 }
  - Chain level:
	State 1
	State 2
		exitcond6 : 1
		i_5 : 1
		StgValue_17 : 2
		tmp : 1
		out_bits_V_addr_1 : 2
		p_Val2_s : 3
		tmp_83 : 1
		StgValue_25 : 2
	State 3
		Hi_assign : 1
		Lo_assign : 1
		tmp_84 : 2
		tmp_86 : 2
		tmp_87 : 2
		tmp_88 : 2
		tmp_89 : 3
		tmp_90 : 3
		tmp_91 : 3
		tmp_92 : 4
		tmp_93 : 4
		tmp_94 : 5
		tmp_95 : 5
		tmp_96 : 6
		p_Result_s : 7
		tmp_98 : 7
		tmp_61 : 8
		p_Result_4 : 9
		StgValue_48 : 10
	State 4
		exitcond : 1
		i_6 : 1
		StgValue_54 : 2
		tmp_62 : 1
		out_bits_V_addr_2 : 2
		p_Val2_35 : 3
	State 5
		p_Result_39 : 1
		tmp_i : 2
		StgValue_63 : 3
	State 6
		tmp_99 : 1
		i_7 : 1
		StgValue_71 : 2
		tmp_64 : 1
		c_addr_1 : 2
		c_load : 3
	State 7
		shift_2 : 1
		isNeg : 1
		tmp_65 : 1
		ush : 2
		tmp_66 : 3
		r_V : 4
		r_V_8 : 4
		r_V_36 : 5
		tmp_67 : 1
		StgValue_85 : 2
		p_Val2_9_in : 6
		shift_1 : 3
		tmp_82_cast : 1
		newexp : 4
		tmp_101 : 5
		or_cond : 6
		tmp_102 : 5
		phitmp1 : 7
		significand_V : 8
		out_exp_V : 6
		p_Result_40 : 9
		result_write_assign : 10
		StgValue_100 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |       tmp_89_fu_323       |    0    |    6    |
|          |       tmp_90_fu_331       |    0    |    56   |
|          |       tmp_91_fu_338       |    0    |    6    |
|  select  |         ush_fu_479        |    0    |    32   |
|          |       r_V_36_fu_503       |    0    |    56   |
|          |    significand_V_fu_566   |    0    |    55   |
|          |      out_exp_V_fu_574     |    0    |    11   |
|----------|---------------------------|---------|---------|
|   lshr   |       tmp_95_fu_360       |    0    |   176   |
|          |       tmp_96_fu_366       |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |      Hi_assign_fu_278     |    0    |    15   |
|          |      Lo_assign_fu_284     |    0    |    15   |
|          |       tmp_86_fu_305       |    0    |    15   |
|          |       tmp_87_fu_311       |    0    |    15   |
|    sub   |       tmp_88_fu_317       |    0    |    15   |
|          |       tmp_92_fu_346       |    0    |    15   |
|          |       tmp_65_fu_473       |    0    |    39   |
|          |       tmp_68_fu_518       |    0    |    19   |
|          |       newexp_fu_527       |    0    |    39   |
|----------|---------------------------|---------|---------|
|   ashr   |         r_V_fu_491        |    0    |   176   |
|----------|---------------------------|---------|---------|
|    shl   |        r_V_8_fu_497       |    0    |   176   |
|----------|---------------------------|---------|---------|
|   cttz   |        tmp_i_fu_430       |    73   |    71   |
|----------|---------------------------|---------|---------|
|          |      exitcond6_fu_241     |    0    |    8    |
|          |       tmp_84_fu_290       |    0    |    11   |
|   icmp   |      exitcond_fu_403      |    0    |    9    |
|          |       tmp_67_fu_512       |    0    |    20   |
|          |       tmp_69_fu_541       |    0    |    29   |
|----------|---------------------------|---------|---------|
|          |         i_5_fu_247        |    0    |    9    |
|    add   |         i_6_fu_409        |    0    |    11   |
|          |         i_7_fu_447        |    0    |    11   |
|          |       shift_2_fu_458      |    0    |    39   |
|----------|---------------------------|---------|---------|
|    and   |     p_Result_s_fu_372     |    0    |    63   |
|----------|---------------------------|---------|---------|
|    or    |       or_cond_fu_546      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | prescale_read_read_fu_108 |    0    |    0    |
|          |   in_V_read_read_fu_114   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_253        |    0    |    0    |
|          |       tmp_93_fu_352       |    0    |    0    |
|   zext   |       tmp_94_fu_356       |    0    |    0    |
|          |       tmp_62_fu_415       |    0    |    0    |
|          |       tmp_64_fu_453       |    0    |    0    |
|          |       tmp_66_fu_487       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_82_fu_258       |    0    |    0    |
|   trunc  |       tmp_98_fu_378       |    0    |    0    |
|          |       tmp_102_fu_552      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_83_fu_261       |    0    |    0    |
|bitconcatenate|        tmp_s_fu_270       |    0    |    0    |
|          |       tmp_61_fu_382       |    0    |    0    |
|          |     p_Result_40_fu_582    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_85_fu_296       |    0    |    0    |
|partselect|     p_Result_39_fu_420    |    0    |    0    |
|          |       phitmp1_fu_556      |    0    |    0    |
|----------|---------------------------|---------|---------|
|  partset |     p_Result_4_fu_390     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_99_fu_439       |    0    |    0    |
| bitselect|        isNeg_fu_465       |    0    |    0    |
|          |       tmp_101_fu_533      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |     tmp_82_cast_fu_523    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    73   |   1233  |
|----------|---------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|     c    |    0   |   64   |    2   |
|out_bits_V|    0   |   64   |    2   |
+----------+--------+--------+--------+
|   Total  |    0   |   128  |    4   |
+----------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     c_addr_1_reg_650    |    2   |
|        i1_reg_177       |    3   |
|        i2_reg_210       |    3   |
|       i_5_reg_613       |    2   |
|       i_6_reg_626       |    3   |
|       i_7_reg_645       |    3   |
|        i_reg_165        |    2   |
|    in_V_read_reg_601    |   63   |
|out_bits_V_addr_1_reg_618|    2   |
|out_bits_V_addr_2_reg_636|    2   |
|   p_Val2_9_in_reg_221   |   63   |
|       p_s_reg_188       |   63   |
|  prescale_read_reg_596  |   12   |
|      r_V_36_reg_660     |   63   |
|     shift_1_reg_231     |   32   |
|     shift_2_reg_655     |   32   |
|      shift_reg_198      |   32   |
|      tmp_62_reg_631     |   64   |
|      tmp_99_reg_641     |    1   |
+-------------------------+--------+
|          Total          |   447  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_126 |  p0  |   4  |   2  |    8   ||    21   |
| grp_access_fu_126 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_152 |  p0  |   3  |   2  |    6   ||    15   |
|     i_reg_165     |  p0  |   2  |   2  |    4   ||    9    |
|   shift_reg_198   |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   146  || 5.06425 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   73   |  1233  |
|   Memory  |    0   |    -   |   128  |    4   |
|Multiplexer|    -   |    5   |    -   |   63   |
|  Register |    -   |    -   |   447  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   648  |  1300  |
+-----------+--------+--------+--------+--------+
