/*-
 * Copyright (c) 2018-2020 Ruslan Bukin <br@bsdpad.com>
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */

#ifndef _ARM64_ROCKCHIP_RK3399_HDMI_H_
#define _ARM64_ROCKCHIP_RK3399_HDMI_H_

/* Frame Composer Registers */
#define	HDMI_FC_INVIDCONF	0x1000
#define	 FC_INVIDCONF_HDCP_KEEPOUT	(1 << 7)
#define	 FC_INVIDCONF_VSYNC_IN_POLARITY	(1 << 6)
#define	 FC_INVIDCONF_HSYNC_IN_POLARITY	(1 << 5)
#define	 FC_INVIDCONF_DE_IN_POLARITY	(1 << 4)
#define	 FC_INVIDCONF_DVI_MODEZ		(1 << 3) /* HDMI mode selected */
#define	 FC_INVIDCONF_R_V_BLANK_IN_OSC	(1 << 1)
#define	 FC_INVIDCONF_IN_I_P		(1 << 0)
#define	HDMI_FC_INHACTIV0	0x1001
#define	HDMI_FC_INHACTIV1	0x1002
#define	HDMI_FC_INHBLANK0	0x1003
#define	HDMI_FC_INHBLANK1	0x1004
#define	HDMI_FC_INVACTIV0	0x1005
#define	HDMI_FC_INVACTIV1	0x1006
#define	HDMI_FC_INVBLANK	0x1007
#define	HDMI_FC_HSYNCINDELAY0	0x1008
#define	HDMI_FC_HSYNCINDELAY1	0x1009
#define	HDMI_FC_HSYNCINWIDTH0	0x100A
#define	HDMI_FC_HSYNCINWIDTH1	0x100B
#define	HDMI_FC_VSYNCINDELAY	0x100C
#define	HDMI_FC_VSYNCINWIDTH	0x100D
#define	HDMI_FC_INFREQ0		0x100E
#define	HDMI_FC_INFREQ1		0x100F
#define	HDMI_FC_INFREQ2		0x1010
#define	HDMI_FC_CTRLDUR		0x1011
#define	HDMI_FC_EXCTRLDUR	0x1012
#define	HDMI_FC_EXCTRLSPAC	0x1013
#define	HDMI_FC_CH0PREAM	0x1014
#define	HDMI_FC_CH1PREAM	0x1015
#define	HDMI_FC_CH2PREAM	0x1016
#define	HDMI_FC_AVICONF3	0x1017
#define	HDMI_FC_GCP		0x1018
#define	HDMI_FC_AVICONF0	0x1019
#define	HDMI_FC_AVICONF1	0x101A
#define	HDMI_FC_AVICONF2	0x101B
#define	HDMI_FC_AVIVID		0x101C
#define	HDMI_FC_AVIETB0		0x101D
#define	HDMI_FC_AVIETB1		0x101E
#define	HDMI_FC_AVISBB0		0x101F
#define	HDMI_FC_AVISBB1		0x1020
#define	HDMI_FC_AVIELB0		0x1021
#define	HDMI_FC_AVIELB1		0x1022
#define	HDMI_FC_AVISRB0		0x1023
#define	HDMI_FC_AVISRB1		0x1024
#define	HDMI_FC_AUDICONF0	0x1025
#define	HDMI_FC_AUDICONF1	0x1026
#define	HDMI_FC_AUDICONF2	0x1027
#define	HDMI_FC_AUDICONF3	0x1028
#define	HDMI_FC_VSDIEEEID2	0x1029
#define	HDMI_FC_VSDSIZE		0x102A
#define	HDMI_FC_VSDIEEEID1	0x1030
#define	HDMI_FC_VSDIEEEID0	0x1031

/* PHY Configuration Registers */
#define	HDMI_PHY_CONF0		0x3000
#define	 PHY_CONF0_PDZ		(1 << 7) /* Power-down enable */
#define	 PHY_CONF0_ENTMDS	(1 << 6) /* Enable TMDS drivers, bias */
#define	 PHY_CONF0_PDDQ		(1 << 4)
#define	 PHY_CONF0_TXPWRON	(1 << 3)
#define	 PHY_CONF0_SELDATAENPOL	(1 << 1) /* Data enable polarity */
#define	 PHY_CONF0_SELDIPIF	(1 << 0) /* Interface control */
#define	HDMI_PHY_TST0		0x3001
#define	 PHY_TST0_TESTCLR	(1 << 5)
#define	 PHY_TST0_TESTEN	(1 << 4)
#define	HDMI_PHY_TST1		0x3002
#define	HDMI_PHY_TST2		0x3003
#define	HDMI_PHY_STAT0		0x3004
#define	 PHY_STAT0_HPD		(1 << 1) /* HDMI Hot Plug Detect indication */
#define	HDMI_PHY_INT0		0x3005
#define	HDMI_PHY_MASK0		0x3006
#define	 PHY_MASK0_HPD		(1 << 1) /* Mask bit for PHY_INT0.HPD */
#define	HDMI_PHY_POL0		0x3007

#define	HDMI_PHY_I2CM_SLAVE			0x3020
#define	 PHY_I2CM_SLAVE_PHY_GEN2		0x69
#define	 PHY_I2CM_SLAVE_PHY_HEAC		0x49
#define	HDMI_PHY_I2CM_ADDRESS			0x3021
#define	HDMI_PHY_I2CM_DATAO_1			0x3022
#define	HDMI_PHY_I2CM_DATAO_0			0x3023
#define	HDMI_PHY_I2CM_DATAI_1			0x3024
#define	HDMI_PHY_I2CM_DATAI_0			0x3025
#define	HDMI_PHY_I2CM_OPERATION			0x3026
#define	 PHY_I2CM_OPERATION_WR			(1 << 4)
#define	 PHY_I2CM_OPERATION_RD			(1 << 0)
#define	HDMI_PHY_I2CM_INT			0x3027
#define	 PHY_I2CM_INT_DONE_POL			(1 << 3)
#define	 PHY_I2CM_INT_DONE_M			(1 << 2)
#define	HDMI_PHY_I2CM_CTLINT			0x3028
#define	 PHY_I2CM_CTLINT_NACK_POL		(1 << 7)
#define	 PHY_I2CM_CTLINT_ARBITRATION_POL	(1 << 3)
#define	HDMI_PHY_I2CM_DIV			0x3029
#define	 PHY_I2CM_DIV_FAST_STD_MODE		(1 << 3)
#define	HDMI_PHY_I2CM_SOFTRSTZ			0x302a
#define	HDMI_PHY_I2CM_SS_SCL_HCNT_1_ADDR	0x302b
#define	HDMI_PHY_I2CM_SS_SCL_HCNT_0_ADDR	0x302c
#define	HDMI_PHY_I2CM_SS_SCL_LCNT_1_ADDR	0x302d
#define	HDMI_PHY_I2CM_SS_SCL_LCNT_0_ADDR	0x302e
#define	HDMI_PHY_I2CM_FS_SCL_HCNT_1_ADDR	0x302f
#define	HDMI_PHY_I2CM_FS_SCL_HCNT_0_ADDR	0x3030
#define	HDMI_PHY_I2CM_FS_SCL_LCNT_1_ADDR	0x3031
#define	HDMI_PHY_I2CM_FS_SCL_LCNT_0_ADDR	0x3032
#define	HDMI_PHY_I2CM_SDA_HOLD			0x3033

/* Main Controller Registers */
#define	HDMI_MC_SFRDIV		0x4000
#define	HDMI_MC_CLKDIS		0x4001
#define	HDMI_MC_SWRSTZREQ	0x4002
#define	HDMI_MC_OPCTRL		0x4003
#define	HDMI_MC_FLOWCTRL	0x4004
#define	HDMI_MC_PHYRSTZ		0x4005
#define	 MC_PHYRSTZ_RST		(1 << 0)
#define	HDMI_MC_LOCKONCLOCK	0x4006
#define	HDMI_MC_HEACPHY_RST	0x4007
#define	 MC_HEACPHY_RST		(1 << 0)
#define	HDMI_MC_LOCKONCLOCK_2	0x4009
#define	HDMI_MC_SWRSTZREQ_2	0x400a
#define	HDMI_MC_OPSTS		0x4010
#define	HDMI_BASE_SFRDIVLOW	0x4018
#define	HDMI_BASE_SFRDIVHIGH	0x4019

/* E-DDC Registers */
#define	HDMI_I2CM_SLAVE				0x7E00
#define	HDMI_I2CM_ADDRESS			0x7E01
#define	HDMI_I2CM_DATAO				0x7E02
#define	HDMI_I2CM_DATAI				0x7E03
#define	HDMI_I2CM_OPERATION			0x7E04
#define	 I2CM_OPERATION_RD			(1 << 0)
#define	 I2CM_OPERATION_RD_EXT			(1 << 1)
#define	 I2CM_OPERATION_RD8			(1 << 2)
#define	 I2CM_OPERATION_RD8_EXT			(1 << 3)
#define	 I2CM_OPERATION_WR			(1 << 4)
#define	 I2CM_OPERATION_BUSCLEAR		(1 << 5)
#define	HDMI_I2CM_INT				0x7E05
#define	HDMI_I2CM_CTLINT			0x7E06
#define	HDMI_I2CM_DIV				0x7E07
#define	 I2CM_DIV_FAST_STD_MODE			(1 << 3)
#define	HDMI_I2CM_SEGADDR			0x7E08
#define	HDMI_I2CM_SOFTRSTZ			0x7E09
#define	HDMI_I2CM_SEGPTR			0x7E0A
#define	HDMI_I2CM_SS_SCL_HCNT_1_ADDR		0x7E0B
#define	HDMI_I2CM_SS_SCL_HCNT_0_ADDR		0x7E0C
#define	HDMI_I2CM_SS_SCL_LCNT_1_ADDR		0x7E0D
#define	HDMI_I2CM_SS_SCL_LCNT_0_ADDR		0x7E0E
#define	HDMI_I2CM_FS_SCL_HCNT_1_ADDR		0x7E0F
#define	HDMI_I2CM_FS_SCL_HCNT_0_ADDR		0x7E10
#define	HDMI_I2CM_FS_SCL_LCNT_1_ADDR		0x7E11
#define	HDMI_I2CM_FS_SCL_LCNT_0_ADDR		0x7E12
#define	HDMI_I2CM_SDA_HOLD			0x7E13
#define	HDMI_I2CM_SCDC_READ_UPDATE		0x7E14
#define	HDMI_I2CM_BUFF0				0x7E20
#define	HDMI_I2CM_BUFF1				0x7E21

/* Interrupt Registers */
#define	HDMI_IH_FC_STAT0			0x100
#define	HDMI_IH_FC_STAT1			0x101
#define	HDMI_IH_FC_STAT2			0x102
#define	HDMI_IH_AS_STAT0			0x103
#define	HDMI_IH_PHY_STAT0			0x104
#define	 IH_PHY_STAT0_HPD	(1 << 0) /* R/W1C HDMI HPD indication */
#define	HDMI_IH_I2CM_STAT0			0x105
#define	 IH_I2CM_STAT0_I2C_MASTER_DONE		(1 << 1)
#define	HDMI_IH_CEC_STAT0			0x106
#define	HDMI_IH_VP_STAT0			0x107
#define	HDMI_IH_I2CMPHY_STAT0			0x108
#define	 IH_I2CMPHY_STAT0_I2CMPHYDONE		(1 << 1)
#define	 IH_I2CMPHY_STAT0_I2CMPHYERROR		(1 << 0)
#define	HDMI_IH_AHBDMAAUD_STAT0			0x109
#define	HDMI_IH_DECODE				0x170
#define	HDMI_IH_MUTE_FC_STAT0			0x180
#define	HDMI_IH_MUTE_FC_STAT1			0x181
#define	HDMI_IH_MUTE_FC_STAT2			0x182
#define	HDMI_IH_MUTE_AS_STAT0			0x183
#define	HDMI_IH_MUTE_PHY_STAT0			0x184
#define	HDMI_IH_MUTE_I2CM_STAT0			0x185
#define	HDMI_IH_MUTE_CEC_STAT0			0x186
#define	HDMI_IH_MUTE_VP_STAT0			0x187
#define	HDMI_IH_MUTE_I2CMPHY_STAT0		0x188
#define	HDMI_IH_MUTE_AHBDMAAUD_STAT0		0x189
#define	HDMI_IH_MUTE				0x1FF
#define	 IH_MUTE_WAKEUP_INTERRUPT		(1 << 1)
#define	 IH_MUTE_ALL_INTERRUPT			(1 << 0)

#define	PHY_CKCALCTRL		0x05
#define	PHY_OPMODE_PLLCFG	0x06
#define	PHY_CKSYMTXCTRL		0x09
#define	PHY_VLEVCTRL		0x0E
#define	PHY_PLLCURRCTRL		0x10
#define	PHY_PLLPHBYCTRL		0x13
#define	PHY_PLLGMPCTRL		0x15
#define	PHY_PLLCLKBISTPHASE	0x17
#define	PHY_TXTERM		0x19

#define	GRF_SOC_CON20	0x6250
#define	 CON20_DSI0_VOP_SEL_S	0
#define	 CON20_DSI0_VOP_SEL_M	(1 << CON20_DSI0_VOP_SEL_S)
#define	 CON20_DSI0_VOP_SEL_B	(0 << CON20_DSI0_VOP_SEL_S)
#define	 CON20_DSI0_VOP_SEL_L	(1 << CON20_DSI0_VOP_SEL_S)
#define	 CON20_HDMI_VOP_SEL_S	6
#define	 CON20_HDMI_VOP_SEL_M	(1 << CON20_HDMI_VOP_SEL_S)
#define	 CON20_HDMI_VOP_SEL_B	(0 << CON20_HDMI_VOP_SEL_S)
#define	 CON20_HDMI_VOP_SEL_L	(1 << CON20_HDMI_VOP_SEL_S)

#define	GRF_SOC_CON22	0x6258
#define	 CON22_DPHY_TX0_RXMODE_S	0
#define	 CON22_DPHY_TX0_RXMODE_M	(0xf << CON22_DPHY_TX0_RXMODE_S)
#define	 CON22_DPHY_TX0_RXMODE_EN	(0xb << CON22_DPHY_TX0_RXMODE_S)
#define	 CON22_DPHY_TX0_RXMODE_DIS	(0x0 << CON22_DPHY_TX0_RXMODE_S)
#define	 CON22_DPHY_TX0_TXSTOPMODE_S	4
#define	 CON22_DPHY_TX0_TXSTOPMODE_M	(0xf << CON22_DPHY_TX0_TXSTOPMODE_S)
#define	 CON22_DPHY_TX0_TXSTOPMODE_EN	(0xc << CON22_DPHY_TX0_TXSTOPMODE_S)
#define	 CON22_DPHY_TX0_TXSTOPMODE_DIS	(0x0 << CON22_DPHY_TX0_TXSTOPMODE_S)
#define	 CON22_DPHY_TX0_TURNREQUEST_S	12
#define	 CON22_DPHY_TX0_TURNREQUEST_M	(0xf << CON22_DPHY_TX0_TURNREQUEST_S)
#define	 CON22_DPHY_TX0_TURNREQUEST_EN	(0x1 << CON22_DPHY_TX0_TURNREQUEST_S)
#define	 CON22_DPHY_TX0_TURNREQUEST_DIS	(0x0 << CON22_DPHY_TX0_TURNREQUEST_S)

struct hdmi_mpll_config {
	uint64_t mpixelclock;
	uint32_t cpce;
	uint32_t gmp;
	uint32_t curr;
};

struct hdmi_phy_config {
	uint64_t mpixelclock;
	uint32_t sym_ctr;
	uint32_t term;
	uint32_t vlev_ctr;
};

#endif /* !_ARM64_ROCKCHIP_RK3399_HDMI_H_ */
