Analysis & Synthesis Status : Successful - Mon Mar 31 00:36:50 2025
Quartus II 64-Bit Version : 14.0.2 Build 209 09/17/2014 SJ Full Version
Revision Name : md5
Top-level Entity Name : FPGA_HPS
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 12731
Total pins : 147
Total virtual pins : 0
Total block memory bits : 54,272
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 1
