library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity AguaFSM is
	port(reset		: in  std_logic;
		  clk			: in  std_logic;
		  vinte		: in  std_logic;
		  cinquenta	: in  std_logic;
		  um			: in  std_logic;
		  dois		: in  std_logic;
		  product	: out std_logic);
end AguaFSM;

architecture Behavioral of AguaFSM is

	type estado is (E0, E1, E2, E3);
	signal s_currentState, s_nextState : estado;

begin
	sync_proc : process(clk)
	begin
		if (rising_edge(clk)) then
			if (reset = '1') then
				s_currentState <= E0;
			else
				s_currentState <= s_nextState;
			end if;
		end if;
	end process;

	comb_proc : process(s_currentState, s_nextState, vinte, cinquenta, um, dois)
	begin
		case (s_currentState) is
		when E0 =>
			product <='0';
			if (vinte = '1') then
				s_nextState <= E1;
			elsif (cinquenta or um or dois = '1') then
				s_nextState <= E3;
			else 
				s_nextState <= s_currentState;
			end if;

		when E1 =>
			drink <='0';
			if (vinte = '1') then
				s_nextState <= E2;
			elsif (cinquenta or um or dois = '1') then
				s_nextState <= E3;
			else
				s_nextState <= s_currentState;
			end if;

		when E2 =>
			drink <='0';
			if (vinte or cinquenta or um or dois = '1') then
				s_nextState <= E3;
			else
				s_nextState <= s_currentState;
			end if;

		when E3 =>
		drink <='1';
		   if (reset = '1') then 
				s_nextState <= E0;
			else
				s_nextState <= s_currentState;
			end if;
			
		end case;
	end process;
end Behavioral;