#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe7aba0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe929b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xe89880 .functor NOT 1, L_0xec2780, C4<0>, C4<0>, C4<0>;
L_0xec24e0 .functor XOR 1, L_0xec2380, L_0xec2440, C4<0>, C4<0>;
L_0xec2670 .functor XOR 1, L_0xec24e0, L_0xec25a0, C4<0>, C4<0>;
v0xebfb40_0 .net *"_ivl_10", 0 0, L_0xec25a0;  1 drivers
v0xebfc40_0 .net *"_ivl_12", 0 0, L_0xec2670;  1 drivers
v0xebfd20_0 .net *"_ivl_2", 0 0, L_0xec1a70;  1 drivers
v0xebfde0_0 .net *"_ivl_4", 0 0, L_0xec2380;  1 drivers
v0xebfec0_0 .net *"_ivl_6", 0 0, L_0xec2440;  1 drivers
v0xebfff0_0 .net *"_ivl_8", 0 0, L_0xec24e0;  1 drivers
v0xec00d0_0 .net "a", 0 0, v0xebd8b0_0;  1 drivers
v0xec0170_0 .net "b", 0 0, v0xebd950_0;  1 drivers
v0xec0210_0 .net "c", 0 0, v0xebd9f0_0;  1 drivers
v0xec02b0_0 .var "clk", 0 0;
v0xec0350_0 .net "d", 0 0, v0xebdb30_0;  1 drivers
v0xec03f0_0 .net "q_dut", 0 0, L_0xec2220;  1 drivers
v0xec0490_0 .net "q_ref", 0 0, L_0xe7f470;  1 drivers
v0xec0530_0 .var/2u "stats1", 159 0;
v0xec05d0_0 .var/2u "strobe", 0 0;
v0xec0670_0 .net "tb_match", 0 0, L_0xec2780;  1 drivers
v0xec0730_0 .net "tb_mismatch", 0 0, L_0xe89880;  1 drivers
v0xec0900_0 .net "wavedrom_enable", 0 0, v0xebdc20_0;  1 drivers
v0xec09a0_0 .net "wavedrom_title", 511 0, v0xebdcc0_0;  1 drivers
L_0xec1a70 .concat [ 1 0 0 0], L_0xe7f470;
L_0xec2380 .concat [ 1 0 0 0], L_0xe7f470;
L_0xec2440 .concat [ 1 0 0 0], L_0xec2220;
L_0xec25a0 .concat [ 1 0 0 0], L_0xe7f470;
L_0xec2780 .cmp/eeq 1, L_0xec1a70, L_0xec2670;
S_0xe92b40 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xe929b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xe7f470 .functor OR 1, v0xebd9f0_0, v0xebd950_0, C4<0>, C4<0>;
v0xe89af0_0 .net "a", 0 0, v0xebd8b0_0;  alias, 1 drivers
v0xe89b90_0 .net "b", 0 0, v0xebd950_0;  alias, 1 drivers
v0xe7f5c0_0 .net "c", 0 0, v0xebd9f0_0;  alias, 1 drivers
v0xe7f660_0 .net "d", 0 0, v0xebdb30_0;  alias, 1 drivers
v0xebceb0_0 .net "q", 0 0, L_0xe7f470;  alias, 1 drivers
S_0xebd060 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xe929b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xebd8b0_0 .var "a", 0 0;
v0xebd950_0 .var "b", 0 0;
v0xebd9f0_0 .var "c", 0 0;
v0xebda90_0 .net "clk", 0 0, v0xec02b0_0;  1 drivers
v0xebdb30_0 .var "d", 0 0;
v0xebdc20_0 .var "wavedrom_enable", 0 0;
v0xebdcc0_0 .var "wavedrom_title", 511 0;
E_0xe8daa0/0 .event negedge, v0xebda90_0;
E_0xe8daa0/1 .event posedge, v0xebda90_0;
E_0xe8daa0 .event/or E_0xe8daa0/0, E_0xe8daa0/1;
E_0xe8dcf0 .event posedge, v0xebda90_0;
E_0xe779f0 .event negedge, v0xebda90_0;
S_0xebd3b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xebd060;
 .timescale -12 -12;
v0xebd5b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xebd6b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xebd060;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xebde20 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xe929b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xe93430 .functor NOT 1, v0xebd8b0_0, C4<0>, C4<0>, C4<0>;
L_0xe898f0 .functor NOT 1, v0xebd950_0, C4<0>, C4<0>, C4<0>;
L_0xec0c50 .functor AND 1, L_0xe93430, L_0xe898f0, C4<1>, C4<1>;
L_0xec0cf0 .functor AND 1, L_0xec0c50, v0xebd9f0_0, C4<1>, C4<1>;
L_0xec0d90 .functor NOT 1, v0xebdb30_0, C4<0>, C4<0>, C4<0>;
L_0xec0e90 .functor AND 1, L_0xec0cf0, L_0xec0d90, C4<1>, C4<1>;
L_0xec0f90 .functor NOT 1, v0xebd8b0_0, C4<0>, C4<0>, C4<0>;
L_0xec1000 .functor AND 1, L_0xec0f90, v0xebd9f0_0, C4<1>, C4<1>;
L_0xec1110 .functor OR 1, L_0xec0e90, L_0xec1000, C4<0>, C4<0>;
L_0xec1220 .functor NOT 1, v0xebd950_0, C4<0>, C4<0>, C4<0>;
L_0xec12f0 .functor AND 1, v0xebd8b0_0, L_0xec1220, C4<1>, C4<1>;
L_0xec1360 .functor AND 1, L_0xec12f0, v0xebd9f0_0, C4<1>, C4<1>;
L_0xec1490 .functor NOT 1, v0xebd9f0_0, C4<0>, C4<0>, C4<0>;
L_0xec1610 .functor AND 1, L_0xec1490, v0xebdb30_0, C4<1>, C4<1>;
L_0xec1420 .functor OR 1, L_0xec1360, L_0xec1610, C4<0>, C4<0>;
L_0xec17f0 .functor NOT 1, v0xebd8b0_0, C4<0>, C4<0>, C4<0>;
L_0xec18f0 .functor AND 1, L_0xec17f0, v0xebd950_0, C4<1>, C4<1>;
L_0xec19b0 .functor AND 1, L_0xec18f0, v0xebd9f0_0, C4<1>, C4<1>;
L_0xec1b10 .functor AND 1, v0xebd8b0_0, v0xebd950_0, C4<1>, C4<1>;
L_0xec1da0 .functor AND 1, L_0xec1b10, v0xebd9f0_0, C4<1>, C4<1>;
L_0xec1f40 .functor OR 1, L_0xec19b0, L_0xec1da0, C4<0>, C4<0>;
L_0xec2050 .functor OR 1, L_0xec1110, L_0xec1420, C4<0>, C4<0>;
L_0xec2220 .functor OR 1, L_0xec2050, L_0xec1f40, C4<0>, C4<0>;
v0xebe110_0 .net *"_ivl_0", 0 0, L_0xe93430;  1 drivers
v0xebe1f0_0 .net *"_ivl_10", 0 0, L_0xec0e90;  1 drivers
v0xebe2d0_0 .net *"_ivl_12", 0 0, L_0xec0f90;  1 drivers
v0xebe3c0_0 .net *"_ivl_14", 0 0, L_0xec1000;  1 drivers
v0xebe4a0_0 .net *"_ivl_18", 0 0, L_0xec1220;  1 drivers
v0xebe5d0_0 .net *"_ivl_2", 0 0, L_0xe898f0;  1 drivers
v0xebe6b0_0 .net *"_ivl_20", 0 0, L_0xec12f0;  1 drivers
v0xebe790_0 .net *"_ivl_22", 0 0, L_0xec1360;  1 drivers
v0xebe870_0 .net *"_ivl_24", 0 0, L_0xec1490;  1 drivers
v0xebe950_0 .net *"_ivl_26", 0 0, L_0xec1610;  1 drivers
v0xebea30_0 .net *"_ivl_30", 0 0, L_0xec17f0;  1 drivers
v0xebeb10_0 .net *"_ivl_32", 0 0, L_0xec18f0;  1 drivers
v0xebebf0_0 .net *"_ivl_34", 0 0, L_0xec19b0;  1 drivers
v0xebecd0_0 .net *"_ivl_36", 0 0, L_0xec1b10;  1 drivers
v0xebedb0_0 .net *"_ivl_38", 0 0, L_0xec1da0;  1 drivers
v0xebee90_0 .net *"_ivl_4", 0 0, L_0xec0c50;  1 drivers
v0xebef70_0 .net *"_ivl_42", 0 0, L_0xec2050;  1 drivers
v0xebf050_0 .net *"_ivl_6", 0 0, L_0xec0cf0;  1 drivers
v0xebf130_0 .net *"_ivl_8", 0 0, L_0xec0d90;  1 drivers
v0xebf210_0 .net "a", 0 0, v0xebd8b0_0;  alias, 1 drivers
v0xebf2b0_0 .net "b", 0 0, v0xebd950_0;  alias, 1 drivers
v0xebf3a0_0 .net "c", 0 0, v0xebd9f0_0;  alias, 1 drivers
v0xebf490_0 .net "d", 0 0, v0xebdb30_0;  alias, 1 drivers
v0xebf580_0 .net "q", 0 0, L_0xec2220;  alias, 1 drivers
v0xebf640_0 .net "w1", 0 0, L_0xec1110;  1 drivers
v0xebf700_0 .net "w2", 0 0, L_0xec1420;  1 drivers
v0xebf7c0_0 .net "w3", 0 0, L_0xec1f40;  1 drivers
S_0xebf920 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xe929b0;
 .timescale -12 -12;
E_0xe8d840 .event anyedge, v0xec05d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xec05d0_0;
    %nor/r;
    %assign/vec4 v0xec05d0_0, 0;
    %wait E_0xe8d840;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xebd060;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xebdb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xebd9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xebd950_0, 0;
    %assign/vec4 v0xebd8b0_0, 0;
    %wait E_0xe779f0;
    %wait E_0xe8dcf0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xebdb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xebd9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xebd950_0, 0;
    %assign/vec4 v0xebd8b0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe8daa0;
    %load/vec4 v0xebd8b0_0;
    %load/vec4 v0xebd950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xebd9f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xebdb30_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xebdb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xebd9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xebd950_0, 0;
    %assign/vec4 v0xebd8b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xebd6b0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe8daa0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xebdb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xebd9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xebd950_0, 0;
    %assign/vec4 v0xebd8b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xe929b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xec02b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xec05d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xe929b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xec02b0_0;
    %inv;
    %store/vec4 v0xec02b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xe929b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xebda90_0, v0xec0730_0, v0xec00d0_0, v0xec0170_0, v0xec0210_0, v0xec0350_0, v0xec0490_0, v0xec03f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xe929b0;
T_7 ;
    %load/vec4 v0xec0530_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xec0530_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xec0530_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xec0530_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xec0530_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xec0530_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xec0530_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xe929b0;
T_8 ;
    %wait E_0xe8daa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xec0530_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xec0530_0, 4, 32;
    %load/vec4 v0xec0670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xec0530_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xec0530_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xec0530_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xec0530_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xec0490_0;
    %load/vec4 v0xec0490_0;
    %load/vec4 v0xec03f0_0;
    %xor;
    %load/vec4 v0xec0490_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xec0530_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xec0530_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xec0530_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xec0530_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/circuit4/iter10/response1/top_module.sv";
