Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L xil_defaultlib -L secureip --snapshot mag_sim_func_synth --prj /data1/cdaffron/git/ece551hw/final/chris/magnitude/magnitude.sim/sim_1/synth/func/mag_sim.prj xil_defaultlib.mag_sim 
Multi-threading is on. Using 22 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/magnitude/magnitude.sim/sim_1/synth/func/mag_sim_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/magnitude/magnitude.srcs/sim_1/new/mag_sim.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF("DONT_CARE","0",true,"AUTO...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF("DONT_CARE",12,"DEFAULT","...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0000000000000000",'0')(...]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture structure of entity xil_defaultlib.mult_gen_0_delay_line [mult_gen_0_delay_line_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture structure of entity xil_defaultlib.mult_gen_0_dsp [mult_gen_0_dsp_default]
Compiling architecture structure of entity xil_defaultlib.\mult_gen_0_mult_gen_v12_0_viv__parameterized0\ [\mult_gen_0_mult_gen_v12_0_viv__...]
Compiling architecture structure of entity xil_defaultlib.\mult_gen_0_mult_gen_v12_0__parameterized0\ [\mult_gen_0_mult_gen_v12_0__para...]
Compiling architecture structure of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_xbip_pipe_v3_0_viv__parameterized0\ [\cordic_0_xbip_pipe_v3_0_viv__pa...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized12_7\ [\cordic_0_delay__parameterized12...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_lut6_legacy__parameterized2\ [\cordic_0_c_addsub_v12_0_lut6_le...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_fabric_legacy__parameterized2\ [\cordic_0_c_addsub_v12_0_fabric_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_legacy__parameterized2\ [\cordic_0_c_addsub_v12_0_legacy_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_viv__parameterized2\ [\cordic_0_c_addsub_v12_0_viv__pa...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized2\ [\cordic_0_addsub__parameterized2...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10101100")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized2\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized6_6\ [\cordic_0_delay__parameterized6_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized2\ [\cordic_0_delay__parameterized2_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized4\ [\cordic_0_delay__parameterized4_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_lut6_legacy__parameterized0\ [\cordic_0_c_addsub_v12_0_lut6_le...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_fabric_legacy__parameterized0\ [\cordic_0_c_addsub_v12_0_fabric_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_legacy__parameterized0\ [\cordic_0_c_addsub_v12_0_legacy_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_viv__parameterized0\ [\cordic_0_c_addsub_v12_0_viv__pa...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized0\ [\cordic_0_addsub__parameterized0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1010110010101100111111110...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized0\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized12\ [\cordic_0_delay__parameterized12...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized18\ [\cordic_0_delay__parameterized18...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized20\ [\cordic_0_delay__parameterized20...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_lut6_legacy__parameterized6\ [\cordic_0_c_addsub_v12_0_lut6_le...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_fabric_legacy__parameterized6\ [\cordic_0_c_addsub_v12_0_fabric_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_legacy__parameterized6\ [\cordic_0_c_addsub_v12_0_legacy_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_viv__parameterized6\ [\cordic_0_c_addsub_v12_0_viv__pa...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized6\ [\cordic_0_addsub__parameterized6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized6\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized6\ [\cordic_0_delay__parameterized6_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_lut6_legacy__parameterized4\ [\cordic_0_c_addsub_v12_0_lut6_le...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_fabric_legacy__parameterized4\ [\cordic_0_c_addsub_v12_0_fabric_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_legacy__parameterized4\ [\cordic_0_c_addsub_v12_0_legacy_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_viv__parameterized4\ [\cordic_0_c_addsub_v12_0_viv__pa...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized4\ [\cordic_0_addsub__parameterized4...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized4\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized32_5\ [\cordic_0_delay__parameterized32...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_lut6_legacy__parameterized10\ [\cordic_0_c_addsub_v12_0_lut6_le...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_fabric_legacy__parameterized10\ [\cordic_0_c_addsub_v12_0_fabric_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_legacy__parameterized10\ [\cordic_0_c_addsub_v12_0_legacy_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_viv__parameterized10\ [\cordic_0_c_addsub_v12_0_viv__pa...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized10\ [\cordic_0_addsub__parameterized1...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized10\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized26_4\ [\cordic_0_delay__parameterized26...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized22\ [\cordic_0_delay__parameterized22...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized24\ [\cordic_0_delay__parameterized24...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_lut6_legacy__parameterized8\ [\cordic_0_c_addsub_v12_0_lut6_le...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_fabric_legacy__parameterized8\ [\cordic_0_c_addsub_v12_0_fabric_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_legacy__parameterized8\ [\cordic_0_c_addsub_v12_0_legacy_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_viv__parameterized8\ [\cordic_0_c_addsub_v12_0_viv__pa...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized8\ [\cordic_0_addsub__parameterized8...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized8\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized32\ [\cordic_0_delay__parameterized32...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized38\ [\cordic_0_delay__parameterized38...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized40\ [\cordic_0_delay__parameterized40...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_lut6_legacy__parameterized14\ [\cordic_0_c_addsub_v12_0_lut6_le...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_fabric_legacy__parameterized14\ [\cordic_0_c_addsub_v12_0_fabric_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_legacy__parameterized14\ [\cordic_0_c_addsub_v12_0_legacy_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_viv__parameterized14\ [\cordic_0_c_addsub_v12_0_viv__pa...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized14\ [\cordic_0_addsub__parameterized1...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized14\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized26\ [\cordic_0_delay__parameterized26...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_lut6_legacy__parameterized12\ [\cordic_0_c_addsub_v12_0_lut6_le...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_fabric_legacy__parameterized12\ [\cordic_0_c_addsub_v12_0_fabric_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_legacy__parameterized12\ [\cordic_0_c_addsub_v12_0_legacy_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_viv__parameterized12\ [\cordic_0_c_addsub_v12_0_viv__pa...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized12\ [\cordic_0_addsub__parameterized1...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized12\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized52_3\ [\cordic_0_delay__parameterized52...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_lut6_legacy__parameterized18\ [\cordic_0_c_addsub_v12_0_lut6_le...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_fabric_legacy__parameterized18\ [\cordic_0_c_addsub_v12_0_fabric_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_legacy__parameterized18\ [\cordic_0_c_addsub_v12_0_legacy_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_viv__parameterized18\ [\cordic_0_c_addsub_v12_0_viv__pa...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized18\ [\cordic_0_addsub__parameterized1...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized18\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized46_2\ [\cordic_0_delay__parameterized46...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized42\ [\cordic_0_delay__parameterized42...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized44\ [\cordic_0_delay__parameterized44...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_lut6_legacy__parameterized16\ [\cordic_0_c_addsub_v12_0_lut6_le...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_fabric_legacy__parameterized16\ [\cordic_0_c_addsub_v12_0_fabric_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_legacy__parameterized16\ [\cordic_0_c_addsub_v12_0_legacy_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_viv__parameterized16\ [\cordic_0_c_addsub_v12_0_viv__pa...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized16\ [\cordic_0_addsub__parameterized1...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1011100010111000111111110...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized16\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized52\ [\cordic_0_delay__parameterized52...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized58\ [\cordic_0_delay__parameterized58...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized60\ [\cordic_0_delay__parameterized60...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_lut6_legacy__parameterized22\ [\cordic_0_c_addsub_v12_0_lut6_le...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_fabric_legacy__parameterized22\ [\cordic_0_c_addsub_v12_0_fabric_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_legacy__parameterized22\ [\cordic_0_c_addsub_v12_0_legacy_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_viv__parameterized22\ [\cordic_0_c_addsub_v12_0_viv__pa...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized22\ [\cordic_0_addsub__parameterized2...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized22\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized46\ [\cordic_0_delay__parameterized46...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_lut6_legacy__parameterized20\ [\cordic_0_c_addsub_v12_0_lut6_le...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_fabric_legacy__parameterized20\ [\cordic_0_c_addsub_v12_0_fabric_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_legacy__parameterized20\ [\cordic_0_c_addsub_v12_0_legacy_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_viv__parameterized20\ [\cordic_0_c_addsub_v12_0_viv__pa...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized20\ [\cordic_0_addsub__parameterized2...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10111000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized20\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized72_1\ [\cordic_0_delay__parameterized72...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_lut6_legacy__parameterized26\ [\cordic_0_c_addsub_v12_0_lut6_le...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_fabric_legacy__parameterized26\ [\cordic_0_c_addsub_v12_0_fabric_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_legacy__parameterized26\ [\cordic_0_c_addsub_v12_0_legacy_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_viv__parameterized26\ [\cordic_0_c_addsub_v12_0_viv__pa...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized26\ [\cordic_0_addsub__parameterized2...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized26\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1("0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11110001")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized62\ [\cordic_0_delay__parameterized62...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized64\ [\cordic_0_delay__parameterized64...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_lut6_legacy__parameterized24\ [\cordic_0_c_addsub_v12_0_lut6_le...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_fabric_legacy__parameterized24\ [\cordic_0_c_addsub_v12_0_fabric_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_legacy__parameterized24\ [\cordic_0_c_addsub_v12_0_legacy_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_viv__parameterized24\ [\cordic_0_c_addsub_v12_0_viv__pa...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized24\ [\cordic_0_addsub__parameterized2...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1010010011111111101001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1100100011111111110010000...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized24\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized74\ [\cordic_0_delay__parameterized74...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized72\ [\cordic_0_delay__parameterized72...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized74_0\ [\cordic_0_delay__parameterized74...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_lut6_legacy__parameterized28\ [\cordic_0_c_addsub_v12_0_lut6_le...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_fabric_legacy__parameterized28\ [\cordic_0_c_addsub_v12_0_fabric_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_legacy__parameterized28\ [\cordic_0_c_addsub_v12_0_legacy_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_viv__parameterized28\ [\cordic_0_c_addsub_v12_0_viv__pa...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized28\ [\cordic_0_addsub__parameterized2...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized28\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay_bit__parameterized2\ [\cordic_0_delay_bit__parameteriz...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11001000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10100100")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt__parameterized0\ [\cordic_0_cordic_sqrt__parameter...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_v6_0_synth__parameterized0\ [\cordic_0_cordic_v6_0_synth__par...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_v6_0_viv__parameterized0\ [\cordic_0_cordic_v6_0_viv__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_v6_0__parameterized0\ [\cordic_0_cordic_v6_0__parameter...]
Compiling architecture structure of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('1','0','0','0')\]
Compiling architecture structure of entity xil_defaultlib.\c_addsub_0_xbip_pipe_v3_0_viv__parameterized0\ [\c_addsub_0_xbip_pipe_v3_0_viv__...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture structure of entity xil_defaultlib.\c_addsub_0_xbip_dsp48e1_wrapper_v3_0__parameterized0\ [\c_addsub_0_xbip_dsp48e1_wrapper...]
Compiling architecture structure of entity xil_defaultlib.\c_addsub_0_xbip_dsp48_addsub_synth__parameterized0\ [\c_addsub_0_xbip_dsp48_addsub_sy...]
Compiling architecture structure of entity xil_defaultlib.\c_addsub_0_xbip_dsp48_addsub_v3_0_viv__parameterized0\ [\c_addsub_0_xbip_dsp48_addsub_v3...]
Compiling architecture structure of entity xil_defaultlib.\c_addsub_0_xbip_addsub_v3_0_viv__parameterized0\ [\c_addsub_0_xbip_addsub_v3_0_viv...]
Compiling architecture structure of entity xil_defaultlib.\c_addsub_0_c_addsub_v12_0_viv__parameterized0\ [\c_addsub_0_c_addsub_v12_0_viv__...]
Compiling architecture structure of entity xil_defaultlib.\c_addsub_0_c_addsub_v12_0__parameterized0\ [\c_addsub_0_c_addsub_v12_0__para...]
Compiling architecture structure of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling architecture structure of entity xil_defaultlib.magnitude [magnitude_default]
Compiling architecture behavioral of entity xil_defaultlib.mag_sim
Built simulation snapshot mag_sim_func_synth
