[["Comprehensive frequency-dependent substrate noise analysis using boundary element methods.", ["Hongmei Li", "Jorge Carballido", "Harry H. Yu", "Vladimir I. Okhmatovski", "Elyse Rosenbaum", "Andreas C. Cangellaris"], "https://doi.org/10.1145/774572.774573", 8], ["Theoretical and practical validation of combined BEM/FEM substrate resistance modeling.", ["Eelco Schrik", "Patrick Dewilde", "N. P. van der Meijs"], "https://doi.org/10.1145/774572.774574", 6], ["Implicit treatment of substrate and power-ground losses in return-limited inductance extraction.", ["Dipak Sitaram", "Yu Zheng", "Kenneth L. Shepard"], "https://doi.org/10.1145/774572.774575", 7], ["Minimizing power across multiple technology and design levels.", ["Takayasu Sakurai"], "https://doi.org/10.1145/774572.774576", 4], ["Optimization and control of VDD and VTH for low-power, high-speed CMOS design.", ["Tadahiro Kuroda"], "https://doi.org/10.1145/774572.774577", 7], ["Methods for true power minimization.", ["Robert W. Brodersen", "Mark Horowitz", "Dejan Markovic", "Borivoje Nikolic", "Vladimir Stojanovic"], "https://doi.org/10.1145/774572.774578", 8], ["A novel framework for multilevel routing considering routability and performance.", ["Shih-Ping Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/774572.774579", 7], ["An enhanced multilevel routing system.", ["Jason Cong", "Min Xie", "Yan Zhang"], "https://doi.org/10.1145/774572.774580", 8], ["Track assignment: a desirable intermediate step between global routing and detailed routing.", ["Shabbir H. Batterywala", "Narendra V. Shenoy", "William Nicholls", "Hai Zhou"], "https://doi.org/10.1145/774572.774581", 8], ["ECO algorithms for removing overlaps between power rails and signal wires.", ["Hua Xiang", "Kai-Yuan Chao", "D. F. Wong"], "https://doi.org/10.1145/774572.774582", 8], ["Fast seed computation for reseeding shift register in test pattern compression.", ["Nahmsuk Oh", "Rohit Kapur", "Thomas W. Williams"], "https://doi.org/10.1145/774572.774583", 6], ["On undetectable faults in partial scan circuits.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/774572.774584", 5], ["Conflict driven techniques for improving deterministic test pattern generation.", ["Chen Wang", "Sudhakar M. Reddy", "Irith Pomeranz", "Xijiang Lin", "Janusz Rajski"], "https://doi.org/10.1145/774572.774585", 7], ["On theoretical and practical considerations of path selection for delay fault testing.", ["Jing-Jia Liou", "Li-C. Wang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/774572.774586", 7], ["Interface specification for reconfigurable components.", ["Satnam Singh"], "https://doi.org/10.1145/774572.774587", 8], ["Interconnect-aware high-level synthesis for low power.", ["Lin Zhong", "Niraj K. Jha"], "https://doi.org/10.1145/774572.774588", 8], ["Predictability: definition, ananlysis and optimization.", ["Ankur Srivastava", "Majid Sarrafzadeh"], "https://doi.org/10.1145/774572.774589", 4], ["Simplifying Boolean constraint solving for random simulation-vector generation.", ["Jun Yuan", "Ken Albin", "Adnan Aziz", "Carl Pixley"], "https://doi.org/10.1145/774572.774590", 5], ["Specifying and verifying imprecise sequential datapaths by Arithmetic Transforms.", ["Katarzyna Radecka", "Zeljko Zilic"], "https://doi.org/10.1145/774572.774591", 4], ["Convertibility verification and converter synthesis: two faces of the same coin.", ["Roberto Passerone", "Luca de Alfaro", "Thomas A. Henzinger", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/774572.774592", 8], ["Subthreshold leakage modeling and reduction techniques.", ["James Kao", "Siva Narendra", "Anantha Chandrakasan"], "https://doi.org/10.1145/774572.774593", 8], ["Symbolic pointer analysis.", ["Jianwen Zhu"], "https://doi.org/10.1145/774572.774594", 8], ["Dynamic compilation for energy adaptation.", ["Priya Unnikrishnan", "Guangyu Chen", "Mahmut T. Kandemir", "D. R. Mudgett"], "https://doi.org/10.1145/774572.774595", 6], ["Hardware/software partitioning of software binaries.", ["Greg Stitt", "Frank Vahid"], "https://doi.org/10.1145/774572.774596", 7], ["A novel net weighting algorithm for timing-driven placement.", ["Tim Tianming Kong"], "https://doi.org/10.1145/774572.774597", 5], ["Timing-driven placement using design hierarchy guided constraint generation.", ["Xiaojian Yang", "Bo-Kyung Choi", "Majid Sarrafzadeh"], "https://doi.org/10.1145/774572.774598", 4], ["Multi-objective circuit partitioning for cutsize and path-based delay minimization.", ["Cristinel Ababei", "Navaratnasothie Selvakkumaran", "Kia Bazargan", "George Karypis"], "https://doi.org/10.1145/774572.774599", 5], ["A hybrid ASIC and FPGA architecture.", ["Paul S. Zuchowski", "Christopher B. Reynolds", "Richard J. Grupp", "Shelly G. Davis", "Brendan Cremen", "Bill Troxel"], "https://doi.org/10.1145/774572.774600", 8], ["Managing power and performance for System-on-Chip designs using Voltage Islands.", ["David E. Lackey", "Paul S. Zuchowski", "Thomas R. Bednar", "Douglas W. Stout", "Scott W. Gould", "John M. Cohn"], "https://doi.org/10.1145/774572.774601", 8], ["Sub-90nm technologies: challenges and opportunities for CAD.", ["Tanay Karnik", "Shekhar Borkar", "Vivek De"], "https://doi.org/10.1145/774572.774602", 4], ["A local circuit topology for inductive parasitics.", ["Andrea Pacelli"], "https://doi.org/10.1145/774572.774603", 7], ["INDUCTWISE: inductance-wise interconnect simulator and extractor.", ["Tsung-Hao Chen", "Clement Luk", "Hyungsuk Kim", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/774572.774604", 6], ["A precorrected-FFT method for simulating on-chip inductance.", ["Haitian Hu", "David T. Blaauw", "Vladimir Zolotov", "Kaushik Gala", "Min Zhao", "Rajendran Panda", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/774572.774605", 7], ["On the difference between two widely publicized methods for analyzing oscillator phase behavior.", ["Piet Vanassche", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/774572.774606", 5], ["A behavioral simulation tool for continuous-time delta sigma modulators.", ["Kenneth Francken", "Martin Vogels", "Ewout Martens", "Georges G. E. Gielen"], "https://doi.org/10.1145/774572.774607", 6], ["Making Fourier-envelope simulation robust.", ["Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/774572.774608", 6], ["Optimal buffered routing path constructions for single and multiple clock domain systems.", ["Soha Hassoun", "Charles J. Alpert", "Meera Thiagarajan"], "https://doi.org/10.1145/774572.774609", 7], ["Shaping interconnect for uniform current density.", ["Muzhou Shao", "D. F. Wong", "Youxin Gao", "Li-Pen Yuan", "Huijing Cao"], "https://doi.org/10.1145/774572.774610", 6], ["Non-tree routing for reliability and yield improvement.", ["Andrew B. Kahng", "Bao Liu", "Ion I. Mandoiu"], "https://doi.org/10.1145/774572.774611", 7], ["Concurrent flip-flop and repeater insertion for high performance integrated circuits.", ["Pasquale Cocchini"], "https://doi.org/10.1145/774572.774612", 6], ["Throughput-driven IC communication fabric synthesis.", ["Tao Lin", "Lawrence T. Pileggi"], "https://doi.org/10.1145/774572.774613", 6], ["Repeater insertion and wire sizing optimization for throughput-centric VLSI global interconnects.", ["Harshit K. Shah", "Pun Shiu", "Brian Bell", "Mamie Aldredge", "Namarata Sopory", "Jeff Davis"], "https://doi.org/10.1145/774572.774614", 5], ["Test-model based hierarchical DFT synthesis.", ["Sanjay Ramnath", "Frederic Neuveux", "Mokhtar Hirech", "Felix Ng"], "https://doi.org/10.1145/774572.774615", 8], ["Characteristic faults and spectral information for logic BIST.", ["Xiaoding Chen", "Michael S. Hsiao"], "https://doi.org/10.1145/774572.774616", 5], ["A novel scan architecture for power-efficient, rapid test.", ["Ozgur Sinanoglu", "Alex Orailoglu"], "https://doi.org/10.1145/774572.774617", 5], ["Optimization of a fully integrated low power CMOS GPS receiver.", ["Peter J. Vancorenland", "Philippe Coppejans", "Wouter De Cock", "Paul Leroux", "Michiel Steyaert"], "https://doi.org/10.1145/774572.774618", 4], ["Analysis and optimization of substrate noise coupling in single-chip RF transceiver design.", ["Adil Koukab", "Kaustav Banerjee", "Michel J. Declercq"], "https://doi.org/10.1145/774572.774619", 8], ["Design of pipeline analog-to-digital converters via geometric programming.", ["Maria del Mar Hershenson"], "https://doi.org/10.1145/774572.774620", 8], ["Proximity templates for modeling of skin and proximity effects on packages and high frequency interconnect.", ["Luca Daniel", "Alberto L. Sangiovanni-Vincentelli", "Jacob White"], "https://doi.org/10.1145/774572.774621", 8], ["Transmission line design of clock trees.", ["Rafael Escovar", "Roberto Suaya"], "https://doi.org/10.1145/774572.774622", 7], ["On-chip interconnect modeling by wire duplication.", ["Guoan Zhong", "Cheng-Kok Koh", "Kaushik Roy"], "https://doi.org/10.1145/774572.774623", 6], ["A Case for CMOS/nano co-design.", ["Matthew M. Ziegler", "Mircea R. Stan"], "https://doi.org/10.1145/774572.774624", 5], ["Reversible logic circuit synthesis.", ["Vivek V. Shende", "Aditya K. Prasad", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1145/774572.774625", 8], ["Extraction and LVS for mixed-domain integrated MEMS layouts.", ["Bikram Baidya", "Tamal Mukherjee"], "https://doi.org/10.1145/774572.774626", 6], ["Schematic-based lumped parameterized behavioral modeling for suspended MEMS.", ["Qi Jing", "Tamal Mukherjee", "Gary K. Fedder"], "https://doi.org/10.1145/774572.774627", 7], ["Standby power optimization via transistor sizing and dual threshold voltage assignment.", ["Mahesh Ketkar", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/774572.774628", 4], ["Power efficiency of voltage scaling in multiple clock, multiple voltage cores.", ["Anoop Iyer", "Diana Marculescu"], "https://doi.org/10.1145/774572.774629", 8], ["Optimized power-delay curve generation for standard cell ICs.", ["Miodrag Vujkovic", "Carl Sechen"], "https://doi.org/10.1145/774572.774630", 8], ["Gate sizing using Lagrangian relaxation combined with a fast gradient-based pre-processing step.", ["Hiran Tennakoon", "Carl Sechen"], "https://doi.org/10.1145/774572.774631", 8], ["A Markov chain sequence generator for power macromodeling.", ["Xun Liu", "Marios C. Papaefthymiou"], "https://doi.org/10.1145/774572.774632", 8], ["Circuit power estimation using pattern recognition techniques.", ["Lipeng Cao"], "https://doi.org/10.1145/774572.774633", 6], ["Estimation of signal arrival times in the presence of delay noise.", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula", "David T. Blaauw"], "https://doi.org/10.1145/774572.774634", 5], ["CAD computation for manufacturability: can we save VLSI technology from itself?", ["Mark A. Lavin", "Lars Liebmann"], "https://doi.org/10.1145/774572.774635", 8], ["Molecular electronics: devices, systems and tools for gigagate, gigabit chips.", ["Michael Butts", "Andre DeHon", "Seth Copen Goldstein"], "https://doi.org/10.1145/774572.774636", 8], ["Conflict driven learning in a quantified Boolean Satisfiability solver.", ["Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1145/774572.774637", 8], ["Generic ILP versus specialized 0-1 ILP: an update.", ["Fadi A. Aloul", "Arathi Ramani", "Igor L. Markov", "Karem A. Sakallah"], "https://doi.org/10.1145/774572.774638", 8], ["Binary time-frame expansion.", ["Farzan Fallah"], "https://doi.org/10.1145/774572.774639", 7], ["Fast methods for simulation of biomolecule electrostatics.", ["Shihhsien S. Kuo", "Michael D. Altman", "Jaydeep P. Bardhan", "Bruce Tidor", "Jacob K. White"], "https://doi.org/10.1145/774572.774640", 8], ["Efficient mixed-domain analysis of electrostatic MEMS.", ["Gang Li", "Narayan R. Aluru"], "https://doi.org/10.1145/774572.774641", 4], ["FastMag: a 3-D magnetostatic inductance extraction program for structures with permeable materials.", ["Yehia Massoud", "Jacob White"], "https://doi.org/10.1145/774572.774642", 7], ["Analog circuit sizing based on formal methods using affine arithmetic.", ["Andreas C. Lemke", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/774572.774643", 4], ["SiSMA: a statistical simulator for mismatch analysis of MOS ICs.", ["Giorgio Biagetti", "Simone Orcioni", "L. Signoracci", "Claudio Turchetti", "Paolo Crippa", "Michele Alessandrini"], "https://doi.org/10.1145/774572.774644", 7], ["Efficient solution space exploration based on segment trees in analog placement with symmetry constraints.", ["Florin Balasa", "Sarat C. Maruvada", "Karthik Krishnamoorthy"], "https://doi.org/10.1145/774572.774645", 6], ["Post global routing RLC crosstalk budgeting.", ["Jinjun Xiong", "Jun Chen", "James D. Z. Ma", "Lei He"], "https://doi.org/10.1145/774572.774646", 6], ["A technology-independent CAD tool for ESD protection device extraction: ESDExtractor.", ["Rouying Zhan", "Haigang Feng", "Qiong Wu", "Guang Chen", "Xiaokang Guan", "Albert Z. Wang"], "https://doi.org/10.1145/774572.774647", 4], ["On mask layout partitioning for electron projection lithography.", ["Ruiqi Tian", "Ronggang Yu", "Xiaoping Tang", "D. F. Wong"], "https://doi.org/10.1145/774572.774648", 5], ["High capacity and automatic functional extraction tool for industrial VLSI circuit designs.", ["Sasha Novakovsky", "Shy Shyman", "Ziyad Hanna"], "https://doi.org/10.1145/774572.774649", 6], ["Combinational equivalence checking through function transformation.", ["Hee-Hwan Kwak", "In-Ho Moon", "James H. Kukula", "Thomas R. Shiple"], "https://doi.org/10.1145/774572.774650", 8], ["GSTE through a case study.", ["Jin Yang", "Amit Goel"], "https://doi.org/10.1145/774572.774651", 8], ["Whirlpool PLAs: a regular logic structure and their synthesis.", ["Fan Mo", "Robert K. Brayton"], "https://doi.org/10.1145/774572.774652", 8], ["Metrics for structural logic synthesis.", ["Prabhakar Kudva", "Andrew Sullivan", "William E. Dougherty"], "https://doi.org/10.1145/774572.774653", 6], ["Simplification of non-deterministic multi-valued networks.", ["Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/774572.774654", 6], ["High-level synthesis of distributed logic-memory architectures.", ["Chao Huang", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/774572.774655", 8], ["An energy-conscious algorithm for memory port allocation.", ["Preeti Ranjan Panda", "Lakshmikantam Chitturi"], "https://doi.org/10.1145/774572.774656", 5], ["Energy efficient address assignment through minimized memory row switching.", ["Sambuddhi Hettiaratchi", "Peter Y. K. Cheung", "Thomas J. W. Clarke"], "https://doi.org/10.1145/774572.774657", 5], ["Refining switching window by time slots for crosstalk noise calculation.", ["Pinhong Chen", "Yuji Kukimoto", "Kurt Keutzer"], "https://doi.org/10.1145/774572.774658", 4], ["Noise propagation and failure criteria for VLSI designs.", ["Vladimir Zolotov", "David T. Blaauw", "Supamas Sirichotiyakul", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda", "Amir Grinshpon", "Rafi Levy"], "https://doi.org/10.1145/774572.774659", 8], ["Efficient crosstalk noise modeling using aggressor and tree reductions.", ["Li Ding", "David T. Blaauw", "Pinaki Mazumder"], "https://doi.org/10.1145/774572.774660", 6], ["Bit-level scheduling of heterogeneous behavioural specifications.", ["Maria C. Molina", "Jose M. Mendias", "Roman Hermida"], "https://doi.org/10.1145/774572.774661", 7], ["Coupling-aware high-level interconnect synthesis for low power.", ["Chun-Gi Lyuh", "Taewhan Kim", "Ki-Wook Kim"], "https://doi.org/10.1145/774572.774662", 5], ["Layout-driven resource sharing in high-level synthesis.", ["Junhyung Um", "Jae-Hoon Kim", "Taewhan Kim"], "https://doi.org/10.1145/774572.774663", 5], ["A delay metric for RC circuits based on the Weibull distribution.", ["Frank Liu", "Chandramouli V. Kashyap", "Charles J. Alpert"], "https://doi.org/10.1145/774572.774664", 5], ["WTA: waveform-based timing analysis for deep submicron circuits.", ["Larry McMurchie", "Carl Sechen"], "https://doi.org/10.1145/774572.774665", 7], ["General framework for removal of clock network pessimism.", ["Jindrich Zejda", "Paul Frain"], "https://doi.org/10.1145/774572.774666", 8], ["Synthesis of custom processors based on extensible platforms.", ["Fei Sun", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/774572.774667", 8], ["Efficient instruction encoding for automatic instruction set design of configurable ASIPs.", ["Jong-eun Lee", "Kiyoung Choi", "Nikil D. Dutt"], "https://doi.org/10.1145/774572.774668", 6], ["Synthesis of customized loop caches for core-based embedded systems.", ["Susan Cotterell", "Frank Vahid"], "https://doi.org/10.1145/774572.774669", 8], ["A hierarchical modeling framework for on-chip communication architectures.", ["Xinping Zhu", "Sharad Malik"], "https://doi.org/10.1145/774572.774670", 9], ["A new enhanced SPFD rewiring algorithm.", ["Jason Cong", "Joey Y. Lin", "Wangning Long"], "https://doi.org/10.1145/774572.774671", 7], ["Topologically constrained logic synthesis.", ["Subarnarekha Sinha", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/774572.774672", 8], ["Resynthesis of multi-level circuits under tight constraints using symbolic optimization.", ["Victor N. Kravets", "Karem A. Sakallah"], "https://doi.org/10.1145/774572.774673", 7], ["Folding of logic functions and its application to look up table compaction.", ["Shinji Kimura", "Takashi Horiyama", "Masaki Nakanishi", "Hirotsugu Kajihara"], "https://doi.org/10.1145/774572.774674", 4], ["Schedulability analysis of multiprocessor real-time applications with stochastic task execution times.", ["Sorin Manolache", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/774572.774675", 8], ["Battery-aware power management based on Markovian decision processes.", ["Peng Rong", "Massoud Pedram"], "https://doi.org/10.1145/774572.774676", 7], ["Leakage power modeling and reduction with data retention.", ["Weiping Liao", "Joseph M. Basile", "Lei He"], "https://doi.org/10.1145/774572.774677", 6], ["Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads.", ["Steven M. Martin", "Krisztian Flautner", "Trevor N. Mudge", "David T. Blaauw"], "https://doi.org/10.1145/774572.774678", 5], ["A realistic variable voltage scheduling model for real-time applications.", ["Bren Mochocki", "Xiaobo Sharon Hu", "Gang Quan"], "https://doi.org/10.1145/774572.774679", 6], ["Frame-based dynamic voltage and frequency scaling for a MPEG decoder.", ["Kihwan Choi", "Karthik Dantu", "Wei-Chung Cheng", "Massoud Pedram"], "https://doi.org/10.1145/774572.774680", 6], ["Congestion minimization during placement without estimation.", ["Bo Hu", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/774572.774681", 7], ["Free space management for cut-based placement.", ["Charles J. Alpert", "Gi-Joon Nam", "Paul Villarrubia"], "https://doi.org/10.1145/774572.774682", 6], ["Incremental placement for layout driven optimizations on FPGAs.", ["Deshanand P. Singh", "Stephen Dean Brown"], "https://doi.org/10.1145/774572.774683", 8], ["Robust and passive model order reduction for circuits containing susceptance elements.", ["Hui Zheng", "Lawrence T. Pileggi"], "https://doi.org/10.1145/774572.774684", 6], ["Efficient model order reduction via multi-node moment matching.", ["Yehea I. Ismail"], "https://doi.org/10.1145/774572.774685", 8], ["Optimization based passive constrained fitting.", ["Carlos P. Coelho", "Joel R. Phillips", "Luis Miguel Silveira"], "https://doi.org/10.1145/774572.774686", 6], ["SAT and ATPG: Boolean engines for formal hardware verification.", ["Armin Biere", "Wolfgang Kunz"], "https://doi.org/10.1145/774572.774687", 4], ["ATPG-based logic synthesis: an overview.", ["Chih-Wei Jim Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/774572.774688", 4], ["The A to Z of SoCs.", ["Reinaldo A. Bergamaschi", "John M. Cohn"], "https://doi.org/10.1145/774572.774689", 9]]