{
  "family": "MKV44F16",
  "architecture": "arm-cortex-m4f",
  "vendor": "Freescale Semiconductor, Inc.",
  "mcus": {
    "MKV44F16": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FTFL_FlashConfig",
              "base": "0x00000400"
            },
            {
              "name": "FTFA",
              "base": "0x40020000",
              "irq": 18
            }
          ],
          "registers": {
            "BACKKEY3": {
              "offset": "0x00",
              "size": 8,
              "description": "Backdoor Comparison Key 3."
            },
            "BACKKEY2": {
              "offset": "0x01",
              "size": 8,
              "description": "Backdoor Comparison Key 2."
            },
            "BACKKEY1": {
              "offset": "0x02",
              "size": 8,
              "description": "Backdoor Comparison Key 1."
            },
            "BACKKEY0": {
              "offset": "0x03",
              "size": 8,
              "description": "Backdoor Comparison Key 0."
            },
            "BACKKEY7": {
              "offset": "0x04",
              "size": 8,
              "description": "Backdoor Comparison Key 7."
            },
            "BACKKEY6": {
              "offset": "0x05",
              "size": 8,
              "description": "Backdoor Comparison Key 6."
            },
            "BACKKEY5": {
              "offset": "0x06",
              "size": 8,
              "description": "Backdoor Comparison Key 5."
            },
            "BACKKEY4": {
              "offset": "0x07",
              "size": 8,
              "description": "Backdoor Comparison Key 4."
            },
            "FPROT3": {
              "offset": "0x08",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - Low Register"
            },
            "FPROT2": {
              "offset": "0x09",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - High Register"
            },
            "FPROT1": {
              "offset": "0x0A",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - Low Register"
            },
            "FPROT0": {
              "offset": "0x0B",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - High Register"
            },
            "FSEC": {
              "offset": "0x0C",
              "size": 8,
              "description": "Non-volatile Flash Security Register"
            },
            "FOPT": {
              "offset": "0x0D",
              "size": 8,
              "description": "Non-volatile Flash Option Register"
            },
            "FEPROT": {
              "offset": "0x0E",
              "size": 8,
              "description": "Non-volatile EERAM Protection Register"
            },
            "FDPROT": {
              "offset": "0x0F",
              "size": 8,
              "description": "Non-volatile D-Flash Protection Register"
            }
          },
          "bits": {
            "BACKKEY3": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY2": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY1": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY0": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY7": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY6": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY5": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY4": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "FPROT3": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT2": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT1": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT0": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "LPBOOT": {
                "bit": 0,
                "description": "no description available"
              },
              "NMI_DIS": {
                "bit": 2,
                "description": "no description available"
              },
              "FAST_INIT": {
                "bit": 5,
                "description": "no description available"
              }
            },
            "FEPROT": {
              "EPROT": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "FDPROT": {
              "DPROT": {
                "bit": 0,
                "description": "D-Flash Region Protect",
                "width": 8
              }
            }
          }
        },
        "AIPS": {
          "instances": [
            {
              "name": "AIPS",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "MPRA": {
              "offset": "0x00",
              "size": 32,
              "description": "Master Privilege Register A"
            },
            "PACRA": {
              "offset": "0x20",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRB": {
              "offset": "0x24",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRC": {
              "offset": "0x28",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRD": {
              "offset": "0x2C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRE": {
              "offset": "0x40",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRF": {
              "offset": "0x44",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRG": {
              "offset": "0x48",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRH": {
              "offset": "0x4C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRI": {
              "offset": "0x50",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRJ": {
              "offset": "0x54",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRK": {
              "offset": "0x58",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRL": {
              "offset": "0x5C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRM": {
              "offset": "0x60",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRN": {
              "offset": "0x64",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRO": {
              "offset": "0x68",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRP": {
              "offset": "0x6C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            }
          },
          "bits": {
            "MPRA": {
              "MPL2": {
                "bit": 20,
                "description": "Master 2 Privilege Level"
              },
              "MTW2": {
                "bit": 21,
                "description": "Master 2 Trusted For Writes"
              },
              "MTR2": {
                "bit": 22,
                "description": "Master 2 Trusted For Read"
              },
              "MPL1": {
                "bit": 24,
                "description": "Master 1 Privilege Level"
              },
              "MTW1": {
                "bit": 25,
                "description": "Master 1 Trusted for Writes"
              },
              "MTR1": {
                "bit": 26,
                "description": "Master 1 Trusted for Read"
              },
              "MPL0": {
                "bit": 28,
                "description": "Master 0 Privilege Level"
              },
              "MTW0": {
                "bit": 29,
                "description": "Master 0 Trusted For Writes"
              },
              "MTR0": {
                "bit": 30,
                "description": "Master 0 Trusted For Read"
              }
            },
            "PACRA": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRB": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRC": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRD": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRE": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRF": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRG": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRH": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRI": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRJ": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRK": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRL": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRM": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRN": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRO": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRP": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x40008000",
              "irq": 0
            },
            {
              "name": "DMAMUX",
              "base": "0x40021000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "ES": {
              "offset": "0x04",
              "size": 32,
              "description": "Error Status Register"
            },
            "ERQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "Enable Request Register"
            },
            "EEI": {
              "offset": "0x14",
              "size": 32,
              "description": "Enable Error Interrupt Register"
            },
            "CEEI": {
              "offset": "0x18",
              "size": 8,
              "description": "Clear Enable Error Interrupt Register"
            },
            "SEEI": {
              "offset": "0x19",
              "size": 8,
              "description": "Set Enable Error Interrupt Register"
            },
            "CERQ": {
              "offset": "0x1A",
              "size": 8,
              "description": "Clear Enable Request Register"
            },
            "SERQ": {
              "offset": "0x1B",
              "size": 8,
              "description": "Set Enable Request Register"
            },
            "CDNE": {
              "offset": "0x1C",
              "size": 8,
              "description": "Clear DONE Status Bit Register"
            },
            "SSRT": {
              "offset": "0x1D",
              "size": 8,
              "description": "Set START Bit Register"
            },
            "CERR": {
              "offset": "0x1E",
              "size": 8,
              "description": "Clear Error Register"
            },
            "CINT": {
              "offset": "0x1F",
              "size": 8,
              "description": "Clear Interrupt Request Register"
            },
            "INT": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Request Register"
            },
            "ERR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Error Register"
            },
            "HRS": {
              "offset": "0x34",
              "size": 32,
              "description": "Hardware Request Status Register"
            },
            "EARS": {
              "offset": "0x44",
              "size": 32,
              "description": "Enable Asynchronous Request in Stop Register"
            },
            "DCHPRI%s": {
              "offset": "0x100",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "TCD%s_SADDR": {
              "offset": "0x1000",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD%s_SOFF": {
              "offset": "0x1004",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD%s_ATTR": {
              "offset": "0x1006",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD%s_NBYTES_MLNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD%s_SLAST": {
              "offset": "0x100C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD%s_DADDR": {
              "offset": "0x1010",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD%s_DOFF": {
              "offset": "0x1014",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD%s_CITER_ELINKNO": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_CITER_ELINKYES": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD%s_DLASTSGA": {
              "offset": "0x1018",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD%s_CSR": {
              "offset": "0x101C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD%s_BITER_ELINKNO": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_BITER_ELINKYES": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            }
          },
          "bits": {
            "CR": {
              "EDBG": {
                "bit": 1,
                "description": "Enable Debug"
              },
              "ERCA": {
                "bit": 2,
                "description": "Enable Round Robin Channel Arbitration"
              },
              "HOE": {
                "bit": 4,
                "description": "Halt On Error"
              },
              "HALT": {
                "bit": 5,
                "description": "Halt DMA Operations"
              },
              "CLM": {
                "bit": 6,
                "description": "Continuous Link Mode"
              },
              "EMLM": {
                "bit": 7,
                "description": "Enable Minor Loop Mapping"
              },
              "ECX": {
                "bit": 16,
                "description": "Error Cancel Transfer"
              },
              "CX": {
                "bit": 17,
                "description": "Cancel Transfer"
              }
            },
            "ES": {
              "DBE": {
                "bit": 0,
                "description": "Destination Bus Error"
              },
              "SBE": {
                "bit": 1,
                "description": "Source Bus Error"
              },
              "SGE": {
                "bit": 2,
                "description": "Scatter/Gather Configuration Error"
              },
              "NCE": {
                "bit": 3,
                "description": "NBYTES/CITER Configuration Error"
              },
              "DOE": {
                "bit": 4,
                "description": "Destination Offset Error"
              },
              "DAE": {
                "bit": 5,
                "description": "Destination Address Error"
              },
              "SOE": {
                "bit": 6,
                "description": "Source Offset Error"
              },
              "SAE": {
                "bit": 7,
                "description": "Source Address Error"
              },
              "ERRCHN": {
                "bit": 8,
                "description": "Error Channel Number or Canceled Channel Number",
                "width": 4
              },
              "CPE": {
                "bit": 14,
                "description": "Channel Priority Error"
              },
              "ECX": {
                "bit": 16,
                "description": "Transfer Canceled"
              },
              "VLD": {
                "bit": 31,
                "description": "Logical OR of all ERR status bits"
              }
            },
            "ERQ": {
              "ERQ0": {
                "bit": 0,
                "description": "Enable DMA Request 0"
              },
              "ERQ1": {
                "bit": 1,
                "description": "Enable DMA Request 1"
              },
              "ERQ2": {
                "bit": 2,
                "description": "Enable DMA Request 2"
              },
              "ERQ3": {
                "bit": 3,
                "description": "Enable DMA Request 3"
              },
              "ERQ4": {
                "bit": 4,
                "description": "Enable DMA Request 4"
              },
              "ERQ5": {
                "bit": 5,
                "description": "Enable DMA Request 5"
              },
              "ERQ6": {
                "bit": 6,
                "description": "Enable DMA Request 6"
              },
              "ERQ7": {
                "bit": 7,
                "description": "Enable DMA Request 7"
              },
              "ERQ8": {
                "bit": 8,
                "description": "Enable DMA Request 8"
              },
              "ERQ9": {
                "bit": 9,
                "description": "Enable DMA Request 9"
              },
              "ERQ10": {
                "bit": 10,
                "description": "Enable DMA Request 10"
              },
              "ERQ11": {
                "bit": 11,
                "description": "Enable DMA Request 11"
              },
              "ERQ12": {
                "bit": 12,
                "description": "Enable DMA Request 12"
              },
              "ERQ13": {
                "bit": 13,
                "description": "Enable DMA Request 13"
              },
              "ERQ14": {
                "bit": 14,
                "description": "Enable DMA Request 14"
              },
              "ERQ15": {
                "bit": 15,
                "description": "Enable DMA Request 15"
              }
            },
            "EEI": {
              "EEI0": {
                "bit": 0,
                "description": "Enable Error Interrupt 0"
              },
              "EEI1": {
                "bit": 1,
                "description": "Enable Error Interrupt 1"
              },
              "EEI2": {
                "bit": 2,
                "description": "Enable Error Interrupt 2"
              },
              "EEI3": {
                "bit": 3,
                "description": "Enable Error Interrupt 3"
              },
              "EEI4": {
                "bit": 4,
                "description": "Enable Error Interrupt 4"
              },
              "EEI5": {
                "bit": 5,
                "description": "Enable Error Interrupt 5"
              },
              "EEI6": {
                "bit": 6,
                "description": "Enable Error Interrupt 6"
              },
              "EEI7": {
                "bit": 7,
                "description": "Enable Error Interrupt 7"
              },
              "EEI8": {
                "bit": 8,
                "description": "Enable Error Interrupt 8"
              },
              "EEI9": {
                "bit": 9,
                "description": "Enable Error Interrupt 9"
              },
              "EEI10": {
                "bit": 10,
                "description": "Enable Error Interrupt 10"
              },
              "EEI11": {
                "bit": 11,
                "description": "Enable Error Interrupt 11"
              },
              "EEI12": {
                "bit": 12,
                "description": "Enable Error Interrupt 12"
              },
              "EEI13": {
                "bit": 13,
                "description": "Enable Error Interrupt 13"
              },
              "EEI14": {
                "bit": 14,
                "description": "Enable Error Interrupt 14"
              },
              "EEI15": {
                "bit": 15,
                "description": "Enable Error Interrupt 15"
              }
            },
            "CEEI": {
              "CEEI": {
                "bit": 0,
                "description": "Clear Enable Error Interrupt",
                "width": 4
              },
              "CAEE": {
                "bit": 6,
                "description": "Clear All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SEEI": {
              "SEEI": {
                "bit": 0,
                "description": "Set Enable Error Interrupt",
                "width": 4
              },
              "SAEE": {
                "bit": 6,
                "description": "Sets All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERQ": {
              "CERQ": {
                "bit": 0,
                "description": "Clear Enable Request",
                "width": 4
              },
              "CAER": {
                "bit": 6,
                "description": "Clear All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SERQ": {
              "SERQ": {
                "bit": 0,
                "description": "Set Enable Request",
                "width": 4
              },
              "SAER": {
                "bit": 6,
                "description": "Set All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CDNE": {
              "CDNE": {
                "bit": 0,
                "description": "Clear DONE Bit",
                "width": 4
              },
              "CADN": {
                "bit": 6,
                "description": "Clears All DONE Bits"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SSRT": {
              "SSRT": {
                "bit": 0,
                "description": "Set START Bit",
                "width": 4
              },
              "SAST": {
                "bit": 6,
                "description": "Set All START Bits (activates all channels)"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERR": {
              "CERR": {
                "bit": 0,
                "description": "Clear Error Indicator",
                "width": 4
              },
              "CAEI": {
                "bit": 6,
                "description": "Clear All Error Indicators"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CINT": {
              "CINT": {
                "bit": 0,
                "description": "Clear Interrupt Request",
                "width": 4
              },
              "CAIR": {
                "bit": 6,
                "description": "Clear All Interrupt Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "INT": {
              "INT0": {
                "bit": 0,
                "description": "Interrupt Request 0"
              },
              "INT1": {
                "bit": 1,
                "description": "Interrupt Request 1"
              },
              "INT2": {
                "bit": 2,
                "description": "Interrupt Request 2"
              },
              "INT3": {
                "bit": 3,
                "description": "Interrupt Request 3"
              },
              "INT4": {
                "bit": 4,
                "description": "Interrupt Request 4"
              },
              "INT5": {
                "bit": 5,
                "description": "Interrupt Request 5"
              },
              "INT6": {
                "bit": 6,
                "description": "Interrupt Request 6"
              },
              "INT7": {
                "bit": 7,
                "description": "Interrupt Request 7"
              },
              "INT8": {
                "bit": 8,
                "description": "Interrupt Request 8"
              },
              "INT9": {
                "bit": 9,
                "description": "Interrupt Request 9"
              },
              "INT10": {
                "bit": 10,
                "description": "Interrupt Request 10"
              },
              "INT11": {
                "bit": 11,
                "description": "Interrupt Request 11"
              },
              "INT12": {
                "bit": 12,
                "description": "Interrupt Request 12"
              },
              "INT13": {
                "bit": 13,
                "description": "Interrupt Request 13"
              },
              "INT14": {
                "bit": 14,
                "description": "Interrupt Request 14"
              },
              "INT15": {
                "bit": 15,
                "description": "Interrupt Request 15"
              }
            },
            "ERR": {
              "ERR0": {
                "bit": 0,
                "description": "Error In Channel 0"
              },
              "ERR1": {
                "bit": 1,
                "description": "Error In Channel 1"
              },
              "ERR2": {
                "bit": 2,
                "description": "Error In Channel 2"
              },
              "ERR3": {
                "bit": 3,
                "description": "Error In Channel 3"
              },
              "ERR4": {
                "bit": 4,
                "description": "Error In Channel 4"
              },
              "ERR5": {
                "bit": 5,
                "description": "Error In Channel 5"
              },
              "ERR6": {
                "bit": 6,
                "description": "Error In Channel 6"
              },
              "ERR7": {
                "bit": 7,
                "description": "Error In Channel 7"
              },
              "ERR8": {
                "bit": 8,
                "description": "Error In Channel 8"
              },
              "ERR9": {
                "bit": 9,
                "description": "Error In Channel 9"
              },
              "ERR10": {
                "bit": 10,
                "description": "Error In Channel 10"
              },
              "ERR11": {
                "bit": 11,
                "description": "Error In Channel 11"
              },
              "ERR12": {
                "bit": 12,
                "description": "Error In Channel 12"
              },
              "ERR13": {
                "bit": 13,
                "description": "Error In Channel 13"
              },
              "ERR14": {
                "bit": 14,
                "description": "Error In Channel 14"
              },
              "ERR15": {
                "bit": 15,
                "description": "Error In Channel 15"
              }
            },
            "HRS": {
              "HRS0": {
                "bit": 0,
                "description": "Hardware Request Status Channel 0"
              },
              "HRS1": {
                "bit": 1,
                "description": "Hardware Request Status Channel 1"
              },
              "HRS2": {
                "bit": 2,
                "description": "Hardware Request Status Channel 2"
              },
              "HRS3": {
                "bit": 3,
                "description": "Hardware Request Status Channel 3"
              },
              "HRS4": {
                "bit": 4,
                "description": "Hardware Request Status Channel 4"
              },
              "HRS5": {
                "bit": 5,
                "description": "Hardware Request Status Channel 5"
              },
              "HRS6": {
                "bit": 6,
                "description": "Hardware Request Status Channel 6"
              },
              "HRS7": {
                "bit": 7,
                "description": "Hardware Request Status Channel 7"
              },
              "HRS8": {
                "bit": 8,
                "description": "Hardware Request Status Channel 8"
              },
              "HRS9": {
                "bit": 9,
                "description": "Hardware Request Status Channel 9"
              },
              "HRS10": {
                "bit": 10,
                "description": "Hardware Request Status Channel 10"
              },
              "HRS11": {
                "bit": 11,
                "description": "Hardware Request Status Channel 11"
              },
              "HRS12": {
                "bit": 12,
                "description": "Hardware Request Status Channel 12"
              },
              "HRS13": {
                "bit": 13,
                "description": "Hardware Request Status Channel 13"
              },
              "HRS14": {
                "bit": 14,
                "description": "Hardware Request Status Channel 14"
              },
              "HRS15": {
                "bit": 15,
                "description": "Hardware Request Status Channel 15"
              }
            },
            "EARS": {
              "EDREQ_0": {
                "bit": 0,
                "description": "Enable asynchronous DMA request in stop mode for channel 0."
              },
              "EDREQ_1": {
                "bit": 1,
                "description": "Enable asynchronous DMA request in stop mode for channel 1."
              },
              "EDREQ_2": {
                "bit": 2,
                "description": "Enable asynchronous DMA request in stop mode for channel 2."
              },
              "EDREQ_3": {
                "bit": 3,
                "description": "Enable asynchronous DMA request in stop mode for channel 3."
              },
              "EDREQ_4": {
                "bit": 4,
                "description": "Enable asynchronous DMA request in stop mode for channel 4"
              },
              "EDREQ_5": {
                "bit": 5,
                "description": "Enable asynchronous DMA request in stop mode for channel 5"
              },
              "EDREQ_6": {
                "bit": 6,
                "description": "Enable asynchronous DMA request in stop mode for channel 6"
              },
              "EDREQ_7": {
                "bit": 7,
                "description": "Enable asynchronous DMA request in stop mode for channel 7"
              },
              "EDREQ_8": {
                "bit": 8,
                "description": "Enable asynchronous DMA request in stop mode for channel 8"
              },
              "EDREQ_9": {
                "bit": 9,
                "description": "Enable asynchronous DMA request in stop mode for channel 9"
              },
              "EDREQ_10": {
                "bit": 10,
                "description": "Enable asynchronous DMA request in stop mode for channel 10"
              },
              "EDREQ_11": {
                "bit": 11,
                "description": "Enable asynchronous DMA request in stop mode for channel 11"
              },
              "EDREQ_12": {
                "bit": 12,
                "description": "Enable asynchronous DMA request in stop mode for channel 12"
              },
              "EDREQ_13": {
                "bit": 13,
                "description": "Enable asynchronous DMA request in stop mode for channel 13"
              },
              "EDREQ_14": {
                "bit": 14,
                "description": "Enable asynchronous DMA request in stop mode for channel 14"
              },
              "EDREQ_15": {
                "bit": 15,
                "description": "Enable asynchronous DMA request in stop mode for channel 15"
              }
            },
            "DCHPRI%s": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption."
              }
            },
            "TCD%s_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD%s_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD%s_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD%s_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD%s_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD%s_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD%s_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)",
                "width": 32
              }
            },
            "TCD%s_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD%s_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD%s_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            }
          }
        },
        "FMC": {
          "instances": [
            {
              "name": "FMC",
              "base": "0x4001F000"
            }
          ],
          "registers": {
            "PFAPR": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash Access Protection Register"
            },
            "PFB0CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash Bank 0 Control Register"
            },
            "TAGVDW0S%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW1S%s": {
              "offset": "0x108",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW2S%s": {
              "offset": "0x110",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW3S%s": {
              "offset": "0x118",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "DATAW0S%sUM": {
              "offset": "0x200",
              "size": 32,
              "description": "Cache Data Storage (uppermost word)"
            },
            "DATAW0S%sMU": {
              "offset": "0x204",
              "size": 32,
              "description": "Cache Data Storage (mid-upper word)"
            },
            "DATAW0S%sML": {
              "offset": "0x208",
              "size": 32,
              "description": "Cache Data Storage (mid-lower word)"
            },
            "DATAW0S%sLM": {
              "offset": "0x20C",
              "size": 32,
              "description": "Cache Data Storage (lowermost word)"
            },
            "DATAW1S%sUM": {
              "offset": "0x220",
              "size": 32,
              "description": "Cache Data Storage (uppermost word)"
            },
            "DATAW1S%sMU": {
              "offset": "0x224",
              "size": 32,
              "description": "Cache Data Storage (mid-upper word)"
            },
            "DATAW1S%sML": {
              "offset": "0x228",
              "size": 32,
              "description": "Cache Data Storage (mid-lower word)"
            },
            "DATAW1S%sLM": {
              "offset": "0x22C",
              "size": 32,
              "description": "Cache Data Storage (lowermost word)"
            },
            "DATAW2S%sUM": {
              "offset": "0x240",
              "size": 32,
              "description": "Cache Data Storage (uppermost word)"
            },
            "DATAW2S%sMU": {
              "offset": "0x244",
              "size": 32,
              "description": "Cache Data Storage (mid-upper word)"
            },
            "DATAW2S%sML": {
              "offset": "0x248",
              "size": 32,
              "description": "Cache Data Storage (mid-lower word)"
            },
            "DATAW2S%sLM": {
              "offset": "0x24C",
              "size": 32,
              "description": "Cache Data Storage (lowermost word)"
            },
            "DATAW3S%sUM": {
              "offset": "0x260",
              "size": 32,
              "description": "Cache Data Storage (uppermost word)"
            },
            "DATAW3S%sMU": {
              "offset": "0x264",
              "size": 32,
              "description": "Cache Data Storage (mid-upper word)"
            },
            "DATAW3S%sML": {
              "offset": "0x268",
              "size": 32,
              "description": "Cache Data Storage (mid-lower word)"
            },
            "DATAW3S%sLM": {
              "offset": "0x26C",
              "size": 32,
              "description": "Cache Data Storage (lowermost word)"
            }
          },
          "bits": {
            "PFAPR": {
              "M0AP": {
                "bit": 0,
                "description": "Master 0 Access Protection",
                "width": 2
              },
              "M1AP": {
                "bit": 2,
                "description": "Master 1 Access Protection",
                "width": 2
              },
              "M2AP": {
                "bit": 4,
                "description": "Master 2 Access Protection",
                "width": 2
              },
              "M0PFD": {
                "bit": 16,
                "description": "Master 0 Prefetch Disable"
              },
              "M1PFD": {
                "bit": 17,
                "description": "Master 1 Prefetch Disable"
              },
              "M2PFD": {
                "bit": 18,
                "description": "Master 2 Prefetch Disable"
              }
            },
            "PFB0CR": {
              "B0SEBE": {
                "bit": 0,
                "description": "Bank 0 Single Entry Buffer Enable"
              },
              "B0IPE": {
                "bit": 1,
                "description": "Bank 0 Instruction Prefetch Enable"
              },
              "B0DPE": {
                "bit": 2,
                "description": "Bank 0 Data Prefetch Enable"
              },
              "B0ICE": {
                "bit": 3,
                "description": "Bank 0 Instruction Cache Enable"
              },
              "B0DCE": {
                "bit": 4,
                "description": "Bank 0 Data Cache Enable"
              },
              "CRC": {
                "bit": 5,
                "description": "Cache Replacement Control",
                "width": 3
              },
              "B0MW": {
                "bit": 17,
                "description": "Bank 0 Memory Width",
                "width": 2
              },
              "S_B_INV": {
                "bit": 19,
                "description": "Invalidate Prefetch Speculation Buffer"
              },
              "CINV_WAY": {
                "bit": 20,
                "description": "Cache Invalidate Way x",
                "width": 4
              },
              "CLCK_WAY": {
                "bit": 24,
                "description": "Cache Lock Way x",
                "width": 4
              },
              "B0RWSC": {
                "bit": 28,
                "description": "Bank 0 Read Wait State Control",
                "width": 4
              }
            },
            "TAGVDW0S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "cache_tag": {
                "bit": 5,
                "description": "the tag for cache entry",
                "width": 15
              }
            },
            "TAGVDW1S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "cache_tag": {
                "bit": 5,
                "description": "the tag for cache entry",
                "width": 15
              }
            },
            "TAGVDW2S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "cache_tag": {
                "bit": 5,
                "description": "the tag for cache entry",
                "width": 15
              }
            },
            "TAGVDW3S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "cache_tag": {
                "bit": 5,
                "description": "the tag for cache entry",
                "width": 15
              }
            },
            "DATAW0S%sUM": {
              "data": {
                "bit": 0,
                "description": "Bits [127:96] of data entry",
                "width": 32
              }
            },
            "DATAW0S%sMU": {
              "data": {
                "bit": 0,
                "description": "Bits [95:64] of data entry",
                "width": 32
              }
            },
            "DATAW0S%sML": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW0S%sLM": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sUM": {
              "data": {
                "bit": 0,
                "description": "Bits [127:96] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sMU": {
              "data": {
                "bit": 0,
                "description": "Bits [95:64] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sML": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sLM": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sUM": {
              "data": {
                "bit": 0,
                "description": "Bits [127:96] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sMU": {
              "data": {
                "bit": 0,
                "description": "Bits [95:64] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sML": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sLM": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sUM": {
              "data": {
                "bit": 0,
                "description": "Bits [127:96] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sMU": {
              "data": {
                "bit": 0,
                "description": "Bits [95:64] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sML": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sLM": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN0",
              "base": "0x40024000",
              "irq": 75
            },
            {
              "name": "CAN1",
              "base": "0x40025000",
              "irq": 94
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Configuration Register"
            },
            "CTRL1": {
              "offset": "0x04",
              "size": 32,
              "description": "Control 1 register"
            },
            "TIMER": {
              "offset": "0x08",
              "size": 32,
              "description": "Free Running Timer"
            },
            "RXMGMASK": {
              "offset": "0x10",
              "size": 32,
              "description": "Rx Mailboxes Global Mask Register"
            },
            "RX14MASK": {
              "offset": "0x14",
              "size": 32,
              "description": "Rx 14 Mask register"
            },
            "RX15MASK": {
              "offset": "0x18",
              "size": 32,
              "description": "Rx 15 Mask register"
            },
            "ECR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Error Counter"
            },
            "ESR1": {
              "offset": "0x20",
              "size": 32,
              "description": "Error and Status 1 register"
            },
            "IMASK1": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Masks 1 register"
            },
            "IFLAG1": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Flags 1 register"
            },
            "CTRL2": {
              "offset": "0x34",
              "size": 32,
              "description": "Control 2 register"
            },
            "ESR2": {
              "offset": "0x38",
              "size": 32,
              "description": "Error and Status 2 register"
            },
            "CRCR": {
              "offset": "0x44",
              "size": 32,
              "description": "CRC Register"
            },
            "RXFGMASK": {
              "offset": "0x48",
              "size": 32,
              "description": "Rx FIFO Global Mask register"
            },
            "RXFIR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Rx FIFO Information Register"
            },
            "CBT": {
              "offset": "0x50",
              "size": 32,
              "description": "CAN Bit Timing Register"
            },
            "CS0": {
              "offset": "0x80",
              "size": 32,
              "description": "Message Buffer 0 CS Register"
            },
            "ID0": {
              "offset": "0x84",
              "size": 32,
              "description": "Message Buffer 0 ID Register"
            },
            "WORD00": {
              "offset": "0x88",
              "size": 32,
              "description": "Message Buffer 0 WORD0 Register"
            },
            "WORD10": {
              "offset": "0x8C",
              "size": 32,
              "description": "Message Buffer 0 WORD1 Register"
            },
            "CS1": {
              "offset": "0x90",
              "size": 32,
              "description": "Message Buffer 1 CS Register"
            },
            "ID1": {
              "offset": "0x94",
              "size": 32,
              "description": "Message Buffer 1 ID Register"
            },
            "WORD01": {
              "offset": "0x98",
              "size": 32,
              "description": "Message Buffer 1 WORD0 Register"
            },
            "WORD11": {
              "offset": "0x9C",
              "size": 32,
              "description": "Message Buffer 1 WORD1 Register"
            },
            "CS2": {
              "offset": "0xA0",
              "size": 32,
              "description": "Message Buffer 2 CS Register"
            },
            "ID2": {
              "offset": "0xA4",
              "size": 32,
              "description": "Message Buffer 2 ID Register"
            },
            "WORD02": {
              "offset": "0xA8",
              "size": 32,
              "description": "Message Buffer 2 WORD0 Register"
            },
            "WORD12": {
              "offset": "0xAC",
              "size": 32,
              "description": "Message Buffer 2 WORD1 Register"
            },
            "CS3": {
              "offset": "0xB0",
              "size": 32,
              "description": "Message Buffer 3 CS Register"
            },
            "ID3": {
              "offset": "0xB4",
              "size": 32,
              "description": "Message Buffer 3 ID Register"
            },
            "WORD03": {
              "offset": "0xB8",
              "size": 32,
              "description": "Message Buffer 3 WORD0 Register"
            },
            "WORD13": {
              "offset": "0xBC",
              "size": 32,
              "description": "Message Buffer 3 WORD1 Register"
            },
            "CS4": {
              "offset": "0xC0",
              "size": 32,
              "description": "Message Buffer 4 CS Register"
            },
            "ID4": {
              "offset": "0xC4",
              "size": 32,
              "description": "Message Buffer 4 ID Register"
            },
            "WORD04": {
              "offset": "0xC8",
              "size": 32,
              "description": "Message Buffer 4 WORD0 Register"
            },
            "WORD14": {
              "offset": "0xCC",
              "size": 32,
              "description": "Message Buffer 4 WORD1 Register"
            },
            "CS5": {
              "offset": "0xD0",
              "size": 32,
              "description": "Message Buffer 5 CS Register"
            },
            "ID5": {
              "offset": "0xD4",
              "size": 32,
              "description": "Message Buffer 5 ID Register"
            },
            "WORD05": {
              "offset": "0xD8",
              "size": 32,
              "description": "Message Buffer 5 WORD0 Register"
            },
            "WORD15": {
              "offset": "0xDC",
              "size": 32,
              "description": "Message Buffer 5 WORD1 Register"
            },
            "CS6": {
              "offset": "0xE0",
              "size": 32,
              "description": "Message Buffer 6 CS Register"
            },
            "ID6": {
              "offset": "0xE4",
              "size": 32,
              "description": "Message Buffer 6 ID Register"
            },
            "WORD06": {
              "offset": "0xE8",
              "size": 32,
              "description": "Message Buffer 6 WORD0 Register"
            },
            "WORD16": {
              "offset": "0xEC",
              "size": 32,
              "description": "Message Buffer 6 WORD1 Register"
            },
            "CS7": {
              "offset": "0xF0",
              "size": 32,
              "description": "Message Buffer 7 CS Register"
            },
            "ID7": {
              "offset": "0xF4",
              "size": 32,
              "description": "Message Buffer 7 ID Register"
            },
            "WORD07": {
              "offset": "0xF8",
              "size": 32,
              "description": "Message Buffer 7 WORD0 Register"
            },
            "WORD17": {
              "offset": "0xFC",
              "size": 32,
              "description": "Message Buffer 7 WORD1 Register"
            },
            "CS8": {
              "offset": "0x100",
              "size": 32,
              "description": "Message Buffer 8 CS Register"
            },
            "ID8": {
              "offset": "0x104",
              "size": 32,
              "description": "Message Buffer 8 ID Register"
            },
            "WORD08": {
              "offset": "0x108",
              "size": 32,
              "description": "Message Buffer 8 WORD0 Register"
            },
            "WORD18": {
              "offset": "0x10C",
              "size": 32,
              "description": "Message Buffer 8 WORD1 Register"
            },
            "CS9": {
              "offset": "0x110",
              "size": 32,
              "description": "Message Buffer 9 CS Register"
            },
            "ID9": {
              "offset": "0x114",
              "size": 32,
              "description": "Message Buffer 9 ID Register"
            },
            "WORD09": {
              "offset": "0x118",
              "size": 32,
              "description": "Message Buffer 9 WORD0 Register"
            },
            "WORD19": {
              "offset": "0x11C",
              "size": 32,
              "description": "Message Buffer 9 WORD1 Register"
            },
            "CS10": {
              "offset": "0x120",
              "size": 32,
              "description": "Message Buffer 10 CS Register"
            },
            "ID10": {
              "offset": "0x124",
              "size": 32,
              "description": "Message Buffer 10 ID Register"
            },
            "WORD010": {
              "offset": "0x128",
              "size": 32,
              "description": "Message Buffer 10 WORD0 Register"
            },
            "WORD110": {
              "offset": "0x12C",
              "size": 32,
              "description": "Message Buffer 10 WORD1 Register"
            },
            "CS11": {
              "offset": "0x130",
              "size": 32,
              "description": "Message Buffer 11 CS Register"
            },
            "ID11": {
              "offset": "0x134",
              "size": 32,
              "description": "Message Buffer 11 ID Register"
            },
            "WORD011": {
              "offset": "0x138",
              "size": 32,
              "description": "Message Buffer 11 WORD0 Register"
            },
            "WORD111": {
              "offset": "0x13C",
              "size": 32,
              "description": "Message Buffer 11 WORD1 Register"
            },
            "CS12": {
              "offset": "0x140",
              "size": 32,
              "description": "Message Buffer 12 CS Register"
            },
            "ID12": {
              "offset": "0x144",
              "size": 32,
              "description": "Message Buffer 12 ID Register"
            },
            "WORD012": {
              "offset": "0x148",
              "size": 32,
              "description": "Message Buffer 12 WORD0 Register"
            },
            "WORD112": {
              "offset": "0x14C",
              "size": 32,
              "description": "Message Buffer 12 WORD1 Register"
            },
            "CS13": {
              "offset": "0x150",
              "size": 32,
              "description": "Message Buffer 13 CS Register"
            },
            "ID13": {
              "offset": "0x154",
              "size": 32,
              "description": "Message Buffer 13 ID Register"
            },
            "WORD013": {
              "offset": "0x158",
              "size": 32,
              "description": "Message Buffer 13 WORD0 Register"
            },
            "WORD113": {
              "offset": "0x15C",
              "size": 32,
              "description": "Message Buffer 13 WORD1 Register"
            },
            "CS14": {
              "offset": "0x160",
              "size": 32,
              "description": "Message Buffer 14 CS Register"
            },
            "ID14": {
              "offset": "0x164",
              "size": 32,
              "description": "Message Buffer 14 ID Register"
            },
            "WORD014": {
              "offset": "0x168",
              "size": 32,
              "description": "Message Buffer 14 WORD0 Register"
            },
            "WORD114": {
              "offset": "0x16C",
              "size": 32,
              "description": "Message Buffer 14 WORD1 Register"
            },
            "CS15": {
              "offset": "0x170",
              "size": 32,
              "description": "Message Buffer 15 CS Register"
            },
            "ID15": {
              "offset": "0x174",
              "size": 32,
              "description": "Message Buffer 15 ID Register"
            },
            "WORD015": {
              "offset": "0x178",
              "size": 32,
              "description": "Message Buffer 15 WORD0 Register"
            },
            "WORD115": {
              "offset": "0x17C",
              "size": 32,
              "description": "Message Buffer 15 WORD1 Register"
            },
            "RXIMR%s": {
              "offset": "0x880",
              "size": 32,
              "description": "Rx Individual Mask Registers"
            }
          },
          "bits": {
            "MCR": {
              "MAXMB": {
                "bit": 0,
                "description": "Number Of The Last Message Buffer",
                "width": 7
              },
              "IDAM": {
                "bit": 8,
                "description": "ID Acceptance Mode",
                "width": 2
              },
              "AEN": {
                "bit": 12,
                "description": "Abort Enable"
              },
              "LPRIOEN": {
                "bit": 13,
                "description": "Local Priority Enable"
              },
              "DMA": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "IRMQ": {
                "bit": 16,
                "description": "Individual Rx Masking And Queue Enable"
              },
              "SRXDIS": {
                "bit": 17,
                "description": "Self Reception Disable"
              },
              "DOZE": {
                "bit": 18,
                "description": "Doze Mode Enable"
              },
              "WAKSRC": {
                "bit": 19,
                "description": "Wake Up Source"
              },
              "LPMACK": {
                "bit": 20,
                "description": "Low-Power Mode Acknowledge"
              },
              "WRNEN": {
                "bit": 21,
                "description": "Warning Interrupt Enable"
              },
              "SLFWAK": {
                "bit": 22,
                "description": "Self Wake Up"
              },
              "SUPV": {
                "bit": 23,
                "description": "Supervisor Mode"
              },
              "FRZACK": {
                "bit": 24,
                "description": "Freeze Mode Acknowledge"
              },
              "SOFTRST": {
                "bit": 25,
                "description": "Soft Reset"
              },
              "WAKMSK": {
                "bit": 26,
                "description": "Wake Up Interrupt Mask"
              },
              "NOTRDY": {
                "bit": 27,
                "description": "FlexCAN Not Ready"
              },
              "HALT": {
                "bit": 28,
                "description": "Halt FlexCAN"
              },
              "RFEN": {
                "bit": 29,
                "description": "Rx FIFO Enable"
              },
              "FRZ": {
                "bit": 30,
                "description": "Freeze Enable"
              },
              "MDIS": {
                "bit": 31,
                "description": "Module Disable"
              }
            },
            "CTRL1": {
              "PROPSEG": {
                "bit": 0,
                "description": "Propagation Segment",
                "width": 3
              },
              "LOM": {
                "bit": 3,
                "description": "Listen-Only Mode"
              },
              "LBUF": {
                "bit": 4,
                "description": "Lowest Buffer Transmitted First"
              },
              "TSYN": {
                "bit": 5,
                "description": "Timer Sync"
              },
              "BOFFREC": {
                "bit": 6,
                "description": "Bus Off Recovery"
              },
              "SMP": {
                "bit": 7,
                "description": "CAN Bit Sampling"
              },
              "RWRNMSK": {
                "bit": 10,
                "description": "Rx Warning Interrupt Mask"
              },
              "TWRNMSK": {
                "bit": 11,
                "description": "Tx Warning Interrupt Mask"
              },
              "LPB": {
                "bit": 12,
                "description": "Loop Back Mode"
              },
              "CLKSRC": {
                "bit": 13,
                "description": "CAN Engine Clock Source"
              },
              "ERRMSK": {
                "bit": 14,
                "description": "Error Interrupt Mask"
              },
              "BOFFMSK": {
                "bit": 15,
                "description": "Bus Off Interrupt Mask"
              },
              "PSEG2": {
                "bit": 16,
                "description": "Phase Segment 2",
                "width": 3
              },
              "PSEG1": {
                "bit": 19,
                "description": "Phase Segment 1",
                "width": 3
              },
              "RJW": {
                "bit": 22,
                "description": "Resync Jump Width",
                "width": 2
              },
              "PRESDIV": {
                "bit": 24,
                "description": "Prescaler Division Factor",
                "width": 8
              }
            },
            "TIMER": {
              "TIMER": {
                "bit": 0,
                "description": "Timer Value",
                "width": 16
              }
            },
            "RXMGMASK": {
              "MG": {
                "bit": 0,
                "description": "Rx Mailboxes Global Mask Bits",
                "width": 32
              }
            },
            "RX14MASK": {
              "RX14M": {
                "bit": 0,
                "description": "Rx Buffer 14 Mask Bits",
                "width": 32
              }
            },
            "RX15MASK": {
              "RX15M": {
                "bit": 0,
                "description": "Rx Buffer 15 Mask Bits",
                "width": 32
              }
            },
            "ECR": {
              "TXERRCNT": {
                "bit": 0,
                "description": "Transmit Error Counter",
                "width": 8
              },
              "RXERRCNT": {
                "bit": 8,
                "description": "Receive Error Counter",
                "width": 8
              }
            },
            "ESR1": {
              "WAKINT": {
                "bit": 0,
                "description": "Wake-Up Interrupt"
              },
              "ERRINT": {
                "bit": 1,
                "description": "Error Interrupt"
              },
              "BOFFINT": {
                "bit": 2,
                "description": "Bus Off Interrupt"
              },
              "RX": {
                "bit": 3,
                "description": "FlexCAN In Reception"
              },
              "FLTCONF": {
                "bit": 4,
                "description": "Fault Confinement State",
                "width": 2
              },
              "TX": {
                "bit": 6,
                "description": "FlexCAN In Transmission"
              },
              "IDLE": {
                "bit": 7,
                "description": "This bit indicates when CAN bus is in IDLE state"
              },
              "RXWRN": {
                "bit": 8,
                "description": "Rx Error Warning"
              },
              "TXWRN": {
                "bit": 9,
                "description": "TX Error Warning"
              },
              "STFERR": {
                "bit": 10,
                "description": "Stuffing Error"
              },
              "FRMERR": {
                "bit": 11,
                "description": "Form Error"
              },
              "CRCERR": {
                "bit": 12,
                "description": "Cyclic Redundancy Check Error"
              },
              "ACKERR": {
                "bit": 13,
                "description": "Acknowledge Error"
              },
              "BIT0ERR": {
                "bit": 14,
                "description": "Bit0 Error"
              },
              "BIT1ERR": {
                "bit": 15,
                "description": "Bit1 Error"
              },
              "RWRNINT": {
                "bit": 16,
                "description": "Rx Warning Interrupt Flag"
              },
              "TWRNINT": {
                "bit": 17,
                "description": "Tx Warning Interrupt Flag"
              },
              "SYNCH": {
                "bit": 18,
                "description": "CAN Synchronization Status"
              },
              "BOFFDONEINT": {
                "bit": 19,
                "description": "Bus Off Done Interrupt"
              },
              "ERROVR": {
                "bit": 21,
                "description": "Error Overrun bit"
              }
            },
            "IMASK1": {
              "BUF31TO0M": {
                "bit": 0,
                "description": "Buffer MB i Mask",
                "width": 32
              }
            },
            "IFLAG1": {
              "BUF0I": {
                "bit": 0,
                "description": "Buffer MB0 Interrupt Or Clear FIFO bit"
              },
              "BUF4TO1I": {
                "bit": 1,
                "description": "Buffer MB i Interrupt Or \"reserved\"",
                "width": 4
              },
              "BUF5I": {
                "bit": 5,
                "description": "Buffer MB5 Interrupt Or \"Frames available in Rx FIFO\""
              },
              "BUF6I": {
                "bit": 6,
                "description": "Buffer MB6 Interrupt Or \"Rx FIFO Warning\""
              },
              "BUF7I": {
                "bit": 7,
                "description": "Buffer MB7 Interrupt Or \"Rx FIFO Overflow\""
              },
              "BUF31TO8I": {
                "bit": 8,
                "description": "Buffer MBi Interrupt",
                "width": 24
              }
            },
            "CTRL2": {
              "EACEN": {
                "bit": 16,
                "description": "Entire Frame Arbitration Field Comparison Enable For Rx Mailboxes"
              },
              "RRS": {
                "bit": 17,
                "description": "Remote Request Storing"
              },
              "MRP": {
                "bit": 18,
                "description": "Mailboxes Reception Priority"
              },
              "TASD": {
                "bit": 19,
                "description": "Tx Arbitration Start Delay",
                "width": 5
              },
              "RFFN": {
                "bit": 24,
                "description": "Number Of Rx FIFO Filters",
                "width": 4
              },
              "BOFFDONEMSK": {
                "bit": 30,
                "description": "Bus Off Done Interrupt Mask"
              }
            },
            "ESR2": {
              "IMB": {
                "bit": 13,
                "description": "Inactive Mailbox"
              },
              "VPS": {
                "bit": 14,
                "description": "Valid Priority Status"
              },
              "LPTM": {
                "bit": 16,
                "description": "Lowest Priority Tx Mailbox",
                "width": 7
              }
            },
            "CRCR": {
              "TXCRC": {
                "bit": 0,
                "description": "Transmitted CRC value",
                "width": 15
              },
              "MBCRC": {
                "bit": 16,
                "description": "CRC Mailbox",
                "width": 7
              }
            },
            "RXFGMASK": {
              "FGM": {
                "bit": 0,
                "description": "Rx FIFO Global Mask Bits",
                "width": 32
              }
            },
            "RXFIR": {
              "IDHIT": {
                "bit": 0,
                "description": "Identifier Acceptance Filter Hit Indicator",
                "width": 9
              }
            },
            "CBT": {
              "EPSEG2": {
                "bit": 0,
                "description": "Extended Phase Segment 2",
                "width": 5
              },
              "EPSEG1": {
                "bit": 5,
                "description": "Extended Phase Segment 1",
                "width": 5
              },
              "EPROPSEG": {
                "bit": 10,
                "description": "Extended Propagation Segment",
                "width": 6
              },
              "ERJW": {
                "bit": 16,
                "description": "Extended Resync Jump Width",
                "width": 4
              },
              "EPRESDIV": {
                "bit": 21,
                "description": "Extended Prescaler Division Factor",
                "width": 10
              },
              "BTF": {
                "bit": 31,
                "description": "Bit Timing Format Enable"
              }
            },
            "CS0": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID0": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD00": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD10": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS1": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID1": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD01": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD11": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS2": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID2": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD02": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD12": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS3": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID3": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD03": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD13": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS4": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID4": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD04": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD14": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS5": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID5": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD05": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD15": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS6": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID6": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD06": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD16": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS7": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID7": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD07": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD17": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS8": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID8": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD08": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD18": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS9": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID9": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD09": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD19": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS10": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID10": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD010": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD110": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS11": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID11": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD011": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD111": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS12": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID12": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD012": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD112": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS13": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID13": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD013": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD113": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS14": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID14": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD014": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD114": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS15": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID15": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD015": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD115": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "RXIMR%s": {
              "MI": {
                "bit": 0,
                "description": "Individual Mask Bits",
                "width": 32
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x4002C000",
              "irq": 26
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Configuration Register"
            },
            "TCR": {
              "offset": "0x08",
              "size": 32,
              "description": "Transfer Count Register"
            },
            "CTAR%s": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock and Transfer Attributes Register (In Master Mode)"
            },
            "CTAR_SLAVE": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock and Transfer Attributes Register (In Slave Mode)"
            },
            "SR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Status Register"
            },
            "RSER": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA/Interrupt Request Select and Enable Register"
            },
            "PUSHR": {
              "offset": "0x34",
              "size": 32,
              "description": "PUSH TX FIFO Register In Master Mode"
            },
            "PUSHR_SLAVE": {
              "offset": "0x34",
              "size": 32,
              "description": "PUSH TX FIFO Register In Slave Mode"
            },
            "POPR": {
              "offset": "0x38",
              "size": 32,
              "description": "POP RX FIFO Register"
            },
            "TXFR%s": {
              "offset": "0x3C",
              "size": 32,
              "description": "Transmit FIFO Registers"
            },
            "RXFR%s": {
              "offset": "0x7C",
              "size": 32,
              "description": "Receive FIFO Registers"
            }
          },
          "bits": {
            "MCR": {
              "HALT": {
                "bit": 0,
                "description": "Halt"
              },
              "SMPL_PT": {
                "bit": 8,
                "description": "Sample Point",
                "width": 2
              },
              "CLR_RXF": {
                "bit": 10,
                "description": "CLR_RXF"
              },
              "CLR_TXF": {
                "bit": 11,
                "description": "Clear TX FIFO"
              },
              "DIS_RXF": {
                "bit": 12,
                "description": "Disable Receive FIFO"
              },
              "DIS_TXF": {
                "bit": 13,
                "description": "Disable Transmit FIFO"
              },
              "MDIS": {
                "bit": 14,
                "description": "Module Disable"
              },
              "DOZE": {
                "bit": 15,
                "description": "Doze Enable"
              },
              "PCSIS": {
                "bit": 16,
                "description": "Peripheral Chip Select x Inactive State",
                "width": 6
              },
              "ROOE": {
                "bit": 24,
                "description": "Receive FIFO Overflow Overwrite Enable"
              },
              "PCSSE": {
                "bit": 25,
                "description": "Peripheral Chip Select Strobe Enable"
              },
              "MTFE": {
                "bit": 26,
                "description": "Modified Transfer Format Enable"
              },
              "FRZ": {
                "bit": 27,
                "description": "Freeze"
              },
              "DCONF": {
                "bit": 28,
                "description": "SPI Configuration.",
                "width": 2
              },
              "CONT_SCKE": {
                "bit": 30,
                "description": "Continuous SCK Enable"
              },
              "MSTR": {
                "bit": 31,
                "description": "Master/Slave Mode Select"
              }
            },
            "TCR": {
              "SPI_TCNT": {
                "bit": 16,
                "description": "SPI Transfer Counter",
                "width": 16
              }
            },
            "CTAR%s": {
              "BR": {
                "bit": 0,
                "description": "Baud Rate Scaler",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Delay After Transfer Scaler",
                "width": 4
              },
              "ASC": {
                "bit": 8,
                "description": "After SCK Delay Scaler",
                "width": 4
              },
              "CSSCK": {
                "bit": 12,
                "description": "PCS to SCK Delay Scaler",
                "width": 4
              },
              "PBR": {
                "bit": 16,
                "description": "Baud Rate Prescaler",
                "width": 2
              },
              "PDT": {
                "bit": 18,
                "description": "Delay after Transfer Prescaler",
                "width": 2
              },
              "PASC": {
                "bit": 20,
                "description": "After SCK Delay Prescaler",
                "width": 2
              },
              "PCSSCK": {
                "bit": 22,
                "description": "PCS to SCK Delay Prescaler",
                "width": 2
              },
              "LSBFE": {
                "bit": 24,
                "description": "LSB First"
              },
              "CPHA": {
                "bit": 25,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 26,
                "description": "Clock Polarity"
              },
              "FMSZ": {
                "bit": 27,
                "description": "Frame Size",
                "width": 4
              },
              "DBR": {
                "bit": 31,
                "description": "Double Baud Rate"
              }
            },
            "CTAR_SLAVE": {
              "CPHA": {
                "bit": 25,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 26,
                "description": "Clock Polarity"
              },
              "FMSZ": {
                "bit": 27,
                "description": "Frame Size",
                "width": 4
              }
            },
            "SR": {
              "POPNXTPTR": {
                "bit": 0,
                "description": "Pop Next Pointer",
                "width": 4
              },
              "RXCTR": {
                "bit": 4,
                "description": "RX FIFO Counter",
                "width": 4
              },
              "TXNXTPTR": {
                "bit": 8,
                "description": "Transmit Next Pointer",
                "width": 4
              },
              "TXCTR": {
                "bit": 12,
                "description": "TX FIFO Counter",
                "width": 4
              },
              "RFDF": {
                "bit": 17,
                "description": "Receive FIFO Drain Flag"
              },
              "RFOF": {
                "bit": 19,
                "description": "Receive FIFO Overflow Flag"
              },
              "TFFF": {
                "bit": 25,
                "description": "Transmit FIFO Fill Flag"
              },
              "TFUF": {
                "bit": 27,
                "description": "Transmit FIFO Underflow Flag"
              },
              "EOQF": {
                "bit": 28,
                "description": "End of Queue Flag"
              },
              "TXRXS": {
                "bit": 30,
                "description": "TX and RX Status"
              },
              "TCF": {
                "bit": 31,
                "description": "Transfer Complete Flag"
              }
            },
            "RSER": {
              "RFDF_DIRS": {
                "bit": 16,
                "description": "Receive FIFO Drain DMA or Interrupt Request Select"
              },
              "RFDF_RE": {
                "bit": 17,
                "description": "Receive FIFO Drain Request Enable"
              },
              "RFOF_RE": {
                "bit": 19,
                "description": "Receive FIFO Overflow Request Enable"
              },
              "TFFF_DIRS": {
                "bit": 24,
                "description": "Transmit FIFO Fill DMA or Interrupt Request Select"
              },
              "TFFF_RE": {
                "bit": 25,
                "description": "Transmit FIFO Fill Request Enable"
              },
              "TFUF_RE": {
                "bit": 27,
                "description": "Transmit FIFO Underflow Request Enable"
              },
              "EOQF_RE": {
                "bit": 28,
                "description": "Finished Request Enable"
              },
              "TCF_RE": {
                "bit": 31,
                "description": "Transmission Complete Request Enable"
              }
            },
            "PUSHR": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "PCS": {
                "bit": 16,
                "description": "Select which PCS signals are to be asserted for the transfer",
                "width": 6
              },
              "CTCNT": {
                "bit": 26,
                "description": "Clear Transfer Counter"
              },
              "EOQ": {
                "bit": 27,
                "description": "End Of Queue"
              },
              "CTAS": {
                "bit": 28,
                "description": "Clock and Transfer Attributes Select",
                "width": 3
              },
              "CONT": {
                "bit": 31,
                "description": "Continuous Peripheral Chip Select Enable"
              }
            },
            "PUSHR_SLAVE": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              }
            },
            "POPR": {
              "RXDATA": {
                "bit": 0,
                "description": "Received Data",
                "width": 32
              }
            },
            "TXFR%s": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "TXCMD_TXDATA": {
                "bit": 16,
                "description": "Transmit Command or Transmit Data",
                "width": 16
              }
            },
            "RXFR%s": {
              "RXDATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 32
              }
            }
          }
        },
        "PDB0": {
          "instances": [
            {
              "name": "PDB0",
              "base": "0x40036000",
              "irq": 52
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Modulus register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter register"
            },
            "IDLY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Delay register"
            },
            "CHC1": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Control register 1"
            },
            "CHS": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel n Status register"
            },
            "CHDLY0": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel n Delay 0 register"
            },
            "CHDLY1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel n Delay 1 register"
            },
            "CHDLY2": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel n Delay 2 register"
            },
            "CHDLY3": {
              "offset": "0x24",
              "size": 32,
              "description": "Channel n Delay 3 register"
            },
            "DACINTC": {
              "offset": "0x150",
              "size": 32,
              "description": "DAC Interval Trigger n Control register"
            },
            "DACINT": {
              "offset": "0x154",
              "size": 32,
              "description": "DAC Interval n register"
            },
            "POEN": {
              "offset": "0x190",
              "size": 32,
              "description": "Pulse-Out n Enable register"
            },
            "PO%sDLY": {
              "offset": "0x194",
              "size": 32,
              "description": "Pulse-Out n Delay register"
            }
          },
          "bits": {
            "SC": {
              "LDOK": {
                "bit": 0,
                "description": "Load OK"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous Mode Enable"
              },
              "MULT": {
                "bit": 2,
                "description": "Multiplication Factor Select for Prescaler",
                "width": 2
              },
              "PDBIE": {
                "bit": 5,
                "description": "PDB Interrupt Enable"
              },
              "PDBIF": {
                "bit": 6,
                "description": "PDB Interrupt Flag"
              },
              "PDBEN": {
                "bit": 7,
                "description": "PDB Enable"
              },
              "TRGSEL": {
                "bit": 8,
                "description": "Trigger Input Source Select",
                "width": 4
              },
              "PRESCALER": {
                "bit": 12,
                "description": "Prescaler Divider Select",
                "width": 3
              },
              "DMAEN": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "PDBEIE": {
                "bit": 17,
                "description": "PDB Sequence Error Interrupt Enable"
              },
              "LDMOD": {
                "bit": 18,
                "description": "Load Mode Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "PDB Modulus",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "PDB Counter",
                "width": 16
              }
            },
            "IDLY": {
              "IDLY": {
                "bit": 0,
                "description": "PDB Interrupt Delay",
                "width": 16
              }
            },
            "CHC1": {
              "EN": {
                "bit": 0,
                "description": "PDB Channel Pre-Trigger Enable",
                "width": 8
              },
              "TOS": {
                "bit": 8,
                "description": "PDB Channel Pre-Trigger Output Select",
                "width": 8
              },
              "BB": {
                "bit": 16,
                "description": "PDB Channel Pre-Trigger Back-to-Back Operation Enable",
                "width": 8
              }
            },
            "CHS": {
              "ERR": {
                "bit": 0,
                "description": "PDB Channel Sequence Error Flags",
                "width": 8
              },
              "CF": {
                "bit": 16,
                "description": "PDB Channel Flags",
                "width": 8
              }
            },
            "CHDLY0": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CHDLY1": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CHDLY2": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CHDLY3": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "DACINTC": {
              "TOE": {
                "bit": 0,
                "description": "DAC Interval Trigger Enable"
              },
              "EXT": {
                "bit": 1,
                "description": "DAC External Trigger Input Enable"
              }
            },
            "DACINT": {
              "INT": {
                "bit": 0,
                "description": "DAC Interval",
                "width": 16
              }
            },
            "POEN": {
              "POEN": {
                "bit": 0,
                "description": "PDB Pulse-Out Enable",
                "width": 8
              }
            },
            "PO%sDLY": {
              "DLY2": {
                "bit": 0,
                "description": "PDB Pulse-Out Delay 2",
                "width": 16
              },
              "DLY1": {
                "bit": 16,
                "description": "PDB Pulse-Out Delay 1",
                "width": 16
              }
            }
          }
        },
        "PDB1": {
          "instances": [
            {
              "name": "PDB1",
              "base": "0x40031000",
              "irq": 55
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Modulus register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter register"
            },
            "IDLY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Delay register"
            },
            "CHC1": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Control register 1"
            },
            "CHS": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel n Status register"
            },
            "CHDLY0": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel n Delay 0 register"
            },
            "CHDLY1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel n Delay 1 register"
            },
            "CHDLY2": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel n Delay 2 register"
            },
            "CHDLY3": {
              "offset": "0x24",
              "size": 32,
              "description": "Channel n Delay 3 register"
            },
            "DACINTC": {
              "offset": "0x150",
              "size": 32,
              "description": "DAC Interval Trigger n Control register"
            },
            "DACINT": {
              "offset": "0x154",
              "size": 32,
              "description": "DAC Interval n register"
            },
            "POEN": {
              "offset": "0x190",
              "size": 32,
              "description": "Pulse-Out n Enable register"
            },
            "PO%sDLY": {
              "offset": "0x194",
              "size": 32,
              "description": "Pulse-Out n Delay register"
            }
          },
          "bits": {
            "SC": {
              "LDOK": {
                "bit": 0,
                "description": "Load OK"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous Mode Enable"
              },
              "MULT": {
                "bit": 2,
                "description": "Multiplication Factor Select for Prescaler",
                "width": 2
              },
              "PDBIE": {
                "bit": 5,
                "description": "PDB Interrupt Enable"
              },
              "PDBIF": {
                "bit": 6,
                "description": "PDB Interrupt Flag"
              },
              "PDBEN": {
                "bit": 7,
                "description": "PDB Enable"
              },
              "TRGSEL": {
                "bit": 8,
                "description": "Trigger Input Source Select",
                "width": 4
              },
              "PRESCALER": {
                "bit": 12,
                "description": "Prescaler Divider Select",
                "width": 3
              },
              "DMAEN": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "PDBEIE": {
                "bit": 17,
                "description": "PDB Sequence Error Interrupt Enable"
              },
              "LDMOD": {
                "bit": 18,
                "description": "Load Mode Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "PDB Modulus",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "PDB Counter",
                "width": 16
              }
            },
            "IDLY": {
              "IDLY": {
                "bit": 0,
                "description": "PDB Interrupt Delay",
                "width": 16
              }
            },
            "CHC1": {
              "EN": {
                "bit": 0,
                "description": "PDB Channel Pre-Trigger Enable",
                "width": 8
              },
              "TOS": {
                "bit": 8,
                "description": "PDB Channel Pre-Trigger Output Select",
                "width": 8
              },
              "BB": {
                "bit": 16,
                "description": "PDB Channel Pre-Trigger Back-to-Back Operation Enable",
                "width": 8
              }
            },
            "CHS": {
              "ERR": {
                "bit": 0,
                "description": "PDB Channel Sequence Error Flags",
                "width": 8
              },
              "CF": {
                "bit": 16,
                "description": "PDB Channel Flags",
                "width": 8
              }
            },
            "CHDLY0": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CHDLY1": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CHDLY2": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CHDLY3": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "DACINTC": {
              "TOE": {
                "bit": 0,
                "description": "DAC Interval Trigger Enable"
              },
              "EXT": {
                "bit": 1,
                "description": "DAC External Trigger Input Enable"
              }
            },
            "DACINT": {
              "INT": {
                "bit": 0,
                "description": "DAC Interval",
                "width": 16
              }
            },
            "POEN": {
              "POEN": {
                "bit": 0,
                "description": "PDB Pulse-Out Enable",
                "width": 8
              }
            },
            "PO%sDLY": {
              "DLY2": {
                "bit": 0,
                "description": "PDB Pulse-Out Delay 2",
                "width": 16
              },
              "DLY1": {
                "bit": 16,
                "description": "PDB Pulse-Out Delay 1",
                "width": 16
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40032000"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "CRC Data register"
            },
            "DATAL": {
              "offset": "0x00",
              "size": 16,
              "description": "CRC_DATAL register."
            },
            "DATALL": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC_DATALL register."
            },
            "DATALU": {
              "offset": "0x01",
              "size": 8,
              "description": "CRC_DATALU register."
            },
            "DATAH": {
              "offset": "0x02",
              "size": 16,
              "description": "CRC_DATAH register."
            },
            "DATAHL": {
              "offset": "0x02",
              "size": 8,
              "description": "CRC_DATAHL register."
            },
            "DATAHU": {
              "offset": "0x03",
              "size": 8,
              "description": "CRC_DATAHU register."
            },
            "GPOLY": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Polynomial register"
            },
            "GPOLYL": {
              "offset": "0x04",
              "size": 16,
              "description": "CRC_GPOLYL register."
            },
            "GPOLYLL": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC_GPOLYLL register."
            },
            "GPOLYLU": {
              "offset": "0x05",
              "size": 8,
              "description": "CRC_GPOLYLU register."
            },
            "GPOLYH": {
              "offset": "0x06",
              "size": 16,
              "description": "CRC_GPOLYH register."
            },
            "GPOLYHL": {
              "offset": "0x06",
              "size": 8,
              "description": "CRC_GPOLYHL register."
            },
            "GPOLYHU": {
              "offset": "0x07",
              "size": 8,
              "description": "CRC_GPOLYHU register."
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Control register"
            },
            "CTRLHU": {
              "offset": "0x0B",
              "size": 8,
              "description": "CRC_CTRLHU register."
            }
          },
          "bits": {
            "DATA": {
              "LL": {
                "bit": 0,
                "description": "CRC Low Lower Byte",
                "width": 8
              },
              "LU": {
                "bit": 8,
                "description": "CRC Low Upper Byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "CRC High Lower Byte",
                "width": 8
              },
              "HU": {
                "bit": 24,
                "description": "CRC High Upper Byte",
                "width": 8
              }
            },
            "DATAL": {
              "DATAL": {
                "bit": 0,
                "description": "DATAL stores the lower 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATALL": {
              "DATALL": {
                "bit": 0,
                "description": "CRCLL stores the first 8 bits of the 32 bit DATA",
                "width": 8
              }
            },
            "DATALU": {
              "DATALU": {
                "bit": 0,
                "description": "DATALL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAH": {
              "DATAH": {
                "bit": 0,
                "description": "DATAH stores the high 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATAHL": {
              "DATAHL": {
                "bit": 0,
                "description": "DATAHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAHU": {
              "DATAHU": {
                "bit": 0,
                "description": "DATAHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLY": {
              "LOW": {
                "bit": 0,
                "description": "Low Polynominal Half-word",
                "width": 16
              },
              "HIGH": {
                "bit": 16,
                "description": "High Polynominal Half-word",
                "width": 16
              }
            },
            "GPOLYL": {
              "GPOLYL": {
                "bit": 0,
                "description": "POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYLL": {
              "GPOLYLL": {
                "bit": 0,
                "description": "POLYLL stores the first 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYLU": {
              "GPOLYLU": {
                "bit": 0,
                "description": "POLYLL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYH": {
              "GPOLYH": {
                "bit": 0,
                "description": "POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYHL": {
              "GPOLYHL": {
                "bit": 0,
                "description": "POLYHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYHU": {
              "GPOLYHU": {
                "bit": 0,
                "description": "POLYHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CTRL": {
              "TCRC": {
                "bit": 24,
                "description": "Width of CRC protocol."
              },
              "WAS": {
                "bit": 25,
                "description": "Write CRC Data Register As Seed"
              },
              "FXOR": {
                "bit": 26,
                "description": "Complement Read Of CRC Data Register"
              },
              "TOTR": {
                "bit": 28,
                "description": "Type Of Transpose For Read",
                "width": 2
              },
              "TOT": {
                "bit": 30,
                "description": "Type Of Transpose For Writes",
                "width": 2
              }
            },
            "CTRLHU": {
              "TCRC": {
                "bit": 0,
                "description": "no description available"
              },
              "WAS": {
                "bit": 1,
                "description": "no description available"
              },
              "FXOR": {
                "bit": 2,
                "description": "no description available"
              },
              "TOTR": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "TOT": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "PWMA",
              "base": "0x40033000",
              "irq": 81
            }
          ],
          "registers": {
            "SM%sCNT": {
              "offset": "0x00",
              "size": 16,
              "description": "Counter Register"
            },
            "SM%sINIT": {
              "offset": "0x02",
              "size": 16,
              "description": "Initial Count Register"
            },
            "SM%sCTRL2": {
              "offset": "0x04",
              "size": 16,
              "description": "Control 2 Register"
            },
            "SM%sCTRL": {
              "offset": "0x06",
              "size": 16,
              "description": "Control Register"
            },
            "SM%sVAL0": {
              "offset": "0x0A",
              "size": 16,
              "description": "Value Register 0"
            },
            "SM%sFRACVAL1": {
              "offset": "0x0C",
              "size": 16,
              "description": "Fractional Value Register 1"
            },
            "SM%sVAL1": {
              "offset": "0x0E",
              "size": 16,
              "description": "Value Register 1"
            },
            "SM%sFRACVAL2": {
              "offset": "0x10",
              "size": 16,
              "description": "Fractional Value Register 2"
            },
            "SM%sVAL2": {
              "offset": "0x12",
              "size": 16,
              "description": "Value Register 2"
            },
            "SM%sFRACVAL3": {
              "offset": "0x14",
              "size": 16,
              "description": "Fractional Value Register 3"
            },
            "SM%sVAL3": {
              "offset": "0x16",
              "size": 16,
              "description": "Value Register 3"
            },
            "SM%sFRACVAL4": {
              "offset": "0x18",
              "size": 16,
              "description": "Fractional Value Register 4"
            },
            "SM%sVAL4": {
              "offset": "0x1A",
              "size": 16,
              "description": "Value Register 4"
            },
            "SM%sFRACVAL5": {
              "offset": "0x1C",
              "size": 16,
              "description": "Fractional Value Register 5"
            },
            "SM%sVAL5": {
              "offset": "0x1E",
              "size": 16,
              "description": "Value Register 5"
            },
            "SM%sFRCTRL": {
              "offset": "0x20",
              "size": 16,
              "description": "Fractional Control Register"
            },
            "SM%sOCTRL": {
              "offset": "0x22",
              "size": 16,
              "description": "Output Control Register"
            },
            "SM%sSTS": {
              "offset": "0x24",
              "size": 16,
              "description": "Status Register"
            },
            "SM%sINTEN": {
              "offset": "0x26",
              "size": 16,
              "description": "Interrupt Enable Register"
            },
            "SM%sDMAEN": {
              "offset": "0x28",
              "size": 16,
              "description": "DMA Enable Register"
            },
            "SM%sTCTRL": {
              "offset": "0x2A",
              "size": 16,
              "description": "Output Trigger Control Register"
            },
            "SM%sDISMAP0": {
              "offset": "0x2C",
              "size": 16,
              "description": "Fault Disable Mapping Register 0"
            },
            "SM%sDISMAP1": {
              "offset": "0x2E",
              "size": 16,
              "description": "Fault Disable Mapping Register 1"
            },
            "SM%sDTCNT0": {
              "offset": "0x30",
              "size": 16,
              "description": "Deadtime Count Register 0"
            },
            "SM%sDTCNT1": {
              "offset": "0x32",
              "size": 16,
              "description": "Deadtime Count Register 1"
            },
            "SM%sCAPTCTRLA": {
              "offset": "0x34",
              "size": 16,
              "description": "Capture Control A Register"
            },
            "SM%sCAPTCOMPA": {
              "offset": "0x36",
              "size": 16,
              "description": "Capture Compare A Register"
            },
            "SM%sCAPTCTRLB": {
              "offset": "0x38",
              "size": 16,
              "description": "Capture Control B Register"
            },
            "SM%sCAPTCOMPB": {
              "offset": "0x3A",
              "size": 16,
              "description": "Capture Compare B Register"
            },
            "SM%sCAPTCTRLX": {
              "offset": "0x3C",
              "size": 16,
              "description": "Capture Control X Register"
            },
            "SM%sCAPTCOMPX": {
              "offset": "0x3E",
              "size": 16,
              "description": "Capture Compare X Register"
            },
            "SM%sCVAL0": {
              "offset": "0x40",
              "size": 16,
              "description": "Capture Value 0 Register"
            },
            "SM%sCVAL0CYC": {
              "offset": "0x42",
              "size": 16,
              "description": "Capture Value 0 Cycle Register"
            },
            "SM%sCVAL1": {
              "offset": "0x44",
              "size": 16,
              "description": "Capture Value 1 Register"
            },
            "SM%sCVAL1CYC": {
              "offset": "0x46",
              "size": 16,
              "description": "Capture Value 1 Cycle Register"
            },
            "SM%sCVAL2": {
              "offset": "0x48",
              "size": 16,
              "description": "Capture Value 2 Register"
            },
            "SM%sCVAL2CYC": {
              "offset": "0x4A",
              "size": 16,
              "description": "Capture Value 2 Cycle Register"
            },
            "SM%sCVAL3": {
              "offset": "0x4C",
              "size": 16,
              "description": "Capture Value 3 Register"
            },
            "SM%sCVAL3CYC": {
              "offset": "0x4E",
              "size": 16,
              "description": "Capture Value 3 Cycle Register"
            },
            "SM%sCVAL4": {
              "offset": "0x50",
              "size": 16,
              "description": "Capture Value 4 Register"
            },
            "SM%sCVAL4CYC": {
              "offset": "0x52",
              "size": 16,
              "description": "Capture Value 4 Cycle Register"
            },
            "SM%sCVAL5": {
              "offset": "0x54",
              "size": 16,
              "description": "Capture Value 5 Register"
            },
            "SM%sCVAL5CYC": {
              "offset": "0x56",
              "size": 16,
              "description": "Capture Value 5 Cycle Register"
            },
            "OUTEN": {
              "offset": "0x180",
              "size": 16,
              "description": "Output Enable Register"
            },
            "MASK": {
              "offset": "0x182",
              "size": 16,
              "description": "Mask Register"
            },
            "SWCOUT": {
              "offset": "0x184",
              "size": 16,
              "description": "Software Controlled Output Register"
            },
            "DTSRCSEL": {
              "offset": "0x186",
              "size": 16,
              "description": "PWM Source Select Register"
            },
            "MCTRL": {
              "offset": "0x188",
              "size": 16,
              "description": "Master Control Register"
            },
            "MCTRL2": {
              "offset": "0x18A",
              "size": 16,
              "description": "Master Control 2 Register"
            },
            "FCTRL": {
              "offset": "0x18C",
              "size": 16,
              "description": "Fault Control Register"
            },
            "FSTS": {
              "offset": "0x18E",
              "size": 16,
              "description": "Fault Status Register"
            },
            "FFILT": {
              "offset": "0x190",
              "size": 16,
              "description": "Fault Filter Register"
            },
            "FTST": {
              "offset": "0x192",
              "size": 16,
              "description": "Fault Test Register"
            },
            "FCTRL2": {
              "offset": "0x194",
              "size": 16,
              "description": "Fault Control 2 Register"
            }
          },
          "bits": {
            "SM%sCNT": {
              "CNT": {
                "bit": 0,
                "description": "Counter Register Bits",
                "width": 16
              }
            },
            "SM%sINIT": {
              "INIT": {
                "bit": 0,
                "description": "Initial Count Register Bits",
                "width": 16
              }
            },
            "SM%sCTRL2": {
              "CLK_SEL": {
                "bit": 0,
                "description": "Clock Source Select",
                "width": 2
              },
              "RELOAD_SEL": {
                "bit": 2,
                "description": "Reload Source Select"
              },
              "FORCE_SEL": {
                "bit": 3,
                "description": "This read/write bit determines the source of the FORCE OUTPUT signal for this submodule.",
                "width": 3
              },
              "FORCE": {
                "bit": 6,
                "description": "Force Initialization"
              },
              "FRCEN": {
                "bit": 7,
                "description": "Force Initialization Enable"
              },
              "INIT_SEL": {
                "bit": 8,
                "description": "Initialization Control Select",
                "width": 2
              },
              "PWMX_INIT": {
                "bit": 10,
                "description": "PWM_X Initial Value"
              },
              "PWM45_INIT": {
                "bit": 11,
                "description": "PWM45 Initial Value"
              },
              "PWM23_INIT": {
                "bit": 12,
                "description": "PWM23 Initial Value"
              },
              "INDEP": {
                "bit": 13,
                "description": "Independent or Complementary Pair Operation"
              },
              "WAITEN": {
                "bit": 14,
                "description": "WAIT Enable"
              },
              "DBGEN": {
                "bit": 15,
                "description": "Debug Enable"
              }
            },
            "SM%sCTRL": {
              "DBLEN": {
                "bit": 0,
                "description": "Double Switching Enable"
              },
              "DBLX": {
                "bit": 1,
                "description": "PWMX Double Switching Enable"
              },
              "LDMOD": {
                "bit": 2,
                "description": "Load Mode Select"
              },
              "SPLIT": {
                "bit": 3,
                "description": "Split the DBLPWM signal to PWMA and PWMB"
              },
              "PRSC": {
                "bit": 4,
                "description": "Prescaler",
                "width": 3
              },
              "COMPMODE": {
                "bit": 7,
                "description": "Compare Mode"
              },
              "DT": {
                "bit": 8,
                "description": "Deadtime",
                "width": 2
              },
              "FULL": {
                "bit": 10,
                "description": "Full Cycle Reload"
              },
              "HALF": {
                "bit": 11,
                "description": "Half Cycle Reload"
              },
              "LDFQ": {
                "bit": 12,
                "description": "These buffered read/write bits select the PWM load frequency",
                "width": 4
              }
            },
            "SM%sVAL0": {
              "VAL0": {
                "bit": 0,
                "description": "Value Register 0",
                "width": 16
              }
            },
            "SM%sFRACVAL1": {
              "FRACVAL1": {
                "bit": 11,
                "description": "Fractional Value 1 Register",
                "width": 5
              }
            },
            "SM%sVAL1": {
              "VAL1": {
                "bit": 0,
                "description": "Value Register 1",
                "width": 16
              }
            },
            "SM%sFRACVAL2": {
              "FRACVAL2": {
                "bit": 11,
                "description": "Fractional Value 2",
                "width": 5
              }
            },
            "SM%sVAL2": {
              "VAL2": {
                "bit": 0,
                "description": "Value Register 2",
                "width": 16
              }
            },
            "SM%sFRACVAL3": {
              "FRACVAL3": {
                "bit": 11,
                "description": "Fractional Value 3",
                "width": 5
              }
            },
            "SM%sVAL3": {
              "VAL3": {
                "bit": 0,
                "description": "Value Register 3",
                "width": 16
              }
            },
            "SM%sFRACVAL4": {
              "FRACVAL4": {
                "bit": 11,
                "description": "Fractional Value 4",
                "width": 5
              }
            },
            "SM%sVAL4": {
              "VAL4": {
                "bit": 0,
                "description": "Value Register 4",
                "width": 16
              }
            },
            "SM%sFRACVAL5": {
              "FRACVAL5": {
                "bit": 11,
                "description": "Fractional Value 5",
                "width": 5
              }
            },
            "SM%sVAL5": {
              "VAL5": {
                "bit": 0,
                "description": "Value Register 5",
                "width": 16
              }
            },
            "SM%sFRCTRL": {
              "FRAC1_EN": {
                "bit": 1,
                "description": "Fractional Cycle PWM Period Enable"
              },
              "FRAC23_EN": {
                "bit": 2,
                "description": "Fractional Cycle Placement Enable for PWM_A"
              },
              "FRAC45_EN": {
                "bit": 4,
                "description": "Fractional Cycle Placement Enable for PWM_B"
              },
              "FRAC_PU": {
                "bit": 8,
                "description": "Fractional Delay Circuit Power Up"
              },
              "TEST": {
                "bit": 15,
                "description": "Test Status Bit"
              }
            },
            "SM%sOCTRL": {
              "PWMXFS": {
                "bit": 0,
                "description": "PWM_X Fault State",
                "width": 2
              },
              "PWMBFS": {
                "bit": 2,
                "description": "PWM_B Fault State",
                "width": 2
              },
              "PWMAFS": {
                "bit": 4,
                "description": "PWM_A Fault State",
                "width": 2
              },
              "POLX": {
                "bit": 8,
                "description": "PWM_X Output Polarity"
              },
              "POLB": {
                "bit": 9,
                "description": "PWM_B Output Polarity"
              },
              "POLA": {
                "bit": 10,
                "description": "PWM_A Output Polarity"
              },
              "PWMX_IN": {
                "bit": 13,
                "description": "PWM_X Input"
              },
              "PWMB_IN": {
                "bit": 14,
                "description": "PWM_B Input"
              },
              "PWMA_IN": {
                "bit": 15,
                "description": "PWM_A Input"
              }
            },
            "SM%sSTS": {
              "CMPF": {
                "bit": 0,
                "description": "Compare Flags",
                "width": 6
              },
              "CFX0": {
                "bit": 6,
                "description": "Capture Flag X0"
              },
              "CFX1": {
                "bit": 7,
                "description": "Capture Flag X1"
              },
              "CFB0": {
                "bit": 8,
                "description": "Capture Flag B0"
              },
              "CFB1": {
                "bit": 9,
                "description": "Capture Flag B1"
              },
              "CFA0": {
                "bit": 10,
                "description": "Capture Flag A0"
              },
              "CFA1": {
                "bit": 11,
                "description": "Capture Flag A1"
              },
              "RF": {
                "bit": 12,
                "description": "Reload Flag"
              },
              "REF": {
                "bit": 13,
                "description": "Reload Error Flag"
              },
              "RUF": {
                "bit": 14,
                "description": "Registers Updated Flag"
              }
            },
            "SM%sINTEN": {
              "CMPIE": {
                "bit": 0,
                "description": "Compare Interrupt Enables",
                "width": 6
              },
              "CX0IE": {
                "bit": 6,
                "description": "Capture X 0 Interrupt Enable"
              },
              "CX1IE": {
                "bit": 7,
                "description": "Capture X 1 Interrupt Enable"
              },
              "CB0IE": {
                "bit": 8,
                "description": "Capture B 0 Interrupt Enable"
              },
              "CB1IE": {
                "bit": 9,
                "description": "Capture B 1 Interrupt Enable"
              },
              "CA0IE": {
                "bit": 10,
                "description": "Capture A 0 Interrupt Enable"
              },
              "CA1IE": {
                "bit": 11,
                "description": "Capture A 1 Interrupt Enable"
              },
              "RIE": {
                "bit": 12,
                "description": "Reload Interrupt Enable"
              },
              "REIE": {
                "bit": 13,
                "description": "Reload Error Interrupt Enable"
              }
            },
            "SM%sDMAEN": {
              "CX0DE": {
                "bit": 0,
                "description": "Capture X0 FIFO DMA Enable"
              },
              "CX1DE": {
                "bit": 1,
                "description": "Capture X1 FIFO DMA Enable"
              },
              "CB0DE": {
                "bit": 2,
                "description": "Capture B0 FIFO DMA Enable"
              },
              "CB1DE": {
                "bit": 3,
                "description": "Capture B1 FIFO DMA Enable"
              },
              "CA0DE": {
                "bit": 4,
                "description": "Capture A0 FIFO DMA Enable"
              },
              "CA1DE": {
                "bit": 5,
                "description": "Capture A1 FIFO DMA Enable"
              },
              "CAPTDE": {
                "bit": 6,
                "description": "Capture DMA Enable Source Select",
                "width": 2
              },
              "FAND": {
                "bit": 8,
                "description": "FIFO Watermark AND Control"
              },
              "VALDE": {
                "bit": 9,
                "description": "Value Registers DMA Enable"
              }
            },
            "SM%sTCTRL": {
              "OUT_TRIG_EN": {
                "bit": 0,
                "description": "Output Trigger Enables",
                "width": 6
              },
              "PWBOT1": {
                "bit": 14,
                "description": "Output Trigger 1 Source Select"
              },
              "PWAOT0": {
                "bit": 15,
                "description": "Output Trigger 0 Source Select"
              }
            },
            "SM%sDISMAP0": {
              "DIS0A": {
                "bit": 0,
                "description": "PWM_A Fault Disable Mask 0",
                "width": 4
              },
              "DIS0B": {
                "bit": 4,
                "description": "PWM_B Fault Disable Mask 0",
                "width": 4
              },
              "DIS0X": {
                "bit": 8,
                "description": "PWM_X Fault Disable Mask 0",
                "width": 4
              }
            },
            "SM%sDISMAP1": {
              "DIS1A": {
                "bit": 0,
                "description": "PWM_A Fault Disable Mask 1",
                "width": 4
              },
              "DIS1B": {
                "bit": 4,
                "description": "PWM_B Fault Disable Mask 1",
                "width": 4
              },
              "DIS1X": {
                "bit": 8,
                "description": "PWM_X Fault Disable Mask 1",
                "width": 4
              }
            },
            "SM%sDTCNT0": {
              "DTCNT0": {
                "bit": 0,
                "description": "The DTCNT0 field is interpreted differently depending on whether or not the fractional delays are being used (FRCNTRL[FRAC23_EN] is set)",
                "width": 16
              }
            },
            "SM%sDTCNT1": {
              "DTCNT1": {
                "bit": 0,
                "description": "The DTCNT1 field is interpreted differently depending on whether or not the fractional delays are being used (FRCNTRL[FRAC45_EN] is set)",
                "width": 16
              }
            },
            "SM%sCAPTCTRLA": {
              "ARMA": {
                "bit": 0,
                "description": "Arm A"
              },
              "ONESHOTA": {
                "bit": 1,
                "description": "One Shot Mode A"
              },
              "EDGA0": {
                "bit": 2,
                "description": "Edge A 0",
                "width": 2
              },
              "EDGA1": {
                "bit": 4,
                "description": "Edge A 1",
                "width": 2
              },
              "INP_SELA": {
                "bit": 6,
                "description": "Input Select A"
              },
              "EDGCNTA_EN": {
                "bit": 7,
                "description": "Edge Counter A Enable"
              },
              "CFAWM": {
                "bit": 8,
                "description": "Capture A FIFOs Water Mark",
                "width": 2
              },
              "CA0CNT": {
                "bit": 10,
                "description": "Capture A0 FIFO Word Count",
                "width": 3
              },
              "CA1CNT": {
                "bit": 13,
                "description": "Capture A1 FIFO Word Count",
                "width": 3
              }
            },
            "SM%sCAPTCOMPA": {
              "EDGCMPA": {
                "bit": 0,
                "description": "Edge Compare A",
                "width": 8
              },
              "EDGCNTA": {
                "bit": 8,
                "description": "Edge Counter A",
                "width": 8
              }
            },
            "SM%sCAPTCTRLB": {
              "ARMB": {
                "bit": 0,
                "description": "Arm B"
              },
              "ONESHOTB": {
                "bit": 1,
                "description": "One Shot Mode B"
              },
              "EDGB0": {
                "bit": 2,
                "description": "Edge B 0",
                "width": 2
              },
              "EDGB1": {
                "bit": 4,
                "description": "Edge B 1",
                "width": 2
              },
              "INP_SELB": {
                "bit": 6,
                "description": "Input Select B"
              },
              "EDGCNTB_EN": {
                "bit": 7,
                "description": "Edge Counter B Enable"
              },
              "CFBWM": {
                "bit": 8,
                "description": "Capture B FIFOs Water Mark",
                "width": 2
              },
              "CB0CNT": {
                "bit": 10,
                "description": "Capture B0 FIFO Word Count",
                "width": 3
              },
              "CB1CNT": {
                "bit": 13,
                "description": "Capture B1 FIFO Word Count",
                "width": 3
              }
            },
            "SM%sCAPTCOMPB": {
              "EDGCMPB": {
                "bit": 0,
                "description": "Edge Compare B",
                "width": 8
              },
              "EDGCNTB": {
                "bit": 8,
                "description": "Edge Counter B",
                "width": 8
              }
            },
            "SM%sCAPTCTRLX": {
              "ARMX": {
                "bit": 0,
                "description": "Arm X"
              },
              "ONESHOTX": {
                "bit": 1,
                "description": "One Shot Mode Aux"
              },
              "EDGX0": {
                "bit": 2,
                "description": "Edge X 0",
                "width": 2
              },
              "EDGX1": {
                "bit": 4,
                "description": "Edge X 1",
                "width": 2
              },
              "INP_SELX": {
                "bit": 6,
                "description": "Input Select X"
              },
              "EDGCNTX_EN": {
                "bit": 7,
                "description": "Edge Counter X Enable"
              },
              "CFXWM": {
                "bit": 8,
                "description": "Capture X FIFOs Water Mark",
                "width": 2
              },
              "CX0CNT": {
                "bit": 10,
                "description": "Capture X0 FIFO Word Count",
                "width": 3
              },
              "CX1CNT": {
                "bit": 13,
                "description": "Capture X1 FIFO Word Count",
                "width": 3
              }
            },
            "SM%sCAPTCOMPX": {
              "EDGCMPX": {
                "bit": 0,
                "description": "Edge Compare X",
                "width": 8
              },
              "EDGCNTX": {
                "bit": 8,
                "description": "Edge Counter X",
                "width": 8
              }
            },
            "SM%sCVAL0": {
              "CAPTVAL0": {
                "bit": 0,
                "description": "This read-only register stores the value captured from the submodule counter",
                "width": 16
              }
            },
            "SM%sCVAL0CYC": {
              "CVAL0CYC": {
                "bit": 0,
                "description": "This read-only register stores the cycle number corresponding to the value captured in CVAL0",
                "width": 4
              }
            },
            "SM%sCVAL1": {
              "CAPTVAL1": {
                "bit": 0,
                "description": "This read-only register stores the value captured from the submodule counter",
                "width": 16
              }
            },
            "SM%sCVAL1CYC": {
              "CVAL1CYC": {
                "bit": 0,
                "description": "This read-only register stores the cycle number corresponding to the value captured in CVAL1",
                "width": 4
              }
            },
            "SM%sCVAL2": {
              "CAPTVAL2": {
                "bit": 0,
                "description": "This read-only register stores the value captured from the submodule counter",
                "width": 16
              }
            },
            "SM%sCVAL2CYC": {
              "CVAL2CYC": {
                "bit": 0,
                "description": "This read-only register stores the cycle number corresponding to the value captured in CVAL2",
                "width": 4
              }
            },
            "SM%sCVAL3": {
              "CAPTVAL3": {
                "bit": 0,
                "description": "This read-only register stores the value captured from the submodule counter",
                "width": 16
              }
            },
            "SM%sCVAL3CYC": {
              "CVAL3CYC": {
                "bit": 0,
                "description": "This read-only register stores the cycle number corresponding to the value captured in CVAL3",
                "width": 4
              }
            },
            "SM%sCVAL4": {
              "CAPTVAL4": {
                "bit": 0,
                "description": "This read-only register stores the value captured from the submodule counter",
                "width": 16
              }
            },
            "SM%sCVAL4CYC": {
              "CVAL4CYC": {
                "bit": 0,
                "description": "This read-only register stores the cycle number corresponding to the value captured in CVAL4",
                "width": 4
              }
            },
            "SM%sCVAL5": {
              "CAPTVAL5": {
                "bit": 0,
                "description": "This read-only register stores the value captured from the submodule counter",
                "width": 16
              }
            },
            "SM%sCVAL5CYC": {
              "CVAL5CYC": {
                "bit": 0,
                "description": "This read-only register stores the cycle number corresponding to the value captured in CVAL5",
                "width": 4
              }
            },
            "OUTEN": {
              "PWMX_EN": {
                "bit": 0,
                "description": "PWM_X Output Enables",
                "width": 4
              },
              "PWMB_EN": {
                "bit": 4,
                "description": "PWM_B Output Enables",
                "width": 4
              },
              "PWMA_EN": {
                "bit": 8,
                "description": "PWM_A Output Enables",
                "width": 4
              }
            },
            "MASK": {
              "MASKX": {
                "bit": 0,
                "description": "PWM_X Masks",
                "width": 4
              },
              "MASKB": {
                "bit": 4,
                "description": "PWM_B Masks",
                "width": 4
              },
              "MASKA": {
                "bit": 8,
                "description": "PWM_A Masks",
                "width": 4
              },
              "UPDATE_MASK": {
                "bit": 12,
                "description": "Update Mask Bits Immediately",
                "width": 4
              }
            },
            "SWCOUT": {
              "SM0OUT45": {
                "bit": 0,
                "description": "Submodule 0 Software Controlled Output 45"
              },
              "SM0OUT23": {
                "bit": 1,
                "description": "Submodule 0 Software Controlled Output 23"
              },
              "SM1OUT45": {
                "bit": 2,
                "description": "Submodule 1 Software Controlled Output 45"
              },
              "SM1OUT23": {
                "bit": 3,
                "description": "Submodule 1 Software Controlled Output 23"
              },
              "SM2OUT45": {
                "bit": 4,
                "description": "Submodule 2 Software Controlled Output 45"
              },
              "SM2OUT23": {
                "bit": 5,
                "description": "Submodule 2 Software Controlled Output 23"
              },
              "SM3OUT45": {
                "bit": 6,
                "description": "Submodule 3 Software Controlled Output 45"
              },
              "SM3OUT23": {
                "bit": 7,
                "description": "Submodule 3 Software Controlled Output 23"
              }
            },
            "DTSRCSEL": {
              "SM0SEL45": {
                "bit": 0,
                "description": "Submodule 0 PWM45 Control Select",
                "width": 2
              },
              "SM0SEL23": {
                "bit": 2,
                "description": "Submodule 0 PWM23 Control Select",
                "width": 2
              },
              "SM1SEL45": {
                "bit": 4,
                "description": "Submodule 1 PWM45 Control Select",
                "width": 2
              },
              "SM1SEL23": {
                "bit": 6,
                "description": "Submodule 1 PWM23 Control Select",
                "width": 2
              },
              "SM2SEL45": {
                "bit": 8,
                "description": "Submodule 2 PWM45 Control Select",
                "width": 2
              },
              "SM2SEL23": {
                "bit": 10,
                "description": "Submodule 2 PWM23 Control Select",
                "width": 2
              },
              "SM3SEL45": {
                "bit": 12,
                "description": "Submodule 3 PWM45 Control Select",
                "width": 2
              },
              "SM3SEL23": {
                "bit": 14,
                "description": "Submodule 3 PWM23 Control Select",
                "width": 2
              }
            },
            "MCTRL": {
              "LDOK": {
                "bit": 0,
                "description": "Load Okay",
                "width": 4
              },
              "CLDOK": {
                "bit": 4,
                "description": "Clear Load Okay",
                "width": 4
              },
              "RUN": {
                "bit": 8,
                "description": "Run",
                "width": 4
              },
              "IPOL": {
                "bit": 12,
                "description": "Current Polarity",
                "width": 4
              }
            },
            "MCTRL2": {
              "MONPLL": {
                "bit": 0,
                "description": "Monitor PLL State",
                "width": 2
              }
            },
            "FCTRL": {
              "FIE": {
                "bit": 0,
                "description": "Fault Interrupt Enables",
                "width": 4
              },
              "FSAFE": {
                "bit": 4,
                "description": "Fault Safety Mode",
                "width": 4
              },
              "FAUTO": {
                "bit": 8,
                "description": "Automatic Fault Clearing",
                "width": 4
              },
              "FLVL": {
                "bit": 12,
                "description": "Fault Level",
                "width": 4
              }
            },
            "FSTS": {
              "FFLAG": {
                "bit": 0,
                "description": "Fault Flags",
                "width": 4
              },
              "FFULL": {
                "bit": 4,
                "description": "Full Cycle",
                "width": 4
              },
              "FFPIN": {
                "bit": 8,
                "description": "Filtered Fault Pins",
                "width": 4
              },
              "FHALF": {
                "bit": 12,
                "description": "Half Cycle Fault Recovery",
                "width": 4
              }
            },
            "FFILT": {
              "FILT_PER": {
                "bit": 0,
                "description": "Fault Filter Period",
                "width": 8
              },
              "FILT_CNT": {
                "bit": 8,
                "description": "Fault Filter Count",
                "width": 3
              },
              "GSTR": {
                "bit": 15,
                "description": "Fault Glitch Stretch Enable"
              }
            },
            "FTST": {
              "FTEST": {
                "bit": 0,
                "description": "Fault Test"
              }
            },
            "FCTRL2": {
              "NOCOMB": {
                "bit": 0,
                "description": "No Combinational Path From Fault Input To PWM Output",
                "width": 4
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "PIT",
              "base": "0x40037000",
              "irq": 48
            },
            {
              "name": "LPTMR0",
              "base": "0x40040000",
              "irq": 58
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "PIT Module Control Register"
            },
            "LDVAL%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Timer Load Value Register"
            },
            "CVAL%s": {
              "offset": "0x104",
              "size": 32,
              "description": "Current Timer Value Register"
            },
            "TCTRL%s": {
              "offset": "0x108",
              "size": 32,
              "description": "Timer Control Register"
            },
            "TFLG%s": {
              "offset": "0x10C",
              "size": 32,
              "description": "Timer Flag Register"
            }
          },
          "bits": {
            "MCR": {
              "FRZ": {
                "bit": 0,
                "description": "Freeze"
              },
              "MDIS": {
                "bit": 1,
                "description": "Module Disable - (PIT section)"
              }
            },
            "LDVAL%s": {
              "TSV": {
                "bit": 0,
                "description": "Timer Start Value",
                "width": 32
              }
            },
            "CVAL%s": {
              "TVL": {
                "bit": 0,
                "description": "Current Timer Value",
                "width": 32
              }
            },
            "TCTRL%s": {
              "TEN": {
                "bit": 0,
                "description": "Timer Enable"
              },
              "TIE": {
                "bit": 1,
                "description": "Timer Interrupt Enable"
              },
              "CHN": {
                "bit": 2,
                "description": "Chain Mode"
              }
            },
            "TFLG%s": {
              "TIF": {
                "bit": 0,
                "description": "Timer Interrupt Flag"
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC0",
              "base": "0x4003F000",
              "irq": 56
            }
          ],
          "registers": {
            "DAT%sL": {
              "offset": "0x00",
              "size": 8,
              "description": "DAC Data Low Register"
            },
            "DAT%sH": {
              "offset": "0x01",
              "size": 8,
              "description": "DAC Data High Register"
            },
            "SR": {
              "offset": "0x20",
              "size": 8,
              "description": "DAC Status Register"
            },
            "C0": {
              "offset": "0x21",
              "size": 8,
              "description": "DAC Control Register"
            },
            "C1": {
              "offset": "0x22",
              "size": 8,
              "description": "DAC Control Register 1"
            },
            "C2": {
              "offset": "0x23",
              "size": 8,
              "description": "DAC Control Register 2"
            }
          },
          "bits": {
            "DAT%sL": {
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "DAT%sH": {
              "DATA1": {
                "bit": 0,
                "description": "DATA1",
                "width": 4
              }
            },
            "SR": {
              "DACBFRPBF": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Position Flag"
              },
              "DACBFRPTF": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Position Flag"
              },
              "DACBFWMF": {
                "bit": 2,
                "description": "DAC Buffer Watermark Flag"
              }
            },
            "C0": {
              "DACBBIEN": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Flag Interrupt Enable"
              },
              "DACBTIEN": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Flag Interrupt Enable"
              },
              "DACBWIEN": {
                "bit": 2,
                "description": "DAC Buffer Watermark Interrupt Enable"
              },
              "LPEN": {
                "bit": 3,
                "description": "DAC Low Power Control"
              },
              "DACSWTRG": {
                "bit": 4,
                "description": "DAC Software Trigger"
              },
              "DACTRGSEL": {
                "bit": 5,
                "description": "DAC Trigger Select"
              },
              "DACRFS": {
                "bit": 6,
                "description": "DAC Reference Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "C1": {
              "DACBFEN": {
                "bit": 0,
                "description": "DAC Buffer Enable"
              },
              "DACBFMD": {
                "bit": 1,
                "description": "DAC Buffer Work Mode Select",
                "width": 2
              },
              "DACBFWM": {
                "bit": 3,
                "description": "DAC Buffer Watermark Select",
                "width": 2
              },
              "DMAEN": {
                "bit": 7,
                "description": "DMA Enable Select"
              }
            },
            "C2": {
              "DACBFUP": {
                "bit": 0,
                "description": "DAC Buffer Upper Limit",
                "width": 4
              },
              "DACBFRP": {
                "bit": 4,
                "description": "DAC Buffer Read Pointer",
                "width": 4
              }
            }
          }
        },
        "SIM": {
          "instances": [
            {
              "name": "SIM",
              "base": "0x40047000"
            }
          ],
          "registers": {
            "SOPT1": {
              "offset": "0x00",
              "size": 32,
              "description": "System Options Register 1"
            },
            "SOPT2": {
              "offset": "0x1004",
              "size": 32,
              "description": "System Options Register 2"
            },
            "SOPT4": {
              "offset": "0x100C",
              "size": 32,
              "description": "System Options Register 4"
            },
            "SOPT5": {
              "offset": "0x1010",
              "size": 32,
              "description": "System Options Register 5"
            },
            "SOPT7": {
              "offset": "0x1018",
              "size": 32,
              "description": "System Options Register 7"
            },
            "SOPT8": {
              "offset": "0x101C",
              "size": 32,
              "description": "System Options Register 8"
            },
            "SOPT9": {
              "offset": "0x1020",
              "size": 32,
              "description": "System Options Register 9"
            },
            "SDID": {
              "offset": "0x1024",
              "size": 32,
              "description": "System Device Identification Register"
            },
            "SCGC4": {
              "offset": "0x1034",
              "size": 32,
              "description": "System Clock Gating Control Register 4"
            },
            "SCGC5": {
              "offset": "0x1038",
              "size": 32,
              "description": "System Clock Gating Control Register 5"
            },
            "SCGC6": {
              "offset": "0x103C",
              "size": 32,
              "description": "System Clock Gating Control Register 6"
            },
            "SCGC7": {
              "offset": "0x1040",
              "size": 32,
              "description": "System Clock Gating Control Register 7"
            },
            "CLKDIV1": {
              "offset": "0x1044",
              "size": 32,
              "description": "System Clock Divider Register 1"
            },
            "FCFG1": {
              "offset": "0x104C",
              "size": 32,
              "description": "Flash Configuration Register 1"
            },
            "FCFG2": {
              "offset": "0x1050",
              "size": 32,
              "description": "Flash Configuration Register 2"
            },
            "UIDH": {
              "offset": "0x1054",
              "size": 32,
              "description": "Unique Identification Register High"
            },
            "UIDMH": {
              "offset": "0x1058",
              "size": 32,
              "description": "Unique Identification Register Mid-High"
            },
            "UIDML": {
              "offset": "0x105C",
              "size": 32,
              "description": "Unique Identification Register Mid Low"
            },
            "UIDL": {
              "offset": "0x1060",
              "size": 32,
              "description": "Unique Identification Register Low"
            },
            "CLKDIV4": {
              "offset": "0x1068",
              "size": 32,
              "description": "System Clock Divider Register 4"
            },
            "MISCTRL0": {
              "offset": "0x106C",
              "size": 32,
              "description": "Miscellaneous Control Register 0"
            },
            "MISCTRL1": {
              "offset": "0x1070",
              "size": 32,
              "description": "Miscellaneous Control Register 1"
            },
            "WDOGC": {
              "offset": "0x1100",
              "size": 32,
              "description": "WDOG Control Register"
            },
            "PWRC": {
              "offset": "0x1104",
              "size": 32,
              "description": "Power Control Register"
            },
            "ADCOPT": {
              "offset": "0x1108",
              "size": 32,
              "description": "ADC Channel 6/7 Mux Control Register"
            }
          },
          "bits": {
            "SOPT1": {
              "RAMSIZE": {
                "bit": 12,
                "description": "RAM size",
                "width": 4
              },
              "OSC32KSEL": {
                "bit": 18,
                "description": "32K oscillator clock select",
                "width": 2
              }
            },
            "SOPT2": {
              "CLKOUTSEL": {
                "bit": 5,
                "description": "CLKOUT select",
                "width": 3
              },
              "TRACECLKSEL": {
                "bit": 12,
                "description": "Debug trace clock select"
              }
            },
            "SOPT4": {
              "FTM0FLT0": {
                "bit": 0,
                "description": "FTM0 Fault 0 Select"
              },
              "FTM0FLT1": {
                "bit": 1,
                "description": "FTM0 Fault 1 Select"
              },
              "FTM0FLT2": {
                "bit": 2,
                "description": "FTM0 Fault 2 Select"
              },
              "FTM0FLT3": {
                "bit": 3,
                "description": "Selects the source of FTM0 fault 3"
              },
              "FTM1FLT0": {
                "bit": 4,
                "description": "FTM1 Fault 0 Select"
              },
              "FTM3FLT0": {
                "bit": 12,
                "description": "FTM3 Fault 0 Select"
              },
              "FTM0TRG0SRC": {
                "bit": 16,
                "description": "FlexTimer 0 Hardware Trigger 0 Source Select"
              },
              "FTM0TRG1SRC": {
                "bit": 17,
                "description": "FlexTimer 0 Hardware Trigger 1 Source Select"
              },
              "FTM0TRG2SRC": {
                "bit": 18,
                "description": "FlexTimer 0 Hardware Trigger 2 Source Select"
              },
              "FTM1TRG0SRC": {
                "bit": 20,
                "description": "FlexTimer 1 Hardware Trigger 0 Source Select"
              },
              "FTM1TRG2SRC": {
                "bit": 22,
                "description": "FlexTimer 1 Hardware Trigger 2 Source Select"
              },
              "FTM3TRG0SRC": {
                "bit": 28,
                "description": "FlexTimer 3 Hardware Trigger 0 Source Select"
              },
              "FTM3TRG1SRC": {
                "bit": 29,
                "description": "FlexTimer 3 Hardware Trigger 1 Source Select"
              },
              "FTM3TRG2SRC": {
                "bit": 30,
                "description": "FlexTimer 3 Hardware Trigger 2 Source Select"
              }
            },
            "SOPT5": {
              "UART0TXSRC": {
                "bit": 0,
                "description": "UART 0 transmit data source select"
              },
              "UART0RXSRC": {
                "bit": 2,
                "description": "UART 0 receive data source select",
                "width": 2
              },
              "UART1TXSRC": {
                "bit": 4,
                "description": "UART 1 transmit data source select"
              },
              "UART1RXSRC": {
                "bit": 6,
                "description": "UART 1 receive data source select",
                "width": 2
              }
            },
            "SOPT7": {
              "ADCATRGSEL": {
                "bit": 0,
                "description": "ADCA trigger select",
                "width": 4
              },
              "ADCAALTTRGEN": {
                "bit": 6,
                "description": "ADCA alternate trigger enable",
                "width": 2
              },
              "ADCBTRGSEL": {
                "bit": 8,
                "description": "ADCB trigger select",
                "width": 4
              },
              "ADCBALTTRGEN": {
                "bit": 14,
                "description": "ADCB alternate trigger enable",
                "width": 2
              }
            },
            "SOPT8": {
              "FTM0SYNCBIT": {
                "bit": 0,
                "description": "FTM0 Hardware Trigger 0 Software Synchronization"
              },
              "FTM1SYNCBIT": {
                "bit": 1,
                "description": "FTM1 Hardware Trigger 0 Software Synchronization"
              },
              "FTM3SYNCBIT": {
                "bit": 3,
                "description": "FTM3 Hardware Trigger 0 Software Synchronization"
              },
              "FTM0CFSEL": {
                "bit": 8,
                "description": "Carrier frequency selection for FTM0 output channel"
              },
              "FTM3CFSEL": {
                "bit": 9,
                "description": "Carrier frequency selection for FTM3 output channel"
              },
              "FTM0OCH0SRC": {
                "bit": 16,
                "description": "FTM0 channel 0 output source"
              },
              "FTM0OCH1SRC": {
                "bit": 17,
                "description": "FTM0 channel 1 output source"
              },
              "FTM0OCH2SRC": {
                "bit": 18,
                "description": "FTM0 channel 2 output source"
              },
              "FTM0OCH3SRC": {
                "bit": 19,
                "description": "FTM0 channel 3 output source"
              },
              "FTM0OCH4SRC": {
                "bit": 20,
                "description": "FTM0 channel 4 output source"
              },
              "FTM0OCH5SRC": {
                "bit": 21,
                "description": "FTM0 channel 5 output source"
              },
              "FTM0OCH6SRC": {
                "bit": 22,
                "description": "FTM0 channel 6 output source"
              },
              "FTM0OCH7SRC": {
                "bit": 23,
                "description": "FTM0 channel 7 output source"
              },
              "FTM3OCH0SRC": {
                "bit": 24,
                "description": "FTM3 channel 0 output source"
              },
              "FTM3OCH1SRC": {
                "bit": 25,
                "description": "FTM3 channel 1 output source"
              },
              "FTM3OCH2SRC": {
                "bit": 26,
                "description": "FTM3 channel 2 output source"
              },
              "FTM3OCH3SRC": {
                "bit": 27,
                "description": "FTM3 channel 3 output source"
              },
              "FTM3OCH4SRC": {
                "bit": 28,
                "description": "FTM3 channel 4 output source"
              },
              "FTM3OCH5SRC": {
                "bit": 29,
                "description": "FTM3 channel 5 output source"
              },
              "FTM3OCH6SRC": {
                "bit": 30,
                "description": "FTM3 channel 6 output source"
              },
              "FTM3OCH7SRC": {
                "bit": 31,
                "description": "FTM3 channel 7 output source"
              }
            },
            "SOPT9": {
              "FTM1ICH0SRC": {
                "bit": 4,
                "description": "FTM1 channel 0 input capture source select",
                "width": 2
              },
              "FTM1ICH1SRC": {
                "bit": 6,
                "description": "FTM1 channel 0 input capture source select"
              },
              "FTM0CLKSEL": {
                "bit": 24,
                "description": "FlexTimer 0 External Clock Pin Select",
                "width": 2
              },
              "FTM1CLKSEL": {
                "bit": 26,
                "description": "FlexTimer 1 External Clock Pin Select",
                "width": 2
              },
              "FTM3CLKSEL": {
                "bit": 30,
                "description": "FlexTimer 3 External Clock Pin Select",
                "width": 2
              }
            },
            "SDID": {
              "PINID": {
                "bit": 0,
                "description": "Pincount identification",
                "width": 4
              },
              "DIEID": {
                "bit": 7,
                "description": "Device die number",
                "width": 5
              },
              "REVID": {
                "bit": 12,
                "description": "Device revision number",
                "width": 4
              },
              "SERIESID": {
                "bit": 20,
                "description": "Kinetis Series ID",
                "width": 4
              },
              "SUBFAMID": {
                "bit": 24,
                "description": "Kinetis Sub-Family ID",
                "width": 4
              },
              "FAMILYID": {
                "bit": 28,
                "description": "Kinetis Family ID",
                "width": 4
              }
            },
            "SCGC4": {
              "EWM": {
                "bit": 1,
                "description": "EWM Clock Gate Control"
              },
              "I2C0": {
                "bit": 6,
                "description": "I2C0 Clock Gate Control"
              },
              "UART0": {
                "bit": 10,
                "description": "UART0 Clock Gate Control"
              },
              "UART1": {
                "bit": 11,
                "description": "UART1 Clock Gate Control"
              },
              "CMP": {
                "bit": 19,
                "description": "Comparators Clock Gate Control"
              },
              "eFlexPWM0": {
                "bit": 24,
                "description": "eFlexPWM submodule 0 Clock Gate Control"
              },
              "eFlexPWM1": {
                "bit": 25,
                "description": "eFlexPWM submodule 1 Clock Gate Control"
              },
              "eFlexPWM2": {
                "bit": 26,
                "description": "eFlexPWM submodule 2 Clock Gate Control"
              },
              "eFlexPWM3": {
                "bit": 27,
                "description": "eFlexPWM submodule 3 Clock Gate Control"
              }
            },
            "SCGC5": {
              "LPTMR": {
                "bit": 0,
                "description": "Low Power Timer Access Control"
              },
              "PORTA": {
                "bit": 9,
                "description": "Port A Clock Gate Control"
              },
              "PORTB": {
                "bit": 10,
                "description": "Port B Clock Gate Control"
              },
              "PORTC": {
                "bit": 11,
                "description": "Port C Clock Gate Control"
              },
              "PORTD": {
                "bit": 12,
                "description": "Port D Clock Gate Control"
              },
              "PORTE": {
                "bit": 13,
                "description": "Port E Clock Gate Control"
              },
              "ENC": {
                "bit": 21,
                "description": "This bit controls the clock gate to the ENC module."
              },
              "XBARA": {
                "bit": 25,
                "description": "XBARA Clock Gate Control"
              },
              "XBARB": {
                "bit": 26,
                "description": "XBARB Clock Gate Control"
              },
              "AOI": {
                "bit": 27,
                "description": "AOI Clock Gate Control"
              },
              "ADC": {
                "bit": 28,
                "description": "ADC Clock Gate Control"
              }
            },
            "SCGC6": {
              "FTF": {
                "bit": 0,
                "description": "Flash Memory Clock Gate Control"
              },
              "DMAMUX": {
                "bit": 1,
                "description": "DMA Mux Clock Gate Control"
              },
              "FLEXCAN0": {
                "bit": 4,
                "description": "FlexCAN0 Clock Gate Control"
              },
              "FLEXCAN1": {
                "bit": 5,
                "description": "FlexCAN1 Clock Gate Control"
              },
              "FTM3": {
                "bit": 6,
                "description": "FTM3 Clock Gate Control"
              },
              "SPI0": {
                "bit": 12,
                "description": "SPI0 Clock Gate Control"
              },
              "PDB1": {
                "bit": 17,
                "description": "PDB1 Clock Gate Control"
              },
              "CRC": {
                "bit": 18,
                "description": "CRC Clock Gate Control"
              },
              "PDB0": {
                "bit": 22,
                "description": "PDB0 Clock Gate Control"
              },
              "PIT": {
                "bit": 23,
                "description": "PIT Clock Gate Control"
              },
              "FTM0": {
                "bit": 24,
                "description": "FTM0 Clock Gate Control"
              },
              "FTM1": {
                "bit": 25,
                "description": "FTM1 Clock Gate Control"
              },
              "DAC0": {
                "bit": 31,
                "description": "DAC0 Clock Gate Control"
              }
            },
            "SCGC7": {
              "DMA": {
                "bit": 8,
                "description": "DMA Clock Gate Control"
              }
            },
            "CLKDIV1": {
              "OUTDIV4": {
                "bit": 16,
                "description": "Clock 4 output divider value",
                "width": 4
              },
              "OUTDIV2": {
                "bit": 24,
                "description": "Clock 2 output divider value",
                "width": 4
              },
              "OUTDIV1": {
                "bit": 28,
                "description": "Clock 1 output divider value",
                "width": 4
              }
            },
            "FCFG1": {
              "FLASHDIS": {
                "bit": 0,
                "description": "Flash Disable"
              },
              "FLASHDOZE": {
                "bit": 1,
                "description": "Flash Doze"
              },
              "PFSIZE": {
                "bit": 24,
                "description": "Program flash size",
                "width": 4
              }
            },
            "FCFG2": {
              "MAXADDR0": {
                "bit": 24,
                "description": "Max address block 0",
                "width": 7
              }
            },
            "UIDH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDMH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDML": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDL": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "CLKDIV4": {
              "TRACEFRAC": {
                "bit": 0,
                "description": "Trace clock divider fraction"
              },
              "TRACEDIV": {
                "bit": 1,
                "description": "Trace clock divider divisor",
                "width": 3
              },
              "TRACEDIVEN": {
                "bit": 28,
                "description": "Debug Trace Divider Control"
              }
            },
            "MISCTRL0": {
              "CMPWIN0SRC": {
                "bit": 8,
                "description": "CMP Sample/Window Input 0 Source",
                "width": 2
              },
              "CMPWIN1SRC": {
                "bit": 10,
                "description": "CMP Sample/Window Input 1 Source",
                "width": 2
              },
              "CMPWIN2SRC": {
                "bit": 12,
                "description": "CMP Sample/Window Input 2 Source",
                "width": 2
              },
              "CMPWIN3SRC": {
                "bit": 14,
                "description": "CMP Sample/Window Input 3 Source",
                "width": 2
              },
              "EWMINSRC": {
                "bit": 16,
                "description": "EWM_IN Source"
              },
              "DACTRIGSRC": {
                "bit": 18,
                "description": "DAC0 Hardware Trigger Input Source",
                "width": 2
              }
            },
            "MISCTRL1": {
              "SYNCXBARAPITTRIG0": {
                "bit": 8,
                "description": "Synchronize XBARA's Input PIT Trigger 0 with fast clock"
              },
              "SYNCXBARAPITTRIG1": {
                "bit": 9,
                "description": "Synchronize XBARA's Input PIT Trigger 1 with fast clock"
              },
              "SYNCXBARAPITTRIG2": {
                "bit": 10,
                "description": "Synchronize XBARA's Input PIT Trigger 2 with fast clock"
              },
              "SYNCXBARAPITTRIG3": {
                "bit": 11,
                "description": "Synchronize XBARA's Input PIT Trigger 3 with fast clock"
              },
              "SYNCXBARBPITTRIG0": {
                "bit": 12,
                "description": "Synchronize XBARB's Input PIT Trigger 0 with fast clock"
              },
              "SYNCXBARBPITTRIG1": {
                "bit": 13,
                "description": "Synchronize XBARB's Input PIT Trigger 1 with fast clock"
              },
              "SYNCDACHWTRIG": {
                "bit": 16,
                "description": "Synchronize XBARA's output for DAC Hardware Trigger with flash/slow clock"
              },
              "SYNCEWMIN": {
                "bit": 17,
                "description": "Synchronize XBARA's output for EWM's ewm_in with flash/slow clock"
              },
              "SYNCCMP0SAMPLEWIN": {
                "bit": 20,
                "description": "Synchronize XBARA's output for CMP0's Sample/Window Input with flash/slow clock"
              },
              "SYNCCMP1SAMPLEWIN": {
                "bit": 21,
                "description": "Synchronize XBARA's output for CMP1's Sample/Window Input with flash/slow clock"
              },
              "SYNCCMP2SAMPLEWIN": {
                "bit": 22,
                "description": "Synchronize XBARA's output for CMP2's Sample/Window Input with flash/slow clock"
              },
              "SYNCCMP3SAMPLEWIN": {
                "bit": 23,
                "description": "Synchronize XBARA's output for CMP3's Sample/Window Input with flash/slow clock"
              }
            },
            "WDOGC": {
              "WDOGCLKS": {
                "bit": 1,
                "description": "WDOG Clock Select"
              }
            },
            "PWRC": {
              "SRPDN": {
                "bit": 0,
                "description": "NanoEdge Regulator 2.7V and 1.2V Supply Powerdown Control",
                "width": 2
              },
              "SR27STDBY": {
                "bit": 2,
                "description": "NanoEdge Regulator 2.7 V Supply Standby Control",
                "width": 2
              },
              "SR12STDBY": {
                "bit": 6,
                "description": "NanoEdge Regulator 1.2 V Supply Standby Control",
                "width": 2
              },
              "SRPWRDETEN": {
                "bit": 8,
                "description": "NanoEdge PMC POWER Dectect Enable"
              },
              "SRPWRRDY": {
                "bit": 9,
                "description": "NanoEdge PMC POWER Ready"
              },
              "SRPWROK": {
                "bit": 16,
                "description": "NanoEdge PMC Status"
              }
            },
            "ADCOPT": {
              "ADCACH6SEL": {
                "bit": 0,
                "description": "ADCA MUX0 selection for ADCA channel 6",
                "width": 3
              },
              "ADCACH7SEL": {
                "bit": 4,
                "description": "ADCA MUX1 selection for ADCA channel 7",
                "width": 3
              },
              "ADCBCH6SEL": {
                "bit": 8,
                "description": "ADCB MUX1 selection for ADCB channel 6",
                "width": 3
              },
              "ADCBCH7SEL": {
                "bit": 12,
                "description": "ADCB MUX1 selection for ADCB channel 7",
                "width": 3
              },
              "ROSB": {
                "bit": 24,
                "description": "Enable ADC low current Mode"
              },
              "ADCIRCLK": {
                "bit": 25,
                "description": "ADC Clock Status"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORTA",
              "base": "0x40049000",
              "irq": 59
            },
            {
              "name": "PORTB",
              "base": "0x4004A000",
              "irq": 60
            },
            {
              "name": "PORTC",
              "base": "0x4004B000",
              "irq": 61
            },
            {
              "name": "PORTD",
              "base": "0x4004C000",
              "irq": 62
            },
            {
              "name": "PORTE",
              "base": "0x4004D000",
              "irq": 63
            },
            {
              "name": "GPIOA",
              "base": "0x400FF000",
              "irq": 59
            },
            {
              "name": "GPIOB",
              "base": "0x400FF040",
              "irq": 60
            },
            {
              "name": "GPIOC",
              "base": "0x400FF080",
              "irq": 61
            },
            {
              "name": "GPIOD",
              "base": "0x400FF0C0",
              "irq": 62
            },
            {
              "name": "GPIOE",
              "base": "0x400FF100",
              "irq": 63
            }
          ],
          "registers": {
            "PCR%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "GPCLR": {
              "offset": "0x80",
              "size": 32,
              "description": "Global Pin Control Low Register"
            },
            "GPCHR": {
              "offset": "0x84",
              "size": 32,
              "description": "Global Pin Control High Register"
            },
            "ISFR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Interrupt Status Flag Register"
            }
          },
          "bits": {
            "PCR%s": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "GPCLR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "GPCHR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "ISFR": {
              "ISF": {
                "bit": 0,
                "description": "Interrupt Status Flag",
                "width": 32
              }
            }
          }
        },
        "WDOG": {
          "instances": [
            {
              "name": "WDOG",
              "base": "0x40052000",
              "irq": 22
            }
          ],
          "registers": {
            "STCTRLH": {
              "offset": "0x00",
              "size": 16,
              "description": "Watchdog Status and Control Register High"
            },
            "STCTRLL": {
              "offset": "0x02",
              "size": 16,
              "description": "Watchdog Status and Control Register Low"
            },
            "TOVALH": {
              "offset": "0x04",
              "size": 16,
              "description": "Watchdog Time-out Value Register High"
            },
            "TOVALL": {
              "offset": "0x06",
              "size": 16,
              "description": "Watchdog Time-out Value Register Low"
            },
            "WINH": {
              "offset": "0x08",
              "size": 16,
              "description": "Watchdog Window Register High"
            },
            "WINL": {
              "offset": "0x0A",
              "size": 16,
              "description": "Watchdog Window Register Low"
            },
            "REFRESH": {
              "offset": "0x0C",
              "size": 16,
              "description": "Watchdog Refresh register"
            },
            "UNLOCK": {
              "offset": "0x0E",
              "size": 16,
              "description": "Watchdog Unlock register"
            },
            "TMROUTH": {
              "offset": "0x10",
              "size": 16,
              "description": "Watchdog Timer Output Register High"
            },
            "TMROUTL": {
              "offset": "0x12",
              "size": 16,
              "description": "Watchdog Timer Output Register Low"
            },
            "RSTCNT": {
              "offset": "0x14",
              "size": 16,
              "description": "Watchdog Reset Count register"
            },
            "PRESC": {
              "offset": "0x16",
              "size": 16,
              "description": "Watchdog Prescaler register"
            }
          },
          "bits": {
            "STCTRLH": {
              "WDOGEN": {
                "bit": 0,
                "description": "Enables or disables the WDOG's operation"
              },
              "CLKSRC": {
                "bit": 1,
                "description": "Selects clock source for the WDOG timer and other internal timing operations."
              },
              "IRQRSTEN": {
                "bit": 2,
                "description": "Used to enable the debug breadcrumbs feature"
              },
              "WINEN": {
                "bit": 3,
                "description": "Enables Windowing mode."
              },
              "ALLOWUPDATE": {
                "bit": 4,
                "description": "Enables updates to watchdog write-once registers, after the reset-triggered initial configuration window (WCT) closes, through unlock sequence"
              },
              "DBGEN": {
                "bit": 5,
                "description": "Enables or disables WDOG in Debug mode."
              },
              "STOPEN": {
                "bit": 6,
                "description": "Enables or disables WDOG in Stop mode."
              },
              "WAITEN": {
                "bit": 7,
                "description": "Enables or disables WDOG in Wait mode."
              },
              "TESTWDOG": {
                "bit": 10,
                "description": "Puts the watchdog in the functional test mode"
              },
              "TESTSEL": {
                "bit": 11,
                "description": "Effective only if TESTWDOG is set. Selects the test to be run on the watchdog timer."
              },
              "BYTESEL": {
                "bit": 12,
                "description": "This 2-bit field selects the byte to be tested when the watchdog is in the byte test mode.",
                "width": 2
              },
              "DISTESTWDOG": {
                "bit": 14,
                "description": "Allows the WDOG's functional test mode to be disabled permanently"
              }
            },
            "STCTRLL": {
              "INTFLG": {
                "bit": 15,
                "description": "Interrupt flag"
              }
            },
            "TOVALH": {
              "TOVALHIGH": {
                "bit": 0,
                "description": "Defines the upper 16 bits of the 32-bit time-out value for the watchdog timer",
                "width": 16
              }
            },
            "TOVALL": {
              "TOVALLOW": {
                "bit": 0,
                "description": "Defines the lower 16 bits of the 32-bit time-out value for the watchdog timer",
                "width": 16
              }
            },
            "WINH": {
              "WINHIGH": {
                "bit": 0,
                "description": "Defines the upper 16 bits of the 32-bit window for the windowed mode of operation of the watchdog",
                "width": 16
              }
            },
            "WINL": {
              "WINLOW": {
                "bit": 0,
                "description": "Defines the lower 16 bits of the 32-bit window for the windowed mode of operation of the watchdog",
                "width": 16
              }
            },
            "REFRESH": {
              "WDOGREFRESH": {
                "bit": 0,
                "description": "Watchdog refresh register",
                "width": 16
              }
            },
            "UNLOCK": {
              "WDOGUNLOCK": {
                "bit": 0,
                "description": "Writing the unlock sequence values to this register to makes the watchdog write-once registers writable again",
                "width": 16
              }
            },
            "TMROUTH": {
              "TIMEROUTHIGH": {
                "bit": 0,
                "description": "Shows the value of the upper 16 bits of the watchdog timer.",
                "width": 16
              }
            },
            "TMROUTL": {
              "TIMEROUTLOW": {
                "bit": 0,
                "description": "Shows the value of the lower 16 bits of the watchdog timer.",
                "width": 16
              }
            },
            "RSTCNT": {
              "RSTCNT": {
                "bit": 0,
                "description": "Counts the number of times the watchdog resets the system",
                "width": 16
              }
            },
            "PRESC": {
              "PRESCVAL": {
                "bit": 8,
                "description": "3-bit prescaler for the watchdog clock source",
                "width": 3
              }
            }
          }
        },
        "ENC0": {
          "instances": [
            {
              "name": "ENC0",
              "base": "0x40055000",
              "irq": 66
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 16,
              "description": "Control Register"
            },
            "FILT": {
              "offset": "0x02",
              "size": 16,
              "description": "Input Filter Register"
            },
            "WTR": {
              "offset": "0x04",
              "size": 16,
              "description": "Watchdog Timeout Register"
            },
            "POSD": {
              "offset": "0x06",
              "size": 16,
              "description": "Position Difference Counter Register"
            },
            "POSDH": {
              "offset": "0x08",
              "size": 16,
              "description": "Position Difference Hold Register"
            },
            "REV": {
              "offset": "0x0A",
              "size": 16,
              "description": "Revolution Counter Register"
            },
            "REVH": {
              "offset": "0x0C",
              "size": 16,
              "description": "Revolution Hold Register"
            },
            "UPOS": {
              "offset": "0x0E",
              "size": 16,
              "description": "Upper Position Counter Register"
            },
            "LPOS": {
              "offset": "0x10",
              "size": 16,
              "description": "Lower Position Counter Register"
            },
            "UPOSH": {
              "offset": "0x12",
              "size": 16,
              "description": "Upper Position Hold Register"
            },
            "LPOSH": {
              "offset": "0x14",
              "size": 16,
              "description": "Lower Position Hold Register"
            },
            "UINIT": {
              "offset": "0x16",
              "size": 16,
              "description": "Upper Initialization Register"
            },
            "LINIT": {
              "offset": "0x18",
              "size": 16,
              "description": "Lower Initialization Register"
            },
            "IMR": {
              "offset": "0x1A",
              "size": 16,
              "description": "Input Monitor Register"
            },
            "TST": {
              "offset": "0x1C",
              "size": 16,
              "description": "Test Register"
            },
            "CTRL2": {
              "offset": "0x1E",
              "size": 16,
              "description": "Control 2 Register"
            },
            "UMOD": {
              "offset": "0x20",
              "size": 16,
              "description": "Upper Modulus Register"
            },
            "LMOD": {
              "offset": "0x22",
              "size": 16,
              "description": "Lower Modulus Register"
            },
            "UCOMP": {
              "offset": "0x24",
              "size": 16,
              "description": "Upper Position Compare Register"
            },
            "LCOMP": {
              "offset": "0x26",
              "size": 16,
              "description": "Lower Position Compare Register"
            }
          },
          "bits": {
            "CTRL": {
              "CMPIE": {
                "bit": 0,
                "description": "Compare Interrupt Enable"
              },
              "CMPIRQ": {
                "bit": 1,
                "description": "Compare Interrupt Request"
              },
              "WDE": {
                "bit": 2,
                "description": "Watchdog Enable"
              },
              "DIE": {
                "bit": 3,
                "description": "Watchdog Timeout Interrupt Enable"
              },
              "DIRQ": {
                "bit": 4,
                "description": "Watchdog Timeout Interrupt Request"
              },
              "XNE": {
                "bit": 5,
                "description": "Use Negative Edge of INDEX Pulse"
              },
              "XIP": {
                "bit": 6,
                "description": "INDEX Triggered Initialization of Position Counters UPOS and LPOS"
              },
              "XIE": {
                "bit": 7,
                "description": "INDEX Pulse Interrupt Enable"
              },
              "XIRQ": {
                "bit": 8,
                "description": "INDEX Pulse Interrupt Request"
              },
              "PH1": {
                "bit": 9,
                "description": "Enable Signal Phase Count Mode"
              },
              "REV": {
                "bit": 10,
                "description": "Enable Reverse Direction Counting"
              },
              "SWIP": {
                "bit": 11,
                "description": "Software Triggered Initialization of Position Counters UPOS and LPOS"
              },
              "HNE": {
                "bit": 12,
                "description": "Use Negative Edge of HOME Input"
              },
              "HIP": {
                "bit": 13,
                "description": "Enable HOME to Initialize Position Counters UPOS and LPOS"
              },
              "HIE": {
                "bit": 14,
                "description": "HOME Interrupt Enable"
              },
              "HIRQ": {
                "bit": 15,
                "description": "HOME Signal Transition Interrupt Request"
              }
            },
            "FILT": {
              "FILT_PER": {
                "bit": 0,
                "description": "Input Filter Sample Period",
                "width": 8
              },
              "FILT_CNT": {
                "bit": 8,
                "description": "Input Filter Sample Count",
                "width": 3
              }
            },
            "WTR": {
              "WDOG": {
                "bit": 0,
                "description": "WDOG[15:0] is a binary representation of the number of clock cycles plus one that the watchdog timer counts before timing out and optionally generating an interrupt",
                "width": 16
              }
            },
            "POSD": {
              "POSD": {
                "bit": 0,
                "description": "This read/write register contains the position change in value occurring between each read of the position register",
                "width": 16
              }
            },
            "POSDH": {
              "POSDH": {
                "bit": 0,
                "description": "This read-only register contains a snapshot of the value of the POSD register",
                "width": 16
              }
            },
            "REV": {
              "REV": {
                "bit": 0,
                "description": "This read/write register contains the current value of the revolution counter.",
                "width": 16
              }
            },
            "REVH": {
              "REVH": {
                "bit": 0,
                "description": "This read-only register contains a snapshot of the value of the REV register.",
                "width": 16
              }
            },
            "UPOS": {
              "POS": {
                "bit": 0,
                "description": "This read/write register contains the upper (most significant) half of the position counter",
                "width": 16
              }
            },
            "LPOS": {
              "POS": {
                "bit": 0,
                "description": "This read/write register contains the lower (least significant) half of the position counter",
                "width": 16
              }
            },
            "UPOSH": {
              "POSH": {
                "bit": 0,
                "description": "This read-only register contains a snapshot of the UPOS register.",
                "width": 16
              }
            },
            "LPOSH": {
              "POSH": {
                "bit": 0,
                "description": "This read-only register contains a snapshot of the LPOS register.",
                "width": 16
              }
            },
            "UINIT": {
              "INIT": {
                "bit": 0,
                "description": "This read/write register contains the value to be used to initialize the upper half of the position counter (UPOS)",
                "width": 16
              }
            },
            "LINIT": {
              "INIT": {
                "bit": 0,
                "description": "This read/write register contains the value to be used to initialize the lower half of the position counter (LPOS)",
                "width": 16
              }
            },
            "IMR": {
              "HOME": {
                "bit": 0,
                "description": "This is the raw HOME input."
              },
              "INDEX": {
                "bit": 1,
                "description": "This is the raw INDEX input."
              },
              "PHB": {
                "bit": 2,
                "description": "This is the raw PHASEB input."
              },
              "PHA": {
                "bit": 3,
                "description": "This is the raw PHASEA input."
              },
              "FHOM": {
                "bit": 4,
                "description": "This is the filtered version of HOME input."
              },
              "FIND": {
                "bit": 5,
                "description": "This is the filtered version of INDEX input."
              },
              "FPHB": {
                "bit": 6,
                "description": "This is the filtered version of PHASEB input."
              },
              "FPHA": {
                "bit": 7,
                "description": "This is the filtered version of PHASEA input."
              }
            },
            "TST": {
              "TEST_COUNT": {
                "bit": 0,
                "description": "These bits hold the number of quadrature advances to generate.",
                "width": 8
              },
              "TEST_PERIOD": {
                "bit": 8,
                "description": "These bits hold the period of quadrature phase in IPBus clock cycles.",
                "width": 5
              },
              "QDN": {
                "bit": 13,
                "description": "Quadrature Decoder Negative Signal"
              },
              "TCE": {
                "bit": 14,
                "description": "Test Counter Enable"
              },
              "TEN": {
                "bit": 15,
                "description": "Test Mode Enable"
              }
            },
            "CTRL2": {
              "UPDHLD": {
                "bit": 0,
                "description": "Update Hold Registers"
              },
              "UPDPOS": {
                "bit": 1,
                "description": "Update Position Registers"
              },
              "MOD": {
                "bit": 2,
                "description": "Enable Modulo Counting"
              },
              "DIR": {
                "bit": 3,
                "description": "Count Direction Flag"
              },
              "RUIE": {
                "bit": 4,
                "description": "Roll-under Interrupt Enable"
              },
              "RUIRQ": {
                "bit": 5,
                "description": "Roll-under Interrupt Request"
              },
              "ROIE": {
                "bit": 6,
                "description": "Roll-over Interrupt Enable"
              },
              "ROIRQ": {
                "bit": 7,
                "description": "Roll-over Interrupt Request"
              },
              "REVMOD": {
                "bit": 8,
                "description": "Revolution Counter Modulus Enable"
              },
              "OUTCTL": {
                "bit": 9,
                "description": "Output Control"
              },
              "SABIE": {
                "bit": 10,
                "description": "Simultaneous PHASEA and PHASEB Change Interrupt Enable"
              },
              "SABIRQ": {
                "bit": 11,
                "description": "Simultaneous PHASEA and PHASEB Change Interrupt Request"
              }
            },
            "UMOD": {
              "MOD": {
                "bit": 0,
                "description": "This read/write register contains the upper (most significant) half of the modulus register",
                "width": 16
              }
            },
            "LMOD": {
              "MOD": {
                "bit": 0,
                "description": "This read/write register contains the lower (least significant) half of the modulus register",
                "width": 16
              }
            },
            "UCOMP": {
              "COMP": {
                "bit": 0,
                "description": "This read/write register contains the upper (most significant) half of the position compare register",
                "width": 16
              }
            },
            "LCOMP": {
              "COMP": {
                "bit": 0,
                "description": "This read/write register contains the lower (least significant) half of the position compare register",
                "width": 16
              }
            }
          }
        },
        "XBARA": {
          "instances": [
            {
              "name": "XBARA",
              "base": "0x40059000",
              "irq": 54
            }
          ],
          "registers": {
            "SEL0": {
              "offset": "0x00",
              "size": 16,
              "description": "Crossbar A Select Register 0"
            },
            "SEL1": {
              "offset": "0x02",
              "size": 16,
              "description": "Crossbar A Select Register 1"
            },
            "SEL2": {
              "offset": "0x04",
              "size": 16,
              "description": "Crossbar A Select Register 2"
            },
            "SEL3": {
              "offset": "0x06",
              "size": 16,
              "description": "Crossbar A Select Register 3"
            },
            "SEL4": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar A Select Register 4"
            },
            "SEL5": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar A Select Register 5"
            },
            "SEL6": {
              "offset": "0x0C",
              "size": 16,
              "description": "Crossbar A Select Register 6"
            },
            "SEL7": {
              "offset": "0x0E",
              "size": 16,
              "description": "Crossbar A Select Register 7"
            },
            "SEL8": {
              "offset": "0x10",
              "size": 16,
              "description": "Crossbar A Select Register 8"
            },
            "SEL9": {
              "offset": "0x12",
              "size": 16,
              "description": "Crossbar A Select Register 9"
            },
            "SEL10": {
              "offset": "0x14",
              "size": 16,
              "description": "Crossbar A Select Register 10"
            },
            "SEL11": {
              "offset": "0x16",
              "size": 16,
              "description": "Crossbar A Select Register 11"
            },
            "SEL12": {
              "offset": "0x18",
              "size": 16,
              "description": "Crossbar A Select Register 12"
            },
            "SEL13": {
              "offset": "0x1A",
              "size": 16,
              "description": "Crossbar A Select Register 13"
            },
            "SEL14": {
              "offset": "0x1C",
              "size": 16,
              "description": "Crossbar A Select Register 14"
            },
            "SEL15": {
              "offset": "0x1E",
              "size": 16,
              "description": "Crossbar A Select Register 15"
            },
            "SEL16": {
              "offset": "0x20",
              "size": 16,
              "description": "Crossbar A Select Register 16"
            },
            "SEL17": {
              "offset": "0x22",
              "size": 16,
              "description": "Crossbar A Select Register 17"
            },
            "SEL18": {
              "offset": "0x24",
              "size": 16,
              "description": "Crossbar A Select Register 18"
            },
            "SEL19": {
              "offset": "0x26",
              "size": 16,
              "description": "Crossbar A Select Register 19"
            },
            "SEL20": {
              "offset": "0x28",
              "size": 16,
              "description": "Crossbar A Select Register 20"
            },
            "SEL21": {
              "offset": "0x2A",
              "size": 16,
              "description": "Crossbar A Select Register 21"
            },
            "SEL22": {
              "offset": "0x2C",
              "size": 16,
              "description": "Crossbar A Select Register 22"
            },
            "SEL23": {
              "offset": "0x2E",
              "size": 16,
              "description": "Crossbar A Select Register 23"
            },
            "SEL24": {
              "offset": "0x30",
              "size": 16,
              "description": "Crossbar A Select Register 24"
            },
            "SEL25": {
              "offset": "0x32",
              "size": 16,
              "description": "Crossbar A Select Register 25"
            },
            "SEL26": {
              "offset": "0x34",
              "size": 16,
              "description": "Crossbar A Select Register 26"
            },
            "SEL27": {
              "offset": "0x36",
              "size": 16,
              "description": "Crossbar A Select Register 27"
            },
            "SEL28": {
              "offset": "0x38",
              "size": 16,
              "description": "Crossbar A Select Register 28"
            },
            "SEL29": {
              "offset": "0x3A",
              "size": 16,
              "description": "Crossbar A Select Register 29"
            },
            "CTRL0": {
              "offset": "0x3C",
              "size": 16,
              "description": "Crossbar A Control Register 0"
            },
            "CTRL1": {
              "offset": "0x3E",
              "size": 16,
              "description": "Crossbar A Control Register 1"
            }
          },
          "bits": {
            "SEL0": {
              "SEL0": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT0 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT1 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL1": {
              "SEL2": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT2 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL3": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT3 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL2": {
              "SEL4": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT4 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL5": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT5 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL3": {
              "SEL6": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT6 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL7": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT7 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL4": {
              "SEL8": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT8 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL9": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT9 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL5": {
              "SEL10": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT10 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL11": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT11 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL6": {
              "SEL12": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT12 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL13": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT13 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL7": {
              "SEL14": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT14 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL15": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT15 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL8": {
              "SEL16": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT16 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL17": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT17 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL9": {
              "SEL18": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT18 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL19": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT19 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL10": {
              "SEL20": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT20 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL21": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT21 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL11": {
              "SEL22": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT22 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL23": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT23 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL12": {
              "SEL24": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT24 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL25": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT25 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL13": {
              "SEL26": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT26 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL27": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT27 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL14": {
              "SEL28": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT28 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL29": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT29 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL15": {
              "SEL30": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT30 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL31": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT31 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL16": {
              "SEL32": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT32 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL33": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT33 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL17": {
              "SEL34": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT34 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL35": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT35 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL18": {
              "SEL36": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT36 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL37": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT37 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL19": {
              "SEL38": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT38 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL39": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT39 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL20": {
              "SEL40": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT40 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL41": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT41 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL21": {
              "SEL42": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT42 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL43": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT43 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL22": {
              "SEL44": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT44 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL45": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT45 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL23": {
              "SEL46": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT46 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL47": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT47 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL24": {
              "SEL48": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT48 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL49": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT49 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL25": {
              "SEL50": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT50 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL51": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT51 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL26": {
              "SEL52": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT52 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL53": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT53 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL27": {
              "SEL54": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT54 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL55": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT55 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL28": {
              "SEL56": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT56 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL57": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT57 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL29": {
              "SEL58": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT58 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "CTRL0": {
              "DEN0": {
                "bit": 0,
                "description": "DMA Enable for XBAR_OUT0"
              },
              "IEN0": {
                "bit": 1,
                "description": "Interrupt Enable for XBAR_OUT0"
              },
              "EDGE0": {
                "bit": 2,
                "description": "Active edge for edge detection on XBAR_OUT0",
                "width": 2
              },
              "STS0": {
                "bit": 4,
                "description": "Edge detection status for XBAR_OUT0"
              },
              "DEN1": {
                "bit": 8,
                "description": "DMA Enable for XBAR_OUT1"
              },
              "IEN1": {
                "bit": 9,
                "description": "Interrupt Enable for XBAR_OUT1"
              },
              "EDGE1": {
                "bit": 10,
                "description": "Active edge for edge detection on XBAR_OUT1",
                "width": 2
              },
              "STS1": {
                "bit": 12,
                "description": "Edge detection status for XBAR_OUT1"
              }
            },
            "CTRL1": {
              "DEN2": {
                "bit": 0,
                "description": "DMA Enable for XBAR_OUT2"
              },
              "IEN2": {
                "bit": 1,
                "description": "Interrupt Enable for XBAR_OUT2"
              },
              "EDGE2": {
                "bit": 2,
                "description": "Active edge for edge detection on XBAR_OUT2",
                "width": 2
              },
              "STS2": {
                "bit": 4,
                "description": "Edge detection status for XBAR_OUT2"
              },
              "DEN3": {
                "bit": 8,
                "description": "DMA Enable for XBAR_OUT3"
              },
              "IEN3": {
                "bit": 9,
                "description": "Interrupt Enable for XBAR_OUT3"
              },
              "EDGE3": {
                "bit": 10,
                "description": "Active edge for edge detection on XBAR_OUT3",
                "width": 2
              },
              "STS3": {
                "bit": 12,
                "description": "Edge detection status for XBAR_OUT3"
              }
            }
          }
        },
        "XBARB": {
          "instances": [
            {
              "name": "XBARB",
              "base": "0x4005A000"
            }
          ],
          "registers": {
            "SEL0": {
              "offset": "0x00",
              "size": 16,
              "description": "Crossbar B Select Register 0"
            },
            "SEL1": {
              "offset": "0x02",
              "size": 16,
              "description": "Crossbar B Select Register 1"
            },
            "SEL2": {
              "offset": "0x04",
              "size": 16,
              "description": "Crossbar B Select Register 2"
            },
            "SEL3": {
              "offset": "0x06",
              "size": 16,
              "description": "Crossbar B Select Register 3"
            },
            "SEL4": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar B Select Register 4"
            },
            "SEL5": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar B Select Register 5"
            },
            "SEL6": {
              "offset": "0x0C",
              "size": 16,
              "description": "Crossbar B Select Register 6"
            },
            "SEL7": {
              "offset": "0x0E",
              "size": 16,
              "description": "Crossbar B Select Register 7"
            }
          },
          "bits": {
            "SEL0": {
              "SEL0": {
                "bit": 0,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT0 (refer to Functional Description section for input/output assignment)",
                "width": 5
              },
              "SEL1": {
                "bit": 8,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT1 (refer to Functional Description section for input/output assignment)",
                "width": 5
              }
            },
            "SEL1": {
              "SEL2": {
                "bit": 0,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT2 (refer to Functional Description section for input/output assignment)",
                "width": 5
              },
              "SEL3": {
                "bit": 8,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT3 (refer to Functional Description section for input/output assignment)",
                "width": 5
              }
            },
            "SEL2": {
              "SEL4": {
                "bit": 0,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT4 (refer to Functional Description section for input/output assignment)",
                "width": 5
              },
              "SEL5": {
                "bit": 8,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT5 (refer to Functional Description section for input/output assignment)",
                "width": 5
              }
            },
            "SEL3": {
              "SEL6": {
                "bit": 0,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT6 (refer to Functional Description section for input/output assignment)",
                "width": 5
              },
              "SEL7": {
                "bit": 8,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT7 (refer to Functional Description section for input/output assignment)",
                "width": 5
              }
            },
            "SEL4": {
              "SEL8": {
                "bit": 0,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT8 (refer to Functional Description section for input/output assignment)",
                "width": 5
              },
              "SEL9": {
                "bit": 8,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT9 (refer to Functional Description section for input/output assignment)",
                "width": 5
              }
            },
            "SEL5": {
              "SEL10": {
                "bit": 0,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT10 (refer to Functional Description section for input/output assignment)",
                "width": 5
              },
              "SEL11": {
                "bit": 8,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT11 (refer to Functional Description section for input/output assignment)",
                "width": 5
              }
            },
            "SEL6": {
              "SEL12": {
                "bit": 0,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT12 (refer to Functional Description section for input/output assignment)",
                "width": 5
              },
              "SEL13": {
                "bit": 8,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT13 (refer to Functional Description section for input/output assignment)",
                "width": 5
              }
            },
            "SEL7": {
              "SEL14": {
                "bit": 0,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT14 (refer to Functional Description section for input/output assignment)",
                "width": 5
              },
              "SEL15": {
                "bit": 8,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT15 (refer to Functional Description section for input/output assignment)",
                "width": 5
              }
            }
          }
        },
        "AOI": {
          "instances": [
            {
              "name": "AOI",
              "base": "0x4005B000"
            }
          ],
          "registers": {
            "BFCRT01%s": {
              "offset": "0x00",
              "size": 16,
              "description": "Boolean Function Term 0 and 1 Configuration Register for EVENTn"
            },
            "BFCRT23%s": {
              "offset": "0x02",
              "size": 16,
              "description": "Boolean Function Term 2 and 3 Configuration Register for EVENTn"
            }
          },
          "bits": {
            "BFCRT01%s": {
              "PT1_DC": {
                "bit": 0,
                "description": "Product term 1, D input configuration",
                "width": 2
              },
              "PT1_CC": {
                "bit": 2,
                "description": "Product term 1, C input configuration",
                "width": 2
              },
              "PT1_BC": {
                "bit": 4,
                "description": "Product term 1, B input configuration",
                "width": 2
              },
              "PT1_AC": {
                "bit": 6,
                "description": "Product term 1, A input configuration",
                "width": 2
              },
              "PT0_DC": {
                "bit": 8,
                "description": "Product term 0, D input configuration",
                "width": 2
              },
              "PT0_CC": {
                "bit": 10,
                "description": "Product term 0, C input configuration",
                "width": 2
              },
              "PT0_BC": {
                "bit": 12,
                "description": "Product term 0, B input configuration",
                "width": 2
              },
              "PT0_AC": {
                "bit": 14,
                "description": "Product term 0, A input configuration",
                "width": 2
              }
            },
            "BFCRT23%s": {
              "PT3_DC": {
                "bit": 0,
                "description": "Product term 3, D input configuration",
                "width": 2
              },
              "PT3_CC": {
                "bit": 2,
                "description": "Product term 3, C input configuration",
                "width": 2
              },
              "PT3_BC": {
                "bit": 4,
                "description": "Product term 3, B input configuration",
                "width": 2
              },
              "PT3_AC": {
                "bit": 6,
                "description": "Product term 3, A input configuration",
                "width": 2
              },
              "PT2_DC": {
                "bit": 8,
                "description": "Product term 2, D input configuration",
                "width": 2
              },
              "PT2_CC": {
                "bit": 10,
                "description": "Product term 2, C input configuration",
                "width": 2
              },
              "PT2_BC": {
                "bit": 12,
                "description": "Product term 2, B input configuration",
                "width": 2
              },
              "PT2_AC": {
                "bit": 14,
                "description": "Product term 2, A input configuration",
                "width": 2
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x4005C000",
              "irq": 38
            }
          ],
          "registers": {
            "CTRL1": {
              "offset": "0x00",
              "size": 16,
              "description": "ADC Control Register 1"
            },
            "CTRL2": {
              "offset": "0x02",
              "size": 16,
              "description": "ADC Control Register 2"
            },
            "ZXCTRL1": {
              "offset": "0x04",
              "size": 16,
              "description": "ADC Zero Crossing Control 1 Register"
            },
            "ZXCTRL2": {
              "offset": "0x06",
              "size": 16,
              "description": "ADC Zero Crossing Control 2 Register"
            },
            "CLIST1": {
              "offset": "0x08",
              "size": 16,
              "description": "ADC Channel List Register 1"
            },
            "CLIST2": {
              "offset": "0x0A",
              "size": 16,
              "description": "ADC Channel List Register 2"
            },
            "CLIST3": {
              "offset": "0x0C",
              "size": 16,
              "description": "ADC Channel List Register 3"
            },
            "CLIST4": {
              "offset": "0x0E",
              "size": 16,
              "description": "ADC Channel List Register 4"
            },
            "SDIS": {
              "offset": "0x10",
              "size": 16,
              "description": "ADC Sample Disable Register"
            },
            "STAT": {
              "offset": "0x12",
              "size": 16,
              "description": "ADC Status Register"
            },
            "RDY": {
              "offset": "0x14",
              "size": 16,
              "description": "ADC Ready Register"
            },
            "LOLIMSTAT": {
              "offset": "0x16",
              "size": 16,
              "description": "ADC Low Limit Status Register"
            },
            "HILIMSTAT": {
              "offset": "0x18",
              "size": 16,
              "description": "ADC High Limit Status Register"
            },
            "ZXSTAT": {
              "offset": "0x1A",
              "size": 16,
              "description": "ADC Zero Crossing Status Register"
            },
            "RSLT%s": {
              "offset": "0x1C",
              "size": 16,
              "description": "ADC Result Registers with sign extension"
            },
            "LOLIM%s": {
              "offset": "0x3C",
              "size": 16,
              "description": "ADC Low Limit Registers"
            },
            "HILIM%s": {
              "offset": "0x5C",
              "size": 16,
              "description": "ADC High Limit Registers"
            },
            "OFFST%s": {
              "offset": "0x7C",
              "size": 16,
              "description": "ADC Offset Registers"
            },
            "PWR": {
              "offset": "0x9C",
              "size": 16,
              "description": "ADC Power Control Register"
            },
            "CAL": {
              "offset": "0x9E",
              "size": 16,
              "description": "ADC Calibration Register"
            },
            "GC1": {
              "offset": "0xA0",
              "size": 16,
              "description": "Gain Control 1 Register"
            },
            "GC2": {
              "offset": "0xA2",
              "size": 16,
              "description": "Gain Control 2 Register"
            },
            "SCTRL": {
              "offset": "0xA4",
              "size": 16,
              "description": "ADC Scan Control Register"
            },
            "PWR2": {
              "offset": "0xA6",
              "size": 16,
              "description": "ADC Power Control Register"
            },
            "CTRL3": {
              "offset": "0xA8",
              "size": 16,
              "description": "ADC Control Register 3"
            },
            "SCHLTEN": {
              "offset": "0xAA",
              "size": 16,
              "description": "ADC Scan Interrupt Enable Register"
            }
          },
          "bits": {
            "CTRL1": {
              "SMODE": {
                "bit": 0,
                "description": "ADC Scan Mode Control",
                "width": 3
              },
              "CHNCFG_L": {
                "bit": 4,
                "description": "CHCNF (Channel Configure Low) bits",
                "width": 4
              },
              "HLMTIE": {
                "bit": 8,
                "description": "High Limit Interrupt Enable"
              },
              "LLMTIE": {
                "bit": 9,
                "description": "Low Limit Interrupt Enable"
              },
              "ZCIE": {
                "bit": 10,
                "description": "Zero Crossing Interrupt Enable"
              },
              "EOSIE0": {
                "bit": 11,
                "description": "End Of Scan Interrupt Enable"
              },
              "SYNC0": {
                "bit": 12,
                "description": "SYNC0 Enable"
              },
              "START0": {
                "bit": 13,
                "description": "START0 Conversion"
              },
              "STOP0": {
                "bit": 14,
                "description": "Stop"
              },
              "DMAEN0": {
                "bit": 15,
                "description": "DMA enable"
              }
            },
            "CTRL2": {
              "DIV0": {
                "bit": 0,
                "description": "Clock Divisor Select",
                "width": 6
              },
              "SIMULT": {
                "bit": 6,
                "description": "Simultaneous mode"
              },
              "CHNCFG_H": {
                "bit": 7,
                "description": "CHCNF (Channel Configure High) bits",
                "width": 4
              },
              "EOSIE1": {
                "bit": 11,
                "description": "End Of Scan Interrupt Enable"
              },
              "SYNC1": {
                "bit": 12,
                "description": "SYNC1 Enable"
              },
              "START1": {
                "bit": 13,
                "description": "START1 Conversion"
              },
              "STOP1": {
                "bit": 14,
                "description": "Stop"
              },
              "DMAEN1": {
                "bit": 15,
                "description": "DMA enable"
              }
            },
            "ZXCTRL1": {
              "ZCE0": {
                "bit": 0,
                "description": "Zero crossing enable 0",
                "width": 2
              },
              "ZCE1": {
                "bit": 2,
                "description": "Zero crossing enable 1",
                "width": 2
              },
              "ZCE2": {
                "bit": 4,
                "description": "Zero crossing enable 2",
                "width": 2
              },
              "ZCE3": {
                "bit": 6,
                "description": "Zero crossing enable 3",
                "width": 2
              },
              "ZCE4": {
                "bit": 8,
                "description": "Zero crossing enable 4",
                "width": 2
              },
              "ZCE5": {
                "bit": 10,
                "description": "Zero crossing enable 5",
                "width": 2
              },
              "ZCE6": {
                "bit": 12,
                "description": "Zero crossing enable 6",
                "width": 2
              },
              "ZCE7": {
                "bit": 14,
                "description": "Zero crossing enable 7",
                "width": 2
              }
            },
            "ZXCTRL2": {
              "ZCE8": {
                "bit": 0,
                "description": "Zero crossing enable 8",
                "width": 2
              },
              "ZCE9": {
                "bit": 2,
                "description": "Zero crossing enable 9",
                "width": 2
              },
              "ZCE10": {
                "bit": 4,
                "description": "Zero crossing enable 10",
                "width": 2
              },
              "ZCE11": {
                "bit": 6,
                "description": "Zero crossing enable 11",
                "width": 2
              },
              "ZCE12": {
                "bit": 8,
                "description": "Zero crossing enable 12",
                "width": 2
              },
              "ZCE13": {
                "bit": 10,
                "description": "Zero crossing enable 13",
                "width": 2
              },
              "ZCE14": {
                "bit": 12,
                "description": "Zero crossing enable 14",
                "width": 2
              },
              "ZCE15": {
                "bit": 14,
                "description": "Zero crossing enable 15",
                "width": 2
              }
            },
            "CLIST1": {
              "SAMPLE0": {
                "bit": 0,
                "description": "Sample Field 0",
                "width": 4
              },
              "SAMPLE1": {
                "bit": 4,
                "description": "Sample Field 1",
                "width": 4
              },
              "SAMPLE2": {
                "bit": 8,
                "description": "Sample Field 2",
                "width": 4
              },
              "SAMPLE3": {
                "bit": 12,
                "description": "Sample Field 3",
                "width": 4
              }
            },
            "CLIST2": {
              "SAMPLE4": {
                "bit": 0,
                "description": "Sample Field 4",
                "width": 4
              },
              "SAMPLE5": {
                "bit": 4,
                "description": "Sample Field 5",
                "width": 4
              },
              "SAMPLE6": {
                "bit": 8,
                "description": "Sample Field 6",
                "width": 4
              },
              "SAMPLE7": {
                "bit": 12,
                "description": "Sample Field 7",
                "width": 4
              }
            },
            "CLIST3": {
              "SAMPLE8": {
                "bit": 0,
                "description": "Sample Field 8",
                "width": 4
              },
              "SAMPLE9": {
                "bit": 4,
                "description": "Sample Field 9",
                "width": 4
              },
              "SAMPLE10": {
                "bit": 8,
                "description": "Sample Field 10",
                "width": 4
              },
              "SAMPLE11": {
                "bit": 12,
                "description": "Sample Field 11",
                "width": 4
              }
            },
            "CLIST4": {
              "SAMPLE12": {
                "bit": 0,
                "description": "Sample Field 12",
                "width": 4
              },
              "SAMPLE13": {
                "bit": 4,
                "description": "Sample Field 13",
                "width": 4
              },
              "SAMPLE14": {
                "bit": 8,
                "description": "Sample Field 14",
                "width": 4
              },
              "SAMPLE15": {
                "bit": 12,
                "description": "Sample Field 15",
                "width": 4
              }
            },
            "SDIS": {
              "DS": {
                "bit": 0,
                "description": "Disable Sample Bits",
                "width": 16
              }
            },
            "STAT": {
              "UNDEFINED": {
                "bit": 0,
                "description": "This read-only bitfield is undefined and will always contain random data.",
                "width": 8
              },
              "HLMTI": {
                "bit": 8,
                "description": "High Limit Interrupt"
              },
              "LLMTI": {
                "bit": 9,
                "description": "Low Limit Interrupt"
              },
              "ZCI": {
                "bit": 10,
                "description": "Zero Crossing Interrupt"
              },
              "EOSI0": {
                "bit": 11,
                "description": "End of Scan Interrupt"
              },
              "EOSI1": {
                "bit": 12,
                "description": "End of Scan Interrupt"
              },
              "CIP1": {
                "bit": 14,
                "description": "Conversion in Progress"
              },
              "CIP0": {
                "bit": 15,
                "description": "Conversion in Progress"
              }
            },
            "RDY": {
              "RDY": {
                "bit": 0,
                "description": "Ready Sample",
                "width": 16
              }
            },
            "LOLIMSTAT": {
              "LLS": {
                "bit": 0,
                "description": "Low Limit Status Bits",
                "width": 16
              }
            },
            "HILIMSTAT": {
              "HLS": {
                "bit": 0,
                "description": "High Limit Status Bits",
                "width": 16
              }
            },
            "ZXSTAT": {
              "ZCS": {
                "bit": 0,
                "description": "Zero Crossing Status",
                "width": 16
              }
            },
            "RSLT%s": {
              "RSLT": {
                "bit": 3,
                "description": "Digital Result of the Conversion",
                "width": 12
              },
              "SEXT": {
                "bit": 15,
                "description": "Sign Extend"
              }
            },
            "LOLIM%s": {
              "LLMT": {
                "bit": 3,
                "description": "Low Limit Bits",
                "width": 12
              }
            },
            "HILIM%s": {
              "HLMT": {
                "bit": 3,
                "description": "High Limit Bits",
                "width": 12
              }
            },
            "OFFST%s": {
              "OFFSET": {
                "bit": 3,
                "description": "ADC Offset Bits",
                "width": 12
              }
            },
            "PWR": {
              "PD0": {
                "bit": 0,
                "description": "Manual Power Down for Converter A"
              },
              "PD1": {
                "bit": 1,
                "description": "Manual Power Down for Converter B"
              },
              "APD": {
                "bit": 3,
                "description": "Auto Powerdown"
              },
              "PUDELAY": {
                "bit": 4,
                "description": "Power Up Delay",
                "width": 6
              },
              "PSTS0": {
                "bit": 10,
                "description": "ADC Converter A Power Status"
              },
              "PSTS1": {
                "bit": 11,
                "description": "ADC Converter B Power Status"
              },
              "ASB": {
                "bit": 15,
                "description": "Auto Standby"
              }
            },
            "CAL": {
              "SEL_VREFLO_A": {
                "bit": 12,
                "description": "Select V REFLO Source"
              },
              "SEL_VREFH_A": {
                "bit": 13,
                "description": "Select V REFH Source"
              },
              "SEL_VREFLO_B": {
                "bit": 14,
                "description": "Select V REFLO Source"
              },
              "SEL_VREFH_B": {
                "bit": 15,
                "description": "Select V REFH Source"
              }
            },
            "GC1": {
              "GAIN0": {
                "bit": 0,
                "description": "Gain Control Bit 0",
                "width": 2
              },
              "GAIN1": {
                "bit": 2,
                "description": "Gain Control Bit 1",
                "width": 2
              },
              "GAIN2": {
                "bit": 4,
                "description": "Gain Control Bit 2",
                "width": 2
              },
              "GAIN3": {
                "bit": 6,
                "description": "Gain Control Bit 3",
                "width": 2
              },
              "GAIN4": {
                "bit": 8,
                "description": "Gain Control Bit 4",
                "width": 2
              },
              "GAIN5": {
                "bit": 10,
                "description": "Gain Control Bit 5",
                "width": 2
              },
              "GAIN6": {
                "bit": 12,
                "description": "Gain Control Bit 6",
                "width": 2
              },
              "GAIN7": {
                "bit": 14,
                "description": "Gain Control Bit 7",
                "width": 2
              }
            },
            "GC2": {
              "GAIN8": {
                "bit": 0,
                "description": "Gain Control Bit 8",
                "width": 2
              },
              "GAIN9": {
                "bit": 2,
                "description": "Gain Control Bit 9",
                "width": 2
              },
              "GAIN10": {
                "bit": 4,
                "description": "Gain Control Bit 10",
                "width": 2
              },
              "GAIN11": {
                "bit": 6,
                "description": "Gain Control Bit 11",
                "width": 2
              },
              "GAIN12": {
                "bit": 8,
                "description": "Gain Control Bit 12",
                "width": 2
              },
              "GAIN13": {
                "bit": 10,
                "description": "Gain Control Bit 13",
                "width": 2
              },
              "GAIN14": {
                "bit": 12,
                "description": "Gain Control Bit 14",
                "width": 2
              },
              "GAIN15": {
                "bit": 14,
                "description": "Gain Control Bit 15",
                "width": 2
              }
            },
            "SCTRL": {
              "SC": {
                "bit": 0,
                "description": "Scan Control Bits",
                "width": 16
              }
            },
            "PWR2": {
              "SPEEDA": {
                "bit": 0,
                "description": "ADCA Speed Control Bits",
                "width": 2
              },
              "SPEEDB": {
                "bit": 2,
                "description": "ADCB Speed Control Bits",
                "width": 2
              },
              "DIV1": {
                "bit": 8,
                "description": "Clock Divisor Select",
                "width": 6
              }
            },
            "CTRL3": {
              "SCNT0": {
                "bit": 0,
                "description": "Sample Window Count 0",
                "width": 3
              },
              "SCNT1": {
                "bit": 3,
                "description": "Sample Window Count 1",
                "width": 3
              },
              "DMASRC": {
                "bit": 6,
                "description": "DMA Trigger Source"
              }
            },
            "SCHLTEN": {
              "SCHLTEN": {
                "bit": 0,
                "description": "Scan Interrupt Enable",
                "width": 16
              }
            }
          }
        },
        "EWM": {
          "instances": [
            {
              "name": "EWM",
              "base": "0x40061000",
              "irq": 22
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 8,
              "description": "Control Register"
            },
            "SERV": {
              "offset": "0x01",
              "size": 8,
              "description": "Service Register"
            },
            "CMPL": {
              "offset": "0x02",
              "size": 8,
              "description": "Compare Low Register"
            },
            "CMPH": {
              "offset": "0x03",
              "size": 8,
              "description": "Compare High Register"
            }
          },
          "bits": {
            "CTRL": {
              "EWMEN": {
                "bit": 0,
                "description": "EWM enable."
              },
              "ASSIN": {
                "bit": 1,
                "description": "EWM_in's Assertion State Select."
              },
              "INEN": {
                "bit": 2,
                "description": "Input Enable."
              },
              "INTEN": {
                "bit": 3,
                "description": "Interrupt Enable."
              }
            },
            "SERV": {
              "SERVICE": {
                "bit": 0,
                "description": "The EWM service mechanism requires the CPU to write two values to the SERV register: a first data byte of 0xB4, followed by a second data byte of 0x2C",
                "width": 8
              }
            },
            "CMPL": {
              "COMPAREL": {
                "bit": 0,
                "description": "To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) minimum service time is required",
                "width": 8
              }
            },
            "CMPH": {
              "COMPAREH": {
                "bit": 0,
                "description": "To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) maximum service time is required",
                "width": 8
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "MCG",
              "base": "0x40064000",
              "irq": 57
            }
          ],
          "registers": {
            "C1": {
              "offset": "0x00",
              "size": 8,
              "description": "MCG Control 1 Register"
            },
            "C2": {
              "offset": "0x01",
              "size": 8,
              "description": "MCG Control 2 Register"
            },
            "C3": {
              "offset": "0x02",
              "size": 8,
              "description": "MCG Control 3 Register"
            },
            "C4": {
              "offset": "0x03",
              "size": 8,
              "description": "MCG Control 4 Register"
            },
            "C5": {
              "offset": "0x04",
              "size": 8,
              "description": "MCG Control 5 Register"
            },
            "C6": {
              "offset": "0x05",
              "size": 8,
              "description": "MCG Control 6 Register"
            },
            "S": {
              "offset": "0x06",
              "size": 8,
              "description": "MCG Status Register"
            },
            "SC": {
              "offset": "0x08",
              "size": 8,
              "description": "MCG Status and Control Register"
            },
            "ATCVH": {
              "offset": "0x0A",
              "size": 8,
              "description": "MCG Auto Trim Compare Value High Register"
            },
            "ATCVL": {
              "offset": "0x0B",
              "size": 8,
              "description": "MCG Auto Trim Compare Value Low Register"
            },
            "C8": {
              "offset": "0x0D",
              "size": 8,
              "description": "MCG Control 8 Register"
            }
          },
          "bits": {
            "C1": {
              "IREFSTEN": {
                "bit": 0,
                "description": "Internal Reference Stop Enable"
              },
              "IRCLKEN": {
                "bit": 1,
                "description": "Internal Reference Clock Enable"
              },
              "IREFS": {
                "bit": 2,
                "description": "Internal Reference Select"
              },
              "FRDIV": {
                "bit": 3,
                "description": "FLL External Reference Divider",
                "width": 3
              },
              "CLKS": {
                "bit": 6,
                "description": "Clock Source Select",
                "width": 2
              }
            },
            "C2": {
              "IRCS": {
                "bit": 0,
                "description": "Internal Reference Clock Select"
              },
              "LP": {
                "bit": 1,
                "description": "Low Power Select"
              },
              "EREFS": {
                "bit": 2,
                "description": "External Reference Select"
              },
              "HGO": {
                "bit": 3,
                "description": "High Gain Oscillator Select"
              },
              "RANGE": {
                "bit": 4,
                "description": "Frequency Range Select",
                "width": 2
              },
              "FCFTRIM": {
                "bit": 6,
                "description": "Fast Internal Reference Clock Fine Trim"
              },
              "LOCRE0": {
                "bit": 7,
                "description": "Loss of Clock Reset Enable"
              }
            },
            "C3": {
              "SCTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Trim Setting",
                "width": 8
              }
            },
            "C4": {
              "SCFTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Fine Trim"
              },
              "FCTRIM": {
                "bit": 1,
                "description": "Fast Internal Reference Clock Trim Setting",
                "width": 4
              },
              "DRST_DRS": {
                "bit": 5,
                "description": "DCO Range Select",
                "width": 2
              },
              "DMX32": {
                "bit": 7,
                "description": "DCO Maximum Frequency with 32.768 kHz Reference"
              }
            },
            "C5": {
              "PRDIV": {
                "bit": 0,
                "description": "PLL External Reference Divider",
                "width": 3
              },
              "PLLSTEN": {
                "bit": 5,
                "description": "PLL Stop Enable"
              },
              "PLLCLKEN": {
                "bit": 6,
                "description": "PLL Clock Enable"
              }
            },
            "C6": {
              "VDIV": {
                "bit": 0,
                "description": "VCO Divider",
                "width": 5
              },
              "CME0": {
                "bit": 5,
                "description": "Clock Monitor Enable"
              },
              "PLLS": {
                "bit": 6,
                "description": "PLL Select"
              },
              "LOLIE0": {
                "bit": 7,
                "description": "Loss of Lock Interrrupt Enable"
              }
            },
            "S": {
              "IRCST": {
                "bit": 0,
                "description": "Internal Reference Clock Status"
              },
              "OSCINIT0": {
                "bit": 1,
                "description": "OSC Initialization"
              },
              "CLKST": {
                "bit": 2,
                "description": "Clock Mode Status",
                "width": 2
              },
              "IREFST": {
                "bit": 4,
                "description": "Internal Reference Status"
              },
              "PLLST": {
                "bit": 5,
                "description": "PLL Select Status"
              },
              "LOCK0": {
                "bit": 6,
                "description": "Lock Status"
              },
              "LOLS0": {
                "bit": 7,
                "description": "Loss of Lock Status"
              }
            },
            "SC": {
              "LOCS0": {
                "bit": 0,
                "description": "OSC0 Loss of Clock Status"
              },
              "FCRDIV": {
                "bit": 1,
                "description": "Fast Clock Internal Reference Divider",
                "width": 3
              },
              "FLTPRSRV": {
                "bit": 4,
                "description": "FLL Filter Preserve Enable"
              },
              "ATMF": {
                "bit": 5,
                "description": "Automatic Trim Machine Fail Flag"
              },
              "ATMS": {
                "bit": 6,
                "description": "Automatic Trim Machine Select"
              },
              "ATME": {
                "bit": 7,
                "description": "Automatic Trim Machine Enable"
              }
            },
            "ATCVH": {
              "ATCVH": {
                "bit": 0,
                "description": "ATM Compare Value High",
                "width": 8
              }
            },
            "ATCVL": {
              "ATCVL": {
                "bit": 0,
                "description": "ATM Compare Value Low",
                "width": 8
              }
            },
            "C8": {
              "LOLRE": {
                "bit": 6,
                "description": "PLL Loss of Lock Reset Enable"
              }
            }
          }
        },
        "OSC": {
          "instances": [
            {
              "name": "OSC",
              "base": "0x40065000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 8,
              "description": "OSC Control Register"
            },
            "DIV": {
              "offset": "0x02",
              "size": 8,
              "description": "OSC_DIV"
            }
          },
          "bits": {
            "CR": {
              "SC16P": {
                "bit": 0,
                "description": "Oscillator 16 pF Capacitor Load Configure"
              },
              "SC8P": {
                "bit": 1,
                "description": "Oscillator 8 pF Capacitor Load Configure"
              },
              "SC4P": {
                "bit": 2,
                "description": "Oscillator 4 pF Capacitor Load Configure"
              },
              "SC2P": {
                "bit": 3,
                "description": "Oscillator 2 pF Capacitor Load Configure"
              },
              "EREFSTEN": {
                "bit": 5,
                "description": "External Reference Stop Enable"
              },
              "ERCLKEN": {
                "bit": 7,
                "description": "External Reference Enable"
              }
            },
            "DIV": {
              "ERPS": {
                "bit": 6,
                "description": "ERCLK prescaler",
                "width": 2
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40066000",
              "irq": 24
            }
          ],
          "registers": {
            "A1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Address Register 1"
            },
            "F": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Frequency Divider register"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Control Register 1"
            },
            "S": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Status register"
            },
            "D": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Data I/O register"
            },
            "C2": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Control Register 2"
            },
            "FLT": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Programmable Input Glitch Filter Register"
            },
            "RA": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Range Address register"
            },
            "SMB": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C SMBus Control and Status register"
            },
            "A2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Address Register 2"
            },
            "SLTH": {
              "offset": "0x0A",
              "size": 8,
              "description": "I2C SCL Low Timeout Register High"
            },
            "SLTL": {
              "offset": "0x0B",
              "size": 8,
              "description": "I2C SCL Low Timeout Register Low"
            }
          },
          "bits": {
            "A1": {
              "AD": {
                "bit": 1,
                "description": "Address",
                "width": 7
              }
            },
            "F": {
              "ICR": {
                "bit": 0,
                "description": "ClockRate",
                "width": 6
              },
              "MULT": {
                "bit": 6,
                "description": "Multiplier Factor",
                "width": 2
              }
            },
            "C1": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "WUEN": {
                "bit": 1,
                "description": "Wakeup Enable"
              },
              "RSTA": {
                "bit": 2,
                "description": "Repeat START"
              },
              "TXAK": {
                "bit": 3,
                "description": "Transmit Acknowledge Enable"
              },
              "TX": {
                "bit": 4,
                "description": "Transmit Mode Select"
              },
              "MST": {
                "bit": 5,
                "description": "Master Mode Select"
              },
              "IICIE": {
                "bit": 6,
                "description": "I2C Interrupt Enable"
              },
              "IICEN": {
                "bit": 7,
                "description": "I2C Enable"
              }
            },
            "S": {
              "RXAK": {
                "bit": 0,
                "description": "Receive Acknowledge"
              },
              "IICIF": {
                "bit": 1,
                "description": "Interrupt Flag"
              },
              "SRW": {
                "bit": 2,
                "description": "Slave Read/Write"
              },
              "RAM": {
                "bit": 3,
                "description": "Range Address Match"
              },
              "ARBL": {
                "bit": 4,
                "description": "Arbitration Lost"
              },
              "BUSY": {
                "bit": 5,
                "description": "Bus Busy"
              },
              "IAAS": {
                "bit": 6,
                "description": "Addressed As A Slave"
              },
              "TCF": {
                "bit": 7,
                "description": "Transfer Complete Flag"
              }
            },
            "D": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "C2": {
              "AD": {
                "bit": 0,
                "description": "Slave Address",
                "width": 3
              },
              "RMEN": {
                "bit": 3,
                "description": "Range Address Matching Enable"
              },
              "SBRC": {
                "bit": 4,
                "description": "Slave Baud Rate Control"
              },
              "HDRS": {
                "bit": 5,
                "description": "High Drive Select"
              },
              "ADEXT": {
                "bit": 6,
                "description": "Address Extension"
              },
              "GCAEN": {
                "bit": 7,
                "description": "General Call Address Enable"
              }
            },
            "FLT": {
              "FLT": {
                "bit": 0,
                "description": "I2C Programmable Filter Factor",
                "width": 4
              },
              "STARTF": {
                "bit": 4,
                "description": "I2C Bus Start Detect Flag"
              },
              "SSIE": {
                "bit": 5,
                "description": "I2C Bus Stop or Start Interrupt Enable"
              },
              "STOPF": {
                "bit": 6,
                "description": "I2C Bus Stop Detect Flag"
              },
              "SHEN": {
                "bit": 7,
                "description": "Stop Hold Enable"
              }
            },
            "RA": {
              "RAD": {
                "bit": 1,
                "description": "Range Slave Address",
                "width": 7
              }
            },
            "SMB": {
              "SHTF2IE": {
                "bit": 0,
                "description": "SHTF2 Interrupt Enable"
              },
              "SHTF2": {
                "bit": 1,
                "description": "SCL High Timeout Flag 2"
              },
              "SHTF1": {
                "bit": 2,
                "description": "SCL High Timeout Flag 1"
              },
              "SLTF": {
                "bit": 3,
                "description": "SCL Low Timeout Flag"
              },
              "TCKSEL": {
                "bit": 4,
                "description": "Timeout Counter Clock Select"
              },
              "SIICAEN": {
                "bit": 5,
                "description": "Second I2C Address Enable"
              },
              "ALERTEN": {
                "bit": 6,
                "description": "SMBus Alert Response Address Enable"
              },
              "FACK": {
                "bit": 7,
                "description": "Fast NACK/ACK Enable"
              }
            },
            "A2": {
              "SAD": {
                "bit": 1,
                "description": "SMBus Address",
                "width": 7
              }
            },
            "SLTH": {
              "SSLT": {
                "bit": 0,
                "description": "SSLT[15:8]",
                "width": 8
              }
            },
            "SLTL": {
              "SSLT": {
                "bit": 0,
                "description": "SSLT[7:0]",
                "width": 8
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x4006A000",
              "irq": 31
            },
            {
              "name": "UART1",
              "base": "0x4006B000",
              "irq": 33
            }
          ],
          "registers": {
            "BDH": {
              "offset": "0x00",
              "size": 8,
              "description": "UART Baud Rate Registers: High"
            },
            "BDL": {
              "offset": "0x01",
              "size": 8,
              "description": "UART Baud Rate Registers: Low"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "UART Control Register 1"
            },
            "C2": {
              "offset": "0x03",
              "size": 8,
              "description": "UART Control Register 2"
            },
            "S1": {
              "offset": "0x04",
              "size": 8,
              "description": "UART Status Register 1"
            },
            "S2": {
              "offset": "0x05",
              "size": 8,
              "description": "UART Status Register 2"
            },
            "C3": {
              "offset": "0x06",
              "size": 8,
              "description": "UART Control Register 3"
            },
            "D": {
              "offset": "0x07",
              "size": 8,
              "description": "UART Data Register"
            },
            "MA1": {
              "offset": "0x08",
              "size": 8,
              "description": "UART Match Address Registers 1"
            },
            "MA2": {
              "offset": "0x09",
              "size": 8,
              "description": "UART Match Address Registers 2"
            },
            "C4": {
              "offset": "0x0A",
              "size": 8,
              "description": "UART Control Register 4"
            },
            "C5": {
              "offset": "0x0B",
              "size": 8,
              "description": "UART Control Register 5"
            },
            "ED": {
              "offset": "0x0C",
              "size": 8,
              "description": "UART Extended Data Register"
            },
            "MODEM": {
              "offset": "0x0D",
              "size": 8,
              "description": "UART Modem Register"
            },
            "PFIFO": {
              "offset": "0x10",
              "size": 8,
              "description": "UART FIFO Parameters"
            },
            "CFIFO": {
              "offset": "0x11",
              "size": 8,
              "description": "UART FIFO Control Register"
            },
            "SFIFO": {
              "offset": "0x12",
              "size": 8,
              "description": "UART FIFO Status Register"
            },
            "TWFIFO": {
              "offset": "0x13",
              "size": 8,
              "description": "UART FIFO Transmit Watermark"
            },
            "TCFIFO": {
              "offset": "0x14",
              "size": 8,
              "description": "UART FIFO Transmit Count"
            },
            "RWFIFO": {
              "offset": "0x15",
              "size": 8,
              "description": "UART FIFO Receive Watermark"
            },
            "RCFIFO": {
              "offset": "0x16",
              "size": 8,
              "description": "UART FIFO Receive Count"
            }
          },
          "bits": {
            "BDH": {
              "SBR": {
                "bit": 0,
                "description": "UART Baud Rate Bits",
                "width": 5
              },
              "SBNS": {
                "bit": 5,
                "description": "Stop Bit Number Select"
              },
              "RXEDGIE": {
                "bit": 6,
                "description": "RxD Input Active Edge Interrupt Enable"
              },
              "LBKDIE": {
                "bit": 7,
                "description": "LIN Break Detect Interrupt or DMA Request Enable"
              }
            },
            "BDL": {
              "SBR": {
                "bit": 0,
                "description": "UART Baud Rate Bits",
                "width": 8
              }
            },
            "C1": {
              "PT": {
                "bit": 0,
                "description": "Parity Type"
              },
              "PE": {
                "bit": 1,
                "description": "Parity Enable"
              },
              "ILT": {
                "bit": 2,
                "description": "Idle Line Type Select"
              },
              "WAKE": {
                "bit": 3,
                "description": "Receiver Wakeup Method Select"
              },
              "M": {
                "bit": 4,
                "description": "9-bit or 8-bit Mode Select"
              },
              "RSRC": {
                "bit": 5,
                "description": "Receiver Source Select"
              },
              "UARTSWAI": {
                "bit": 6,
                "description": "UART Stops in Wait Mode"
              },
              "LOOPS": {
                "bit": 7,
                "description": "Loop Mode Select"
              }
            },
            "C2": {
              "SBK": {
                "bit": 0,
                "description": "Send Break"
              },
              "RWU": {
                "bit": 1,
                "description": "Receiver Wakeup Control"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver Enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter Enable"
              },
              "ILIE": {
                "bit": 4,
                "description": "Idle Line Interrupt Enable"
              },
              "RIE": {
                "bit": 5,
                "description": "Receiver Full Interrupt or DMA Transfer Enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission Complete Interrupt Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmitter Interrupt or DMA Transfer Enable."
              }
            },
            "S1": {
              "PF": {
                "bit": 0,
                "description": "Parity Error Flag"
              },
              "FE": {
                "bit": 1,
                "description": "Framing Error Flag"
              },
              "NF": {
                "bit": 2,
                "description": "Noise Flag"
              },
              "OR": {
                "bit": 3,
                "description": "Receiver Overrun Flag"
              },
              "IDLE": {
                "bit": 4,
                "description": "Idle Line Flag"
              },
              "RDRF": {
                "bit": 5,
                "description": "Receive Data Register Full Flag"
              },
              "TC": {
                "bit": 6,
                "description": "Transmit Complete Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Register Empty Flag"
              }
            },
            "S2": {
              "RAF": {
                "bit": 0,
                "description": "Receiver Active Flag"
              },
              "LBKDE": {
                "bit": 1,
                "description": "LIN Break Detection Enable"
              },
              "BRK13": {
                "bit": 2,
                "description": "Break Transmit Character Length"
              },
              "RWUID": {
                "bit": 3,
                "description": "Receive Wakeup Idle Detect"
              },
              "RXINV": {
                "bit": 4,
                "description": "Receive Data Inversion"
              },
              "MSBF": {
                "bit": 5,
                "description": "Most Significant Bit First"
              },
              "RXEDGIF": {
                "bit": 6,
                "description": "RxD Pin Active Edge Interrupt Flag"
              },
              "LBKDIF": {
                "bit": 7,
                "description": "LIN Break Detect Interrupt Flag"
              }
            },
            "C3": {
              "PEIE": {
                "bit": 0,
                "description": "Parity Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 1,
                "description": "Framing Error Interrupt Enable"
              },
              "NEIE": {
                "bit": 2,
                "description": "Noise Error Interrupt Enable"
              },
              "ORIE": {
                "bit": 3,
                "description": "Overrun Error Interrupt Enable"
              },
              "TXINV": {
                "bit": 4,
                "description": "Transmit Data Inversion."
              },
              "TXDIR": {
                "bit": 5,
                "description": "Transmitter Pin Data Direction in Single-Wire mode"
              },
              "T8": {
                "bit": 6,
                "description": "Transmit Bit 8"
              },
              "R8": {
                "bit": 7,
                "description": "Received Bit 8"
              }
            },
            "D": {
              "RT": {
                "bit": 0,
                "description": "Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register",
                "width": 8
              }
            },
            "MA1": {
              "MA": {
                "bit": 0,
                "description": "Match Address",
                "width": 8
              }
            },
            "MA2": {
              "MA": {
                "bit": 0,
                "description": "Match Address",
                "width": 8
              }
            },
            "C4": {
              "BRFA": {
                "bit": 0,
                "description": "Baud Rate Fine Adjust",
                "width": 5
              },
              "M10": {
                "bit": 5,
                "description": "10-bit Mode select"
              },
              "MAEN2": {
                "bit": 6,
                "description": "Match Address Mode Enable 2"
              },
              "MAEN1": {
                "bit": 7,
                "description": "Match Address Mode Enable 1"
              }
            },
            "C5": {
              "LBKDDMAS": {
                "bit": 3,
                "description": "LIN Break Detect DMA Select Bit"
              },
              "RDMAS": {
                "bit": 5,
                "description": "Receiver Full DMA Select"
              },
              "TDMAS": {
                "bit": 7,
                "description": "Transmitter DMA Select"
              }
            },
            "ED": {
              "PARITYE": {
                "bit": 6,
                "description": "The current received dataword contained in D and C3[R8] was received with a parity error."
              },
              "NOISY": {
                "bit": 7,
                "description": "The current received dataword contained in D and C3[R8] was received with noise."
              }
            },
            "MODEM": {
              "TXCTSE": {
                "bit": 0,
                "description": "Transmitter clear-to-send enable"
              },
              "TXRTSE": {
                "bit": 1,
                "description": "Transmitter request-to-send enable"
              },
              "TXRTSPOL": {
                "bit": 2,
                "description": "Transmitter request-to-send polarity"
              },
              "RXRTSE": {
                "bit": 3,
                "description": "Receiver request-to-send enable"
              }
            },
            "PFIFO": {
              "RXFIFOSIZE": {
                "bit": 0,
                "description": "Receive FIFO. Buffer Depth",
                "width": 3
              },
              "RXFE": {
                "bit": 3,
                "description": "Receive FIFO Enable"
              },
              "TXFIFOSIZE": {
                "bit": 4,
                "description": "Transmit FIFO. Buffer Depth",
                "width": 3
              },
              "TXFE": {
                "bit": 7,
                "description": "Transmit FIFO Enable"
              }
            },
            "CFIFO": {
              "RXUFE": {
                "bit": 0,
                "description": "Receive FIFO Underflow Interrupt Enable"
              },
              "TXOFE": {
                "bit": 1,
                "description": "Transmit FIFO Overflow Interrupt Enable"
              },
              "RXOFE": {
                "bit": 2,
                "description": "Receive FIFO Overflow Interrupt Enable"
              },
              "RXFLUSH": {
                "bit": 6,
                "description": "Receive FIFO/Buffer Flush"
              },
              "TXFLUSH": {
                "bit": 7,
                "description": "Transmit FIFO/Buffer Flush"
              }
            },
            "SFIFO": {
              "RXUF": {
                "bit": 0,
                "description": "Receiver Buffer Underflow Flag"
              },
              "TXOF": {
                "bit": 1,
                "description": "Transmitter Buffer Overflow Flag"
              },
              "RXOF": {
                "bit": 2,
                "description": "Receiver Buffer Overflow Flag"
              },
              "RXEMPT": {
                "bit": 6,
                "description": "Receive Buffer/FIFO Empty"
              },
              "TXEMPT": {
                "bit": 7,
                "description": "Transmit Buffer/FIFO Empty"
              }
            },
            "TWFIFO": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit Watermark",
                "width": 8
              }
            },
            "TCFIFO": {
              "TXCOUNT": {
                "bit": 0,
                "description": "Transmit Counter",
                "width": 8
              }
            },
            "RWFIFO": {
              "RXWATER": {
                "bit": 0,
                "description": "Receive Watermark",
                "width": 8
              }
            },
            "RCFIFO": {
              "RXCOUNT": {
                "bit": 0,
                "description": "Receive Counter",
                "width": 8
              }
            }
          }
        },
        "CMP0": {
          "instances": [
            {
              "name": "CMP0",
              "base": "0x40073000",
              "irq": 40
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              }
            }
          }
        },
        "CMP1": {
          "instances": [
            {
              "name": "CMP1",
              "base": "0x40073008",
              "irq": 41
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              }
            }
          }
        },
        "CMP2": {
          "instances": [
            {
              "name": "CMP2",
              "base": "0x40073010",
              "irq": 70
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              }
            }
          }
        },
        "CMP3": {
          "instances": [
            {
              "name": "CMP3",
              "base": "0x40073018",
              "irq": 92
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              }
            }
          }
        },
        "LLWU": {
          "instances": [
            {
              "name": "LLWU",
              "base": "0x4007C000",
              "irq": 21
            }
          ],
          "registers": {
            "PE1": {
              "offset": "0x00",
              "size": 8,
              "description": "LLWU Pin Enable 1 register"
            },
            "PE2": {
              "offset": "0x01",
              "size": 8,
              "description": "LLWU Pin Enable 2 register"
            },
            "PE3": {
              "offset": "0x02",
              "size": 8,
              "description": "LLWU Pin Enable 3 register"
            },
            "PE4": {
              "offset": "0x03",
              "size": 8,
              "description": "LLWU Pin Enable 4 register"
            },
            "PE5": {
              "offset": "0x04",
              "size": 8,
              "description": "LLWU Pin Enable 5 register"
            },
            "PE6": {
              "offset": "0x05",
              "size": 8,
              "description": "LLWU Pin Enable 6 register"
            },
            "PE7": {
              "offset": "0x06",
              "size": 8,
              "description": "LLWU Pin Enable 7 register"
            },
            "PE8": {
              "offset": "0x07",
              "size": 8,
              "description": "LLWU Pin Enable 8 register"
            },
            "ME": {
              "offset": "0x08",
              "size": 8,
              "description": "LLWU Module Enable register"
            },
            "PF1": {
              "offset": "0x09",
              "size": 8,
              "description": "LLWU Pin Flag 1 register"
            },
            "PF2": {
              "offset": "0x0A",
              "size": 8,
              "description": "LLWU Pin Flag 2 register"
            },
            "PF3": {
              "offset": "0x0B",
              "size": 8,
              "description": "LLWU Pin Flag 3 register"
            },
            "PF4": {
              "offset": "0x0C",
              "size": 8,
              "description": "LLWU Pin Flag 4 register"
            },
            "MF5": {
              "offset": "0x0D",
              "size": 8,
              "description": "LLWU Module Flag 5 register"
            },
            "FILT1": {
              "offset": "0x0E",
              "size": 8,
              "description": "LLWU Pin Filter 1 register"
            },
            "FILT2": {
              "offset": "0x0F",
              "size": 8,
              "description": "LLWU Pin Filter 2 register"
            }
          },
          "bits": {
            "PE1": {
              "WUPE0": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P0",
                "width": 2
              },
              "WUPE1": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P1",
                "width": 2
              },
              "WUPE2": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P2",
                "width": 2
              },
              "WUPE3": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P3",
                "width": 2
              }
            },
            "PE2": {
              "WUPE4": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P4",
                "width": 2
              },
              "WUPE5": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P5",
                "width": 2
              },
              "WUPE6": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P6",
                "width": 2
              },
              "WUPE7": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P7",
                "width": 2
              }
            },
            "PE3": {
              "WUPE8": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P8",
                "width": 2
              },
              "WUPE9": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P9",
                "width": 2
              },
              "WUPE10": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P10",
                "width": 2
              },
              "WUPE11": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P11",
                "width": 2
              }
            },
            "PE4": {
              "WUPE12": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P12",
                "width": 2
              },
              "WUPE13": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P13",
                "width": 2
              },
              "WUPE14": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P14",
                "width": 2
              },
              "WUPE15": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P15",
                "width": 2
              }
            },
            "PE5": {
              "WUPE16": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P16",
                "width": 2
              },
              "WUPE17": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P17",
                "width": 2
              },
              "WUPE18": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P18",
                "width": 2
              },
              "WUPE19": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P19",
                "width": 2
              }
            },
            "PE6": {
              "WUPE20": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P20",
                "width": 2
              },
              "WUPE21": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P21",
                "width": 2
              },
              "WUPE22": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P22",
                "width": 2
              },
              "WUPE23": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P23",
                "width": 2
              }
            },
            "PE7": {
              "WUPE24": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P24",
                "width": 2
              },
              "WUPE25": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P25",
                "width": 2
              },
              "WUPE26": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P26",
                "width": 2
              },
              "WUPE27": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P27",
                "width": 2
              }
            },
            "PE8": {
              "WUPE28": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P28",
                "width": 2
              },
              "WUPE29": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P29",
                "width": 2
              },
              "WUPE30": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P30",
                "width": 2
              },
              "WUPE31": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P31",
                "width": 2
              }
            },
            "ME": {
              "WUME0": {
                "bit": 0,
                "description": "Wakeup Module Enable For Module 0"
              },
              "WUME1": {
                "bit": 1,
                "description": "Wakeup Module Enable for Module 1"
              },
              "WUME2": {
                "bit": 2,
                "description": "Wakeup Module Enable For Module 2"
              },
              "WUME3": {
                "bit": 3,
                "description": "Wakeup Module Enable For Module 3"
              },
              "WUME4": {
                "bit": 4,
                "description": "Wakeup Module Enable For Module 4"
              },
              "WUME5": {
                "bit": 5,
                "description": "Wakeup Module Enable For Module 5"
              },
              "WUME6": {
                "bit": 6,
                "description": "Wakeup Module Enable For Module 6"
              },
              "WUME7": {
                "bit": 7,
                "description": "Wakeup Module Enable For Module 7"
              }
            },
            "PF1": {
              "WUF0": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P0"
              },
              "WUF1": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P1"
              },
              "WUF2": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P2"
              },
              "WUF3": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P3"
              },
              "WUF4": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P4"
              },
              "WUF5": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P5"
              },
              "WUF6": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P6"
              },
              "WUF7": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P7"
              }
            },
            "PF2": {
              "WUF8": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P8"
              },
              "WUF9": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P9"
              },
              "WUF10": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P10"
              },
              "WUF11": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P11"
              },
              "WUF12": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P12"
              },
              "WUF13": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P13"
              },
              "WUF14": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P14"
              },
              "WUF15": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P15"
              }
            },
            "PF3": {
              "WUF16": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P16"
              },
              "WUF17": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P17"
              },
              "WUF18": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P18"
              },
              "WUF19": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P19"
              },
              "WUF20": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P20"
              },
              "WUF21": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P21"
              },
              "WUF22": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P22"
              },
              "WUF23": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P23"
              }
            },
            "PF4": {
              "WUF24": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P24"
              },
              "WUF25": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P25"
              },
              "WUF26": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P26"
              },
              "WUF27": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P27"
              },
              "WUF28": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P28"
              },
              "WUF29": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P29"
              },
              "WUF30": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P30"
              },
              "WUF31": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P31"
              }
            },
            "MF5": {
              "MWUF0": {
                "bit": 0,
                "description": "Wakeup flag For module 0"
              },
              "MWUF1": {
                "bit": 1,
                "description": "Wakeup flag For module 1"
              },
              "MWUF2": {
                "bit": 2,
                "description": "Wakeup flag For module 2"
              },
              "MWUF3": {
                "bit": 3,
                "description": "Wakeup flag For module 3"
              },
              "MWUF4": {
                "bit": 4,
                "description": "Wakeup flag For module 4"
              },
              "MWUF5": {
                "bit": 5,
                "description": "Wakeup flag For module 5"
              },
              "MWUF6": {
                "bit": 6,
                "description": "Wakeup flag For module 6"
              },
              "MWUF7": {
                "bit": 7,
                "description": "Wakeup flag For module 7"
              }
            },
            "FILT1": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 5
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            },
            "FILT2": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 5
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            }
          }
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0x4007D000",
              "irq": 20
            }
          ],
          "registers": {
            "LVDSC1": {
              "offset": "0x00",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 1 register"
            },
            "LVDSC2": {
              "offset": "0x01",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 2 register"
            },
            "REGSC": {
              "offset": "0x02",
              "size": 8,
              "description": "Regulator Status And Control register"
            }
          },
          "bits": {
            "LVDSC1": {
              "LVDV": {
                "bit": 0,
                "description": "Low-Voltage Detect Voltage Select",
                "width": 2
              },
              "LVDRE": {
                "bit": 4,
                "description": "Low-Voltage Detect Reset Enable"
              },
              "LVDIE": {
                "bit": 5,
                "description": "Low-Voltage Detect Interrupt Enable"
              },
              "LVDACK": {
                "bit": 6,
                "description": "Low-Voltage Detect Acknowledge"
              },
              "LVDF": {
                "bit": 7,
                "description": "Low-Voltage Detect Flag"
              }
            },
            "LVDSC2": {
              "LVWV": {
                "bit": 0,
                "description": "Low-Voltage Warning Voltage Select",
                "width": 2
              },
              "LVWIE": {
                "bit": 5,
                "description": "Low-Voltage Warning Interrupt Enable"
              },
              "LVWACK": {
                "bit": 6,
                "description": "Low-Voltage Warning Acknowledge"
              },
              "LVWF": {
                "bit": 7,
                "description": "Low-Voltage Warning Flag"
              }
            },
            "REGSC": {
              "BGBE": {
                "bit": 0,
                "description": "Bandgap Buffer Enable"
              },
              "BGBDS": {
                "bit": 1,
                "description": "Bandgap Buffer Drive Select"
              },
              "REGONS": {
                "bit": 2,
                "description": "Regulator In Run Regulation Status"
              },
              "ACKISO": {
                "bit": 3,
                "description": "Acknowledge Isolation"
              },
              "BGEN": {
                "bit": 4,
                "description": "Bandgap Enable In VLPx Operation"
              }
            }
          }
        },
        "SMC": {
          "instances": [
            {
              "name": "SMC",
              "base": "0x4007E000"
            }
          ],
          "registers": {
            "PMPROT": {
              "offset": "0x00",
              "size": 8,
              "description": "Power Mode Protection register"
            },
            "PMCTRL": {
              "offset": "0x01",
              "size": 8,
              "description": "Power Mode Control register"
            },
            "STOPCTRL": {
              "offset": "0x02",
              "size": 8,
              "description": "Stop Control Register"
            },
            "PMSTAT": {
              "offset": "0x03",
              "size": 8,
              "description": "Power Mode Status register"
            }
          },
          "bits": {
            "PMPROT": {
              "AVLLS": {
                "bit": 1,
                "description": "Allow Very-Low-Leakage Stop Mode"
              },
              "AVLP": {
                "bit": 5,
                "description": "Allow Very-Low-Power Modes"
              },
              "AHSRUN": {
                "bit": 7,
                "description": "Allow High Speed Run mode"
              }
            },
            "PMCTRL": {
              "STOPM": {
                "bit": 0,
                "description": "Stop Mode Control",
                "width": 3
              },
              "STOPA": {
                "bit": 3,
                "description": "Stop Aborted"
              },
              "RUNM": {
                "bit": 5,
                "description": "Run Mode Control",
                "width": 2
              }
            },
            "STOPCTRL": {
              "VLLSM": {
                "bit": 0,
                "description": "VLLS Mode Control",
                "width": 3
              },
              "LPOPO": {
                "bit": 3,
                "description": "LPO Power Option"
              },
              "RAM2PO": {
                "bit": 4,
                "description": "RAM2 Power Option"
              },
              "PORPO": {
                "bit": 5,
                "description": "POR Power Option"
              },
              "PSTOPO": {
                "bit": 6,
                "description": "Partial Stop Option",
                "width": 2
              }
            },
            "PMSTAT": {
              "PMSTAT": {
                "bit": 0,
                "description": "Power Mode Status",
                "width": 8
              }
            }
          }
        },
        "RCM": {
          "instances": [
            {
              "name": "RCM",
              "base": "0x4007F000"
            }
          ],
          "registers": {
            "SRS0": {
              "offset": "0x00",
              "size": 8,
              "description": "System Reset Status Register 0"
            },
            "SRS1": {
              "offset": "0x01",
              "size": 8,
              "description": "System Reset Status Register 1"
            },
            "RPFC": {
              "offset": "0x04",
              "size": 8,
              "description": "Reset Pin Filter Control register"
            },
            "RPFW": {
              "offset": "0x05",
              "size": 8,
              "description": "Reset Pin Filter Width register"
            },
            "SSRS0": {
              "offset": "0x08",
              "size": 8,
              "description": "Sticky System Reset Status Register 0"
            },
            "SSRS1": {
              "offset": "0x09",
              "size": 8,
              "description": "Sticky System Reset Status Register 1"
            }
          },
          "bits": {
            "SRS0": {
              "WAKEUP": {
                "bit": 0,
                "description": "Low Leakage Wakeup Reset"
              },
              "LVD": {
                "bit": 1,
                "description": "Low-Voltage Detect Reset"
              },
              "LOC": {
                "bit": 2,
                "description": "Loss-of-Clock Reset"
              },
              "LOL": {
                "bit": 3,
                "description": "Loss-of-Lock Reset"
              },
              "WDOG": {
                "bit": 5,
                "description": "Watchdog"
              },
              "PIN": {
                "bit": 6,
                "description": "External Reset Pin"
              },
              "POR": {
                "bit": 7,
                "description": "Power-On Reset"
              }
            },
            "SRS1": {
              "LOCKUP": {
                "bit": 1,
                "description": "Core Lockup"
              },
              "SW": {
                "bit": 2,
                "description": "Software"
              },
              "MDM_AP": {
                "bit": 3,
                "description": "MDM-AP System Reset Request"
              },
              "SACKERR": {
                "bit": 5,
                "description": "Stop Mode Acknowledge Error Reset"
              }
            },
            "RPFC": {
              "RSTFLTSRW": {
                "bit": 0,
                "description": "Reset Pin Filter Select in Run and Wait Modes",
                "width": 2
              },
              "RSTFLTSS": {
                "bit": 2,
                "description": "Reset Pin Filter Select in Stop Mode"
              }
            },
            "RPFW": {
              "RSTFLTSEL": {
                "bit": 0,
                "description": "Reset Pin Filter Bus Clock Select",
                "width": 5
              }
            },
            "SSRS0": {
              "SWAKEUP": {
                "bit": 0,
                "description": "Sticky Low Leakage Wakeup Reset"
              },
              "SLVD": {
                "bit": 1,
                "description": "Sticky Low-Voltage Detect Reset"
              },
              "SLOC": {
                "bit": 2,
                "description": "Sticky Loss-of-Clock Reset"
              },
              "SLOL": {
                "bit": 3,
                "description": "Sticky Loss-of-Lock Reset"
              },
              "SWDOG": {
                "bit": 5,
                "description": "Sticky Watchdog"
              },
              "SPIN": {
                "bit": 6,
                "description": "Sticky External Reset Pin"
              },
              "SPOR": {
                "bit": 7,
                "description": "Sticky Power-On Reset"
              }
            },
            "SSRS1": {
              "SLOCKUP": {
                "bit": 1,
                "description": "Sticky Core Lockup"
              },
              "SSW": {
                "bit": 2,
                "description": "Sticky Software"
              },
              "SMDM_AP": {
                "bit": 3,
                "description": "Sticky MDM-AP System Reset Request"
              },
              "SSACKERR": {
                "bit": 5,
                "description": "Sticky Stop Mode Acknowledge Error Reset"
              }
            }
          }
        },
        "MCM": {
          "instances": [
            {
              "name": "MCM",
              "base": "0xE0080000",
              "irq": 17
            }
          ],
          "registers": {
            "PLASC": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Slave Configuration"
            },
            "PLAMC": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Master Configuration"
            },
            "CR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Control Register"
            },
            "ISCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Status and Control Register"
            },
            "CPO": {
              "offset": "0x40",
              "size": 32,
              "description": "Compute Operation Control Register"
            }
          },
          "bits": {
            "PLASC": {
              "ASC": {
                "bit": 0,
                "description": "Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.",
                "width": 8
              }
            },
            "PLAMC": {
              "AMC": {
                "bit": 0,
                "description": "Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.",
                "width": 8
              }
            },
            "CR": {
              "SRAMUAP": {
                "bit": 24,
                "description": "SRAM_U arbitration priority",
                "width": 2
              },
              "SRAMUWP": {
                "bit": 26,
                "description": "SRAM_U write protect"
              },
              "SRAMLAP": {
                "bit": 28,
                "description": "SRAM_L arbitration priority",
                "width": 2
              },
              "SRAMLWP": {
                "bit": 30,
                "description": "SRAM_L Write Protect"
              }
            },
            "ISCR": {
              "FIOC": {
                "bit": 8,
                "description": "FPU invalid operation interrupt status"
              },
              "FDZC": {
                "bit": 9,
                "description": "FPU divide-by-zero interrupt status"
              },
              "FOFC": {
                "bit": 10,
                "description": "FPU overflow interrupt status"
              },
              "FUFC": {
                "bit": 11,
                "description": "FPU underflow interrupt status"
              },
              "FIXC": {
                "bit": 12,
                "description": "FPU inexact interrupt status"
              },
              "FIDC": {
                "bit": 15,
                "description": "FPU input denormal interrupt status"
              },
              "FIOCE": {
                "bit": 24,
                "description": "FPU invalid operation interrupt enable"
              },
              "FDZCE": {
                "bit": 25,
                "description": "FPU divide-by-zero interrupt enable"
              },
              "FOFCE": {
                "bit": 26,
                "description": "FPU overflow interrupt enable"
              },
              "FUFCE": {
                "bit": 27,
                "description": "FPU underflow interrupt enable"
              },
              "FIXCE": {
                "bit": 28,
                "description": "FPU inexact interrupt enable"
              },
              "FIDCE": {
                "bit": 31,
                "description": "FPU input denormal interrupt enable"
              }
            },
            "CPO": {
              "CPOREQ": {
                "bit": 0,
                "description": "Compute Operation request"
              },
              "CPOACK": {
                "bit": 1,
                "description": "Compute Operation acknowledge"
              },
              "CPOWOI": {
                "bit": 2,
                "description": "Compute Operation wakeup on interrupt"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 116,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "DMA0_IRQHandler"
          },
          {
            "number": 17,
            "name": "DMA1_IRQHandler"
          },
          {
            "number": 18,
            "name": "DMA2_IRQHandler"
          },
          {
            "number": 19,
            "name": "DMA3_IRQHandler"
          },
          {
            "number": 20,
            "name": "DMA4_IRQHandler"
          },
          {
            "number": 21,
            "name": "DMA5_IRQHandler"
          },
          {
            "number": 22,
            "name": "DMA6_IRQHandler"
          },
          {
            "number": 23,
            "name": "DMA7_IRQHandler"
          },
          {
            "number": 24,
            "name": "DMA8_IRQHandler"
          },
          {
            "number": 25,
            "name": "DMA9_IRQHandler"
          },
          {
            "number": 26,
            "name": "DMA10_IRQHandler"
          },
          {
            "number": 27,
            "name": "DMA11_IRQHandler"
          },
          {
            "number": 28,
            "name": "DMA12_IRQHandler"
          },
          {
            "number": 29,
            "name": "DMA13_IRQHandler"
          },
          {
            "number": 30,
            "name": "DMA14_IRQHandler"
          },
          {
            "number": 31,
            "name": "DMA15_IRQHandler"
          },
          {
            "number": 32,
            "name": "DMA_Error_IRQHandler"
          },
          {
            "number": 33,
            "name": "MCM_IRQHandler"
          },
          {
            "number": 34,
            "name": "FTFA_IRQHandler"
          },
          {
            "number": 35,
            "name": "FTFA_Collision_IRQHandler"
          },
          {
            "number": 36,
            "name": "PMC_IRQHandler"
          },
          {
            "number": 37,
            "name": "LLWU_IRQHandler"
          },
          {
            "number": 38,
            "name": "WDOG_EWM_IRQHandler"
          },
          {
            "number": 40,
            "name": "I2C0_IRQHandler"
          },
          {
            "number": 42,
            "name": "SPI0_IRQHandler"
          },
          {
            "number": 47,
            "name": "UART0_RX_TX_IRQHandler"
          },
          {
            "number": 48,
            "name": "UART0_ERR_IRQHandler"
          },
          {
            "number": 49,
            "name": "UART1_RX_TX_IRQHandler"
          },
          {
            "number": 50,
            "name": "UART1_ERR_IRQHandler"
          },
          {
            "number": 54,
            "name": "ADC_ERR_IRQHandler"
          },
          {
            "number": 55,
            "name": "ADCA_IRQHandler"
          },
          {
            "number": 56,
            "name": "CMP0_IRQHandler"
          },
          {
            "number": 57,
            "name": "CMP1_IRQHandler"
          },
          {
            "number": 64,
            "name": "PIT0_IRQHandler"
          },
          {
            "number": 65,
            "name": "PIT1_IRQHandler"
          },
          {
            "number": 66,
            "name": "PIT2_IRQHandler"
          },
          {
            "number": 67,
            "name": "PIT3_IRQHandler"
          },
          {
            "number": 68,
            "name": "PDB0_IRQHandler"
          },
          {
            "number": 70,
            "name": "XBARA_IRQHandler"
          },
          {
            "number": 71,
            "name": "PDB1_IRQHandler"
          },
          {
            "number": 72,
            "name": "DAC0_IRQHandler"
          },
          {
            "number": 73,
            "name": "MCG_IRQHandler"
          },
          {
            "number": 74,
            "name": "LPTMR0_IRQHandler"
          },
          {
            "number": 75,
            "name": "PORTA_IRQHandler"
          },
          {
            "number": 76,
            "name": "PORTB_IRQHandler"
          },
          {
            "number": 77,
            "name": "PORTC_IRQHandler"
          },
          {
            "number": 78,
            "name": "PORTD_IRQHandler"
          },
          {
            "number": 79,
            "name": "PORTE_IRQHandler"
          },
          {
            "number": 82,
            "name": "ENC0_COMPARE_IRQHandler"
          },
          {
            "number": 83,
            "name": "ENC0_HOME_IRQHandler"
          },
          {
            "number": 84,
            "name": "ENC0_WDOG_SAB_IRQHandler"
          },
          {
            "number": 85,
            "name": "ENC0_INDEX_IRQHandler"
          },
          {
            "number": 86,
            "name": "CMP2_IRQHandler"
          },
          {
            "number": 89,
            "name": "ADCB_IRQHandler"
          },
          {
            "number": 91,
            "name": "CAN0_ORed_Message_buffer_IRQHandler"
          },
          {
            "number": 92,
            "name": "CAN0_Bus_Off_IRQHandler"
          },
          {
            "number": 93,
            "name": "CAN0_Error_IRQHandler"
          },
          {
            "number": 94,
            "name": "CAN0_Tx_Warning_IRQHandler"
          },
          {
            "number": 95,
            "name": "CAN0_Rx_Warning_IRQHandler"
          },
          {
            "number": 96,
            "name": "CAN0_Wake_Up_IRQHandler"
          },
          {
            "number": 97,
            "name": "PWMA_CMP0_IRQHandler"
          },
          {
            "number": 98,
            "name": "PWMA_RELOAD0_IRQHandler"
          },
          {
            "number": 99,
            "name": "PWMA_CMP1_IRQHandler"
          },
          {
            "number": 100,
            "name": "PWMA_RELOAD1_IRQHandler"
          },
          {
            "number": 101,
            "name": "PWMA_CMP2_IRQHandler"
          },
          {
            "number": 102,
            "name": "PWMA_RELOAD2_IRQHandler"
          },
          {
            "number": 103,
            "name": "PWMA_CMP3_IRQHandler"
          },
          {
            "number": 104,
            "name": "PWMA_RELOAD3_IRQHandler"
          },
          {
            "number": 105,
            "name": "PWMA_CAP_IRQHandler"
          },
          {
            "number": 106,
            "name": "PWMA_RERR_IRQHandler"
          },
          {
            "number": 107,
            "name": "PWMA_FAULT_IRQHandler"
          },
          {
            "number": 108,
            "name": "CMP3_IRQHandler"
          },
          {
            "number": 110,
            "name": "CAN1_ORed_Message_buffer_IRQHandler"
          },
          {
            "number": 111,
            "name": "CAN1_Bus_Off_IRQHandler"
          },
          {
            "number": 112,
            "name": "CAN1_Error_IRQHandler"
          },
          {
            "number": 113,
            "name": "CAN1_Tx_Warning_IRQHandler"
          },
          {
            "number": 114,
            "name": "CAN1_Rx_Warning_IRQHandler"
          },
          {
            "number": 115,
            "name": "CAN1_Wake_Up_IRQHandler"
          }
        ]
      }
    }
  }
}