
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1

# Written on Mon Nov 20 14:11:45 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\impl_1\comm_protocols_impl_1_cpe.ldc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                                                          Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                                                          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                                         200.0 MHz     5.000         system       system_clkgroup           0    
                                                                                                                                                                                 
0 -       osc0_inst_hf_clk_out_o                                                                         50.0 MHz      20.000        declared     default_clkgroup          0    
                                                                                                                                                                                 
0 -       osc0_inst_lf_clk_out_o                                                                         0.1 MHz       15625.000     declared     default_clkgroup          0    
                                                                                                                                                                                 
0 -       pll0_ipgen_lscc_pll_Z20_layer0|clkop_o_inferred_clock                                          200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     5836 
                                                                                                                                                                                 
0 -       cpu0_ipgen_vex_jtag_bridge_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock               200.0 MHz     5.000         inferred     Inferred_clkgroup_0_2     83   
                                                                                                                                                                                 
0 -       cpu0_ipgen_vex_jtag_bridge_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_3     9    
=================================================================================================================================================================================


Clock Load Summary
******************

                                                                                               Clock     Source                                                          Clock Pin                                      Non-clock Pin     Non-clock Pin
Clock                                                                                          Load      Pin                                                             Seq Example                                    Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                         0         -                                                               -                                              -                 -            
                                                                                                                                                                                                                                                       
osc0_inst_hf_clk_out_o                                                                         0         osc0_inst.lscc_osc_inst.OSCA\.u_OSC.HFCLKOUT(OSCA)              -                                              -                 -            
                                                                                                                                                                                                                                                       
osc0_inst_lf_clk_out_o                                                                         0         osc0_inst.lscc_osc_inst.OSCA\.u_OSC.LFCLKOUT(OSCA)              -                                              -                 -            
                                                                                                                                                                                                                                                       
pll0_ipgen_lscc_pll_Z20_layer0|clkop_o_inferred_clock                                          5836      pll0_inst.lscc_pll_inst.gen_no_refclk_mon\.u_PLL.CLKOP(PLL)     tcm0_inst.localbus_tcm_inst.ben_a_r[3:0].C     -                 -            
                                                                                                                                                                                                                                                       
cpu0_ipgen_vex_jtag_bridge_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock               83        -                                                               -                                              -                 -            
                                                                                                                                                                                                                                                       
cpu0_ipgen_vex_jtag_bridge_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock     9         -                                                               -                                              -                 -            
=======================================================================================================================================================================================================================================================
