module DataMemory (input logic clk, we,
						 input logic [7:0] a, wd,
						 output logic [31:0] rd);
				
	logic [7:0] RAM[255:0];
	
	assign rd = {24'b0, RAM[a]};

	always_ff @(negedge clk)
		if (we) RAM[a] <= wd;
	
endmodule 