[    7.499093] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499160] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499193] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499226] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    7.499258] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    7.499290] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    7.499323] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    7.499355] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    7.499386] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    7.499418] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    7.499450] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499482] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499515] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499548] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499580] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499613] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499646] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499678] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499711] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499744] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499776] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499809] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499842] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499874] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499916] RTW: hal_com_config_channel_plan chplan:0x20
[    7.583779] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    7.583793] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    7.583801] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    7.583807] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    7.583814] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    7.583821] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    7.583827] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    7.583834] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    7.583840] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    7.585089] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    7.605185] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.618397] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.633991] RTW: module init ret=0
[    8.261854] RTW: txpath=0x1, rxpath=0x1
[    8.261866] RTW: txpath_1ss:0x1, num:1
[    8.348065] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.033134] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.260637] RTW: start auth
[   10.276268] RTW: auth success, start assoc
[   10.281555] RTW: assoc success
[   10.281647] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.283132] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.283143] RTW: mac_id : 0
[   10.283149] RTW: wireless_mode : 0x0b
[   10.283155] RTW: mimo_type : 0
[   10.283160] RTW: static smps : N
[   10.283166] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.283172] RTW: rate_id : 3
[   10.283178] RTW: rssi : -1 (%), rssi_level : 0
[   10.283184] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.283190] RTW: disable_ra : N, disable_pt : N
[   10.283195] RTW: is_noisy : N
[   10.283201] RTW: txrx_state : 0
[   10.283207] RTW: curr_tx_rate : CCK_1M (L)
[   10.283213] RTW: curr_tx_bw : 20MHz
[   10.283218] RTW: curr_retry_ratio : 0
[   10.283223] RTW: ra_mask : 0x00000000000fffff
[   10.283223] 
[   10.287928] RTW: recv eapol packet 1/4
[   10.289093] RTW: send eapol packet 2/4
[   10.294521] RTW: recv eapol packet 3/4
[   10.294881] RTW: send eapol packet 4/4
[   10.296164] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.296461] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.659534] codec_codec_ctl: set repaly channel...
[   13.659572] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.659579] codec_codec_ctl: set sample rate...
[   13.659664] codec_codec_ctl: set device...
[   13.899154] codec_set_device: set device: speaker...
[  235.510226] ISP Register Monitor v1.3 initializing
[  235.510364] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[  235.537633] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[  235.543829] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[  235.544068] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[  240.832875] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[  240.839454] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  240.839473] *** PROBE: ISP device allocated successfully: 80514000 ***
[  240.839488] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[  240.839494] *** PROBE: ISP device mutex and spinlock initialized ***
[  240.839501] *** PROBE: Event callback structure initialized at 0x8054e680 (offset 0xc from isp_dev) ***
[  240.839511] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  240.839518] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  240.839525] *** PROBE: Platform data: c06b46f0 ***
[  240.839530] *** PROBE: Platform data validation passed ***
[  240.839536] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  240.839542] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  240.839548] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  240.839553] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[  240.839559] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  240.855705] All ISP subdev platform drivers registered successfully
[  240.859494] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  240.859508] *** Registering platform device 0 from platform data ***
[  240.863328] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[  240.863343] *** tx_isp_subdev_init: pdev=c06b43d0, sd=85221c00, ops=c06b49f0 ***
[  240.863350] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  240.863356] *** tx_isp_subdev_init: ops=c06b49f0, ops->core=c06b4a24 ***
[  240.863363] *** tx_isp_subdev_init: ops->core->init=c066b288 ***
[  240.863370] *** tx_isp_subdev_init: Set sd->dev=c06b43e0, sd->pdev=c06b43d0 ***
[  240.863376] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[  240.863382] tx_isp_module_init: Module initialized for isp-w00
[  240.863388] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  240.863394] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[  240.863402] tx_isp_subdev_init: platform_get_resource returned c06b44c8 for device isp-w00
[  240.863410] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  240.863420] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  240.863426] isp_subdev_init_clks: Using platform data clock arrays: c06b44b8
[  240.863432] isp_subdev_init_clks: Using platform data clock configs
[  240.863439] Platform data clock[0]: name=cgu_isp, rate=100000000
[  240.863450] Clock cgu_isp: set rate 100000000 Hz, result=0
[  240.863458] Clock cgu_isp enabled successfully
[  240.863464] Platform data clock[1]: name=isp, rate=65535
[  240.863472] Clock isp enabled successfully
[  240.869023] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  240.869038] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[  240.869047] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[  240.869056] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[  240.869068] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[  240.869078] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[  240.869088] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[  240.869097] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[  240.869110] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  240.869119] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  240.869128] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  240.869138] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[  240.869147] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  240.869157] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  240.869286] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  240.869297] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  240.869306] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  240.869316] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  240.869325] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  240.869334] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[  240.869344] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  240.869354] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  240.869363] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  240.869372] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  240.869382] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[  240.869392] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[  240.869401] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[  240.869417] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[  240.869426] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[  240.869436] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[  240.872377] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[  240.872388] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  240.872398] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.872407] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[  240.872418] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.872427] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[  240.872440] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.872450] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.872459] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[  240.872469] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  240.872478] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  240.872489] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[  240.872498] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[  240.872508] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[  240.872517] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[  240.872526] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[  240.872536] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[  240.872545] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[  240.872555] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[  240.872566] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[  240.872575] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[  240.874480] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[  240.874497] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  240.874508] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[  240.874517] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.874526] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.874536] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  240.874546] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  240.874556] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  240.874581] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  240.874590] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[  240.874602] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  240.874611] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.874622] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.874632] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.874641] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[  240.874650] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.874660] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.874669] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[  240.874680] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[  240.874690] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[  240.874942] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[  240.874952] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  240.874962] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  240.874971] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  240.874980] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[  240.874990] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  240.875000] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  240.875009] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  240.875018] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[  240.875028] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  240.875038] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  240.875047] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[  240.875056] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[  240.875066] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[  240.875076] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[  240.875085] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[  240.875096] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  240.875106] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  240.875115] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  240.875124] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[  240.875134] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[  240.889219] CPM clock gates configured
[  240.889233] isp_subdev_init_clks: Successfully initialized 2 clocks
[  240.889243] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b43d0, sd=85221c00, ourISPdev=80514000 ***
[  240.889252] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[  240.889258] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[  240.889263] *** DEBUG: About to check device name matches ***
[  240.889270] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  240.889276] *** LINKED CSI device: 85221c00, regs: b0022000 ***
[  240.889284] *** CSI PROBE: Set dev_priv to csi_dev 85221c00 AFTER subdev_init ***
[  240.889290] *** CSI PROBE: Set host_priv to csi_dev 85221c00 AFTER subdev_init ***
[  240.889296] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  240.889303] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  240.889325] *** Platform device 0 (isp-w00) registered successfully ***
[  240.889332] *** Registering platform device 1 from platform data ***
[  240.893674] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  240.893689] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  240.893696] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  240.893702] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  240.893709] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  240.893715] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[  240.893720] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  240.893726] *** VIC will operate in FULL mode with complete buffer operations ***
[  240.893732] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  240.893739] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  240.893745] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  240.893752] *** VIC PROBE: Stored vic_dev pointer 8054c000 in subdev dev_priv ***
[  240.893758] *** VIC PROBE: Set host_priv to vic_dev 8054c000 for Binary Ninja compatibility ***
[  240.893764] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
d[  240.893771] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  240.893779] *** tx_isp_subdev_init: pdev=c06b44e8, sd=8054c000, ops=c06b4970 ***
[  240.893785] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  240.893792] *** tx_isp_subdev_init: ops=c06b4970, ops->core=c06b498c ***
[  240.893798] *** tx_isp_subdev_init: ops->core->init=c0680d58 ***
[  240.893805] *** tx_isp_subdev_init: Set sd->dev=c06b44f8, sd->pdev=c06b44e8 ***
[  240.893812] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  240.893818] tx_isp_module_init: Module initialized for isp-w02
[  240.893824] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  240.893832] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  240.893839] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  240.893849] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0673928, thread=c0666584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[  240.893858] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0673928, thread=c0666584 ***
[  240.896164] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  240.896175] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  240.896182] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  240.896191] tx_isp_subdev_init: platform_get_resource returned c06b45e0 for device isp-w02
[  240.896200] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[  240.896210] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  240.896216] isp_subdev_init_clks: Using platform data clock arrays: c06b45d0
[  240.896230] isp_subdev_init_clks: Using platform data clock configs
[  240.896238] Platform data clock[0]: name=cgu_isp, rate=100000000
[  240.896248] Clock cgu_isp: set rate 100000000 Hz, result=0
[  240.896254] Clock cgu_isp enabled successfully
[  240.896260] Platform data clock[1]: name=isp, rate=65535
[  240.896268] Clock isp enabled successfully
[  240.919218] CPM clock gates configured
[  240.919232] isp_subdev_init_clks: Successfully initialized 2 clocks
[  240.919242] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b44e8, sd=8054c000, ourISPdev=80514000 ***
[  240.919250] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[  240.919256] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  240.919262] *** DEBUG: About to check device name matches ***
[  240.919267] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  240.919274] *** DEBUG: Retrieved vic_dev from subdev data: 8054c000 ***
[  240.919280] *** DEBUG: About to set ourISPdev->vic_dev = 8054c000 ***
[  240.919286] *** DEBUG: ourISPdev before linking: 80514000 ***
[  240.919292] *** DEBUG: ourISPdev->vic_dev set to: 8054c000 ***
[  240.919298] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  240.919303] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  240.919309] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  240.919317] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  240.919322] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[  240.919328] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[  240.919334] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[  240.919358] *** Platform device 1 (isp-w02) registered successfully ***
[  240.919365] *** Registering platform device 2 from platform data ***
[  240.924011] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  240.924027] *** tx_isp_subdev_init: pdev=c06b42f8, sd=85214a00, ops=c06b5854 ***
[  240.924033] *** tx_isp_subdev_init: ourISPdev=80514000 ***
m[  240.924040] *** tx_isp_subdev_init: ops=c06b5854, ops->core=c06b5874 ***
[  240.924046] *** tx_isp_subdev_init: ops->core->init=c068ce34 ***
[  240.924053] *** tx_isp_subdev_init: Set sd->dev=c06b4308, sd->pdev=c06b42f8 ***
[  240.924060] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b5854 ***
[  240.924067] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b49f0 ***
[  240.924073] tx_isp_module_init: Module initialized for isp-w01
[  240.924078] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  240.924087] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b42f8, sd=85214a00, ourISPdev=80514000 ***
[  240.924094] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[  240.924100] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  240.924106] *** DEBUG: About to check device name matches ***
[  240.924111] *** DEBUG: VIN device name matched! Setting up VIN device ***
[  240.924117] *** LINKED VIN device: 85214a00 ***
[  240.924125] *** VIN SUBDEV OPS CONFIGURED: core=c06b5874, video=c06b5868, s_stream=c068d02c ***
[  240.924132] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[  240.924138] *** VIN PROBE: Set dev_priv to vin_dev 85214a00 AFTER subdev_init ***
[  240.924144] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  240.924163] *** Platform device 2 (isp-w01) registered successfully ***
[  240.924170] *** Registering platform device 3 from platform data ***
[  240.926682] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  240.926698] *** tx_isp_subdev_init: pdev=c06b41b8, sd=85214c00, ops=c06b4aa4 ***
[  240.926704] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  240.926711] *** tx_isp_subdev_init: ops=c06b4aa4, ops->core=c06bb92c ***
[  240.926717] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  240.926724] *** tx_isp_subdev_init: Set sd->dev=c06b41c8, sd->pdev=c06b41b8 ***
[  240.926730] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b4aa4 ***
[  240.926738] *** tx_isp_subdev_init: ops->sensor=c06bb920, csi_subdev_ops=c06b49f0 ***
[  240.926744] tx_isp_module_init: Module initialized for isp-fs
[  240.926749] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  240.926756] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  240.926763] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  240.926770] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  240.926777] *** FS PROBE: Set dev_priv to fs_dev 85214c00 AFTER subdev_init ***
[  240.926783] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  240.926802] *** Platform device 3 (isp-fs) registered successfully ***
[  240.926809] *** Registering platform device 4 from platform data ***
[  240.934081] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  240.934094] *** tx_isp_create_core_device: Creating ISP core device ***
[  240.934104] *** tx_isp_create_core_device: Core device created successfully: 8054c400 ***
[  240.934110] *** CORE PROBE: Set dev_priv to core_dev 8054c400 ***
[  240.934117] *** CORE PROBE: Set host_priv to core_dev 8054c400 - PREVENTS BadVA CRASH ***
[  240.934124] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  240.934132] *** tx_isp_subdev_init: pdev=c06b4080, sd=8054c400, ops=c06b47a8 ***
[  240.934138] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  240.934145] *** tx_isp_subdev_init: ops=c06b47a8, ops->core=c06b47d4 ***
[  240.934151] *** tx_isp_subdev_init: ops->core->init=c067d8fc ***
[  240.934158] *** tx_isp_subdev_init: Set sd->dev=c06b4090, sd->pdev=c06b4080 ***
[  240.934164] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[  240.934171] tx_isp_module_init: Module initialized for isp-m0
[  240.934176] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  240.934185] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  240.934192] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  240.934202] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0673928, thread=c0666584, flags=0x80, name=isp-m0, dev_id=80514000) ***
	[  240.934210] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0673928, thread=c0666584 ***
[  240.936462] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  240.936474] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  240.936481] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  240.936490] tx_isp_subdev_init: platform_get_resource returned c06b4180 for device isp-m0
[  240.936498] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  240.936509] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[  240.936516] isp_subdev_init_clks: Using platform data clock arrays: c06b4168
[  240.936522] isp_subdev_init_clks: Using platform data clock configs
[  240.936529] Platform data clock[0]: name=cgu_isp, rate=100000000
[  240.936539] Clock cgu_isp: set rate 100000000 Hz, result=0
[  240.936545] Clock cgu_isp enabled successfully
[  240.936551] Platform data clock[1]: name=isp, rate=65535
[  240.936558] Clock isp enabled successfully
[  240.936565] Platform data clock[2]: name=csi, rate=65535
[  240.936573] Clock csi enabled successfully
[  240.939739] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[  240.939753] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.939763] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[  240.959222] CPM clock gates configured
[  240.959236] isp_subdev_init_clks: Successfully initialized 3 clocks
[  240.959246] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b4080, sd=8054c400, ourISPdev=80514000 ***
[  240.959254] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[  240.959260] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  240.959265] *** DEBUG: About to check device name matches ***
[  240.959272] *** DEBUG: CORE device name matched! Setting up Core device ***
[  240.959278] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  240.959286] *** tx_isp_link_core_device: Linking core device 8054c400 to ISP device 80514000 ***
[  240.959292] *** tx_isp_link_core_device: Core device linked successfully ***
[  240.959298] *** Core subdev already registered at slot 3: 8054c400 ***
[  240.959304] *** LINKED CORE device: 8054c400 ***
[  240.959309] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  240.959315] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  240.959322] *** tx_isp_core_device_init: Initializing core device: 8054c400 ***
[  240.959342] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  240.959348] *** tx_isp_core_device_init: Core device initialized successfully ***
[  240.959354] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  240.959361] *** tx_isp_link_core_device: Linking core device 8054c400 to ISP device 80514000 ***
[  240.959366] *** tx_isp_link_core_device: Core device linked successfully ***
[  240.959373] *** Core subdev already registered at slot 3: 8054c400 ***
[  240.959387] *** tx_isp_core_probe: Assigned frame_channels=8054c800 to core_dev ***
[  240.959392] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  240.959398] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  240.959404] *** tx_isp_core_probe: Calling sensor_early_init ***
[  240.959410] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  240.959415] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[  240.959422] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  240.959428] ispcore_slake_module: VIC device=8054c000, state=1ispcore_slake_module: Processing subdevices
[  240.959437] *** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***<6>[  240.959445] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  240.959452] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  240.959458] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  240.959464] ispcore_slake_module: CSI slake success
[  240.959468] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  240.959474] *** tx_isp_vic_slake_subdev: ENTRY - sd=8054c000 ***
[  240.959481] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=8054c000, current state=1 ***
[  240.959488] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  240.959493] ispcore_slake_module: VIC slake success
[  240.959498] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  240.959504] ispcore_slake_module: Managing ISP clocks
[  240.959508] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  240.959515] ispcore_slake_module: Complete, result=0<6>[  240.959521] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[  240.959526] *** tx_isp_core_probe: Core device setup complete ***
[  240.959532] ***   - Core device: 8054c400 ***
[  240.959537] ***   - Channel count: 6 ***
[  240.959543] ***   - Linked to ISP device: 80514000 ***
[  240.959548] *** tx_isp_core_probe: Initializing core tuning system ***
[  240.959554] isp_core_tuning_init: Initializing tuning data structure
[  240.959566] isp_core_tuning_init: Tuning data structure initialized at 84bfe000
[  240.959572] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  240.959577] *** SAFE: mode_flag properly initialized using struct member access ***
[  240.959582] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  240.959588] *** tx_isp_core_probe: Set platform driver data ***
[  240.959593] *** tx_isp_core_probe: Set global core device reference ***
[  240.959598] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  240.959604] ***   - Core device: 8054c400 ***
[  240.959610] ***   - Tuning device: 84bfe000 ***
[  240.959615] *** tx_isp_core_probe: Creating frame channel devices ***
[  240.959620] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  240.964443] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  240.966984] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  240.971321] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  240.979400] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  240.979412] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  240.979417] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  240.979423] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  240.979429] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  240.979437] tisp_code_create_tuning_node: Allocated dynamic major 251
[  240.984357] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  240.984369] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  240.984375] *** tx_isp_core_probe: Core probe completed successfully ***
[  240.984395] *** Platform device 4 (isp-m0) registered successfully ***
[  240.984401] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  240.984442] *** Created /proc/jz/isp directory ***
[  240.984451] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  240.984461] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[  240.984467] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  240.984475] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0682874 ***
[  240.984483] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 8054c000 for isp-w02 ***
[  240.984491] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  240.984499] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  240.984507] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  240.984517] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  240.984526] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  240.984531] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  240.984537] *** Misc device registration handled via main tx-isp device ***
[  240.984543] *** Misc device registration handled via main tx-isp device ***
[  240.984548] *** Misc device registration handled via main tx-isp device ***
[  240.984553] *** Misc device registration handled via main tx-isp device ***
[  240.984559] *** Misc device registration handled via main tx-isp device ***
[  240.984565] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  240.984573] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  240.984582] *** Frame channel 1 initialized: 640x360, state=2 ***
[  240.984587] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  240.984595] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 8054c000 ***
[  240.984600] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  240.984605] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  240.984611] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[  240.984617] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[  240.984623] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[  240.984629] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  240.984635] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  240.984640] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  240.984645] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  240.984651] *** PROBE: Binary Ninja reference implementation complete ***
[  240.987206] *** tx_isp_init: Platform device and driver registered successfully ***
[  241.023764] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[  241.029218] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[  241.031057] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 160.000 ms)
[  241.031099] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 160.000 ms)
[  241.031109] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 160.000 ms)
[  241.936458] === gc2053 SENSOR MODULE INIT ===
[  241.944762] gc2053 I2C driver registered, waiting for device creation by ISP
[  244.182813] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[  244.182826] === ISP Subdevice Array Status ===
[  244.182835]   [0]: isp-w00 (sd=85221c00)
[  244.182842]   [1]: isp-w02 (sd=8054c000)
[  244.182849]   [2]: isp-w01 (sd=85214a00)
[  244.182855]   [3]: isp-m0 (sd=8054c400)
[  244.182861]   [4]: (empty)
[  244.182866]   [5]: (empty)
[  244.182871]   [6]: (empty)
[  244.182876]   [7]: (empty)
[  244.182881]   [8]: (empty)
[  244.182887]   [9]: (empty)
[  244.182891]   [10]: (empty)
[  244.182897]   [11]: (empty)
[  244.182902]   [12]: (empty)
[  244.182907]   [13]: (empty)
[  244.182912]   [14]: (empty)
[  244.182917]   [15]: (empty)
[  244.182922] === End Subdevice Array ===
[  244.182929] *** tx_isp_open: Found core subdev 8054c400, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[  244.182936] *** DEBUG: core_sd->dev_priv=8054c400, core_sd->host_priv=8054c400 ***
[  244.182943] *** DEBUG: core_sd->pdev=c06b4080, core_sd->ops=c06b47a8 ***
[  244.182950] *** ispcore_core_ops_init: ENTRY - sd=8054c400, on=1 ***
[  244.182957] *** ispcore_core_ops_init: sd->dev_priv=8054c400, sd->host_priv=8054c400 ***
[  244.182964] *** ispcore_core_ops_init: sd->pdev=c06b4080, sd->ops=c06b47a8 ***
[  244.182970] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  244.182976] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  244.182984] *** tx_isp_get_sensor: Searching subdev array for sensors ***

[  244.182990] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[  244.182996] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[  244.183001] *** ispcore_core_ops_init: s0 (core_dev) = 8054c400 from sd->host_priv ***
[  244.183009] ispcore_core_ops_init: core_dev=8054c400, vic_dev=8054c000, vic_state=1
[  244.183013] ispcore_core_ops_init: Complete, result=0<6>[  244.183019] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[  244.183025] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[  244.183366] ISP IOCTL: cmd=0x805056c1 arg=0x77570d60
[  244.183381] subdev_sensor_ops_ioctl: cmd=0x2000000
[  244.183387] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  244.183393] *** Creating I2C sensor device on adapter 0 ***
[  244.183401] *** Creating I2C device: gc2053 at 0x37 ***
[  244.183407] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  244.183415] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[  244.183421] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[  244.192051] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[  244.199436] === GC2053 SENSOR PROBE START ===
[  244.199453] sensor_probe: client=8556dc00, addr=0x37, adapter=84074c10 (i2c0)
[  244.199459] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[  244.199465] Requesting reset GPIO 18
[  244.199473] GPIO reset sequence: HIGH -> LOW -> HIGH
[  244.429210] GPIO reset sequence completed successfully
[  244.429223] === GPIO INITIALIZATION COMPLETE ===
[  244.429234] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[  244.429248] sensor_probe: data_interface=1, sensor_max_fps=30
[  244.429254] sensor_probe: MIPI 30fps
[  244.429262] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[  244.429270] *** tx_isp_subdev_init: pdev=c06de168, sd=8047f400, ops=c06de248 ***
[  244.429276] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  244.429283] *** tx_isp_subdev_init: ops=c06de248, ops->core=c06de274 ***
[  244.429289] *** tx_isp_subdev_init: ops->core->init=c06db6bc ***
[  244.429296] *** tx_isp_subdev_init: Set sd->dev=c06de178, sd->pdev=c06de168 ***
[  244.429303] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06de248, ops->sensor=c06de25c ***
[  244.429308] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[  244.429316] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=8047f400 ***
[  244.429323] *** tx_isp_subdev_init: SENSOR ops=c06de248, ops->sensor=c06de25c ***
[  244.429328] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[  244.429335] tx_isp_module_init: Module initialized for (null)
[  244.429341] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  244.429349] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06de168, sd=8047f400, ourISPdev=80514000 ***
[  244.429356] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80514000 ***
[  244.429362] *** DEBUG: Device name comparison - checking 'gc2053' ***
[  244.429368] *** DEBUG: About to check device name matches ***
[  244.429375] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[  244.429382] *** SENSOR 'gc2053' registered at subdev index 5 ***
[  244.429388] *** SENSOR subdev: 8047f400, ops: c06de248 ***
[  244.429394] *** SENSOR ops->sensor: c06de25c ***
[  244.429400] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[  244.429406] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[  244.429480] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  244.429488] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[  244.429494] sensor_probe: I2C client association complete
[  244.429502]   sd=8047f400, client=8556dc00, addr=0x37, adapter=i2c0
[  244.429508] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[  244.429516] sensor_read: reg=0xf0, client=8556dc00, adapter=i2c0, addr=0x37
[  244.430012] sensor_read: reg=0xf0 value=0x20 SUCCESS
[  244.430020] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[  244.430026] *** SUCCESS: I2C communication working after GPIO reset! ***
[  244.430035] sensor_read: reg=0xf1, client=8556dc00, adapter=i2c0, addr=0x37
[  244.430520] sensor_read: reg=0xf1 value=0x53 SUCCESS
[  244.430528] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[  244.430533] === I2C COMMUNICATION TEST COMPLETE ===
[  244.430540] Registering gc2053 with ISP framework (sd=8047f400, sensor=8047f400)
[  244.430546] gc2053 registered with ISP framework successfully
[  244.430568] *** MIPS-SAFE: I2C device created successfully at 0x8556dc00 ***
[  244.430576] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[  244.430582] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[  244.430589] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[  244.430596] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  244.430631] ISP IOCTL: cmd=0xc050561a arg=0x7fd823f8
[  244.430638] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[  244.430646] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[  244.430654] ISP IOCTL: cmd=0xc050561a arg=0x7fd823f8
[  244.430660] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[  244.430666] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[  244.430674] ISP IOCTL: cmd=0xc0045627 arg=0x7fd82450
[  244.430684] ISP IOCTL: cmd=0x800856d5 arg=0x7fd82448
[  244.430690] TX_ISP_GET_BUF: IOCTL handler called
[  244.430697] TX_ISP_GET_BUF: core_dev=8054c400, isp_dev=80514000
[  244.430704] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[  244.430711] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[  244.509356] ISP IOCTL: cmd=0x800856d4 arg=0x7fd82448
[  244.509368] TX_ISP_SET_BUF: addr=0x6300000 size=0
[  244.509574] ISP IOCTL: cmd=0x40045626 arg=0x7fd82460
[  244.509588] subdev_sensor_ops_ioctl: cmd=0x2000003
[  244.509593] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  244.509600] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[  244.509606] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  244.509615] ISP IOCTL: cmd=0x80045612 arg=0x0
[  244.509622] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[  244.509628] === ISP Subdevice Array Status ===
[  244.509636]   [0]: isp-w00 (sd=85221c00)
[  244.509642]   [1]: isp-w02 (sd=8054c000)
[  244.509649]   [2]: isp-w01 (sd=85214a00)
[  244.509656]   [3]: isp-m0 (sd=8054c400)
[  244.509662]   [4]: gc2053 (sd=8047f400)
[  244.509669]   [5]: gc2053 (sd=8047f400)
[  244.509674]   [6]: (empty)
[  244.509680]   [7]: (empty)
[  244.509684]   [8]: (empty)
[  244.509690]   [9]: (empty)
[  244.509695]   [10]: (empty)
[  244.509700]   [11]: (empty)
[  244.509705]   [12]: (empty)
[  244.509710]   [13]: (empty)
[  244.509715]   [14]: (empty)
[  244.509720]   [15]: (empty)
[  244.509725] === End Subdevice Array ===
[  244.509730] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[  244.509736] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[  244.509742] *** ispcore_activate_module: Fixed for our struct layouts ***
[  244.509748] *** VIC device in state 1, proceeding with activation ***
[  244.509754] *** CLOCK CONFIGURATION SECTION: clk_array=8049a000, clk_count=2 ***
[  244.509762] Clock 0 set to 100000000 Hz
[  244.509768] Clock 0 enabled
[  244.509774] Clock 1 set to 100000000 Hz
[  244.509780] Clock 1 enabled
[  244.509784] *** SUBDEVICE VALIDATION SECTION ***
[  244.509790] VIC device state set to 2 (activated)
[  244.509794] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[  244.509800] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[  244.509805] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[  244.509810] *** SUBDEVICE INITIALIZATION LOOP ***
[  244.509816] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[  244.509822] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[  244.509830] *** SENSOR_INIT: gc2053 enable=1 ***
[  244.509838] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[  244.509845] *** CALLING SENSOR_WRITE_ARRAY WITH c06dee20 (should be 137 registers) ***
[  244.509855] sensor_write: reg=0xfe val=0x80, client=8556dc00, adapter=i2c0, addr=0x37
[  244.510179] sensor_write: reg=0xfe val=0x80 SUCCESS
[  244.510187] sensor_write_array: reg[1] 0xfe=0x80 OK
[  244.510196] sensor_write: reg=0xfe val=0x80, client=8556dc00, adapter=i2c0, addr=0x37
[  244.510515] sensor_write: reg=0xfe val=0x80 SUCCESS
[  244.510523] sensor_write_array: reg[2] 0xfe=0x80 OK
[  244.510532] sensor_write: reg=0xfe val=0x80, client=8556dc00, adapter=i2c0, addr=0x37
[  244.510844] sensor_write: reg=0xfe val=0x80 SUCCESS
[  244.510850] sensor_write_array: reg[3] 0xfe=0x80 OK
[  244.510859] sensor_write: reg=0xfe val=0x00, client=8556dc00, adapter=i2c0, addr=0x37
[  244.511172] sensor_write: reg=0xfe val=0x00 SUCCESS
[  244.511180] sensor_write_array: reg[4] 0xfe=0x00 OK
[  244.511188] sensor_write: reg=0xf2 val=0x00, client=8556dc00, adapter=i2c0, addr=0x37
[  244.511501] sensor_write: reg=0xf2 val=0x00 SUCCESS
[  244.511508] sensor_write_array: reg[5] 0xf2=0x00 OK
[  244.511517] sensor_write: reg=0xf3 val=0x00, client=8556dc00, adapter=i2c0, addr=0x37
[  244.511830] sensor_write: reg=0xf3 val=0x00 SUCCESS
[  244.511837] sensor_write_array: reg[6] 0xf3=0x00 OK
[  244.511846] sensor_write: reg=0xf4 val=0x36, client=8556dc00, adapter=i2c0, addr=0x37
[  244.512158] sensor_write: reg=0xf4 val=0x36 SUCCESS
[  244.512166] sensor_write_array: reg[7] 0xf4=0x36 OK
[  244.512174] sensor_write: reg=0xf5 val=0xc0, client=8556dc00, adapter=i2c0, addr=0x37
[  244.512487] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[  244.512494] sensor_write_array: reg[8] 0xf5=0xc0 OK
[  244.512502] sensor_write: reg=0xf6 val=0x44, client=8556dc00, adapter=i2c0, addr=0x37
[  244.512874] sensor_write: reg=0xf6 val=0x44 SUCCESS
[  244.512882] sensor_write_array: reg[9] 0xf6=0x44 OK
[  244.512892] sensor_write: reg=0xf7 val=0x01, client=8556dc00, adapter=i2c0, addr=0x37
[  244.519233] sensor_write: reg=0xf7 val=0x01 SUCCESS
[  244.519246] sensor_write_array: reg[10] 0xf7=0x01 OK
[  244.519256] sensor_write: reg=0xf8 val=0x68, client=8556dc00, adapter=i2c0, addr=0x37
[  244.519574] sensor_write: reg=0xf8 val=0x68 SUCCESS
[  244.519583] sensor_write: reg=0xf9 val=0x40, client=8556dc00, adapter=i2c0, addr=0x37
[  244.519901] sensor_write: reg=0xf9 val=0x40 SUCCESS
[  244.519910] sensor_write: reg=0xfc val=0x8e, client=8556dc00, adapter=i2c0, addr=0x37
[  244.520224] sensor_write: reg=0xfc val=0x8e SUCCESS
[  244.520233] sensor_write: reg=0xfe val=0x00, client=8556dc00, adapter=i2c0, addr=0x37
[  244.520546] sensor_write: reg=0xfe val=0x00 SUCCESS
[  244.520555] sensor_write: reg=0x87 val=0x18, client=8556dc00, adapter=i2c0, addr=0x37
[  244.520868] sensor_write: reg=0x87 val=0x18 SUCCESS
[  244.520877] sensor_write: reg=0xee val=0x30, client=8556dc00, adapter=i2c0, addr=0x37
[  244.521191] sensor_write: reg=0xee val=0x30 SUCCESS
[  244.521200] sensor_write: reg=0xd0 val=0xb7, client=8556dc00, adapter=i2c0, addr=0x37
[  244.521512] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[  244.521521] sensor_write: reg=0x03 val=0x04, client=8556dc00, adapter=i2c0, addr=0x37
[  244.521834] sensor_write: reg=0x03 val=0x04 SUCCESS
[  244.521843] sensor_write: reg=0x04 val=0x60, client=8556dc00, adapter=i2c0, addr=0x37
[  244.522156] sensor_write: reg=0x04 val=0x60 SUCCESS
[  244.522164] sensor_write: reg=0x05 val=0x04, client=8556dc00, adapter=i2c0, addr=0x37
[  244.522477] sensor_write: reg=0x05 val=0x04 SUCCESS
[  244.522486] sensor_write: reg=0x06 val=0x4c, client=8556dc00, adapter=i2c0, addr=0x37
[  244.522798] sensor_write: reg=0x06 val=0x4c SUCCESS
[  244.522807] sensor_write: reg=0x07 val=0x00, client=8556dc00, adapter=i2c0, addr=0x37
[  244.523109] sensor_write: reg=0x07 val=0x00 SUCCESS
[  244.523118] sensor_write: reg=0x08 val=0x11, client=8556dc00, adapter=i2c0, addr=0x37
[  244.523433] sensor_write: reg=0x08 val=0x11 SUCCESS
[  244.523442] sensor_write: reg=0x09 val=0x00, client=8556dc00, adapter=i2c0, addr=0x37
[  244.523755] sensor_write: reg=0x09 val=0x00 SUCCESS
[  244.523764] sensor_write: reg=0x0a val=0x02, client=8556dc00, adapter=i2c0, addr=0x37
[  244.524076] sensor_write: reg=0x0a val=0x02 SUCCESS
[  244.524085] sensor_write: reg=0x0b val=0x00, client=8556dc00, adapter=i2c0, addr=0x37
[  244.524398] sensor_write: reg=0x0b val=0x00 SUCCESS
[  244.524406] sensor_write: reg=0x0c val=0x02, client=8556dc00, adapter=i2c0, addr=0x37
[  244.524720] sensor_write: reg=0x0c val=0x02 SUCCESS
[  244.524728] sensor_write: reg=0x0d val=0x04, client=8556dc00, adapter=i2c0, addr=0x37
[  244.527362] sensor_write: reg=0x0d val=0x04 SUCCESS
[  244.527375] sensor_write: reg=0x0e val=0x40, client=8556dc00, adapter=i2c0, addr=0x37
[  244.527696] sensor_write: reg=0x0e val=0x40 SUCCESS
[  244.527705] sensor_write: reg=0x12 val=0xe2, client=8556dc00, adapter=i2c0, addr=0x37
[  244.528018] sensor_write: reg=0x12 val=0xe2 SUCCESS
[  244.528027] sensor_write: reg=0x13 val=0x16, client=8556dc00, adapter=i2c0, addr=0x37
[  244.528340] sensor_write: reg=0x13 val=0x16 SUCCESS
[  244.528349] sensor_write: reg=0x19 val=0x0a, client=8556dc00, adapter=i2c0, addr=0x37
[  244.528662] sensor_write: reg=0x19 val=0x0a SUCCESS
[  244.528671] sensor_write: reg=0x21 val=0x1c, client=8556dc00, adapter=i2c0, addr=0x37
[  244.528984] sensor_write: reg=0x21 val=0x1c SUCCESS
[  244.528992] sensor_write: reg=0x28 val=0x0a, client=8556dc00, adapter=i2c0, addr=0x37
[  244.529352] sensor_write: reg=0x28 val=0x0a SUCCESS
[  244.529364] sensor_write: reg=0x29 val=0x24, client=8556dc00, adapter=i2c0, addr=0x37
[  244.533026] sensor_write: reg=0x29 val=0x24 SUCCESS
[  244.533043] sensor_write: reg=0x2b val=0x04, client=8556dc00, adapter=i2c0, addr=0x37
[  244.533360] sensor_write: reg=0x2b val=0x04 SUCCESS
[  244.533369] sensor_write: reg=0x32 val=0xf8, client=8556dc00, adapter=i2c0, addr=0x37
[  244.533687] sensor_write: reg=0x32 val=0xf8 SUCCESS
[  244.533696] sensor_write: reg=0x37 val=0x03, client=8556dc00, adapter=i2c0, addr=0x37
[  244.534010] sensor_write: reg=0x37 val=0x03 SUCCESS
[  244.534018] sensor_write: reg=0x39 val=0x15, client=8556dc00, adapter=i2c0, addr=0x37
[  244.534330] sensor_write: reg=0x39 val=0x15 SUCCESS
[  244.534338] sensor_write: reg=0x43 val=0x07, client=8556dc00, adapter=i2c0, addr=0x37
root@ing-wyze-cam3-a000 ~# dmesg 
[  244.785164] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  244.785170] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  244.785178] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  244.785184] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  244.785192] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  244.785198] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  244.785205] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  244.785212] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  244.785219] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  244.785225] tiziano_adr_params_refresh: Refreshing ADR parameters
[  244.785231] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  244.785236] tiziano_adr_params_init: Initializing ADR parameter arrays
[  244.785243] tisp_adr_set_params: Writing ADR parameters to registers
[  244.785275] tisp_adr_set_params: ADR parameters written to hardware
[  244.785281] tisp_event_set_cb: Setting callback for event 18
[  244.785288] tisp_event_set_cb: Event 18 callback set to c06849a8
[  244.785294] tisp_event_set_cb: Setting callback for event 2
[  244.785300] tisp_event_set_cb: Event 2 callback set to c0683488
[  244.785305] tiziano_adr_init: ADR processing initialized successfully
[  244.785312] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  244.785317] tiziano_bcsh_init: Initializing BCSH processing
[  244.785322] tiziano_ydns_init: Initializing YDNS processing
[  244.785328] tiziano_rdns_init: Initializing RDNS processing
[  244.785333] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  244.785346] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x578000 (Binary Ninja EXACT) ***
[  244.785354] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x579000 (Binary Ninja EXACT) ***
[  244.785360] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x57a000 (Binary Ninja EXACT) ***
[  244.785367] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x57b000 (Binary Ninja EXACT) ***
[  244.785374] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x57c000 (Binary Ninja EXACT) ***
[  244.785381] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x57c800 (Binary Ninja EXACT) ***
[  244.785388] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x57d000 (Binary Ninja EXACT) ***
[  244.785395] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x57d800 (Binary Ninja EXACT) ***
[  244.785402] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  244.785408] *** tisp_init: AE0 buffer allocated at 0x00578000 ***
[  244.785414] *** CRITICAL FIX: data_b2f3c initialized to 0x80578000 (prevents stack corruption) ***
[  244.785424] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1180000 (Binary Ninja EXACT) ***
[  244.785430] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1181000 (Binary Ninja EXACT) ***
[  244.785438] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x1182000 (Binary Ninja EXACT) ***
[  244.785444] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x1183000 (Binary Ninja EXACT) ***
[  244.785452] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x1184000 (Binary Ninja EXACT) ***
[  244.785458] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x1184800 (Binary Ninja EXACT) ***
[  244.785466] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x1185000 (Binary Ninja EXACT) ***
[  244.785472] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x1185800 (Binary Ninja EXACT) ***
[  244.785480] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  244.785486] *** tisp_init: AE1 buffer allocated at 0x01180000 ***
[  244.785491] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  244.785498] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  244.785504] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  244.785510] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  244.785517] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  244.785522] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  244.785530] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  244.785538] tiziano_ae_params_refresh: Refreshing AE parameters
[  244.785549] tiziano_ae_params_refresh: AE parameters refreshed
[  244.785554] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  244.785560] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  244.785566] tiziano_ae_para_addr: Setting up AE parameter addresses
[  244.785572] tiziano_ae_para_addr: AE parameter addresses configured
[  244.785578] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  244.785585] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  244.785592] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  244.785599] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  244.785606] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  244.785613] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
d[  244.785620] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  244.785627] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b57b814 (Binary Ninja EXACT) ***
[  244.785634] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  244.785641] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  244.785648] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  244.785654] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  244.785660] tiziano_ae_set_hardware_param: Parameters written to AE0
[  244.785666] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  244.785673] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  244.785680] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  244.785686] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  244.785693] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  244.785700] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  244.785706] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  244.785713] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  244.785720] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  244.785726] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  244.785733] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  244.785740] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  244.785746] tiziano_ae_set_hardware_param: Parameters written to AE1
[  244.785752] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  244.785759] *** system_irq_func_set: Registered handler c068468c at index 10 ***
[  244.799220] *** system_irq_func_set: Registered handler c06847a4 at index 27 ***
[  244.817035] *** system_irq_func_set: Registered handler c068468c at index 26 ***
[  244.837240] *** system_irq_func_set: Registered handler c068488c at index 29 ***
[  244.847314] *** system_irq_func_set: Registered handler c0684818 at index 28 ***
[  244.862244] *** system_irq_func_set: Registered handler c0684900 at index 30 ***
[  244.879231] *** system_irq_func_set: Registered handler c0684954 at index 20 ***
[  244.892542] *** system_irq_func_set: Registered handler c06849a8 at index 18 ***
[  244.902186] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 4020.000 ms)
[  244.902201] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 4020.000 ms)
[  244.909233] *** system_irq_func_set: Registered handler c06849fc at index 31 ***
[  244.927052] *** system_irq_func_set: Registered handler c0684a50 at index 11 ***
[  244.947261] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  244.947284] tiziano_deflicker_expt: Generated 119 LUT entries
[  244.947290] tisp_event_set_cb: Setting callback for event 1
[  244.947298] tisp_event_set_cb: Event 1 callback set to c068428c
[  244.947303] tisp_event_set_cb: Setting callback for event 6
[  244.947310] tisp_event_set_cb: Event 6 callback set to c06837ec
[  244.947316] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  244.947322] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  244.947328] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  244.947336] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  244.947343] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  244.947348] tiziano_awb_init: AWB hardware blocks enabled
[  244.947354] tiziano_gamma_init: Initializing Gamma processing
[  244.947359] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  244.947418] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  244.947424] tiziano_gib_init: Initializing GIB processing
[  244.947430] tiziano_lsc_init: Initializing LSC processing
m[  244.947435] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  244.947442] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  244.947448] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  244.947456] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  244.947461] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  244.947518] tiziano_ccm_init: Initializing Color Correction Matrix
[  244.947524] tiziano_ccm_init: Using linear CCM parameters
[  244.947530] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  244.947536] jz_isp_ccm: EV=64, CT=9984
[  244.947543] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  244.947548] cm_control: saturation=128
[  244.947554] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  244.947560] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  244.947566] tiziano_ccm_init: CCM initialized successfully
[  244.947571] tiziano_dmsc_init: Initializing DMSC processing
[  244.947576] tiziano_sharpen_init: Initializing Sharpening
[  244.947582] tiziano_sharpen_init: Using linear sharpening parameters
[  244.947588] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  244.947594] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  244.947600] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  244.947627] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  244.947634] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  244.947639] tiziano_sharpen_init: Sharpening initialized successfully
[  244.947645] tiziano_sdns_init: Initializing SDNS processing
[  244.947653] tiziano_sdns_init: Using linear SDNS parameters
[  244.947658] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  244.947665] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  244.947671] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  244.947704] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  244.947710] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  244.947716] tiziano_sdns_init: SDNS processing initialized successfully
[  244.947722] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  244.947728] tiziano_mdns_init: Using linear MDNS parameters
[  244.947738] tiziano_mdns_init: MDNS processing initialized successfully
[  244.947743] tiziano_clm_init: Initializing CLM processing
[  244.947748] tiziano_dpc_init: Initializing DPC processing
[  244.947754] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  244.947760] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  244.947766] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  244.947772] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  244.947787] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  244.947794] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  244.947799] tiziano_hldc_init: Initializing HLDC processing
[  244.947806] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  244.947812] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  244.947819] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  244.947826] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  244.947833] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  244.947840] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  244.947846] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  244.947854] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  244.947860] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  244.947868] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  244.947874] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  244.947881] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  244.947888] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  244.947894] tiziano_adr_params_refresh: Refreshing ADR parameters
[  244.947900] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  244.947905] tiziano_adr_params_init: Initializing ADR parameter arrays
[  244.947912] tisp_adr_set_params: Writing ADR parameters to registers
[  244.947944] tisp_adr_set_params: ADR parameters written to hardware
[  244.947950] tisp_event_set_cb: Setting callback for event 18
[  244.947956] tisp_event_set_cb: Event 18 callback set to c06849a8
[  244.947962] tisp_event_set_cb: Setting callback for event 2
[  244.947969] tisp_event_set_cb: Event 2 callback set to c0683488
[  244.947974] tiziano_adr_init: ADR processing initialized successfully
[  244.947980] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  244.947986] tiziano_bcsh_init: Initializing BCSH processing
[  244.947991] tiziano_ydns_init: Initializing YDNS processing
[  244.947996] tiziano_rdns_init: Initializing RDNS processing
[  244.948002] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  244.948007] tisp_event_init: Initializing ISP event system
[  244.948014] tisp_event_init: SAFE event system initialized with 20 nodes
[  244.948020] tisp_event_set_cb: Setting callback for event 4
[  244.948027] tisp_event_set_cb: Event 4 callback set to c06834b4
[  244.948032] tisp_event_set_cb: Setting callback for event 5
[  244.948039] tisp_event_set_cb: Event 5 callback set to c068397c
[  244.948044] tisp_event_set_cb: Setting callback for event 7
[  244.948051] tisp_event_set_cb: Event 7 callback set to c0683548
[  244.948056] tisp_event_set_cb: Setting callback for event 9
[  244.948063] tisp_event_set_cb: Event 9 callback set to c06835d0
[  244.948068] tisp_event_set_cb: Setting callback for event 8
[  244.948075] tisp_event_set_cb: Event 8 callback set to c0683694
[  244.948081] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  244.948087] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  244.948092] tisp_param_operate_init: Initializing parameter operations
[  244.948100] tisp_netlink_init: Initializing netlink communication
[  244.948106] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  244.948136] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  244.948147] tisp_netlink_init: Netlink socket created successfully
[  244.948153] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  244.948159] tisp_code_create_tuning_node: Device already created, skipping
[  244.948165] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  244.948171] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  244.948178] *** ispcore_core_ops_init: Second tisp_init completed ***
[  244.948183] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  244.948192] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  244.948200] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  244.948205] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  244.948211] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  244.948217] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  244.948222] ispcore_core_ops_init: Complete, result=0<6>[  244.948228] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[  244.948235] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[  244.948241] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  244.948252] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  244.948258] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  244.948264] VIN: tx_isp_vin_init: a0 (sensor) = 8047f400
[  244.948271] VIN: tx_isp_vin_init: using VIN device from global ISP: 85214a00
[  244.948277] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[  244.948284] *** SENSOR_INIT: gc2053 enable=1 ***
	[  244.948292] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  244.948298] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  244.948304] VIN: tx_isp_vin_init: sensor init returned = 0x0
[  244.948310] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[  244.948315] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[  244.948322] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[  244.948328] *** vic_core_ops_init: ENTRY - sd=8054c000, enable=1 ***
[  244.948335] *** vic_core_ops_init: vic_dev=8054c000, current state check ***
[  244.948342] *** vic_core_ops_init: current_state=3, enable=1 ***
[  244.948348] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[  244.948356] csi_core_ops_init: sd=85221c00, csi_dev=85221c00, enable=1
[  244.948361] *** VIC device final state set to 2 (fully activated) ***
[  244.948367] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[  244.948374] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[  244.948379] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[  244.948386] *** vic_core_ops_init: ENTRY - sd=8054c000, enable=1 ***
[  244.948392] *** vic_core_ops_init: vic_dev=8054c000, current state check ***
[  244.948398] *** vic_core_ops_init: current_state=2, enable=1 ***
[  244.948404] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  244.948410] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[  244.948416] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[  244.948422] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[  244.948428] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[  244.948436] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[  244.948442] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[  244.948448] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[  244.948454] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[  244.948460] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  244.948466] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  244.948472] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  244.948480] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  244.948486] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  244.948491] *** tx_vic_enable_irq: completed successfully ***
[  244.948497] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[  244.948503] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[  244.948509] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[  244.948517] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[  244.948525] csi_core_ops_init: sd=85221c00, csi_dev=85221c00, enable=1
[  244.948530] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[  244.948536] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[  244.948542] *** vic_core_ops_init: ENTRY - sd=8054c000, enable=1 ***
[  244.948548] *** vic_core_ops_init: vic_dev=8054c000, current state check ***
[  244.948555] *** vic_core_ops_init: current_state=3, enable=1 ***
[  244.948560] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[  244.948566] *** tx_isp_video_s_stream: Initializing Core subdev ***
[  244.948572] *** ispcore_core_ops_init: ENTRY - sd=8054c400, on=1 ***
[  244.948580] *** ispcore_core_ops_init: sd->dev_priv=8054c400, sd->host_priv=8054c400 ***
[  244.948587] *** ispcore_core_ops_init: sd->pdev=c06b4080, sd->ops=c06b47a8 ***
[  244.948592] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***

[  244.948598] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  244.948606] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  244.948613] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  244.948620] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  244.948625] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  244.948630] *** ispcore_core_ops_init: s0 (core_dev) = 8054c400 from sd->host_priv ***
[  244.948638] ispcore_core_ops_init: core_dev=8054c400, vic_dev=8054c000, vic_state=3
[  244.948642] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[  244.948651] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  244.948659] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  244.948667] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  244.948673] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  244.948678] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[  244.948683] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  244.948689] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  244.948696] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  244.948702] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  244.948708] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  244.948714] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  244.948719] tisp_event_init: Initializing ISP event system
[  244.948726] tisp_event_init: SAFE event system initialized with 20 nodes
[  244.948732] tisp_event_set_cb: Setting callback for event 4
[  244.948738] tisp_event_set_cb: Event 4 callback set to c06834b4
[  244.948744] tisp_event_set_cb: Setting callback for event 5
[  244.948750] tisp_event_set_cb: Event 5 callback set to c068397c
[  244.948756] tisp_event_set_cb: Setting callback for event 7
[  244.948762] tisp_event_set_cb: Event 7 callback set to c0683548
[  244.948768] tisp_event_set_cb: Setting callback for event 9
[  244.948774] tisp_event_set_cb: Event 9 callback set to c06835d0
[  244.948780] tisp_event_set_cb: Setting callback for event 8
[  244.948786] tisp_event_set_cb: Event 8 callback set to c0683694
[  244.948794] *** system_irq_func_set: Registered handler c067c558 at index 13 ***
[  244.959223] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  244.959239] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  244.959246] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  244.959253] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  244.959260] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  244.959267] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  244.959274] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  244.959281] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  244.959288] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  244.959295] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  244.959302] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  244.959309] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  244.959316] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  244.959323] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  244.959330] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  244.959337] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  244.959344] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  244.959349] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  244.959356] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  244.959363] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  244.959370] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  244.959376] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  244.959382] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  244.959388] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  244.959394] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  244.959402] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  244.959408] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  244.959415] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  244.959422] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  244.959429] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  244.959436] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  244.959443] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  244.959448] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  244.959456] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  244.959462] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  244.959470] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  244.959476] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  244.959483] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  244.959490] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  244.959496] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  244.959503] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  244.959510] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  244.959516] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  244.959522] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  244.959531] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  244.959538] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  244.959544] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  244.959551] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  244.959557] *** tisp_init: ISP control register set to enable processing pipeline ***
[  244.959564] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  244.959570] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  244.959576] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  244.959582] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  244.959588] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  244.959595] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  244.959606] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[  244.967060] *** isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[  244.967066] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  244.974792] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80514000 ***
[  244.982238] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[  244.989945] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[  244.997488] *** ISP CORE: After clearing - legacy=0x00000000 ***
[  245.003679] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[  245.011753] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c068468c ***
[  245.020004] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[  245.029248] ae0_interrupt_static: Processing AE0 static interrupt
[  245.029255] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[  245.029261] ae0_interrupt_static: AE0 static interrupt processed
[  245.029268] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[  245.037434] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[  245.072303] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 4200.000 ms)
[  245.072318] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 4200.000 ms)
[  245.072335] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[  245.074641] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 180.000 ms)
[  245.074654] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 180.000 ms)
[  245.137046] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  245.137167] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  245.137175] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  245.137181] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[  245.137188] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  245.137196] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[  245.137203] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  245.137210] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  245.137216] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  245.137223] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  245.137229] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  245.137236] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  245.137243] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  245.137249] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  245.137255] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  245.137263] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  245.137269] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  245.137276] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  245.137285] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  245.137292] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  245.137299] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  245.137306] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  245.137313] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  245.137319] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  245.137325] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  245.137331] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  245.137337] *** This should eliminate green frames by enabling proper color processing ***
[  245.137343] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  245.137350] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  245.137357] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  245.137363] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  245.137370] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  245.137377] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  245.137383] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  245.137390] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  245.137397] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  245.137403] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  245.137408] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  245.137413] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  245.137419] *** tisp_init: Standard tuning parameters loaded successfully ***
[  245.137425] *** tisp_init: Custom tuning parameters loaded successfully ***
[  245.137431] tisp_set_csc_version: Setting CSC version 0
[  245.137437] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  245.137444] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  245.137450] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  245.137457] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  245.137463] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  245.137469] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  245.137475] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  245.137481] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  245.137488] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  245.137493] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  245.137500] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  245.137507] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  245.137512] *** tisp_init: ISP processing pipeline fully enabled ***
[  245.137519] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  245.137525] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  245.137531] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  245.137538] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  245.137545] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  245.137550] tisp_init: ISP memory buffers configured
[  245.137555] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  245.137563] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  245.137572] tiziano_ae_params_refresh: Refreshing AE parameters
[  245.137583] tiziano_ae_params_refresh: AE parameters refreshed
[  245.137589] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  245.137595] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  245.137601] tiziano_ae_para_addr: Setting up AE parameter addresses
[  245.137606] tiziano_ae_para_addr: AE parameter addresses configured
[  245.137612] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  245.137619] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  245.137626] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  245.137633] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  245.137640] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  245.137647] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  245.137654] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  245.137661] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b57b814 (Binary Ninja EXACT) ***
[  245.137668] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  245.137675] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  245.137682] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  245.137689] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  245.137695] tiziano_ae_set_hardware_param: Parameters written to AE0
[  245.137701] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  245.137708] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  245.137715] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  245.137721] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  245.137728] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  245.137735] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  245.137741] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  245.137748] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  245.137755] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  245.137761] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  245.137767] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  245.137774] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  245.137780] tiziano_ae_set_hardware_param: Parameters written to AE1
[  245.137786] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  245.137794] *** system_irq_func_set: Registered handler c068468c at index 10 ***
[  245.156519] *** system_irq_func_set: Registered handler c06847a4 at index 27 ***
[  245.169450] *** system_irq_func_set: Registered handler c068468c at index 26 ***
[  245.187360] *** system_irq_func_set: Registered handler c068488c at index 29 ***
[  245.207549] *** system_irq_func_set: Registered handler c0684818 at index 28 ***
[  245.217629] *** system_irq_func_set: Registered handler c0684900 at index 30 ***
[  245.237098] *** system_irq_func_set: Registered handler c0684954 at index 20 ***
[  245.249376] *** system_irq_func_set: Registered handler c06849a8 at index 18 ***
[  245.257371] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 180.000 ms)
[  245.257383] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 180.000 ms)
[  245.267203] *** system_irq_func_set: Registered handler c06849fc at index 31 ***
[  245.287419] *** system_irq_func_set: Registered handler c0684a50 at index 11 ***
[  245.297503] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  245.297523] tiziano_deflicker_expt: Generated 119 LUT entries
[  245.297529] tisp_event_set_cb: Setting callback for event 1
[  245.297537] tisp_event_set_cb: Event 1 callback set to c068428c
[  245.297542] tisp_event_set_cb: Setting callback for event 6
[  245.297549] tisp_event_set_cb: Event 6 callback set to c06837ec
[  245.297555] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  245.297561] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  245.297568] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  245.297575] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  245.297582] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  245.297587] tiziano_awb_init: AWB hardware blocks enabled
[  245.297593] tiziano_gamma_init: Initializing Gamma processing
[  245.297599] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  245.297658] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  245.297663] tiziano_gib_init: Initializing GIB processing
[  245.297669] tiziano_lsc_init: Initializing LSC processing
[  245.297674] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  245.297681] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  245.297688] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  245.297695] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  245.297701] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  245.297759] tiziano_ccm_init: Initializing Color Correction Matrix
[  245.297764] tiziano_ccm_init: Using linear CCM parameters
[  245.297770] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  245.297777] jz_isp_ccm: EV=64, CT=9984
[  245.297783] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  245.297789] cm_control: saturation=128
[  245.297794] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  245.297801] tiziano_ccm_lut_parameter: CCM matrix written to hardware
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[  245.297806] tiziano_ccm_init: CCM initialized successfully
[  245.297811] tiziano_dmsc_init: Initializing DMSC processing
[  245.297817] tiziano_sharpen_init: Initializing Sharpening
[  245.297822] tiziano_sharpen_init: Using linear sharpening parameters
[  245.297828] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  245.297835] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  245.297841] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  245.297867] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  245.297874] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  245.297879] tiziano_sharpen_init: Sharpening initialized successfully
[  245.297885] tiziano_sdns_init: Initializing SDNS processing
[  245.297893] tiziano_sdns_init: Using linear SDNS parameters
[  245.297899] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  245.297905] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  245.297911] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  245.297945] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  245.297951] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  245.297957] tiziano_sdns_init: SDNS processing initialized successfully
[  245.297963] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  245.297969] tiziano_mdns_init: Using linear MDNS parameters
[  245.297979] tiziano_mdns_init: MDNS processing initialized successfully
[  245.297985] tiziano_clm_init: Initializing CLM processing
[  245.297990] tiziano_dpc_init: Initializing DPC processing
[  245.297995] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  245.298001] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  245.298008] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  245.298014] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  245.298029] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  245.298035] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  245.298041] tiziano_hldc_init: Initializing HLDC processing
[  245.298047] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  245.298054] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  245.298061] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  245.298068] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  245.298075] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  245.298082] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  245.298089] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  245.298096] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  245.298103] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  245.298110] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  245.298117] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  245.298123] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  245.298131] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  245.298136] tiziano_adr_params_refresh: Refreshing ADR parameters
[  245.298142] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  245.298147] tiziano_adr_params_init: Initializing ADR parameter arrays
[  245.298155] tisp_adr_set_params: Writing ADR parameters to registers
[  245.298187] tisp_adr_set_params: ADR parameters written to hardware
[  245.298193] tisp_event_set_cb: Setting callback for event 18
[  245.298199] tisp_event_set_cb: Event 18 callback set to c06849a8
[  245.298205] tisp_event_set_cb: Setting callback for event 2
[  245.298212] tisp_event_set_cb: Event 2 callback set to c0683488
[  245.298217] tiziano_adr_init: ADR processing initialized successfully
[  245.298223] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  245.298229] tiziano_bcsh_init: Initializing BCSH processing
[  245.298234] tiziano_ydns_init: Initializing YDNS processing
[  245.298239] tiziano_rdns_init: Initializing RDNS processing
[  245.298245] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  245.298258] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1188000 (Binary Ninja EXACT) ***
[  245.298265] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1189000 (Binary Ninja EXACT) ***
[  245.298273] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x118a000 (Binary Ninja EXACT) ***
[  245.298280] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x118b000 (Binary Ninja EXACT) ***
[  245.298287] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x118c000 (Binary Ninja EXACT) ***
[  245.298294] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x118c800 (Binary Ninja EXACT) ***
[  245.298301] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x118d000 (Binary Ninja EXACT) ***
[  245.298308] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x118d800 (Binary Ninja EXACT) ***
[  245.298315] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  245.298321] *** tisp_init: AE0 buffer allocated at 0x01188000 ***
[  245.298327] *** CRITICAL FIX: data_b2f3c initialized to 0x81188000 (prevents stack corruption) ***
[  245.298336] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1190000 (Binary Ninja EXACT) ***
[  245.298343] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1191000 (Binary Ninja EXACT) ***
[  245.298350] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x1192000 (Binary Ninja EXACT) ***
[  245.298357] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x1193000 (Binary Ninja EXACT) ***
[  245.298364] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x1194000 (Binary Ninja EXACT) ***
[  245.298371] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x1194800 (Binary Ninja EXACT) ***
[  245.298378] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x1195000 (Binary Ninja EXACT) ***
[  245.298385] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x1195800 (Binary Ninja EXACT) ***
[  245.298392] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  245.298399] *** tisp_init: AE1 buffer allocated at 0x01190000 ***
[  245.298404] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  245.298410] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  245.298417] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  245.298423] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  245.298429] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  245.298435] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  245.298443] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  245.298451] tiziano_ae_params_refresh: Refreshing AE parameters
[  245.298462] tiziano_ae_params_refresh: AE parameters refreshed
[  245.298467] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  245.298473] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  245.298479] tiziano_ae_para_addr: Setting up AE parameter addresses
[  245.298485] tiziano_ae_para_addr: AE parameter addresses configured
[  245.298491] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  245.298499] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  245.298506] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  245.298513] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  245.298520] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  245.298527] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  245.298533] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  245.298541] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b57b814 (Binary Ninja EXACT) ***
[  245.298547] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  245.298555] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  245.298561] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  245.298568] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  245.298574] tiziano_ae_set_hardware_param: Parameters written to AE0
[  245.298581] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  245.298587] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  245.298594] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  245.298600] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  245.298607] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  245.298613] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  245.298620] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  245.298627] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  245.298633] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  245.298640] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  245.298647] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  245.298653] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  245.298659] tiziano_ae_set_hardware_param: Parameters written to AE1
[  245.298665] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  245.298673] *** system_irq_func_set: Registered handler c068468c at index 10 ***
[  245.317715] *** system_irq_func_set: Registered handler c06847a4 at index 27 ***
[  245.337901] *** system_irq_func_set: Registered handler c068468c at index 26 ***
[  245.345559] *** system_irq_func_set: Registered handler c068488c at index 29 ***
[  245.360995] *** system_irq_func_set: Registered handler c0684818 at index 28 ***
[  245.375608] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 300.000 ms)
[  245.375622] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 300.000 ms)
[  245.378839] *** system_irq_func_set: Registered handler c0684900 at index 30 ***
[  245.399069] *** system_irq_func_set: Registered handler c0684954 at index 20 ***
[  245.419263] *** system_irq_func_set: Registered handler c06849a8 at index 18 ***
[  245.426897] *** system_irq_func_set: Registered handler c06849fc at index 31 ***
[  245.444687] *** system_irq_func_set: Registered handler c0684a50 at index 11 ***
[  245.459236] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  245.459258] tiziano_deflicker_expt: Generated 119 LUT entries
[  245.459265] tisp_event_set_cb: Setting callback for event 1
[  245.459273] tisp_event_set_cb: Event 1 callback set to c068428c
[  245.459278] tisp_event_set_cb: Setting callback for event 6
[  245.459285] tisp_event_set_cb: Event 6 callback set to c06837ec
[  245.459291] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  245.459297] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  245.459304] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  245.459311] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  245.459318] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  245.459324] tiziano_awb_init: AWB hardware blocks enabled
[  245.459329] tiziano_gamma_init: Initializing Gamma processing
[  245.459335] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  245.459395] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  245.459400] tiziano_gib_init: Initializing GIB processing
[  245.459405] tiziano_lsc_init: Initializing LSC processing
[  245.459411] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  245.459418] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  245.459425] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  245.459432] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  245.459437] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  245.459495] tiziano_ccm_init: Initializing Color Correction Matrix
[  245.459501] tiziano_ccm_init: Using linear CCM parameters
[  245.459507] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  245.459513] jz_isp_ccm: EV=64, CT=9984
[  245.459520] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  245.459525] cm_control: saturation=128
[  245.459531] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  245.459537] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  245.459543] tiziano_ccm_init: CCM initialized successfully
[  245.459548] tiziano_dmsc_init: Initializing DMSC processing
[  245.459553] tiziano_sharpen_init: Initializing Sharpening
[  245.459559] tiziano_sharpen_init: Using linear sharpening parameters
[  245.459565] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  245.459572] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  245.459577] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  245.459604] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  245.459611] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  245.459617] tiziano_sharpen_init: Sharpening initialized successfully
[  245.459622] tiziano_sdns_init: Initializing SDNS processing
[  245.459630] tiziano_sdns_init: Using linear SDNS parameters
[  245.459636] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  245.459643] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  245.459649] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  245.459681] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  245.459688] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  245.459693] tiziano_sdns_init: SDNS processing initialized successfully
[  245.459700] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  245.459705] tiziano_mdns_init: Using linear MDNS parameters
[  245.459716] tiziano_mdns_init: MDNS processing initialized successfully
[  245.459721] tiziano_clm_init: Initializing CLM processing
[  245.459727] tiziano_dpc_init: Initializing DPC processing
[  245.459732] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  245.459738] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  245.459745] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  245.459750] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  245.459765] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  245.459772] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  245.459777] tiziano_hldc_init: Initializing HLDC processing
[  245.459784] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  245.459791] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  245.459797] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  245.459804] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  245.459811] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  245.459818] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  245.459825] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  245.459832] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  245.459839] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  245.459846] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  245.459853] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  245.459860] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  245.459867] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  245.459872] tiziano_adr_params_refresh: Refreshing ADR parameters
[  245.459878] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  245.459883] tiziano_adr_params_init: Initializing ADR parameter arrays
[  245.459891] tisp_adr_set_params: Writing ADR parameters to registers
[  245.459923] tisp_adr_set_params: ADR parameters written to hardware
[  245.459929] tisp_event_set_cb: Setting callback for event 18
[  245.459935] tisp_event_set_cb: Event 18 callback set to c06849a8
m[  245.459941] tisp_event_set_cb: Setting callback for event 2
[  245.459947] tisp_event_set_cb: Event 2 callback set to c0683488
[  245.459953] tiziano_adr_init: ADR processing initialized successfully
[  245.459959] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  245.459964] tiziano_bcsh_init: Initializing BCSH processing
[  245.459969] tiziano_ydns_init: Initializing YDNS processing
[  245.459975] tiziano_rdns_init: Initializing RDNS processing
[  245.459980] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  245.459985] tisp_event_init: Initializing ISP event system
[  245.459993] tisp_event_init: SAFE event system initialized with 20 nodes
[  245.459999] tisp_event_set_cb: Setting callback for event 4
[  245.460005] tisp_event_set_cb: Event 4 callback set to c06834b4
[  245.460011] tisp_event_set_cb: Setting callback for event 5
[  245.460017] tisp_event_set_cb: Event 5 callback set to c068397c
[  245.460023] tisp_event_set_cb: Setting callback for event 7
[  245.460029] tisp_event_set_cb: Event 7 callback set to c0683548
[  245.460035] tisp_event_set_cb: Setting callback for event 9
[  245.460041] tisp_event_set_cb: Event 9 callback set to c06835d0
[  245.460047] tisp_event_set_cb: Setting callback for event 8
[  245.460053] tisp_event_set_cb: Event 8 callback set to c0683694
[  245.460059] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  245.460065] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  245.460071] tisp_param_operate_init: Initializing parameter operations
[  245.460079] tisp_netlink_init: Initializing netlink communication
[  245.460085] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  245.460116] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  245.460129] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  245.460141] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  245.460147] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  245.460153] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  245.460159] tisp_code_create_tuning_node: Device already created, skipping
[  245.460165] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  245.460171] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  245.460178] *** ispcore_core_ops_init: Second tisp_init completed ***
[  245.460183] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  245.460192] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  245.460200] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  245.460205] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  245.460211] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  245.460217] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  245.460222] ispcore_core_ops_init: Complete, result=0<6>[  245.460227] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  245.460233] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  245.460241] *** SENSOR_INIT: gc2053 enable=1 ***
[  245.460249] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  245.460255] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  245.460261] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  245.460266] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  245.460273] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  245.460280] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  245.460287] csi_video_s_stream: sd=85221c00, enable=1
[  245.460292] *** tx_isp_get_sensor: Searching subdev array for sensors ***
d[  245.460301] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  245.460307] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  245.460313] csi_video_s_stream: Stream ON - CSI state set to 4
[  245.460319] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  245.460326] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  245.460333] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8054c000, enable=1 ***
[  245.460339] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  245.460345] *** vic_core_s_stream: STREAM ON ***
[  245.460351] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  245.460357] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  245.460363] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  245.460370] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  245.460376] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  245.460382] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  245.460388] *** STREAMING: Configuring CPM registers for VIC access ***
root@ing-wyze-cam3-a000 ~# dmesg 
[  245.459993] tisp_event_init: SAFE event system initialized with 20 nodes
[  245.459999] tisp_event_set_cb: Setting callback for event 4
[  245.460005] tisp_event_set_cb: Event 4 callback set to c06834b4
[  245.460011] tisp_event_set_cb: Setting callback for event 5
[  245.460017] tisp_event_set_cb: Event 5 callback set to c068397c
[  245.460023] tisp_event_set_cb: Setting callback for event 7
[  245.460029] tisp_event_set_cb: Event 7 callback set to c0683548
[  245.460035] tisp_event_set_cb: Setting callback for event 9
[  245.460041] tisp_event_set_cb: Event 9 callback set to c06835d0
[  245.460047] tisp_event_set_cb: Setting callback for event 8
[  245.460053] tisp_event_set_cb: Event 8 callback set to c0683694
[  245.460059] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  245.460065] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  245.460071] tisp_param_operate_init: Initializing parameter operations
[  245.460079] tisp_netlink_init: Initializing netlink communication
[  245.460085] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  245.460116] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  245.460129] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  245.460141] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  245.460147] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  245.460153] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  245.460159] tisp_code_create_tuning_node: Device already created, skipping
[  245.460165] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  245.460171] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  245.460178] *** ispcore_core_ops_init: Second tisp_init completed ***
[  245.460183] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  245.460192] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  245.460200] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  245.460205] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  245.460211] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  245.460217] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  245.460222] ispcore_core_ops_init: Complete, result=0<6>[  245.460227] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  245.460233] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  245.460241] *** SENSOR_INIT: gc2053 enable=1 ***
[  245.460249] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  245.460255] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  245.460261] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  245.460266] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  245.460273] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  245.460280] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  245.460287] csi_video_s_stream: sd=85221c00, enable=1
[  245.460292] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  245.460301] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  245.460307] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  245.460313] csi_video_s_stream: Stream ON - CSI state set to 4
[  245.460319] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  245.460326] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  245.460333] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8054c000, enable=1 ***
[  245.460339] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  245.460345] *** vic_core_s_stream: STREAM ON ***
[  245.460351] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  245.460357] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  245.460363] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  245.460370] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  245.460376] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  245.460382] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  245.460388] *** STREAMING: Configuring CPM registers for VIC access ***
[  245.489243] STREAMING: CPM clocks configured for VIC access
[  245.489255] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  245.489261] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  245.489269] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  245.489275] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  245.489281] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  245.489287] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  245.489293] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  245.489299] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  245.489308] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  245.489315] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  245.489323] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  245.489329] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  245.489335] *** VIC unlock: Commands written, checking VIC status register ***
[  245.489341] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  245.489347] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***

[  245.489353] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  245.489359] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  245.489365] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  245.489371] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  245.489448] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  245.489457] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  245.489465] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  245.489472] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  245.489480] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  245.489486] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  245.489493] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  245.489500] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  245.489506] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  245.489512] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  245.489518] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  245.489524] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  245.489530] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  245.489536] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  245.489542] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  245.489549] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  245.489555] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  245.489561] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  245.489567] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  245.489575] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  245.489581] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  245.489589] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  245.489598] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[  245.489605] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  245.489611] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  245.489618] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[  245.489625] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  245.489631] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  245.489636] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  245.489642] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  245.489648] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  245.489653] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  245.489659] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  245.508591] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  245.528145] *** VIC IRQ: Got vic_dev=8054c000 ***
[  245.533041] *** VIC IRQ: Checking vic_dev validity: vic_dev=8054c000 ***
[  245.549225] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  245.555301] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  245.565412] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  245.584854] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4640.000 ms)
[  245.584869] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  245.584879] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4640.000 ms)
[  245.586341] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  245.595394] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  245.595407] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4730.000 ms)
[  245.595417] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  245.595427] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 4730.000 ms)
[  245.595441] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[  245.595457] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4730.000 ms)
[  245.595467] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4730.000 ms)
[  245.595482] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[  245.598371] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  245.598384] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  245.598394] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  245.598403] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  245.598412] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  245.598422] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  245.598431] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  245.598440] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  245.598449] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  245.598459] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  245.598468] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  245.598477] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  245.598487] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  245.598496] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  245.598505] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  245.598514] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  245.598523] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  245.598533] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  245.598542] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  245.598551] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  245.598561] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  245.598570] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  245.598579] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  245.598588] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  245.598597] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  245.598607] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  245.598616] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  245.598625] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  245.598639] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  245.598647] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  245.598657] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  245.598666] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  245.598675] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  245.598685] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  245.598694] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  245.598703] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  245.598713] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  245.598722] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  245.598731] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  245.598740] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  245.598750] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  245.598759] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  245.598768] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  245.598777] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  245.598787] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  245.598796] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  245.598805] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  245.598815] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  245.598824] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  245.598833] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  245.598843] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  245.598852] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  245.598861] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  245.598871] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  245.598880] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  245.598889] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  245.598899] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  245.598908] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  245.598917] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  245.598927] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  245.598936] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  245.598945] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  245.598954] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  245.598963] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  245.598973] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
m[  245.598982] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  245.598991] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  245.599001] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  245.599010] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  245.599019] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  245.599029] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  245.599038] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  245.599047] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  245.599057] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  245.599066] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  245.599075] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  245.599085] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  245.599094] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  245.599103] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  245.599113] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  245.599122] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  245.599131] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  245.599141] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  245.599150] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  245.599159] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  245.599169] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  245.599178] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  245.599223] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  245.599235] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  245.599244] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  245.599253] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  245.599263] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  245.599272] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  245.599281] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  245.599291] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  245.599300] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  245.599309] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  245.599319] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  245.599328] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  245.599337] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  245.599347] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  245.599356] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  245.599365] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  245.599375] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  245.599384] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  245.599393] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  245.599403] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
d[  245.599412] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  245.599421] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  245.599431] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  245.599440] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  245.599449] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  245.599459] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  245.599468] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  245.599477] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  245.599487] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  245.599496] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  245.599505] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  245.599515] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  245.599523] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  245.599533] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  245.599543] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  245.599552] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  245.599561] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  245.599571] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  245.599580] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  245.599589] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  245.599599] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  245.601061] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  245.617821] *** VIC IRQ: About to read reg 0x1e8 ***
[  245.627929] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[  245.638033] *** VIC IRQ: About to read reg 0x1e0 ***
[  245.648143] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  245.658250] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  245.668357] *** VIC IRQ: Read v1_10 = 0x0 ***
[  245.677005] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  245.689239] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  245.705785] *** VIC IRQ: Register writes completed ***
[  245.711125] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  245.728279] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  245.739873] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  245.758626] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  245.778809] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  245.778820] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  245.778828] *** VIC FRAME DONE: Frame completion signaled ***
[  245.778834] *** VIC TEST 2: Manual frame done function returned -1066710580 ***
[  245.778840] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  245.778848] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  245.778854] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  245.778862] ispvic_frame_channel_s_stream: arg1=8054c000, arg2=1
[  245.778868] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8054c000
[  245.778876] ispvic_frame_channel_s_stream[2463]: streamon
[  245.778882] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  245.778888] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  245.778895] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  245.778900] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  245.778908] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  245.778913] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  245.778920] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  245.778926] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  245.778932] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  245.778938] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  245.778944] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  245.778951] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  245.778958] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  245.778966] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  245.778974] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  245.778981] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  245.778989] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  245.778995] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  245.779001] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  245.779006] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  245.779014] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  245.779020] *** vic_core_s_stream: Enabling VIC IRQ immediately after MDMA start ***
[  245.779026] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  245.779031] tx_vic_enable_irq: VIC interrupts already enabled
[  245.779036] *** tx_vic_enable_irq: completed successfully ***
[  245.779042] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[  245.779048] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  245.779055] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  245.779062] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  245.779069] *** vin_s_stream: SAFE implementation - sd=85214a00, enable=1 ***
[  245.779076] vin_s_stream: VIN state = 3, enable = 1
[  245.779082] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  245.779090] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  245.779097] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  245.779104] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  245.779110] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  245.779115] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  245.779122] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  245.779130] gc2053: s_stream called with enable=1
[  245.779137] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  245.779144] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  245.779150] gc2053: About to write streaming registers for interface 1
[  245.779156] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  245.779166] sensor_write: reg=0xfe val=0x00, client=8556dc00, adapter=i2c0, addr=0x37
[  245.779510] sensor_write: reg=0xfe val=0x00 SUCCESS
[  245.779521] sensor_write_array: reg[1] 0xfe=0x00 OK
[  245.779531] sensor_write: reg=0x3e val=0x91, client=8556dc00, adapter=i2c0, addr=0x37
[  245.779845] sensor_write: reg=0x3e val=0x91 SUCCESS
[  245.779852] sensor_write_array: reg[2] 0x3e=0x91 OK
[  245.779858] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  245.779865] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  245.779872] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  245.779878] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  245.779884] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  245.779890] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  245.779897] gc2053: s_stream called with enable=1
[  245.779904] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  245.779910] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  245.779916] gc2053: About to write streaming registers for interface 1
[  245.779922] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  245.779931] sensor_write: reg=0xfe val=0x00, client=8556dc00, adapter=i2c0, addr=0x37
[  245.780247] sensor_write: reg=0xfe val=0x00 SUCCESS
[  245.780254] sensor_write_array: reg[1] 0xfe=0x00 OK
[  245.780263] sensor_write: reg=0x3e val=0x91, client=8556dc00, adapter=i2c0, addr=0x37
[  245.780576] sensor_write: reg=0x3e val=0x91 SUCCESS
[  245.780584] sensor_write_array: reg[2] 0x3e=0x91 OK
[  245.780590] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  245.780596] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  245.780602] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  245.780609] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  245.780615] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  245.780654] ISP IOCTL: cmd=0x800456d0 arg=0x7fd82460
[  245.780662] TX_ISP_VIDEO_LINK_SETUP: config=0
[  245.780668] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  245.780676] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  245.780682] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  245.780688] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  245.780696] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  245.780702] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  245.780709] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  245.780715] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  245.780722] csi_video_s_stream: sd=85221c00, enable=1
[  245.780728] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  245.780736] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  245.780743] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  245.780748] csi_video_s_stream: Stream ON - CSI state set to 4
[  245.780756] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8054c000, enable=1 ***
[  245.780762] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  245.780768] *** vic_core_s_stream: STREAM ON ***
[  245.780773] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  245.780781] *** vin_s_stream: SAFE implementation - sd=85214a00, enable=1 ***
[  245.780788] vin_s_stream: VIN state = 4, enable = 1
[  245.780793] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  245.780800] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  245.780806] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  245.780812] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  245.780818] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  245.780825] gc2053: s_stream called with enable=1
[  245.780832] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  245.780838] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  245.780844] gc2053: About to write streaming registers for interface 1
[  245.780850] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  245.780859] sensor_write: reg=0xfe val=0x00, client=8556dc00, adapter=i2c0, addr=0x37
[  245.781173] sensor_write: reg=0xfe val=0x00 SUCCESS
[  245.781180] sensor_write_array: reg[1] 0xfe=0x00 OK
[  245.781189] sensor_write: reg=0x3e val=0x91, client=8556dc00, adapter=i2c0, addr=0x37
[  245.781505] sensor_write: reg=0x3e val=0x91 SUCCESS
[  245.781512] sensor_write_array: reg[2] 0x3e=0x91 OK
[  245.781519] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  245.781526] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  245.781532] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  245.781538] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  245.781544] gc2053: s_stream called with enable=1
[  245.781551] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  245.781557] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  245.781564] gc2053: About to write streaming registers for interface 1
[  245.781570] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  245.781578] sensor_write: reg=0xfe val=0x00, client=8556dc00, adapter=i2c0, addr=0x37
[  245.781892] sensor_write: reg=0xfe val=0x00 SUCCESS
[  245.781900] sensor_write_array: reg[1] 0xfe=0x00 OK
[  245.781908] sensor_write: reg=0x3e val=0x91, client=8556dc00, adapter=i2c0, addr=0x37
[  245.782222] sensor_write: reg=0x3e val=0x91 SUCCESS
[  245.782228] sensor_write_array: reg[2] 0x3e=0x91 OK
[  245.782235] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  245.782242] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  245.782248] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  245.782254] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  245.980936] ISP M0 device open called from pid 2861
[  245.980993] *** REFERENCE DRIVER IMPLEMENTATION ***
[  245.981002] ISP M0 tuning buffer allocated: 80598000 (size=0x500c, aligned)
[  245.981008] tisp_par_ioctl global variable set: 80598000
[  245.981072] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  245.981080] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  245.981086] isp_core_tuning_init: Initializing tuning data structure
[  245.981104] isp_core_tuning_init: Tuning data structure initialized at 805a0000
[  245.981111] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  245.981116] *** SAFE: mode_flag properly initialized using struct member access ***
[  245.981123] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a0000
[  245.981129] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  245.981135] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  245.981142] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  245.981149] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  245.981155] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  245.981161] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  245.981167] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  245.981192] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  245.981200] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  245.981206] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  245.981214] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  245.981220] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  245.981227] CRITICAL: Cannot access saturation field at 805a0024 - PREVENTING BadVA CRASH
[  245.981587] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  245.981600] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  245.981608] Set control: cmd=0x980901 value=128
[  245.981670] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  245.981678] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  245.981684] Set control: cmd=0x98091b value=128
[  245.981742] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  245.981750] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  245.981757] Set control: cmd=0x980902 value=128
[  245.981763] tisp_bcsh_saturation: saturation=128
[  245.981768] tiziano_bcsh_update: Updating BCSH parameters
[  245.981776]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  245.981782] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  245.981840] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  245.981848] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  245.981854] Set control: cmd=0x980900 value=128
[  245.981925] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  245.981934] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  245.981940] Set control: cmd=0x980901 value=128
[  245.981996] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  245.982004] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
	[  245.982011] Set control: cmd=0x98091b value=128
[  245.982065] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  245.982073] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  245.982080] Set control: cmd=0x980902 value=128
[  245.982086] tisp_bcsh_saturation: saturation=128
[  245.982091] tiziano_bcsh_update: Updating BCSH parameters
[  245.982098]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  245.982104] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  245.982160] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  245.982169] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  245.982175] Set control: cmd=0x980900 value=128
[  245.982238] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  245.982247] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  245.982253] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  245.982320] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  245.982328] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  245.982334] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  245.983858] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  245.983870] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  245.983877] Set control: cmd=0x980914 value=0
[  245.984041] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  245.984050] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  245.984057] Set control: cmd=0x980915 value=0
[  245.984172] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  245.984182] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  245.984189] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  245.984328] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  245.984340] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  245.984347] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  245.984354] csi_video_s_stream: sd=85221c00, enable=0
[  245.984360] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  245.984369] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  245.984450] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  245.984572] csi_video_s_stream: Stream OFF - CSI state set to 3
[  245.984585] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8054c000, enable=0 ***
[  245.984592] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  245.984597] *** vic_core_s_stream: STREAM OFF ***
[  245.984602] vic_core_s_stream: Stream OFF - state 4 -> 3
[  245.984610] *** vin_s_stream: SAFE implementation - sd=85214a00, enable=0 ***
[  245.984616] vin_s_stream: VIN state = 4, enable = 0
[  245.984622] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  245.984630] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  245.984637] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  245.984643] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  245.984649] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  245.984657] gc2053: s_stream called with enable=0
[  245.984664] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  245.984671] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  245.984677] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  245.984686] sensor_write: reg=0xfe val=0x00, client=8556dc00, adapter=i2c0, addr=0x37

[  245.985009] sensor_write: reg=0xfe val=0x00 SUCCESS
[  245.985017] sensor_write_array: reg[1] 0xfe=0x00 OK
[  245.985026] sensor_write: reg=0x3e val=0x00, client=8556dc00, adapter=i2c0, addr=0x37
[  245.988912] sensor_write: reg=0x3e val=0x00 SUCCESS
[  245.988925] sensor_write_array: reg[2] 0x3e=0x00 OK
[  245.988932] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  245.988939] gc2053: Sensor hardware streaming stopped
[  245.988947] gc2053: s_stream called with enable=0
[  245.988954] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  245.988960] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  245.988966] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  245.988976] sensor_write: reg=0xfe val=0x00, client=8556dc00, adapter=i2c0, addr=0x37
[  245.989438] sensor_write: reg=0xfe val=0x00 SUCCESS
[  245.989448] sensor_write_array: reg[1] 0xfe=0x00 OK
[  245.989458] sensor_write: reg=0x3e val=0x00, client=8556dc00, adapter=i2c0, addr=0x37
[  245.989775] sensor_write: reg=0x3e val=0x00 SUCCESS
[  245.989782] sensor_write_array: reg[2] 0x3e=0x00 OK
[  245.989789] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  245.989795] gc2053: Sensor hardware streaming stopped
[  245.989810] ISP IOCTL: cmd=0x800456d1 arg=0x7fd82460
[  245.989818] tx_isp_video_link_destroy: Destroying links for config 0
[  245.989826] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  245.989835] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  245.989842] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  245.989850] Set control: cmd=0x8000164 value=1
[  245.989858] ISP IOCTL: cmd=0x800456d0 arg=0x7fd82460
[  245.989864] TX_ISP_VIDEO_LINK_SETUP: config=0
[  245.989870] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  245.989876] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  245.989882] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  245.989889] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  245.989895] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  245.989902] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  245.989908] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  245.989915] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  245.989922] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  245.989928] csi_video_s_stream: sd=85221c00, enable=1
[  245.989934] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  245.989942] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  245.989949] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  245.989955] csi_video_s_stream: Stream ON - CSI state set to 4
[  245.989962] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8054c000, enable=1 ***
[  245.989969] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  245.989974] *** vic_core_s_stream: STREAM ON ***
[  245.989980] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  245.989986] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  245.989992] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  245.989999] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  245.990005] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  245.990011] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  245.990017] *** STREAMING: Configuring CPM registers for VIC access ***
[  245.990135] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  245.990146] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  245.990152] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  245.990158] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  245.990164] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  246.019254] STREAMING: CPM clocks configured for VIC access
[  246.019268] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  246.019276] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  246.019282] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  246.019288] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  246.019295] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  246.019301] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  246.019307] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  246.019313] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  246.019322] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  246.019329] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  246.019336] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  246.019342] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  246.019348] *** VIC unlock: Commands written, checking VIC status register ***
[  246.019354] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  246.019360] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  246.019366] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  246.019372] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  246.019378] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  246.019383] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  246.019456] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  246.019464] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  246.019470] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  246.019478] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  246.019484] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  246.019492] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  246.019498] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  246.019504] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  246.019510] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  246.019516] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  246.019522] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  246.019528] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  246.019534] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  246.019540] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  246.019546] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  246.019552] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  246.019558] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  246.019564] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  246.019572] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  246.019578] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  246.019586] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  246.019595] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[  246.019601] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  246.019607] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  246.019615] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[  246.019621] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  246.019627] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  246.019632] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  246.019638] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  246.019644] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  246.019650] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  246.019656] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  246.037922] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  246.058104] *** VIC IRQ: Got vic_dev=8054c000 ***
[  246.062984] *** VIC IRQ: Checking vic_dev validity: vic_dev=8054c000 ***
[  246.074670] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  246.089244] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  246.099247] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  246.116510] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  246.136693] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  246.143274] *** VIC IRQ: About to read reg 0x1e8 ***
[  246.158537] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[  246.168632] *** VIC IRQ: About to read reg 0x1e0 ***
[  246.178737] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  246.188849] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  246.195893] *** VIC IRQ: Read v1_10 = 0x0 ***
[  246.209247] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  246.219232] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  246.225613] *** VIC IRQ: Register writes completed ***
[  246.243134] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  246.259232] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  246.269228] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  246.282492] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  246.311405] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  246.311416] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  246.311423] *** VIC FRAME DONE: Frame completion signaled ***
[  246.311430] *** VIC TEST 2: Manual frame done function returned -1066710580 ***
[  246.311436] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  246.311442] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  246.311449] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  246.311456] ispvic_frame_channel_s_stream: arg1=8054c000, arg2=1
[  246.311463] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8054c000
[  246.311470] ispvic_frame_channel_s_stream[2463]: streamon
[  246.311477] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  246.311484] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  246.311490] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  246.311495] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  246.311502] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  246.311508] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  246.311515] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  246.311521] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  246.311527] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  246.311532] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  246.311538] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  246.311546] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  246.311553] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  246.311561] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  246.311568] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  246.311576] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  246.311584] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  246.311590] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  246.311596] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  246.311601] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  246.311608] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  246.311614] *** vic_core_s_stream: Enabling VIC IRQ immediately after MDMA start ***
[  246.311620] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  246.311626] tx_vic_enable_irq: VIC interrupts already enabled
[  246.311631] *** tx_vic_enable_irq: completed successfully ***
[  246.311636] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[  246.311643] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  246.311651] *** vin_s_stream: SAFE implementation - sd=85214a00, enable=1 ***
[  246.311657] vin_s_stream: VIN state = 3, enable = 1
[  246.311663] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  246.311672] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  246.311678] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  246.311685] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  246.311691] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  246.311699] gc2053: s_stream called with enable=1
[  246.311706] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  246.311712] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  246.311719] gc2053: About to write streaming registers for interface 1
[  246.311725] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  246.311736] sensor_write: reg=0xfe val=0x00, client=8556dc00, adapter=i2c0, addr=0x37
[  246.312055] sensor_write: reg=0xfe val=0x00 SUCCESS
[  246.312062] sensor_write_array: reg[1] 0xfe=0x00 OK
[  246.312072] sensor_write: reg=0x3e val=0x91, client=8556dc00, adapter=i2c0, addr=0x37
[  246.312390] sensor_write: reg=0x3e val=0x91 SUCCESS
[  246.312398] sensor_write_array: reg[2] 0x3e=0x91 OK
[  246.312404] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  246.312410] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  246.312417] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  246.312423] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  246.312430] gc2053: s_stream called with enable=1
[  246.312436] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  246.312442] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  246.312449] gc2053: About to write streaming registers for interface 1
[  246.312455] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  246.312464] sensor_write: reg=0xfe val=0x00, client=8556dc00, adapter=i2c0, addr=0x37
[  246.312775] sensor_write: reg=0xfe val=0x00 SUCCESS
[  246.312782] sensor_write_array: reg[1] 0xfe=0x00 OK
[  246.312791] sensor_write: reg=0x3e val=0x91, client=8556dc00, adapter=i2c0, addr=0x37
[  246.319227] sensor_write: reg=0x3e val=0x91 SUCCESS
[  246.319235] sensor_write_array: reg[2] 0x3e=0x91 OK
[  246.319242] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  246.319248] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  246.319254] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  246.319261] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  246.319496] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  246.319508] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  246.319516] Set control: cmd=0x980918 value=2
[  246.319659] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  246.319668] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  246.319674] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  246.319802] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  246.319812] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  246.319818] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  246.319940] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  246.319948] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  246.319954] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  246.320067] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  246.320076] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  246.320082] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  246.320227] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  246.320236] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  246.320242] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  246.320365] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  246.320374] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  246.320380] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  246.320502] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  246.320511] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  246.320517] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  246.320644] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  246.320653] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  246.320659] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  246.320866] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  246.320876] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  246.320882] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  246.321012] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  246.321021] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  246.321027] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[INFO:Opus.cpp]: Encoder bitrate: 40000
root@ing-wyze-cam3-a000 ~# md
[INFO:WS.cpp]: Server started on port 8089
-sh: md: not found
root@ing-wyze-cam3-a000 ~# md
-sh: md: not found
root@ing-wyze-cam3-a000 ~# md
-sh: md: not found
root@ing-wyze-cam3-a000 ~# warn: shm_init,53shm init already
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      41625   jz-intc  jz-timerost
 14:         44   jz-intc  ipu
 15:      66887   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      16194   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        383   jz-intc  uart1
 68:        159   jz-intc  jz-i2c.0
 70:         15   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 1 added to session
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1


