{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 17 10:36:06 2012 " "Info: Processing started: Wed Oct 17 10:36:06 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VhdlMP32 -c VhdlMP32 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off VhdlMP32 -c VhdlMP32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "VhdlMP32 EP3C5E144C8 " "Info: Selected device EP3C5E144C8 for design \"VhdlMP32\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a0 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a1 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a2 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a3 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a4 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a5 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a6 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a7 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a8 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a9 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a10 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a11 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a12 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a13 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a14 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a15 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a16 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a17 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a18 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a19 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a20 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a21 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a22 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a23 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a24 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a25 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a26 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a27 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a28 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a29 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a30 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a31 " "Info: Atom \"altsyncram:memory_instruction\|altsyncram_a0k3:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Info: Device EP3C10E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Info: Device EP3C16E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Info: Device EP3C25E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 4780 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 4782 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 4784 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 4786 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 4788 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 98 " "Critical Warning: No exact pin location assignment(s) for 98 pins of 98 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[0\] " "Info: Pin instruction_register_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[0] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[1\] " "Info: Pin instruction_register_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[1] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1277 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[2\] " "Info: Pin instruction_register_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[2] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[3\] " "Info: Pin instruction_register_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[3] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[4\] " "Info: Pin instruction_register_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[4] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[5\] " "Info: Pin instruction_register_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[5] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[6\] " "Info: Pin instruction_register_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[6] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[7\] " "Info: Pin instruction_register_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[7] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[8\] " "Info: Pin instruction_register_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[8] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[9\] " "Info: Pin instruction_register_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[9] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[10\] " "Info: Pin instruction_register_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[10] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[11\] " "Info: Pin instruction_register_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[11] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[12\] " "Info: Pin instruction_register_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[12] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[13\] " "Info: Pin instruction_register_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[13] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[14\] " "Info: Pin instruction_register_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[14] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[15\] " "Info: Pin instruction_register_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[15] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[16\] " "Info: Pin instruction_register_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[16] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[17\] " "Info: Pin instruction_register_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[17] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[18\] " "Info: Pin instruction_register_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[18] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[19\] " "Info: Pin instruction_register_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[19] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[20\] " "Info: Pin instruction_register_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[20] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[21\] " "Info: Pin instruction_register_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[21] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[22\] " "Info: Pin instruction_register_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[22] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[23\] " "Info: Pin instruction_register_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[23] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[24\] " "Info: Pin instruction_register_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[24] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[25\] " "Info: Pin instruction_register_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[25] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[26\] " "Info: Pin instruction_register_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[26] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[27\] " "Info: Pin instruction_register_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[27] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1303 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[28\] " "Info: Pin instruction_register_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[28] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1304 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[29\] " "Info: Pin instruction_register_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[29] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[30\] " "Info: Pin instruction_register_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[30] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register_out\[31\] " "Info: Pin instruction_register_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instruction_register_out[31] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Info: Pin output\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[0] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Info: Pin output\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[1] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1309 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Info: Pin output\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[2] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Info: Pin output\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[3] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[4\] " "Info: Pin output\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[4] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[5\] " "Info: Pin output\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[5] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[6\] " "Info: Pin output\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[6] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1314 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[7\] " "Info: Pin output\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[7] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1315 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[8\] " "Info: Pin output\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[8] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1316 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[9\] " "Info: Pin output\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[9] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1317 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[10\] " "Info: Pin output\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[10] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1318 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[11\] " "Info: Pin output\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[11] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1319 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[12\] " "Info: Pin output\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[12] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1320 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[13\] " "Info: Pin output\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[13] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1321 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[14\] " "Info: Pin output\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[14] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1322 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[15\] " "Info: Pin output\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[15] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1323 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[16\] " "Info: Pin output\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[16] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1324 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[17\] " "Info: Pin output\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[17] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1325 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[18\] " "Info: Pin output\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[18] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1326 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[19\] " "Info: Pin output\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[19] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1327 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[20\] " "Info: Pin output\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[20] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1328 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[21\] " "Info: Pin output\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[21] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1329 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[22\] " "Info: Pin output\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[22] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1330 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[23\] " "Info: Pin output\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[23] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1331 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[24\] " "Info: Pin output\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[24] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1332 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[25\] " "Info: Pin output\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[25] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1333 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[26\] " "Info: Pin output\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[26] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1334 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[27\] " "Info: Pin output\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[27] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1335 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[28\] " "Info: Pin output\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[28] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1336 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[29\] " "Info: Pin output\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[29] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1337 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[30\] " "Info: Pin output\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[30] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1338 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[31\] " "Info: Pin output\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[31] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1339 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[0\] " "Info: Pin buffer_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[0] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1340 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[1\] " "Info: Pin buffer_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[1] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1341 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[2\] " "Info: Pin buffer_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[2] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1342 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[3\] " "Info: Pin buffer_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[3] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1343 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[4\] " "Info: Pin buffer_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[4] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1344 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[5\] " "Info: Pin buffer_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[5] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1345 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[6\] " "Info: Pin buffer_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[6] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1346 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[7\] " "Info: Pin buffer_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[7] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1347 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[8\] " "Info: Pin buffer_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[8] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1348 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[9\] " "Info: Pin buffer_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[9] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1349 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[10\] " "Info: Pin buffer_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[10] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1350 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[11\] " "Info: Pin buffer_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[11] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1351 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[12\] " "Info: Pin buffer_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[12] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1352 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[13\] " "Info: Pin buffer_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[13] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1353 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[14\] " "Info: Pin buffer_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[14] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1354 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[15\] " "Info: Pin buffer_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[15] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1355 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[16\] " "Info: Pin buffer_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[16] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1356 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[17\] " "Info: Pin buffer_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[17] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1357 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[18\] " "Info: Pin buffer_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[18] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1358 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[19\] " "Info: Pin buffer_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[19] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1359 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[20\] " "Info: Pin buffer_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[20] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1360 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[21\] " "Info: Pin buffer_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[21] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1361 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[22\] " "Info: Pin buffer_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[22] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1362 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[23\] " "Info: Pin buffer_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[23] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1363 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[24\] " "Info: Pin buffer_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[24] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1364 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[25\] " "Info: Pin buffer_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[25] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1365 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[26\] " "Info: Pin buffer_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[26] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1366 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[27\] " "Info: Pin buffer_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[27] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1367 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[28\] " "Info: Pin buffer_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[28] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1368 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[29\] " "Info: Pin buffer_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[29] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1369 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[30\] " "Info: Pin buffer_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[30] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1370 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[31\] " "Info: Pin buffer_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { buffer_out[31] } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1371 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1482 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset } } } { "VhdlMP32.vhd" "" { Text "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/VhdlMP32.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/win7/Documents/CDC-UFPI/Cir. Digitais/trabalho da 3° prova/CIRCUITOS/CIRCUITOS/MP32/" 0 { } { { 0 { 0 ""} 0 1483 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_OUTPUT_PAD_LOCATIONS" "96 87 " "Error: There are 96 IO output pads in the design, but only 87 IO output pad locations available on the device." {  } {  } 0 0 "There are %1!d! IO output pads in the design, but only %2!d! IO output pad locations available on the device." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_FAIL" "" "Error: Can't fit design in device" {  } {  } 0 0 "Can't fit design in device" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 3 s Quartus II " "Error: Quartus II Fitter was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Error: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 17 10:36:11 2012 " "Error: Processing ended: Wed Oct 17 10:36:11 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Error: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Error: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
