{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 22 10:48:08 2021 " "Info: Processing started: Wed Sep 22 10:48:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off P1 -c P1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off P1 -c P1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 41 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register bit_cnt\[0\] register sda_int 78.9 MHz 12.674 ns Internal " "Info: Clock \"clk\" has Internal fmax of 78.9 MHz between source register \"bit_cnt\[0\]\" and destination register \"sda_int\" (period= 12.674 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.965 ns + Longest register register " "Info: + Longest register to register delay is 11.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bit_cnt\[0\] 1 REG LC_X4_Y10_N6 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y10_N6; Fanout = 29; REG Node = 'bit_cnt\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { bit_cnt[0] } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.914 ns) 1.847 ns Selector25~0 2 COMB LC_X4_Y10_N2 4 " "Info: 2: + IC(0.933 ns) + CELL(0.914 ns) = 1.847 ns; Loc. = LC_X4_Y10_N2; Fanout = 4; COMB Node = 'Selector25~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { bit_cnt[0] Selector25~0 } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.435 ns) + CELL(0.914 ns) 5.196 ns Mux1~3 3 COMB LC_X4_Y10_N7 1 " "Info: 3: + IC(2.435 ns) + CELL(0.914 ns) = 5.196 ns; Loc. = LC_X4_Y10_N7; Fanout = 1; COMB Node = 'Mux1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.349 ns" { Selector25~0 Mux1~3 } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.511 ns) 7.679 ns Selector23~4 4 COMB LC_X5_Y9_N6 1 " "Info: 4: + IC(1.972 ns) + CELL(0.511 ns) = 7.679 ns; Loc. = LC_X5_Y9_N6; Fanout = 1; COMB Node = 'Selector23~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Mux1~3 Selector23~4 } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.511 ns) 8.986 ns Selector23~8 5 COMB LC_X5_Y9_N9 1 " "Info: 5: + IC(0.796 ns) + CELL(0.511 ns) = 8.986 ns; Loc. = LC_X5_Y9_N9; Fanout = 1; COMB Node = 'Selector23~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { Selector23~4 Selector23~8 } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.511 ns) 10.649 ns Selector23~9 6 COMB LC_X6_Y9_N2 1 " "Info: 6: + IC(1.152 ns) + CELL(0.511 ns) = 10.649 ns; Loc. = LC_X6_Y9_N2; Fanout = 1; COMB Node = 'Selector23~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { Selector23~8 Selector23~9 } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.591 ns) 11.965 ns sda_int 7 REG LC_X6_Y9_N6 2 " "Info: 7: + IC(0.725 ns) + CELL(0.591 ns) = 11.965 ns; Loc. = LC_X6_Y9_N6; Fanout = 2; REG Node = 'sda_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { Selector23~9 sda_int } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.952 ns ( 33.03 % ) " "Info: Total cell delay = 3.952 ns ( 33.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.013 ns ( 66.97 % ) " "Info: Total interconnect delay = 8.013 ns ( 66.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.965 ns" { bit_cnt[0] Selector25~0 Mux1~3 Selector23~4 Selector23~8 Selector23~9 sda_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.965 ns" { bit_cnt[0] {} Selector25~0 {} Mux1~3 {} Selector23~4 {} Selector23~8 {} Selector23~9 {} sda_int {} } { 0.000ns 0.933ns 2.435ns 1.972ns 0.796ns 1.152ns 0.725ns } { 0.000ns 0.914ns 0.914ns 0.511ns 0.511ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.953 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_J6 59 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 59; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns sda_int 2 REG LC_X6_Y9_N6 2 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X6_Y9_N6; Fanout = 2; REG Node = 'sda_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk sda_int } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk sda_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} sda_int {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.953 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_J6 59 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 59; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns bit_cnt\[0\] 2 REG LC_X4_Y10_N6 29 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X4_Y10_N6; Fanout = 29; REG Node = 'bit_cnt\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk bit_cnt[0] } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk bit_cnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} bit_cnt[0] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk sda_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} sda_int {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk bit_cnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} bit_cnt[0] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.965 ns" { bit_cnt[0] Selector25~0 Mux1~3 Selector23~4 Selector23~8 Selector23~9 sda_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.965 ns" { bit_cnt[0] {} Selector25~0 {} Mux1~3 {} Selector23~4 {} Selector23~8 {} Selector23~9 {} sda_int {} } { 0.000ns 0.933ns 2.435ns 1.972ns 0.796ns 1.152ns 0.725ns } { 0.000ns 0.914ns 0.914ns 0.511ns 0.511ns 0.511ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk sda_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} sda_int {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk bit_cnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} bit_cnt[0] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sda_int addr\[4\] clk 8.543 ns register " "Info: tsu for register \"sda_int\" (data pin = \"addr\[4\]\", clock pin = \"clk\") is 8.543 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.163 ns + Longest pin register " "Info: + Longest pin to register delay is 12.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns addr\[4\] 1 PIN PIN_H4 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_H4; Fanout = 2; PIN Node = 'addr\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[4] } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.976 ns) + CELL(0.914 ns) 6.022 ns Equal2~2 2 COMB LC_X7_Y9_N0 1 " "Info: 2: + IC(3.976 ns) + CELL(0.914 ns) = 6.022 ns; Loc. = LC_X7_Y9_N0; Fanout = 1; COMB Node = 'Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { addr[4] Equal2~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.740 ns) 7.486 ns Equal2~4 3 COMB LC_X7_Y9_N6 3 " "Info: 3: + IC(0.724 ns) + CELL(0.740 ns) = 7.486 ns; Loc. = LC_X7_Y9_N6; Fanout = 3; COMB Node = 'Equal2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { Equal2~2 Equal2~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.511 ns) 8.768 ns state~13 4 COMB LC_X7_Y9_N1 3 " "Info: 4: + IC(0.771 ns) + CELL(0.511 ns) = 8.768 ns; Loc. = LC_X7_Y9_N1; Fanout = 3; COMB Node = 'state~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { Equal2~4 state~13 } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.914 ns) 10.847 ns Selector23~9 5 COMB LC_X6_Y9_N2 1 " "Info: 5: + IC(1.165 ns) + CELL(0.914 ns) = 10.847 ns; Loc. = LC_X6_Y9_N2; Fanout = 1; COMB Node = 'Selector23~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { state~13 Selector23~9 } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.591 ns) 12.163 ns sda_int 6 REG LC_X6_Y9_N6 2 " "Info: 6: + IC(0.725 ns) + CELL(0.591 ns) = 12.163 ns; Loc. = LC_X6_Y9_N6; Fanout = 2; REG Node = 'sda_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { Selector23~9 sda_int } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.802 ns ( 39.48 % ) " "Info: Total cell delay = 4.802 ns ( 39.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.361 ns ( 60.52 % ) " "Info: Total interconnect delay = 7.361 ns ( 60.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.163 ns" { addr[4] Equal2~2 Equal2~4 state~13 Selector23~9 sda_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.163 ns" { addr[4] {} addr[4]~combout {} Equal2~2 {} Equal2~4 {} state~13 {} Selector23~9 {} sda_int {} } { 0.000ns 0.000ns 3.976ns 0.724ns 0.771ns 1.165ns 0.725ns } { 0.000ns 1.132ns 0.914ns 0.740ns 0.511ns 0.914ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.953 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_J6 59 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 59; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns sda_int 2 REG LC_X6_Y9_N6 2 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X6_Y9_N6; Fanout = 2; REG Node = 'sda_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk sda_int } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk sda_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} sda_int {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.163 ns" { addr[4] Equal2~2 Equal2~4 state~13 Selector23~9 sda_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.163 ns" { addr[4] {} addr[4]~combout {} Equal2~2 {} Equal2~4 {} state~13 {} Selector23~9 {} sda_int {} } { 0.000ns 0.000ns 3.976ns 0.724ns 0.771ns 1.165ns 0.725ns } { 0.000ns 1.132ns 0.914ns 0.740ns 0.511ns 0.914ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk sda_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} sda_int {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk sda sda_int 11.531 ns register " "Info: tco from clock \"clk\" to destination pin \"sda\" through register \"sda_int\" is 11.531 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.953 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_J6 59 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 59; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns sda_int 2 REG LC_X6_Y9_N6 2 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X6_Y9_N6; Fanout = 2; REG Node = 'sda_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk sda_int } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk sda_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} sda_int {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.202 ns + Longest register pin " "Info: + Longest register to pin delay is 7.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda_int 1 REG LC_X6_Y9_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y9_N6; Fanout = 2; REG Node = 'sda_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda_int } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.914 ns) 1.829 ns Selector29~0 2 COMB LC_X6_Y9_N8 1 " "Info: 2: + IC(0.915 ns) + CELL(0.914 ns) = 1.829 ns; Loc. = LC_X6_Y9_N8; Fanout = 1; COMB Node = 'Selector29~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { sda_int Selector29~0 } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.051 ns) + CELL(2.322 ns) 7.202 ns sda 3 PIN PIN_B5 0 " "Info: 3: + IC(3.051 ns) + CELL(2.322 ns) = 7.202 ns; Loc. = PIN_B5; Fanout = 0; PIN Node = 'sda'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.373 ns" { Selector29~0 sda } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 44.93 % ) " "Info: Total cell delay = 3.236 ns ( 44.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.966 ns ( 55.07 % ) " "Info: Total interconnect delay = 3.966 ns ( 55.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.202 ns" { sda_int Selector29~0 sda } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.202 ns" { sda_int {} Selector29~0 {} sda {} } { 0.000ns 0.915ns 3.051ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk sda_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} sda_int {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.202 ns" { sda_int Selector29~0 sda } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.202 ns" { sda_int {} Selector29~0 {} sda {} } { 0.000ns 0.915ns 3.051ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_tx\[4\] data_wr\[4\] clk -1.230 ns register " "Info: th for register \"data_tx\[4\]\" (data pin = \"data_wr\[4\]\", clock pin = \"clk\") is -1.230 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.953 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_J6 59 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 59; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns data_tx\[4\] 2 REG LC_X6_Y10_N7 2 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X6_Y10_N7; Fanout = 2; REG Node = 'data_tx\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk data_tx[4] } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk data_tx[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} data_tx[4] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.404 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns data_wr\[4\] 1 PIN PIN_G4 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_G4; Fanout = 2; PIN Node = 'data_wr\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_wr[4] } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.992 ns) + CELL(0.280 ns) 5.404 ns data_tx\[4\] 2 REG LC_X6_Y10_N7 2 " "Info: 2: + IC(3.992 ns) + CELL(0.280 ns) = 5.404 ns; Loc. = LC_X6_Y10_N7; Fanout = 2; REG Node = 'data_tx\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.272 ns" { data_wr[4] data_tx[4] } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 26.13 % ) " "Info: Total cell delay = 1.412 ns ( 26.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.992 ns ( 73.87 % ) " "Info: Total interconnect delay = 3.992 ns ( 73.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { data_wr[4] data_tx[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.404 ns" { data_wr[4] {} data_wr[4]~combout {} data_tx[4] {} } { 0.000ns 0.000ns 3.992ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk data_tx[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} data_tx[4] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { data_wr[4] data_tx[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.404 ns" { data_wr[4] {} data_wr[4]~combout {} data_tx[4] {} } { 0.000ns 0.000ns 3.992ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 22 10:48:08 2021 " "Info: Processing ended: Wed Sep 22 10:48:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
