<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name></gtr:collaborator><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/D16E1ED3-BD03-4471-94CA-CEB2DECF3669"><gtr:id>D16E1ED3-BD03-4471-94CA-CEB2DECF3669</gtr:id><gtr:name>National Instruments Corp (UK) Ltd</gtr:name><gtr:address><gtr:line1>Measurement House</gtr:line1><gtr:line2>Newbury Business Park</gtr:line2><gtr:line3>London Road</gtr:line3><gtr:line4>Newbury</gtr:line4><gtr:line5>Berkshire</gtr:line5><gtr:postCode>RG14 2PS</gtr:postCode><gtr:region>South East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address></gtr:collaborator><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/F3072C4B-2E3E-462D-BB49-1034A700A94F"><gtr:id>F3072C4B-2E3E-462D-BB49-1034A700A94F</gtr:id><gtr:name>Orange France Telecom</gtr:name><gtr:address><gtr:line1>4 rue du clos courtel</gtr:line1><gtr:line2>BP91 226</gtr:line2><gtr:line4>35512 Cesson sevigne cedex</gtr:line4><gtr:region>Outside UK</gtr:region><gtr:country>France</gtr:country></gtr:address></gtr:collaborator><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/E89B9BEA-BECB-40CD-ACDD-92C34A8CDF1C"><gtr:id>E89B9BEA-BECB-40CD-ACDD-92C34A8CDF1C</gtr:id><gtr:name>Ericsson</gtr:name><gtr:address><gtr:line1>TORSHAMNSGATAN 21-23</gtr:line1><gtr:line4>STOCKHOLM</gtr:line4><gtr:postCode>16480</gtr:postCode><gtr:region>Outside UK</gtr:region><gtr:country>Sweden</gtr:country></gtr:address></gtr:collaborator><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/857AFB3A-CFC3-40A7-96CA-A726B2EEAC40"><gtr:id>857AFB3A-CFC3-40A7-96CA-A726B2EEAC40</gtr:id><gtr:name>Cascoda</gtr:name></gtr:collaborator><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address></gtr:collaborator><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/1CD0314F-A073-446A-B184-0D21727E51DC"><gtr:id>1CD0314F-A073-446A-B184-0D21727E51DC</gtr:id><gtr:name>Sony</gtr:name><gtr:address><gtr:line1>4 14 1 Asahi cho</gtr:line1><gtr:line2>Kanagawa</gtr:line2><gtr:region>Unknown</gtr:region></gtr:address></gtr:collaborator><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/1FB7484A-89F1-4F3F-83E9-6248CAEAD737"><gtr:id>1FB7484A-89F1-4F3F-83E9-6248CAEAD737</gtr:id><gtr:name>McKay Brothers Microwave</gtr:name><gtr:address><gtr:line1>50 rue de Paradis</gtr:line1><gtr:region>Unknown</gtr:region></gtr:address></gtr:collaborator><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/4E3A91A0-269D-4BE0-A875-37202E65D38D"><gtr:id>4E3A91A0-269D-4BE0-A875-37202E65D38D</gtr:id><gtr:name>NEC (UK) Ltd</gtr:name><gtr:address><gtr:line1>Pinewood</gtr:line1><gtr:line2>Chineham Business Park, Chineham</gtr:line2><gtr:line3>Basingstoke</gtr:line3><gtr:postCode>RG24 8AL</gtr:postCode><gtr:region>Unknown</gtr:region></gtr:address></gtr:collaborator><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/BC3A9316-AA60-45EF-8DBF-CB3CD61F51C8"><gtr:id>BC3A9316-AA60-45EF-8DBF-CB3CD61F51C8</gtr:id><gtr:name>Altera</gtr:name><gtr:address><gtr:line1>101 Innovation Drive</gtr:line1><gtr:postCode>CA 95134</gtr:postCode><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address></gtr:collaborator><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/B146C8B0-5879-4294-9678-1A071677B8AF"><gtr:id>B146C8B0-5879-4294-9678-1A071677B8AF</gtr:id><gtr:name>Cobham</gtr:name></gtr:collaborator><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/6BE14EEB-8C76-4661-A42D-5BBE8B8AC5ED"><gtr:id>6BE14EEB-8C76-4661-A42D-5BBE8B8AC5ED</gtr:id><gtr:name>Technical University Dresden</gtr:name><gtr:address><gtr:line1>Technical University Dresden</gtr:line1><gtr:region>Outside UK</gtr:region><gtr:country>Germany</gtr:country></gtr:address></gtr:collaborator></gtr:collaborations><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/30A429E3-83B7-4E41-99C0-14A144F07DFE"><gtr:id>30A429E3-83B7-4E41-99C0-14A144F07DFE</gtr:id><gtr:name>University of Southampton</gtr:name><gtr:department>Electronics and Computer Science</gtr:department><gtr:address><gtr:line1>Administration Building</gtr:line1><gtr:line2>Highfield</gtr:line2><gtr:line4>Southampton</gtr:line4><gtr:line5>Hampshire</gtr:line5><gtr:postCode>SO17 1BJ</gtr:postCode><gtr:region>South East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/30A429E3-83B7-4E41-99C0-14A144F07DFE"><gtr:id>30A429E3-83B7-4E41-99C0-14A144F07DFE</gtr:id><gtr:name>University of Southampton</gtr:name><gtr:address><gtr:line1>Administration Building</gtr:line1><gtr:line2>Highfield</gtr:line2><gtr:line4>Southampton</gtr:line4><gtr:line5>Hampshire</gtr:line5><gtr:postCode>SO17 1BJ</gtr:postCode><gtr:region>South East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/F3072C4B-2E3E-462D-BB49-1034A700A94F"><gtr:id>F3072C4B-2E3E-462D-BB49-1034A700A94F</gtr:id><gtr:name>Orange France Telecom</gtr:name><gtr:address><gtr:line1>4 rue du clos courtel</gtr:line1><gtr:line2>BP91 226</gtr:line2><gtr:line4>35512 Cesson sevigne cedex</gtr:line4><gtr:region>Outside UK</gtr:region><gtr:country>France</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/857AFB3A-CFC3-40A7-96CA-A726B2EEAC40"><gtr:id>857AFB3A-CFC3-40A7-96CA-A726B2EEAC40</gtr:id><gtr:name>Cascoda</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/1CD0314F-A073-446A-B184-0D21727E51DC"><gtr:id>1CD0314F-A073-446A-B184-0D21727E51DC</gtr:id><gtr:name>Sony</gtr:name><gtr:address><gtr:line1>4 14 1 Asahi cho</gtr:line1><gtr:line2>Kanagawa</gtr:line2><gtr:region>Unknown</gtr:region></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/4E3A91A0-269D-4BE0-A875-37202E65D38D"><gtr:id>4E3A91A0-269D-4BE0-A875-37202E65D38D</gtr:id><gtr:name>NEC (UK) Ltd</gtr:name><gtr:address><gtr:line1>Pinewood</gtr:line1><gtr:line2>Chineham Business Park, Chineham</gtr:line2><gtr:line3>Basingstoke</gtr:line3><gtr:postCode>RG24 8AL</gtr:postCode><gtr:region>Unknown</gtr:region></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/BC3A9316-AA60-45EF-8DBF-CB3CD61F51C8"><gtr:id>BC3A9316-AA60-45EF-8DBF-CB3CD61F51C8</gtr:id><gtr:name>Altera</gtr:name><gtr:address><gtr:line1>101 Innovation Drive</gtr:line1><gtr:postCode>CA 95134</gtr:postCode><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/6BE14EEB-8C76-4661-A42D-5BBE8B8AC5ED"><gtr:id>6BE14EEB-8C76-4661-A42D-5BBE8B8AC5ED</gtr:id><gtr:name>Technical University Dresden</gtr:name><gtr:address><gtr:line1>Technical University Dresden</gtr:line1><gtr:region>Outside UK</gtr:region><gtr:country>Germany</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/D16E1ED3-BD03-4471-94CA-CEB2DECF3669"><gtr:id>D16E1ED3-BD03-4471-94CA-CEB2DECF3669</gtr:id><gtr:name>National Instruments Corp (UK) Ltd</gtr:name><gtr:address><gtr:line1>Measurement House</gtr:line1><gtr:line2>Newbury Business Park</gtr:line2><gtr:line3>London Road</gtr:line3><gtr:line4>Newbury</gtr:line4><gtr:line5>Berkshire</gtr:line5><gtr:postCode>RG14 2PS</gtr:postCode><gtr:region>South East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/E89B9BEA-BECB-40CD-ACDD-92C34A8CDF1C"><gtr:id>E89B9BEA-BECB-40CD-ACDD-92C34A8CDF1C</gtr:id><gtr:name>Ericsson</gtr:name><gtr:address><gtr:line1>TORSHAMNSGATAN 21-23</gtr:line1><gtr:line4>STOCKHOLM</gtr:line4><gtr:postCode>16480</gtr:postCode><gtr:region>Outside UK</gtr:region><gtr:country>Sweden</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/1FB7484A-89F1-4F3F-83E9-6248CAEAD737"><gtr:id>1FB7484A-89F1-4F3F-83E9-6248CAEAD737</gtr:id><gtr:name>McKay Brothers Microwave</gtr:name><gtr:address><gtr:line1>50 rue de Paradis</gtr:line1><gtr:region>Unknown</gtr:region></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/B146C8B0-5879-4294-9678-1A071677B8AF"><gtr:id>B146C8B0-5879-4294-9678-1A071677B8AF</gtr:id><gtr:name>Cobham</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/082E017C-E1F5-4AF3-8AFF-B6B31A9D12BE"><gtr:id>082E017C-E1F5-4AF3-8AFF-B6B31A9D12BE</gtr:id><gtr:name>Altera Europe</gtr:name><gtr:address><gtr:line1>Holmers Farm Way</gtr:line1><gtr:line2>Holmers Farm Way</gtr:line2><gtr:line4>High Wycombe</gtr:line4><gtr:line5>Buckinghamshire</gtr:line5><gtr:postCode>HP12 4XF</gtr:postCode><gtr:region>South East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/33AFCB69-C5A2-4491-83E5-F23C71263343"><gtr:id>33AFCB69-C5A2-4491-83E5-F23C71263343</gtr:id><gtr:name>BT Group</gtr:name><gtr:address><gtr:line1>2 - 4 Antares Building</gtr:line1><gtr:line2>Adastral Park</gtr:line2><gtr:line3>Martlesham Heath</gtr:line3><gtr:line4>Ipswich</gtr:line4><gtr:line5>Suffolk</gtr:line5><gtr:postCode>IP5 3RE</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/1850C875-CBFE-4487-AD7B-A5EA05A06BA3"><gtr:id>1850C875-CBFE-4487-AD7B-A5EA05A06BA3</gtr:id><gtr:name>ARM Ltd</gtr:name><gtr:address><gtr:line1>Central Building</gtr:line1><gtr:line2>110 Fulbourn Road</gtr:line2><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB1 9NJ</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/D60F7247-44BF-47D1-91E3-B46606FF683C"><gtr:id>D60F7247-44BF-47D1-91E3-B46606FF683C</gtr:id><gtr:firstName>Lajos</gtr:firstName><gtr:surname>Hanzo</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/BCD5FFD8-8300-422E-9F5B-C10C854C3C0B"><gtr:id>BCD5FFD8-8300-422E-9F5B-C10C854C3C0B</gtr:id><gtr:firstName>Bashir M.</gtr:firstName><gtr:surname>Al-Hashimi</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/12F63E9C-3E45-4F69-B19E-8A99C179E6BA"><gtr:id>12F63E9C-3E45-4F69-B19E-8A99C179E6BA</gtr:id><gtr:firstName>Shaoshi</gtr:firstName><gtr:surname>Yang</gtr:surname><gtr:roles><gtr:role><gtr:name>RESEARCHER</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/6BF4B9CA-69B8-48B7-87C7-A00CE3C11599"><gtr:id>6BF4B9CA-69B8-48B7-87C7-A00CE3C11599</gtr:id><gtr:firstName>Robert</gtr:firstName><gtr:otherNames>G.</gtr:otherNames><gtr:surname>Maunder</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FL010550%2F1"><gtr:id>114A10F6-39CB-4146-8125-6380BDA7A71D</gtr:id><gtr:title>Highly-parallel algorithms and architectures for high-throughput wireless receivers</gtr:title><gtr:status>Active</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/L010550/1</gtr:grantReference><gtr:abstractText>During the past two decades, reliable wireless communication at near-theoretical-limit transmission throughputs has been facilitated by receivers that operate on the basis of the Bahl-Cocke-Jelinek-Raviv (BCJR) algorithm. Most famously, this algorithm is employed for turbo error correction in the Long Term Evolution (LTE) standard for cellular telephony, as well as in its previous-generation predecessors. Looking forward, turbo error correction promises transmission throughputs in excess of 1 Gbit/s, which is the goal specified in the IMT-Advanced requirements for next-generation cellular telephony standards. Throughputs of this order have only very recently been achieved by State-Of-the-Art (SOA) LTE turbo decoder implementations. However, this has been achieved by exploiting every possible opportunity to increase the parallelism of the BCJR algorithm at an architectural level, implying that the SOA approach has reached its fundamental limit. This limit may be attributed to the data dependencies of the BCJR algorithm, resulting in an inherently serial nature that cannot be readily mapped to processing architectures having a high degree of parallelism.

Against this background, we propose to redesign turbo decoder implementations at an algorithmic level, rather than at the architectural level of the SOA approach. More specifically, we have recently been successful in devising an alternative to the BCJR algorithm, which has the same error correction capability, but does not have any data dependencies. Owing to this, our algorithm can be mapped to highly-parallel many-core processing architectures, facilitating an LTE turbo decoder processing throughput that is more than an order of magnitude higher than the SOA, satisfying future demands for gigabit throughputs. We will achieve this for the first time by developing a custom Field Programmable Gate Array (FPGA) architecture, comprising hundreds of processing cores that are interconnected using a reconfigurable Benes network. Furthermore, we will develop custom Network-on-Chip (NoC) architectures that facilitate different trade-offs between chip area, energy-efficiency, reconfigurability, processing throughput and latency. In parallel to developing these high-performance custom implementation architectures, we will apply our novel algorithm to both existing Graphics Processing Unit (GPU) and NoC architectures. This will grant us a rapid pace, allowing us to apply our novel algorithm to not only error correction, but to all aspects of receiver operation, including demodulation, equalisation, source decoding, channel estimation and synchronisation. Drawing upon our high-throughput algorithms and highly-parallel processing architectures, we will develop techniques for holistically optimising the algorithmic and implementational parameters of both the transmitter and receiver. This will facilitate practical high-performance schemes, which can pave the way for future generations of wireless communication.

This research addresses key EPSRC priorities in the Information and Communication Technologies theme (http://www.epsrc.ac.uk/ourportfolio/themes/ict), including 'Many-core architectures and concurrency in distributed and embedded systems' and 'Towards an intelligent information infrastructure'. The 'Working together' priority is also addressed, since this cross-disciplinary research will develop new knowledge that spans the gap between high-performance communication theory and high-performance hardware design. This research will offer new insights into the design of many-core architectures, which the hardware design community will be able to apply in the design of general purpose architectures. Furthermore, the communication theory community will be able to apply our algorithms across even wider aspects of receiver operation.</gtr:abstractText><gtr:potentialImpactText>This research will enable significant economic and societal benefits, since we will closely engage with our broad range of industrial partners, helping them to develop wireless receivers with significantly improved processing throughputs. This will remove the bottleneck imposed upon the transmission throughput of wireless communication systems employing SOA components. As a broader benefit, future wireless communication systems may also employ the results of our research for SOA source decoding, demodulation, equalisation, channel estimation and synchronisation. This will facilitate the near theoretical limit exploitation of limited bandwidth, hence resulting in significant societal benefits, allowing more wireless communication services to be offered to the public. Furthermore, the proposed highly-parallel turbo decoders are compatible with the Long Term Evolution (LTE) cellular telephony standard, as well as with its predecessors and successors. Owing to this, our turbo decoders can be employed in cellular handsets and base stations throughout the world, within ten years. The UK is already a world leader in general purpose parallel processing and the proposed research will grant the UK a significant head-start in parallel processing for wireless communications, creating significant economic benefits. 

The proposed research will be of significant benefit to our three industrial partners, as stated in the corresponding Letters of Support. The design of highly-parallel algorithms and architectures for high-throughput wireless receivers is of significant interest to Altera. In particular, Altera wish to engage with this research, so that they can demonstrate the suitability of their highly-parallel processing platforms to these new areas. Furthermore, this research will develop some soft Intellectual Property (IP), which Altera will market commercially. Similarly, ARM already has a significant involvement with our team through the ARM-ECS Research Centre (http://www.arm.ecs.soton.ac.uk), with a particular interest in the proposed co-design of algorithms and architectures for high-throughput wireless receivers. More specifically, ARM is already leading the world in general purpose processing architectures and they are eager to reproduce this success in wireless communication. Finally, as one of the world's leading communications services companies, BT has a significant interest in the proposed research, which will enable high-throughput wireless services. In particular, BT is an active participant in communications standardisation, offering a route for the proposed research to influence future standards.

Throughout his PhD, the named Research Assistant (RA) Shaoshi Yang has gained significant expertise in designing communication algorithms having both a high performance and a low complexity, as shown in the attached CV. This combination is highly sought after in both UK industry and academia, since it facilitates holistic design, which can yield significant benefits like those described in this proposal. The experience that the named RA and the second RA will gain from their involvement in this proposal will significantly further develop their expertise. In addition to developing the expertise of the Principal Investigator (PI), undertaking this role will further develop his project leadership skills. The experience that the PI gains from managing this work and his team will enable him to undertake even more ambitious projects in the future, having greater scope and impact. Furthermore, the liaison with academia and industry detailed in this proposal will provide valuable networking opportunities for the PI. In the future, this will provide him with further opportunities to collaborate and undertake work with broader scope and impact. Furthermore, the PhD student funded by Altera will follow in the RAs' footsteps, gaining valuable expertise in both communication algorithms and hardware design.</gtr:potentialImpactText><gtr:fund><gtr:end>2017-10-01</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2014-04-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>480200</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs><gtr:collaborationOutput><gtr:collaboratingOrganisation>National Instruments Corp (UK) Ltd</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>National Instruments</gtr:description><gtr:id>497A5B0A-6A1A-4001-8CC4-DC40BA468731</gtr:id><gtr:impact>Knowledge transfer has resulted from this collaboration.</gtr:impact><gtr:partnerContribution>National Instruments have provided support for their software and hardware, which we use in our research. National Instruments provide feedback on our research findings and help to shape our future research directions. National Instruments are an industrial partner of our EPSRC fellowship application 'Holistic design of signal processing algorithms, waveforms and hardware implementations for ultra-low- latency wireless communication'</gtr:partnerContribution><gtr:piContribution>We have setup a continuing dialogue with National Instruments about our work on the practical implementation of architectures for wireless communication processing, for the purpose of knowledge transfer.</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2012-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>Altera</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:department>Altera Europe</gtr:department><gtr:description>Altera</gtr:description><gtr:id>1AFA8CAA-E1E2-4028-BA1D-17B27D494E49</gtr:id><gtr:impact>A PhD, publications and soft-IP are emerging from this collaboration.</gtr:impact><gtr:partnerContribution>Altera are an industrial partner of our further funding project 'Highly-parallel algorithms and architectures for high-throughput wireless receivers'. Altera have partly funded a studentship, which will be used to develop the above-mentioned soft-IP. Altera provide feedback on our research findings and help to shape our future research directions. Altera are an industrial partner of our EPSRC fellowship application 'Holistic design of signal processing algorithms, waveforms and hardware implementations for ultra-low- latency wireless communication'</gtr:partnerContribution><gtr:piContribution>We have setup a continuing dialogue with Altera about our work on the practical implementation of architectures for wireless communication processing, for the purposes of knowledge transfer. We are developing soft-IP on LDPC decoders for Altera.</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2013-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>Cobham</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>Cobham</gtr:description><gtr:id>383FD409-08A0-4F3A-B75C-9921DA053C9B</gtr:id><gtr:impact>Publications and algorithms for Cobham's products are emerging from this collaboration.</gtr:impact><gtr:partnerContribution>Cobham are an industrial partner of our further funding project 'HARNet'. Cobham provide feedback on our research findings and help to shape our future research directions.</gtr:partnerContribution><gtr:piContribution>We have setup a continuing dialogue with Cobham about our work on the practical implementation of architectures for wireless communication processing, for the purpose of knowledge transfer. We are developing algorithms which Cobham will use in their products.</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2014-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>Cascoda</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>Cascoda</gtr:description><gtr:id>99FBFE06-2E7F-4183-A4AC-5E424A623C78</gtr:id><gtr:impact>Knowledge transfer has resulted from this collaboration.</gtr:impact><gtr:partnerContribution>Cascoda are an industrial partner of our EPSRC fellowship application 'Holistic design of signal processing algorithms, waveforms and hardware implementations for ultra-low- latency wireless communication'. Cascoda provide feedback on our research findings and help to shape our future research directions.</gtr:partnerContribution><gtr:piContribution>We have setup a continuing dialogue with Cascoda about our work on the practical implementation of architectures for wireless communication processing, for the purpose of knowledge transfer.</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2015-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>University of Bristol</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:department>Department of Electrical and Electronic Engineering</gtr:department><gtr:description>University of Bristol</gtr:description><gtr:id>CFA70E41-9A92-46B4-BB2F-C84B2C8C856F</gtr:id><gtr:impact>Knowledge transfer has resulted from this collaboration.</gtr:impact><gtr:partnerContribution>The University of Bristol is an academic partner of our EPSRC fellowship application 'Holistic design of signal processing algorithms, waveforms and hardware implementations for ultra-low- latency wireless communication'. The University of Bristol provide feedback on our research findings and help to shape our future research directions.</gtr:partnerContribution><gtr:piContribution>We have setup a continuing dialogue with the University of Bristol about our work on the practical implementation of architectures for wireless communication processing, for the purpose of knowledge transfer.</gtr:piContribution><gtr:sector>Academic/University</gtr:sector><gtr:start>2015-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>Dresden University of Technology</gtr:collaboratingOrganisation><gtr:country>Germany, Federal Republic of</gtr:country><gtr:description>Technische Universit&amp;auml;t Dresden</gtr:description><gtr:id>3BF9AB60-59D9-4017-9F2F-3AC026110727</gtr:id><gtr:impact>Knowledge transfer has resulted from this collaboration.</gtr:impact><gtr:partnerContribution>TU Dresden are an acadmic partner of our EPSRC fellowship application 'Holistic design of signal processing algorithms, waveforms and hardware implementations for ultra-low- latency wireless communication'. TD Dresden provide feedback on our research findings and help to shape our future research directions.</gtr:partnerContribution><gtr:piContribution>We have setup a continuing dialogue with TU Dresden about our work on the practical implementation of architectures for wireless communication processing, for the purpose of knowledge transfer.</gtr:piContribution><gtr:sector>Academic/University</gtr:sector><gtr:start>2015-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>Orange France Telecom</gtr:collaboratingOrganisation><gtr:country>France, French Republic</gtr:country><gtr:description>3GPP meetings</gtr:description><gtr:id>88DBDA3C-A965-4964-93C4-FDE49817792D</gtr:id><gtr:impact>Contributed to 3GPP standard for 5G telecommunications.</gtr:impact><gtr:partnerContribution>Co-signed way-forward proposals and contributed papers.</gtr:partnerContribution><gtr:piContribution>I have been representing AccelerComm at 3GPP standardisation meetings, where the error correction code for 5G mobile systems is being selected. In these meetings, I have led the consortium of companies that support the turbo code, which includes Ericsson, LG Electronics, NEC, Sony and Orange. In particular, I have presented and defended this consortium's way-forward proposals during these debates, as well as several papers of my own.</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2016-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>NEC (UK) Ltd</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>3GPP meetings</gtr:description><gtr:id>C95D8821-EEEC-45C3-819A-A79CB05DDF30</gtr:id><gtr:impact>Contributed to 3GPP standard for 5G telecommunications.</gtr:impact><gtr:partnerContribution>Co-signed way-forward proposals and contributed papers.</gtr:partnerContribution><gtr:piContribution>I have been representing AccelerComm at 3GPP standardisation meetings, where the error correction code for 5G mobile systems is being selected. In these meetings, I have led the consortium of companies that support the turbo code, which includes Ericsson, LG Electronics, NEC, Sony and Orange. In particular, I have presented and defended this consortium's way-forward proposals during these debates, as well as several papers of my own.</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2016-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>ARM Holdings</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>ARM</gtr:description><gtr:id>6832D1A8-FC56-47FA-8D3A-200F76225A39</gtr:id><gtr:impact>A PhD and publications are emerging from this project.</gtr:impact><gtr:partnerContribution>ARM are an industrial partner of our further funding project 'Highly-parallel algorithms and architectures for high-throughput wireless receivers'. ARM provide feedback on our research findings and help to shape our future research directions. ARM are also supporting a PhD student, who is contributing to this project.</gtr:partnerContribution><gtr:piContribution>We have setup a continuing dialogue with ARM about our work on the practical implementation of architectures for wireless communication processing, for the purpose of knowledge transfer.</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2012-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>McKay Brothers Microwave</gtr:collaboratingOrganisation><gtr:country>United States of America</gtr:country><gtr:description>McKay Brothers Microwave</gtr:description><gtr:id>C06C1970-A981-4C97-9992-E590EC3E9BCE</gtr:id><gtr:impact>Knowledge transfer has resulted from this collaboration.</gtr:impact><gtr:partnerContribution>McKay Brothers Microwave are an industrial partner of our EPSRC fellowship application 'Holistic design of signal processing algorithms, waveforms and hardware implementations for ultra-low- latency wireless communication'. McKay Brothers Microwave provide feedback on our research findings and help to shape our future research directions.</gtr:partnerContribution><gtr:piContribution>We have setup a continuing dialogue with McKay Brothers Microwave about our work on the practical implementation of architectures for wireless communication processing, for the purpose of knowledge transfer.</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2015-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>Ericsson</gtr:collaboratingOrganisation><gtr:country>Sweden, Kingdom of</gtr:country><gtr:description>3GPP meetings</gtr:description><gtr:id>2AFA9267-92A1-4E7F-8026-404219D01184</gtr:id><gtr:impact>Contributed to 3GPP standard for 5G telecommunications.</gtr:impact><gtr:partnerContribution>Co-signed way-forward proposals and contributed papers.</gtr:partnerContribution><gtr:piContribution>I have been representing AccelerComm at 3GPP standardisation meetings, where the error correction code for 5G mobile systems is being selected. In these meetings, I have led the consortium of companies that support the turbo code, which includes Ericsson, LG Electronics, NEC, Sony and Orange. In particular, I have presented and defended this consortium's way-forward proposals during these debates, as well as several papers of my own.</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2016-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>SONY</gtr:collaboratingOrganisation><gtr:country>Japan</gtr:country><gtr:description>3GPP meetings</gtr:description><gtr:id>4B70E7B4-655A-4079-864C-A06B8BCAFDE7</gtr:id><gtr:impact>Contributed to 3GPP standard for 5G telecommunications.</gtr:impact><gtr:partnerContribution>Co-signed way-forward proposals and contributed papers.</gtr:partnerContribution><gtr:piContribution>I have been representing AccelerComm at 3GPP standardisation meetings, where the error correction code for 5G mobile systems is being selected. In these meetings, I have led the consortium of companies that support the turbo code, which includes Ericsson, LG Electronics, NEC, Sony and Orange. In particular, I have presented and defended this consortium's way-forward proposals during these debates, as well as several papers of my own.</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2016-01-01</gtr:start></gtr:collaborationOutput></gtr:collaborationOutputs><gtr:disseminationOutputs><gtr:disseminationOutput><gtr:description>NIWeek Keynote</gtr:description><gtr:form>A talk or presentation</gtr:form><gtr:geographicReach>International</gtr:geographicReach><gtr:id>B2D377D0-BCFD-4668-B305-A96C353D5AC8</gtr:id><gtr:impact>Academic keynode address at NIWeek 2016</gtr:impact><gtr:partOfOfficialScheme>false</gtr:partOfOfficialScheme><gtr:primaryAudience>Other audiences</gtr:primaryAudience><gtr:url>https://youtu.be/8qqCWPj-di8</gtr:url><gtr:year>2016</gtr:year></gtr:disseminationOutput><gtr:disseminationOutput><gtr:description>SETsquared Innovation to Commercialisation of University Research</gtr:description><gtr:form>A formal working group, expert panel or dialogue</gtr:form><gtr:geographicReach>International</gtr:geographicReach><gtr:id>2C4C63BE-5D8B-4E76-8DDC-FCEF090528FA</gtr:id><gtr:impact>Engaged with over 100 individuals from companies all over the world, including EE, TMobile, China Mobile, AT&amp;amp;T, Rohde &amp;amp; Schwarz, Nokia Networks, Alcatel-Lucent, Ericsson, Samsung, Thales, Huawei, Altera, Qualcomm, National Instruments, nVidia, ARM, Imagination Technologies, Analog Devices, BAe Systems and Cobham. The aim of these engagements was to create awareness for our research outputs, to understand the problems faced by industry, to see how well our research addresses these problems and to inform our future research.</gtr:impact><gtr:partOfOfficialScheme>false</gtr:partOfOfficialScheme><gtr:primaryAudience>Industry/Business</gtr:primaryAudience><gtr:year>2015</gtr:year></gtr:disseminationOutput><gtr:disseminationOutput><gtr:description>GC-WOC keynote</gtr:description><gtr:form>A talk or presentation</gtr:form><gtr:geographicReach>International</gtr:geographicReach><gtr:id>FD4ED6ED-7846-495C-8348-DB7456A209EE</gtr:id><gtr:impact>Keynote address at Global Conference on Wireless and Optical Communications</gtr:impact><gtr:partOfOfficialScheme>false</gtr:partOfOfficialScheme><gtr:primaryAudience>Other audiences</gtr:primaryAudience><gtr:year>2016</gtr:year></gtr:disseminationOutput><gtr:disseminationOutput><gtr:description>3GPP standardisation</gtr:description><gtr:form>A formal working group, expert panel or dialogue</gtr:form><gtr:geographicReach>International</gtr:geographicReach><gtr:id>68481B68-23EC-4902-9B94-AF19F64F2AFB</gtr:id><gtr:impact>Contributed technical documents and way-forward proposals to the 3GPP standardisation process for 5G telecommunications</gtr:impact><gtr:partOfOfficialScheme>false</gtr:partOfOfficialScheme><gtr:primaryAudience>Industry/Business</gtr:primaryAudience><gtr:year>2016,2017</gtr:year></gtr:disseminationOutput><gtr:disseminationOutput><gtr:description>Academic presentation (University of York)</gtr:description><gtr:form>A talk or presentation</gtr:form><gtr:geographicReach>National</gtr:geographicReach><gtr:id>0815FCED-FCFD-45FB-B595-0F1D55FED5BF</gtr:id><gtr:impact>This talk sparked questions and discussions afterwards.

A closer relationship has been built with the University of York.</gtr:impact><gtr:partOfOfficialScheme>false</gtr:partOfOfficialScheme><gtr:primaryAudience>Postgraduate students</gtr:primaryAudience><gtr:year>2014</gtr:year></gtr:disseminationOutput></gtr:disseminationOutputs><gtr:exploitationOutputs/><gtr:furtherFundingOutputs><gtr:furtherFundingOutput><gtr:amountPounds>21000</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>Generalised LDPC architectures for high-throughput FPGA realisation (UoS)</gtr:description><gtr:end>2016-09-02</gtr:end><gtr:fundingOrg>University of Southampton</gtr:fundingOrg><gtr:id>4C00F537-BEC2-467D-A840-C616718EBCC4</gtr:id><gtr:sector>Academic/University</gtr:sector><gtr:start>2013-09-01</gtr:start></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>75000</gtr:amountPounds><gtr:country>United States of America</gtr:country><gtr:currCode>EUR</gtr:currCode><gtr:currCountryCode>Austria</gtr:currCountryCode><gtr:currLang>de_AT</gtr:currLang><gtr:description>Generalised LDPC architectures for high-throughput FPGA realisation (Altera)</gtr:description><gtr:end>2016-09-02</gtr:end><gtr:fundingOrg>Altera</gtr:fundingOrg><gtr:id>E57B8FBA-0CD8-4D5B-9FD6-1900D6EA4815</gtr:id><gtr:sector>Private</gtr:sector><gtr:start>2013-09-01</gtr:start></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>75000</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>PhD funding</gtr:description><gtr:end>2023-06-02</gtr:end><gtr:fundingOrg>Qinetiq</gtr:fundingOrg><gtr:id>72CD694E-5C5B-40F0-A61B-4C9A1861DE82</gtr:id><gtr:sector>Private</gtr:sector><gtr:start>2016-07-01</gtr:start></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>247333</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>HARNet</gtr:description><gtr:end>2015-12-02</gtr:end><gtr:fundingOrg>Technology Strategy Board (TSB)</gtr:fundingOrg><gtr:fundingRef>TS/L009390/1</gtr:fundingRef><gtr:id>D0F439C5-E4BE-471C-A93C-9D9202C20401</gtr:id><gtr:sector>Public</gtr:sector><gtr:start>2013-10-01</gtr:start></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>500000</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:department>Innovate UK</gtr:department><gtr:description>Aid for Startups</gtr:description><gtr:end>2018-04-02</gtr:end><gtr:fundingOrg>Government of the UK</gtr:fundingOrg><gtr:fundingRef>900037</gtr:fundingRef><gtr:id>2864C6D2-635F-48D1-9A0C-02C043A6567E</gtr:id><gtr:sector>Public</gtr:sector><gtr:start>2016-05-01</gtr:start></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>50000</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>Innovation to Commercialisation of University Research</gtr:description><gtr:end>2016-03-02</gtr:end><gtr:fundingOrg>SETsquared Partnership</gtr:fundingOrg><gtr:id>7F4A0B64-49E2-446E-8779-4B49A9086CFC</gtr:id><gtr:sector>Charity/Non Profit</gtr:sector><gtr:start>2015-10-01</gtr:start></gtr:furtherFundingOutput></gtr:furtherFundingOutputs><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>The research has led to the formation of the spin-out company AccelerComm and has informed the 3GPP standardisation process for 5G telecommunications.</gtr:description><gtr:firstYearOfImpact>2016</gtr:firstYearOfImpact><gtr:id>2B9FACCB-FE8B-4DD9-A65A-B9E9DA4BAC23</gtr:id><gtr:impactTypes><gtr:impactType>Economic</gtr:impactType></gtr:impactTypes><gtr:sector>Digital/Communication/Information Technologies (including Software)</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs><gtr:intellectualPropertyOutput><gtr:description>A detection circuit performs a turbo detection process to recover a frame of data symbols from a received signal, the data symbols of the frame having been effected, during transmission, by a Markov process with the effect that the data symbols of the frame in the received signal are dependent one or more preceding data symbols which can be represented as a trellis having a plurality of trellis stages. The detection circuit comprises a plurality of processing elements, each of the processing elements is associated with one of the trellis stages representing the dependency of the data symbols of the frame according to the Markov process and each of the processing elements is configured to receive one or more soft decision values corresponding to one or more data symbols associated with the trellis stage, and each of one or more of the processing elements is configured, in one clock cycle to receive fixed point data representing a priori forward state metrics a priori backward state metrics, and fixed point data representing a priori soft decision values for the one or more data symbols being detected for the trellis stage. For each of a plurality of clock cycles of the turbo detection process, the detection circuit is configured to process, for each of the processing elements representing the trellis stages, the a priori information for the one or more data symbols being detected for the trellis stage associated with the processing element, and to provide the extrinsic soft decision values corresponding to the one or more data symbols for a next clock cycle of the turbo detection process.</gtr:description><gtr:id>D1FB4D6F-D0F1-4628-9C9E-AF4E2494F825</gtr:id><gtr:impact>Assigned to AccelerComm</gtr:impact><gtr:licensed>Yes</gtr:licensed><gtr:patentId>WO2016023762</gtr:patentId><gtr:protection>Patent application published</gtr:protection><gtr:title>FULLY PARALLEL TURBO DECODING</gtr:title><gtr:yearProtectionGranted>2016</gtr:yearProtectionGranted></gtr:intellectualPropertyOutput><gtr:intellectualPropertyOutput><gtr:description>This patent covers the fully-parallel turbo decoding algorithm and architecture.</gtr:description><gtr:id>C6D95827-5B2C-4673-B870-8049F93D7F13</gtr:id><gtr:impact>Assigned to AccelerComm</gtr:impact><gtr:licensed>Yes</gtr:licensed><gtr:patentId>GB2529209</gtr:patentId><gtr:protection>Patent application published</gtr:protection><gtr:title>Detection Circuit, Receiver, Communications Device and Method of Detecting</gtr:title><gtr:yearProtectionGranted>2016</gtr:yearProtectionGranted></gtr:intellectualPropertyOutput></gtr:intellectualPropertyOutputs><gtr:keyFindingsOutput><gtr:description>During the past two decades, reliable wireless communication at near-theoretical-limit transmission throughputs has been facilitated by receivers that operate on the basis of the Bahl-Cocke-Jelinek-Raviv (BCJR) algorithm. Most famously, this algorithm is employed for turbo error correction in the Long Term Evolution (LTE) standard for cellular telephony, as well as in its previous-generation predecessors. State-Of-the-Art (SOA) LTE turbo decoder implementations achieve transmission throughputs of around 2 Gbit/s, meeting the IMT-Advanced requirements for 4G cellular telephony standards. However, this has been achieved by exploiting every possible opportunity to increase the parallelism of the BCJR algorithm at an architectural level, implying that the SOA approach has reached its fundamental limit. This limit may be attributed to the data dependencies of the BCJR algorithm, resulting in an inherently serial nature that cannot be readily mapped to processing architectures having a high degree of parallelism.

Against this background, redesigned the turbo decoder implementation at an algorithmic level, rather than at the architectural level of the SOA approach. More specifically, we devised an alternative to the BCJR algorithm, which has the same error correction capability, but does not have any data dependencies. Owing to this, our algorithm can be mapped to highly-parallel many-core processing architectures, facilitating a turbo decoder processing throughput that is more than an order of magnitude higher than the SOA, satisfying the 4G requirement for 20 Gbit/s. We achieved this for the first time by developing custom Field Programmable Gate Array (FPGA) and Application Specific Integrated Circuit (ASIC) architectures, comprising hundreds or thousands of processing cores that are interconnected using a reconfigurable Benes network. Furthermore, we developed custom Network-on-Chip (NoC) architectures that facilitate different trade-offs between chip area, energy-efficiency, reconfigurability, processing throughput and latency. In parallel to developing these high-performance custom implementation architectures, we applied our novel algorithm to existing Graphics Processing Unit (GPU) architectures. This granted us a rapid pace, allowing us to apply our novel algorithm to not only error correction, but to all aspects of receiver operation, including demodulation and source decoding. Drawing upon our high-throughput algorithms and highly-parallel processing architectures, we developed techniques for holistically optimising the algorithmic and implementational parameters of both the transmitter and receiver. This facilitates practical high-performance schemes, which can pave the way for future generations of wireless communication.</gtr:description><gtr:exploitationPathways>This cross-disciplinary research has developed new knowledge that spans the gap between communication theory and high-performance hardware design, opening up new areas of research in both of these fields. Our novel highly-parallel algorithms designed for State-Of-the-Art (SOA) wireless receivers have improved the associated processing throughput by more than an order of magnitude, which is necessitated for meeting the requirements of future wireless generations. While we have applied our algorithms to a wide range of applications, these still only represent a small fraction of the potential applicability, creating a huge opportunity for other researchers of diverse affiliated areas, who will be able to implement the wireless receiver components that have been proposed by the communication theory community. Furthermore, our novel highly-parallel implementations of wireless receiver components have offered new insights into the design of many-core architectures and Network-on-Chips (NoCs), which the hardware design community will be able to apply in the design of general purpose architectures. Finally, researchers with expertise in communications theory can benefit from the proposed methodologies for accurately estimating the hardware characteristics of the proposed wireless receiver components. For example, these researchers will be able to offset the reduction in transmission energy that is afforded by an SOA wireless receiver, with the energy consumption of its implementation, even if they have no particular expertise in hardware design. For the first time, our proposed methodologies have enabled the holistic design of wireless receivers, without requiring the time-consuming fabrication of the corresponding implementations. As a result, the pace and completeness of this research will be significantly improved. The research is now being commercialised by the spin-out AccelerComm and it has informed contributions to the 3GPP standardisation process for 5G telecommunications.</gtr:exploitationPathways><gtr:id>0670D904-A853-4E38-B8BE-4ACD2822EEAF</gtr:id><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software)</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs><gtr:policyInfluenceOutput><gtr:areas/><gtr:description>3GPP standardiation</gtr:description><gtr:geographicReach>Multiple continents/international</gtr:geographicReach><gtr:id>982F4797-ABC0-4019-9FDB-173CE79B9C41</gtr:id><gtr:impact>Contributed technical documents and way-forward proposals to the 3GPP standardisation process for 5G telecommunications</gtr:impact><gtr:type>Participation in a advisory committee</gtr:type></gtr:policyInfluenceOutput></gtr:policyInfluenceOutputs><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs><gtr:researchDatabaseAndModelOutput><gtr:description>Survey of ASIC and FPGA implementations of polar decoders</gtr:description><gtr:id>8B3FBC34-E844-4EA6-BF92-BF648D524B23</gtr:id><gtr:impact>3GPP standardisation process influenced</gtr:impact><gtr:providedToOthers>true</gtr:providedToOthers><gtr:title>Survey of ASIC and FPGA implementations of polar decoders</gtr:title><gtr:type>Database/Collection of data</gtr:type><gtr:url>http://eprints.soton.ac.uk/400401/</gtr:url><gtr:yearFirstProvided>2016</gtr:yearFirstProvided></gtr:researchDatabaseAndModelOutput><gtr:researchDatabaseAndModelOutput><gtr:description>Survey of ASIC implementations of turbo and LDPC decoders</gtr:description><gtr:id>9544F2D5-6217-457E-A427-DBAC13A5396B</gtr:id><gtr:impact>Influenced 3GPP standardisation process</gtr:impact><gtr:providedToOthers>true</gtr:providedToOthers><gtr:title>Survey of ASIC implementations of turbo and LDPC decoders</gtr:title><gtr:type>Database/Collection of data</gtr:type><gtr:url>http://eprints.soton.ac.uk/399846/</gtr:url><gtr:yearFirstProvided>2016</gtr:yearFirstProvided></gtr:researchDatabaseAndModelOutput><gtr:researchDatabaseAndModelOutput><gtr:description>Database of 40 data items of 139 different FPGA implementations of LDPC decoders.</gtr:description><gtr:id>B848F21D-5ACA-4449-9530-202AA6709C47</gtr:id><gtr:impact>This database has generated a significant amount of interest and downloads from researchers around the world.</gtr:impact><gtr:providedToOthers>true</gtr:providedToOthers><gtr:title>FPGA implementations of LDPC decoders</gtr:title><gtr:type>Database/Collection of data</gtr:type><gtr:url>http://eprints.soton.ac.uk/384946/</gtr:url><gtr:yearFirstProvided>2015</gtr:yearFirstProvided></gtr:researchDatabaseAndModelOutput></gtr:researchDatabaseAndModelOutputs><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs><gtr:softwareAndTechnicalProductOutput><gtr:description>Soft IP for Arbitrarily Parallel Turbo Decoder</gtr:description><gtr:id>CB5EEB98-45A6-44D6-8354-A5A7DEE7D890</gtr:id><gtr:impact>Licensing discussions with several potential customers underway</gtr:impact><gtr:title>Arbitrarily Parallel Turbo Decoder</gtr:title><gtr:type>New/Improved Technique/Technology</gtr:type><gtr:yearFirstProvided>2017</gtr:yearFirstProvided></gtr:softwareAndTechnicalProductOutput></gtr:softwareAndTechnicalProductOutputs><gtr:spinOutOutputs><gtr:spinOutOutput><gtr:companyName>AccelerComm</gtr:companyName><gtr:description>Soft-IP semiconductor company for hardware acceleration of wireless communication signal processing</gtr:description><gtr:id>836A2DBC-C6DD-4C52-977B-9E4AE675D79D</gtr:id><gtr:impact>Raised external investment, created jobs, in licensing discussions with several potential customers</gtr:impact><gtr:url>http://www.accelercomm.com</gtr:url><gtr:yearCompanyFormed>2016</gtr:yearCompanyFormed></gtr:spinOutOutput></gtr:spinOutOutputs></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/DC4A9639-D485-493F-93C9-419B4DE4CF20"><gtr:id>DC4A9639-D485-493F-93C9-419B4DE4CF20</gtr:id><gtr:title>Space-time QAM wireless MISO systems employing differentially coded in-/out-FECC SCQICs over slow-fading Jakes scattering mobile radio links</gtr:title><gtr:parentPublicationTitle>The Journal of Engineering</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/aa65da05b193054852b0193b38fcc711"><gtr:id>aa65da05b193054852b0193b38fcc711</gtr:id><gtr:otherNames>Rahimian A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/DDF4FA34-5D39-4B8D-B1F9-FC65F843302C"><gtr:id>DDF4FA34-5D39-4B8D-B1F9-FC65F843302C</gtr:id><gtr:title>Exponential Golomb and Rice Error Correction Codes for Generalized Near-Capacity Joint Source and Channel Coding</gtr:title><gtr:parentPublicationTitle>IEEE Access</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ec3a252f8ed62c4d6dab997c3fa827e8"><gtr:id>ec3a252f8ed62c4d6dab997c3fa827e8</gtr:id><gtr:otherNames>Brejza M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/92AC1798-AF65-4AAA-8ADA-EBAE82E68110"><gtr:id>92AC1798-AF65-4AAA-8ADA-EBAE82E68110</gtr:id><gtr:title>Two-Dimensional Iterative Source-Channel Decoding for Distributed Video Coding</gtr:title><gtr:parentPublicationTitle>IEEE Communications Letters</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/d307459d80ca1407ed4cedd1e7255b4f"><gtr:id>d307459d80ca1407ed4cedd1e7255b4f</gtr:id><gtr:otherNames>Huo Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/0BF7D9B5-1C6C-4417-8866-42150F7DB4AE"><gtr:id>0BF7D9B5-1C6C-4417-8866-42150F7DB4AE</gtr:id><gtr:title>A high-throughput FPGA architecture for joint source and channel decoding</gtr:title><gtr:parentPublicationTitle>IEEE Access</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ec3a252f8ed62c4d6dab997c3fa827e8"><gtr:id>ec3a252f8ed62c4d6dab997c3fa827e8</gtr:id><gtr:otherNames>Brejza M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/2DB8059A-2FF0-432F-A74C-DA5C90785966"><gtr:id>2DB8059A-2FF0-432F-A74C-DA5C90785966</gtr:id><gtr:title>Reduced-Complexity Soft-Decision Multiple-Symbol Differential Sphere Detection</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Communications</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/2db334a5c6954ad92df058a8583768ec"><gtr:id>2db334a5c6954ad92df058a8583768ec</gtr:id><gtr:otherNames>Xu C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/7BDB0CAF-6C23-40E4-913E-6F3076CEACAE"><gtr:id>7BDB0CAF-6C23-40E4-913E-6F3076CEACAE</gtr:id><gtr:title>Fully-Parallel Quantum Turbo Decoder</gtr:title><gtr:parentPublicationTitle>IEEE Access</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/41c6baace89b29070f593d91642c4732"><gtr:id>41c6baace89b29070f593d91642c4732</gtr:id><gtr:otherNames>Babar Z</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/D2B1F870-84E6-4962-A9D8-F811ABE417CD"><gtr:id>D2B1F870-84E6-4962-A9D8-F811ABE417CD</gtr:id><gtr:title>20 Years of Turbo Coding and Energy-Aware Design Guidelines for Energy-Constrained Wireless Applications</gtr:title><gtr:parentPublicationTitle>IEEE Communications Surveys &amp; Tutorials</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ec3a252f8ed62c4d6dab997c3fa827e8"><gtr:id>ec3a252f8ed62c4d6dab997c3fa827e8</gtr:id><gtr:otherNames>Brejza M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/833D7AEF-607C-45AF-9321-8EB371419D4C"><gtr:id>833D7AEF-607C-45AF-9321-8EB371419D4C</gtr:id><gtr:title>Wireless information and power transfer: from scientific hypothesis to engineering practice</gtr:title><gtr:parentPublicationTitle>IEEE Communications Magazine</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/55ccc78aeedcc3165e7329451a088c1c"><gtr:id>55ccc78aeedcc3165e7329451a088c1c</gtr:id><gtr:otherNames>Zhang R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F75B71F4-3EB6-460D-87EC-9E4DED29B963"><gtr:id>F75B71F4-3EB6-460D-87EC-9E4DED29B963</gtr:id><gtr:title>A Scalable Turbo Decoding Algorithm for High-Throughput Network-on-Chip Implementation</gtr:title><gtr:parentPublicationTitle>IEEE Access</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/d15cc7a002ed04d85fffdfc6e299507e"><gtr:id>d15cc7a002ed04d85fffdfc6e299507e</gtr:id><gtr:otherNames>Al-Dujaily R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/8E76A18C-9230-4067-BFA9-350159F2CDC6"><gtr:id>8E76A18C-9230-4067-BFA9-350159F2CDC6</gtr:id><gtr:title>Layered Wireless Video Relying on Minimum-Distortion Inter-Layer FEC Coding</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Multimedia</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/d307459d80ca1407ed4cedd1e7255b4f"><gtr:id>d307459d80ca1407ed4cedd1e7255b4f</gtr:id><gtr:otherNames>Huo Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/1B89F663-2CD8-4EA4-8B50-667ACAA8F19C"><gtr:id>1B89F663-2CD8-4EA4-8B50-667ACAA8F19C</gtr:id><gtr:title>Adaptive Iterative Decoding for Expediting the Convergence of Unary Error Correction Codes</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Vehicular Technology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/33b3a33f2507beb150e78e1e5a17353e"><gtr:id>33b3a33f2507beb150e78e1e5a17353e</gtr:id><gtr:otherNames>Zhang W</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/7804ABCA-4675-423E-9B77-57076DFD0C77"><gtr:id>7804ABCA-4675-423E-9B77-57076DFD0C77</gtr:id><gtr:title>A Survey of FPGA-Based LDPC Decoders</gtr:title><gtr:parentPublicationTitle>IEEE Communications Surveys &amp; Tutorials</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/8b5e193d0d350c98e6b47dcc1eca3724"><gtr:id>8b5e193d0d350c98e6b47dcc1eca3724</gtr:id><gtr:otherNames>Hailes P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/117F4478-5D99-488F-862B-72E5CBBEF693"><gtr:id>117F4478-5D99-488F-862B-72E5CBBEF693</gtr:id><gtr:title>Fully Parallel Turbo Equalization for Wireless Communications</gtr:title><gtr:parentPublicationTitle>IEEE Access</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/8047e0b2fa2f33fc82a93f1a5e080ca3"><gtr:id>8047e0b2fa2f33fc82a93f1a5e080ca3</gtr:id><gtr:otherNames>Ngo H</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/5B6D04DD-6437-4D5F-92BB-B3BC588D5A39"><gtr:id>5B6D04DD-6437-4D5F-92BB-B3BC588D5A39</gtr:id><gtr:title>Improving the Tolerance of Stochastic LDPC Decoders to Overclocking-Induced Timing Errors: A Tutorial and a Design Example</gtr:title><gtr:parentPublicationTitle>IEEE Access</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/3fca0d799303e65f700952897e5ec417"><gtr:id>3fca0d799303e65f700952897e5ec417</gtr:id><gtr:otherNames>Zuo X</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B155E1C6-6F2C-4464-A5C6-ACECF2C9513E"><gtr:id>B155E1C6-6F2C-4464-A5C6-ACECF2C9513E</gtr:id><gtr:title>Near-Capacity Joint Source and Channel Coding of Symbol Values from an Infinite Source Set Using Elias Gamma Error Correction Codes</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Communications</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/9ee1bcb1cf299cd91d287356fafa8cc8"><gtr:id>9ee1bcb1cf299cd91d287356fafa8cc8</gtr:id><gtr:otherNames>Wang T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/1E0DF4EB-16AE-4880-A9F5-BCB13130E456"><gtr:id>1E0DF4EB-16AE-4880-A9F5-BCB13130E456</gtr:id><gtr:title>Enhancing spaceflight safety with UOS3 cubesat</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/38a41e615c464848687b0cdaba58259d"><gtr:id>38a41e615c464848687b0cdaba58259d</gtr:id><gtr:otherNames>Lidtke A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/6EC7B44B-ABED-456A-9C30-A317A6109A6D"><gtr:id>6EC7B44B-ABED-456A-9C30-A317A6109A6D</gtr:id><gtr:title>VLSI Implementation of Fully Parallel LTE Turbo Decoders</gtr:title><gtr:parentPublicationTitle>IEEE Access</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7c5c2253c4ba1d1ab5829aa152019a46"><gtr:id>7c5c2253c4ba1d1ab5829aa152019a46</gtr:id><gtr:otherNames>Li A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/1C9C5E48-1B06-4A40-BDD1-A3AF77E5FCDA"><gtr:id>1C9C5E48-1B06-4A40-BDD1-A3AF77E5FCDA</gtr:id><gtr:title>Bit-by-Bit Iterative Decoding Expedites the Convergence of Repeat Accumulate Decoders</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Communications</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/153374a71b6b5db7df216b1c08d64f74"><gtr:id>153374a71b6b5db7df216b1c08d64f74</gtr:id><gtr:otherNames>Chen J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F111E932-ED46-435C-8CF6-63809B4F7CDA"><gtr:id>F111E932-ED46-435C-8CF6-63809B4F7CDA</gtr:id><gtr:title>Hybrid-ARQ-Aided Short Fountain Codes Designed for Block-Fading Channels</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Vehicular Technology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/36e6bd83dfd373c441dfe6211f736a6c"><gtr:id>36e6bd83dfd373c441dfe6211f736a6c</gtr:id><gtr:otherNames>Chen H</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/45D6B44B-22A3-43A6-ACF2-EB7E36396581"><gtr:id>45D6B44B-22A3-43A6-ACF2-EB7E36396581</gtr:id><gtr:title>Demonstrating the practical challenges of wireless communications using USRP</gtr:title><gtr:parentPublicationTitle>IEEE Communications Magazine</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/0f363e2856505412e6ba1c0118db82ae"><gtr:id>0f363e2856505412e6ba1c0118db82ae</gtr:id><gtr:otherNames>El-Hajjar M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/0D1B6134-6EF1-4A1C-915D-F1BBEB52B6BB"><gtr:id>0D1B6134-6EF1-4A1C-915D-F1BBEB52B6BB</gtr:id><gtr:title>A flexible iterative receiver architecture for wireless sensor networks: a joint source and channel coding design example</gtr:title><gtr:parentPublicationTitle>IET Wireless Sensor Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/f4295c0a9cb87dcba5ecf41427f873f9"><gtr:id>f4295c0a9cb87dcba5ecf41427f873f9</gtr:id><gtr:otherNames>Brejza, Matthew</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/CC33DF75-A9D2-4C80-AF12-A411187D69ED"><gtr:id>CC33DF75-A9D2-4C80-AF12-A411187D69ED</gtr:id><gtr:title>Two-Dimensional Iterative Source-Channel Decoding for Distributed Video Coding</gtr:title><gtr:parentPublicationTitle>IEEE Communications Letters</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/d307459d80ca1407ed4cedd1e7255b4f"><gtr:id>d307459d80ca1407ed4cedd1e7255b4f</gtr:id><gtr:otherNames>Huo Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/621D9A95-71A7-4BDD-8AB7-B48161FA0D8A"><gtr:id>621D9A95-71A7-4BDD-8AB7-B48161FA0D8A</gtr:id><gtr:title>Extrinsic Information Transfer Charts for Characterizing the Iterative Decoding Convergence of Fully Parallel Turbo Decoders</gtr:title><gtr:parentPublicationTitle>IEEE Access</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/8047e0b2fa2f33fc82a93f1a5e080ca3"><gtr:id>8047e0b2fa2f33fc82a93f1a5e080ca3</gtr:id><gtr:otherNames>Ngo H</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/20D22020-BE06-4E80-A7EB-019C967D4200"><gtr:id>20D22020-BE06-4E80-A7EB-019C967D4200</gtr:id><gtr:title>Cooperative distributed unmanned aerial vehicular networks: Small and mini drones</gtr:title><gtr:parentPublicationTitle>IEEE Vehicular Technology Magazine</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/8db5e45b76ddc3e40438e2c04b30cb1a"><gtr:id>8db5e45b76ddc3e40438e2c04b30cb1a</gtr:id><gtr:otherNames>Wang J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/1DE24EFF-3B90-4C32-B906-8744548B8E20"><gtr:id>1DE24EFF-3B90-4C32-B906-8744548B8E20</gtr:id><gtr:title>Irregular Trellis for the Near-Capacity Unary Error Correction Coding of Symbol Values From an Infinite Set</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Communications</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/33b3a33f2507beb150e78e1e5a17353e"><gtr:id>33b3a33f2507beb150e78e1e5a17353e</gtr:id><gtr:otherNames>Zhang W</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/FF983BFE-3DAD-4312-A7EF-5AB3BC4BC30A"><gtr:id>FF983BFE-3DAD-4312-A7EF-5AB3BC4BC30A</gtr:id><gtr:title>Design of digital testbeds for undergraduate microelectronics teaching</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ec3a252f8ed62c4d6dab997c3fa827e8"><gtr:id>ec3a252f8ed62c4d6dab997c3fa827e8</gtr:id><gtr:otherNames>Brejza M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F5CE25E5-5A4B-4A74-B7AA-5F3DAD42BCD0"><gtr:id>F5CE25E5-5A4B-4A74-B7AA-5F3DAD42BCD0</gtr:id><gtr:title>1.5 Gbit/s FPGA Implementation of a Fully-Parallel Turbo Decoder Designed for Mission-Critical Machine-Type Communication Applications</gtr:title><gtr:parentPublicationTitle>IEEE Access</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7c5c2253c4ba1d1ab5829aa152019a46"><gtr:id>7c5c2253c4ba1d1ab5829aa152019a46</gtr:id><gtr:otherNames>Li A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/071E0184-7B6F-4E47-ACBD-507083D0515C"><gtr:id>071E0184-7B6F-4E47-ACBD-507083D0515C</gtr:id><gtr:title>A flexible software defined radio-based UHF RFID reader based on the USRP and LabView</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/88ee096e0ae426711ccbe24eac61e52b"><gtr:id>88ee096e0ae426711ccbe24eac61e52b</gtr:id><gtr:otherNames>Yuechun W</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/BA98A5B8-5B9B-4A5C-AF2D-5B78F5D8A2A5"><gtr:id>BA98A5B8-5B9B-4A5C-AF2D-5B78F5D8A2A5</gtr:id><gtr:title>Implementation of a Fully-Parallel Turbo Decoder on a General-Purpose Graphics Processing Unit</gtr:title><gtr:parentPublicationTitle>IEEE Access</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7c5c2253c4ba1d1ab5829aa152019a46"><gtr:id>7c5c2253c4ba1d1ab5829aa152019a46</gtr:id><gtr:otherNames>Li A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/DA6F4492-4FA4-4549-834E-572D06ED31EF"><gtr:id>DA6F4492-4FA4-4549-834E-572D06ED31EF</gtr:id><gtr:title>Stochastic Computing Improves the Timing-Error Tolerance and Latency of Turbo Decoders: Design Guidelines and Tradeoffs</gtr:title><gtr:parentPublicationTitle>IEEE Access</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/75694ea6ebd0439f0361ed9a55f38877"><gtr:id>75694ea6ebd0439f0361ed9a55f38877</gtr:id><gtr:otherNames>Perez-Andrade I</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/5040DC56-425C-4B64-AA33-5DDF5F933E38"><gtr:id>5040DC56-425C-4B64-AA33-5DDF5F933E38</gtr:id><gtr:title>A Fully-Parallel Turbo Decoding Algorithm</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Communications</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/e585aa8803fb4a80013b1200c3c5bf78"><gtr:id>e585aa8803fb4a80013b1200c3c5bf78</gtr:id><gtr:otherNames>Maunder R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/96B1B7B3-4DE9-4BAB-8506-DE0FDB20FC47"><gtr:id>96B1B7B3-4DE9-4BAB-8506-DE0FDB20FC47</gtr:id><gtr:title>Reordered Elias Gamma Error Correction Codes for the Near-Capacity Transmission of Multimedia Information</gtr:title><gtr:parentPublicationTitle>IEEE Access</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/9ee1bcb1cf299cd91d287356fafa8cc8"><gtr:id>9ee1bcb1cf299cd91d287356fafa8cc8</gtr:id><gtr:otherNames>Wang T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A1C3EECD-CE58-4D88-8A7D-72B5EAEE1F80"><gtr:id>A1C3EECD-CE58-4D88-8A7D-72B5EAEE1F80</gtr:id><gtr:title>Adaptive iterative detection for expediting the convergence of a serially concatenated Unary Error Correction decoder, turbo decoder and an iterative demodulator</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ec3a252f8ed62c4d6dab997c3fa827e8"><gtr:id>ec3a252f8ed62c4d6dab997c3fa827e8</gtr:id><gtr:otherNames>Brejza M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/547B65A5-E2D6-44A9-909D-16E356125E70"><gtr:id>547B65A5-E2D6-44A9-909D-16E356125E70</gtr:id><gtr:title>Innovation in the undergraduate microelectronics programmes at the University of Southampton</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/e585aa8803fb4a80013b1200c3c5bf78"><gtr:id>e585aa8803fb4a80013b1200c3c5bf78</gtr:id><gtr:otherNames>Maunder R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/4153BAB0-77E0-488A-9283-549C48C1F1BB"><gtr:id>4153BAB0-77E0-488A-9283-549C48C1F1BB</gtr:id><gtr:title>Learning-Aided Unary Error Correction Codes for Non-Stationary and Unknown Sources</gtr:title><gtr:parentPublicationTitle>IEEE Access</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/33b3a33f2507beb150e78e1e5a17353e"><gtr:id>33b3a33f2507beb150e78e1e5a17353e</gtr:id><gtr:otherNames>Zhang W</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/L010550/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>D7BA1404-E001-4782-929E-E96E28B01201</gtr:id><gtr:percentage>20</gtr:percentage><gtr:text>Computer Sys. &amp; Architecture</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>12FC01EE-4952-4AE4-883A-D3E83A89C5C6</gtr:id><gtr:percentage>35</gtr:percentage><gtr:text>Digital Signal Processing</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>CEDD6868-376B-45CB-BAB7-5AD38D089AC0</gtr:id><gtr:percentage>45</gtr:percentage><gtr:text>RF &amp; Microwave Technology</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>