Generated by Fabric Compiler (version 2019.1-patch11 build 44256) at Fri Nov 22 14:34:40 2019
Application path: C:/pango/PDS_2019.1-patch11/bin/pds.exe
Compiling architecture definition.
Analyzing project file 'C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/my_video_v4.1.pds'.


Process "Synthesize" started.
Current time: Fri Nov 22 14:35:01 2019
Compiling architecture definition.
Analyzing project file 'C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/my_video_v4.1.pds'.
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling common defs.
Compiling common devices.
Loading technology operator library.
Compiling technology operator library.
Building architecture model.
Loading device packaging model 'BG324'.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71 successfully.
Customize IP 'C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/ipcore/ddr3/inst.idf' ...
W: Public 1027: Error occurs in third party tool. Error information is "libpng warning: iCCP: cHRM chunk does not match sRGB
" .
Process exit normally.
W: FabFlow 1056: There are 1569 warnings found in log file: C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/synplify.log.And detail warnings are(note: only one line for each warning):
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":185:36:185:45|Unrecognized synthesis directive enum_state. Verify the correct directive name.
W: Flow 1001: @W: CG286 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":410:24:410:27|Case statement has both a full_case directive and a default clause -- ignoring full_case directive.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_byte_ctrl.v":199:32:199:41|Unrecognized synthesis directive enum_state. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":7:9:7:12|Unrecognized synthesis directive name. Verify the correct directive name.
W: Flow 1001: @W: CG921 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":80:37:80:44|read_cnt is already declared in this scope.
W: Flow 1001: @W: CG921 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":110:10:110:17|read_cnt is already declared in this scope.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\ax_debounce.v":4:26:4:29|Unrecognized synthesis directive name. Verify the correct directive name.
W: Flow 1001: @W: CG921 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":162:6:162:11|MUX_wr is already declared in this scope.
W: Flow 1001: @W: CG921 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":163:6:163:11|MUX_rd is already declared in this scope.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":129:128:129:136|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":133:130:133:138|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":137:133:137:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":141:125:141:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":145:124:145:132|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":149:129:149:137|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":153:142:153:150|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":157:147:157:155|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":161:121:161:129|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":165:129:165:137|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":169:153:169:161|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":173:154:173:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":177:124:177:132|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":181:131:181:139|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":185:125:185:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":190:131:190:139|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":194:132:194:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":199:176:199:184|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":207:137:207:145|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":289:249:289:257|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":295:162:295:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":301:162:301:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":307:132:307:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":311:134:311:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":315:132:315:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":319:134:319:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":323:134:323:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":327:126:327:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":331:133:331:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":335:125:335:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":339:143:339:151|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":343:151:343:159|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":347:140:347:148|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":351:156:351:164|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":355:154:355:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":359:155:359:163|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":363:125:363:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":367:126:367:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":372:132:372:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":376:136:376:144|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":381:132:381:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":385:148:385:156|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":389:146:389:154|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":393:150:393:158|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":397:138:397:146|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":289:249:289:257|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":295:162:295:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":301:162:301:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":307:132:307:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":311:134:311:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":315:132:315:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":319:134:319:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":323:134:323:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":327:126:327:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":331:133:331:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":335:125:335:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":339:143:339:151|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":343:151:343:159|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":347:140:347:148|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":351:156:351:164|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":355:154:355:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":359:155:359:163|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":363:125:363:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":367:126:367:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":372:132:372:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":376:136:376:144|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":381:132:381:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":385:148:385:156|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":389:146:389:154|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":393:150:393:158|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":397:138:397:146|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":289:249:289:257|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":295:162:295:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":301:162:301:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":307:132:307:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":311:134:311:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":315:132:315:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":319:134:319:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":323:134:323:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":327:126:327:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":331:133:331:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":335:125:335:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":339:143:339:151|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":343:151:343:159|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":347:140:347:148|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":351:156:351:164|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":355:154:355:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":359:155:359:163|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":363:125:363:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":367:126:367:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":372:132:372:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":376:136:376:144|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":381:132:381:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":385:148:385:156|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":389:146:389:154|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":393:150:393:158|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":185:36:185:45|Unrecognized synthesis directive enum_state. Verify the correct directive name.
W: Flow 1001: @W: CG286 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":410:24:410:27|Case statement has both a full_case directive and a default clause -- ignoring full_case directive.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_byte_ctrl.v":199:32:199:41|Unrecognized synthesis directive enum_state. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":7:9:7:12|Unrecognized synthesis directive name. Verify the correct directive name.
W: Flow 1001: @W: CG921 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":80:37:80:44|read_cnt is already declared in this scope.
W: Flow 1001: @W: CG921 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":110:10:110:17|read_cnt is already declared in this scope.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\ax_debounce.v":4:26:4:29|Unrecognized synthesis directive name. Verify the correct directive name.
W: Flow 1001: @W: CG921 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":162:6:162:11|MUX_wr is already declared in this scope.
W: Flow 1001: @W: CG921 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":163:6:163:11|MUX_rd is already declared in this scope.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":129:128:129:136|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":133:130:133:138|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":137:133:137:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":141:125:141:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":145:124:145:132|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":149:129:149:137|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":153:142:153:150|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":157:147:157:155|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":161:121:161:129|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":165:129:165:137|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":169:153:169:161|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":173:154:173:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":177:124:177:132|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":181:131:181:139|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":185:125:185:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":190:131:190:139|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":194:132:194:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":199:176:199:184|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":207:137:207:145|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":289:249:289:257|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":295:162:295:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":301:162:301:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":307:132:307:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":311:134:311:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":315:132:315:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":319:134:319:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":323:134:323:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":327:126:327:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":331:133:331:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":335:125:335:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":339:143:339:151|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":343:151:343:159|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":347:140:347:148|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":351:156:351:164|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":355:154:355:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":359:155:359:163|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":363:125:363:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":367:126:367:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":372:132:372:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":376:136:376:144|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":381:132:381:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":385:148:385:156|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":389:146:389:154|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":393:150:393:158|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":397:138:397:146|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":289:249:289:257|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":295:162:295:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":301:162:301:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":307:132:307:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":311:134:311:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":315:132:315:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":319:134:319:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":323:134:323:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":327:126:327:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":331:133:331:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":335:125:335:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":339:143:339:151|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":343:151:343:159|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":347:140:347:148|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":351:156:351:164|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":355:154:355:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":359:155:359:163|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":363:125:363:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":367:126:367:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":372:132:372:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":376:136:376:144|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":381:132:381:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":385:148:385:156|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":389:146:389:154|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":393:150:393:158|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":397:138:397:146|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":289:249:289:257|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":295:162:295:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":301:162:301:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":307:132:307:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":311:134:311:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":315:132:315:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":319:134:319:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":323:134:323:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":327:126:327:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":331:133:331:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":335:125:335:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":339:143:339:151|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":343:151:343:159|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":347:140:347:148|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":351:156:351:164|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":355:154:355:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":359:155:359:163|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":363:125:363:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":367:126:367:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":372:132:372:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":376:136:376:144|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":381:132:381:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":385:148:385:156|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":389:146:389:154|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":393:150:393:158|Unrecognized synthesis directive pap_error. Verify the correct directive name.
W: Flow 1001: @W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":70:8:70:14|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":56:12:56:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":56:14:56:14|Object j is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":71:17:71:25|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":72:17:72:31|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":73:17:73:26|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":74:17:74:32|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":112:0:112:5|Optimizing register bit tx_buf[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":112:0:112:5|Pruning register bit 0 of tx_buf[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":140:0:140:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":850:16:850:16|Input CXI on instance multadd_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":851:16:851:16|Input CXBI on instance multadd_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":855:16:855:16|Input CIN on instance multadd_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":911:16:911:16|Input CXI on instance multadd_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":912:16:912:16|Input CXBI on instance multadd_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":915:16:915:16|Input CPI on instance multadd_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":916:16:916:16|Input CIN on instance multadd_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":159:16:159:21|Object m_a0_1 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":160:16:160:21|Object m_a0_2 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":162:16:162:21|Object m_a1_1 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":163:16:163:21|Object m_a1_2 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":166:16:166:21|Object m_b0_1 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":167:16:167:21|Object m_b0_2 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":169:16:169:21|Object m_b1_1 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":170:16:170:21|Object m_b1_2 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 1 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 2 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 3 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 4 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 5 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 6 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 7 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 8 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 37 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 38 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 39 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 40 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 41 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 42 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 43 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 44 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 45 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 46 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 47 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 48 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 49 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 50 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 51 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 52 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 53 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 54 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 55 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 56 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 57 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 58 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 59 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 60 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 61 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 62 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 63 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 64 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 65 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 66 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 67 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 68 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 69 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 70 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 71 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 72 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 73 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 74 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 75 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 76 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 77 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 78 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 79 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 80 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 81 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 82 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 83 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 84 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 85 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 86 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 87 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 88 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 89 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 90 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 91 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 92 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 93 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 94 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 95 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 96 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 97 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 98 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 99 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 100 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 101 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 102 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 103 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 104 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 105 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 106 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 107 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 108 of m_p_o
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":972:0:972:5|Pruning unused register m_p_o_ff[108:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":661:8:661:13|Pruning unused register genblk1[0].m_a0_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":661:8:661:13|Pruning unused register genblk1[0].m_a1_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":661:8:661:13|Pruning unused register genblk1[0].m_b0_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":661:8:661:13|Pruning unused register genblk1[0].m_b1_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":447:0:447:5|Pruning unused register addsub_1d. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":447:0:447:5|Pruning unused register addsub_2d. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":108:13:108:22|Port-width mismatch for port a0. The port definition is 16 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":109:13:109:22|Port-width mismatch for port a1. The port definition is 16 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":120:13:120:22|Port-width mismatch for port a0. The port definition is 16 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":121:13:121:22|Port-width mismatch for port a1. The port definition is 16 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":135:0:135:5|Pruning unused register new_addr_valid_d2. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":154:0:154:5|Pruning unused bits 19 to 11 of output_addr_x[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":154:0:154:5|Pruning unused bits 19 to 11 of output_addr_y[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_new_frame_sign.v":16:0:16:5|Pruning unused register old_frame_finish_d1. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":452:43:452:73|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":586:134:586:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":587:134:587:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":589:134:589:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":591:134:591:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":592:134:592:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":594:134:594:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":595:134:595:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":596:134:596:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":597:134:597:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":552:18:552:25|Object gen_j_wd is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":1065:8:1065:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":1079:9:1079:16|Object gen_i_rd is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":1079:18:1079:25|Object gen_j_rd is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":1054:0:1054:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":1045:0:1045:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":1036:0:1036:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":639:0:639:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":625:0:625:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":604:0:604:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":317:37:317:70|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":51:28:51:33|Object wrptr1 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":62:28:62:33|Object rwptr1 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":72:28:72:37|Object asyn_wfull is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":74:28:74:38|Object asyn_rempty is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Pruning unused register SYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Pruning unused register SYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL265 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Removing unused bit 10 of SYN_CTRL.rbin[10:0]. Either assign all bits or reduce the width of the signal.
W: Flow 1001: @W: CL265 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Removing unused bit 10 of SYN_CTRL.wbin[10:0]. Either assign all bits or reduce the width of the signal.
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\fifo_22i_22o.v":128:81:128:115|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\fifo_22i_22o.v":103:46:103:51|Removing wire wr_clk, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\fifo_22i_22o.v":105:46:105:51|Removing wire wr_rst, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\fifo_22i_22o.v":106:46:106:55|Removing wire wr_byte_en, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\fifo_22i_22o.v":111:46:111:51|Removing wire rd_clk, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\fifo_22i_22o.v":113:46:113:51|Removing wire rd_rst, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\fifo_22i_22o.v":114:46:114:51|Removing wire rd_oce, as there is no assignment to it.
W: Flow 1001: @W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":189:0:189:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":782:16:782:16|Input CXI on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":783:16:783:16|Input CXBI on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":786:16:786:16|Input CPI on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":787:16:787:16|Input CIN on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":206:16:206:20|Object m_a_1 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":207:16:207:20|Object m_a_2 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":208:16:208:20|Object m_a_3 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":210:16:210:20|Object m_b_1 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":211:16:211:20|Object m_b_2 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":212:16:212:20|Object m_b_3 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 1 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 2 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 3 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 4 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 5 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 6 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 7 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 8 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 9 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 10 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 11 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 12 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 13 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 14 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 15 of modez_0
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":225:16:225:20|No assignment to bit 36 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":225:16:225:20|No assignment to bit 37 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":225:16:225:20|No assignment to bit 38 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":225:16:225:20|No assignment to bit 39 of m_p_o
W: Flow 1001: @W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":225:16:225:20|No assignment to bit 40 of m_p_o
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":851:0:851:5|Pruning unused register m_p_o_ff[143:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":659:8:659:13|Pruning unused register genblk1[0].m_a_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":659:8:659:13|Pruning unused register genblk1[0].m_b_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":67:11:67:23|Port-width mismatch for port p. The port definition is 22 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[23:23]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[23]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[22:22]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[22]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[21:21]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[21]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[20:20]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[20]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[19:19]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[19]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[18:18]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[18]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[17:17]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[17]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[16:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[16]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[15:15]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[15]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[14:14]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[14]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[13:13]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[13]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[12:12]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[12]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[11:11]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[11]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[10:10]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[10]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[9:9]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[9]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[8:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[8]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[7:7]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[7]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[6:6]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[6]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[5:5]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[5]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[4:4]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[4]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[3]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[2:2]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[2]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[1:1]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[1]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[0:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
W: Flow 1001: @W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[0]; possible missing assignment in an if or case statement.
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":452:43:452:73|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":586:134:586:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":587:134:587:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":589:134:589:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":591:134:591:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":592:134:592:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":594:134:594:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":595:134:595:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":596:134:596:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":597:134:597:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":552:18:552:25|Object gen_j_wd is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1065:8:1065:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1079:9:1079:16|Object gen_i_rd is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1079:18:1079:25|Object gen_j_rd is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1054:0:1054:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1045:0:1045:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1036:0:1036:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":639:0:639:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":625:0:625:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":604:0:604:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":317:37:317:70|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":51:28:51:33|Object wrptr1 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":62:28:62:33|Object rwptr1 is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":72:28:72:37|Object asyn_wfull is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":74:28:74:38|Object asyn_rempty is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Pruning unused register SYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Pruning unused register SYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL265 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Removing unused bit 9 of SYN_CTRL.rbin[9:0]. Either assign all bits or reduce the width of the signal.
W: Flow 1001: @W: CL265 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Removing unused bit 9 of SYN_CTRL.wbin[9:0]. Either assign all bits or reduce the width of the signal.
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\fifo_26i_26o.v":128:81:128:115|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\fifo_26i_26o.v":103:46:103:51|Removing wire wr_clk, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\fifo_26i_26o.v":105:46:105:51|Removing wire wr_rst, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\fifo_26i_26o.v":106:46:106:55|Removing wire wr_byte_en, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\fifo_26i_26o.v":111:46:111:51|Removing wire rd_clk, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\fifo_26i_26o.v":113:46:113:51|Removing wire rd_rst, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\fifo_26i_26o.v":114:46:114:51|Removing wire rd_oce, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":30:15:30:19|Removing wire debug, as there is no assignment to it.
W: Flow 1001: @W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":30:15:30:19|*Output debug has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit rd_ddr3_addr[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit rd_ddr3_addr[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit rd_ddr3_addr[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Pruning register bits 24 to 22 of rd_ddr3_addr[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_to_block.v":49:4:49:8|Object rd_en is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":454:47:454:81|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":456:43:456:73|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":458:55:458:121|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":458:55:458:121|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":590:134:590:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":591:134:591:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":593:134:593:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":595:134:595:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":596:134:596:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":598:134:598:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":599:134:599:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":600:134:600:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":601:134:601:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":556:18:556:25|Object gen_j_wd is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":1068:8:1068:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":1057:0:1057:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":1048:0:1048:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":1039:0:1039:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":643:0:643:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":629:0:629:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":608:0:608:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":76:28:76:36|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":78:28:78:37|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused register ASYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused register ASYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":171:8:171:13|Pruning unused bits 1 to 0 of ASYN_CTRL.rwptr1[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":171:8:171:13|Pruning unused bits 1 to 0 of ASYN_CTRL.rwptr2[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused bits 1 to 0 of ASYN_CTRL.wptr[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":142:81:142:115|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":120:46:120:55|Removing wire wr_byte_en, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":128:46:128:51|Removing wire rd_oce, as there is no assignment to it.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Pruning register bits 9 to 7 of wr_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Pruning register bits 5 to 0 of wr_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":450:47:450:81|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1065:8:1065:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1079:9:1079:16|Object gen_i_rd is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1079:18:1079:25|Object gen_j_rd is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1054:0:1054:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1045:0:1045:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1036:0:1036:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":639:0:639:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":625:0:625:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":604:0:604:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":76:28:76:36|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":78:28:78:37|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused register ASYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused register ASYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused bits 1 to 0 of ASYN_CTRL.rptr[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":123:8:123:13|Pruning unused bits 1 to 0 of ASYN_CTRL.wrptr1[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":123:8:123:13|Pruning unused bits 1 to 0 of ASYN_CTRL.wrptr2[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":142:81:142:115|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":120:46:120:55|Removing wire wr_byte_en, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":128:46:128:51|Removing wire rd_oce, as there is no assignment to it.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Pruning register bits 9 to 7 of rd_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Pruning register bits 5 to 0 of rd_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":248:45:248:72|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":250:38:250:61|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":252:55:252:110|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":252:55:252:110|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":127:0:127:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":242:43:242:50|Removing wire cs2_ctrl, as there is no assignment to it.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":653:8:653:8|Object n is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":643:0:643:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":634:0:634:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":623:0:623:5|Pruning unused register addr_bus_rd_ce_ff[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":615:0:615:5|Pruning unused register wr_en_ff. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":607:0:607:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v":75:17:75:17|Input wr_data on instance U_ipml_spram_osd_rom is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v":82:17:82:17|Input wr_byte_en on instance U_ipml_spram_osd_rom is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\osd_rom.v":70:30:70:35|Removing wire clk_en, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\osd_rom.v":71:30:71:40|Removing wire addr_strobe, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\osd_rom.v":73:30:73:35|Removing wire rd_oce, as there is no assignment to it.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":71:0:71:5|Pruning unused register de_d2. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":71:0:71:5|Pruning unused register vs_d2. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":71:0:71:5|Pruning unused register hs_d2. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":71:0:71:5|Pruning unused register i_data_d2[23:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":255:10:255:28|Port-width mismatch for port addr. The port definition is 11 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":217:0:217:5|Pruning unused bits 15 to 14 of osd_ram_addr[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Pruning register bit 3 of n_001[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Pruning register bit 1 of n_001[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Pruning register bit 3 of n_01[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":258:14:258:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":264:15:264:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":270:16:270:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":106:9:106:13|Removing wire clkfb, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":109:9:109:13|Removing wire pfden, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":110:9:110:20|Removing wire clkout0_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":111:9:111:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":112:9:112:20|Removing wire clkout1_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":113:9:113:20|Removing wire clkout2_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":114:9:114:20|Removing wire clkout3_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":115:9:115:20|Removing wire clkout4_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":116:9:116:20|Removing wire clkout5_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":117:15:117:22|Removing wire dyn_idiv, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":118:15:118:23|Removing wire dyn_odiv0, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":119:15:119:23|Removing wire dyn_odiv1, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":120:15:120:23|Removing wire dyn_odiv2, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":121:15:121:23|Removing wire dyn_odiv3, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":122:15:122:23|Removing wire dyn_odiv4, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":123:15:123:22|Removing wire dyn_fdiv, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":124:15:124:23|Removing wire dyn_duty0, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":125:15:125:23|Removing wire dyn_duty1, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":126:15:126:23|Removing wire dyn_duty2, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":127:15:127:23|Removing wire dyn_duty3, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":128:15:128:23|Removing wire dyn_duty4, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":129:16:129:25|Removing wire dyn_phase0, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":130:16:130:25|Removing wire dyn_phase1, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":131:16:131:25|Removing wire dyn_phase2, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":132:16:132:25|Removing wire dyn_phase3, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":133:16:133:25|Removing wire dyn_phase4, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":137:15:137:22|Removing wire icp_base, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":138:15:138:21|Removing wire icp_sel, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":139:15:139:24|Removing wire lpfres_sel, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":140:15:140:25|Removing wire cripple_sel, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":141:15:141:23|Removing wire phase_sel, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":142:15:142:23|Removing wire phase_dir, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":143:15:143:26|Removing wire phase_step_n, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":144:15:144:24|Removing wire load_phase, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":145:15:145:22|Removing wire dyn_mdiv, as there is no assignment to it.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_config.v":57:4:57:15|Object i2c_read_req is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":188:10:188:17|Object active_y is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":450:47:450:81|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":452:43:452:73|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":586:134:586:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":587:134:587:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":589:134:589:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":591:134:591:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":592:134:592:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":594:134:594:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":595:134:595:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":596:134:596:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":597:134:597:162|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":552:18:552:25|Object gen_j_wd is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1065:8:1065:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1079:9:1079:16|Object gen_i_rd is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1079:18:1079:25|Object gen_j_rd is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1054:0:1054:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1045:0:1045:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1036:0:1036:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":639:0:639:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":625:0:625:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":604:0:604:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":196:39:196:72|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":76:28:76:36|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":78:28:78:37|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused register ASYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused register ASYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\afifo_64i_64o_512.v":142:81:142:115|Repeat multiplier in concatenation evaluates to 0
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\afifo_64i_64o_512.v":120:46:120:55|Removing wire wr_byte_en, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\afifo_64i_64o_512.v":128:46:128:51|Removing wire rd_oce, as there is no assignment to it.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_frame_read_write.v":107:20:107:32|Port-width mismatch for port rd_water_level. The port definition is 11 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":134:16:134:20|*Output DEBUG has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register reg_w_stb[7:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register reg_wr_status[1:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register reg_w_count[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register reg_r_count[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register wr_chkdata[7:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register rd_chkdata[7:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register resp[1:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Pruning unused bits 2 to 0 of reg_RD_LEN[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused bits 2 to 0 of reg_wr_len[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Pruning unused register reg_w_stb[7:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Pruning unused register reg_wr_status[1:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Pruning unused register reg_w_count[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Pruning unused register reg_r_count[3:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Pruning unused register wr_chkdata[7:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Pruning unused register rd_chkdata[7:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Pruning unused register resp[1:0]. Make sure that there are no unused intermediate registers.
W: Flow 1001: @W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":342:2:342:7|Pruning unused bits 2 to 0 of reg_rd_len[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Pruning unused bits 2 to 0 of reg_wr_len[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":259:14:259:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":265:15:265:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":271:16:271:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":120:9:120:13|Removing wire clkfb, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":123:9:123:13|Removing wire pfden, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":125:9:125:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":126:9:126:20|Removing wire clkout1_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":127:9:127:20|Removing wire clkout2_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":128:9:128:20|Removing wire clkout3_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":129:9:129:20|Removing wire clkout4_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":130:9:130:20|Removing wire clkout5_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":131:15:131:22|Removing wire dyn_idiv, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":132:15:132:23|Removing wire dyn_odiv0, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":133:15:133:23|Removing wire dyn_odiv1, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":134:15:134:23|Removing wire dyn_odiv2, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":135:15:135:23|Removing wire dyn_odiv3, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":136:15:136:23|Removing wire dyn_odiv4, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":137:15:137:22|Removing wire dyn_fdiv, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":138:15:138:23|Removing wire dyn_duty0, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":139:15:139:23|Removing wire dyn_duty1, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":140:15:140:23|Removing wire dyn_duty2, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":141:15:141:23|Removing wire dyn_duty3, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":142:15:142:23|Removing wire dyn_duty4, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|Removing wire dyn_phase0, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|Removing wire dyn_phase1, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|Removing wire dyn_phase2, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|Removing wire dyn_phase3, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|Removing wire dyn_phase4, as there is no assignment to it.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":44:4:44:19|Object dqsi_dpi_mon_req is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":45:4:45:19|Object dly_loop_mon_req is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1147:42:1147:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1199:41:1199:41|Input DQSI on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1200:41:1200:41|Input GATE_IN on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1224:42:1224:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1276:41:1276:41|Input DQSI on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1277:41:1277:41|Input GATE_IN on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1313:41:1313:41|Input DQSI on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1314:41:1314:41|Input GATE_IN on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":100:41:100:47|Removing wire PSLVERR, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|Removing wire DQS_DRIFT_L, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|Removing wire DQS_DRIFT_H, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":330:28:330:37|Removing wire loop_in_di, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":331:28:331:37|Removing wire loop_in_do, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":332:28:332:37|Removing wire loop_in_to, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":333:28:333:38|Removing wire loop_out_di, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":334:28:334:38|Removing wire loop_out_do, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":335:28:335:38|Removing wire loop_out_to, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":371:28:371:39|Removing wire loop_in_di_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":372:28:372:39|Removing wire loop_in_do_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":373:28:373:39|Removing wire loop_in_to_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":374:28:374:40|Removing wire loop_out_di_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":375:28:375:40|Removing wire loop_out_do_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":376:28:376:40|Removing wire loop_out_to_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":384:28:384:36|Removing wire resetn_do, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":385:28:385:36|Removing wire resetn_to, as there is no assignment to it.
W: Flow 1001: @W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":100:41:100:47|*Output PSLVERR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
W: Flow 1001: @W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|*Output DQS_DRIFT_L has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
W: Flow 1001: @W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|*Output DQS_DRIFT_H has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_hmemc_phy_top.v":294:46:294:46|Input SRB_CORE_CLK on instance u_ipsl_phy_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":645:38:645:38|Input aclk_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":646:38:646:38|Input awid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":647:38:647:38|Input awaddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":648:38:648:38|Input awlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":649:38:649:38|Input awsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":650:38:650:38|Input awburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":651:38:651:38|Input awlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":652:38:652:38|Input awvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":654:38:654:38|Input awurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":655:38:655:38|Input awpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":656:38:656:38|Input wdata_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":657:38:657:38|Input wstrb_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":658:38:658:38|Input wlast_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":659:38:659:38|Input wvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":664:38:664:38|Input bready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":665:38:665:38|Input arid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":666:38:666:38|Input araddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":667:38:667:38|Input arlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":668:38:668:38|Input arsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":669:38:669:38|Input arburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":670:38:670:38|Input arlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":671:38:671:38|Input arvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":673:38:673:38|Input arurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":674:38:674:38|Input arpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":680:38:680:38|Input rready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":687:38:687:38|Input csysreq_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":831:38:831:38|Input paddr on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":832:38:832:38|Input pwdata on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":833:38:833:38|Input pwrite on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":834:38:834:38|Input penable on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":836:38:836:38|Input psel on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":304:0:304:10|Input rd_rx_clk on instance usart_tx_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":304:0:304:10|Input rd_rx_en on instance usart_tx_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":375:16:375:16|Input tx_en on instance usart_rx_mpu is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":372:0:372:11|Input wr_tx_clk on instance usart_rx_mpu is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":372:0:372:11|Input wr_tx_en on instance usart_rx_mpu is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":372:0:372:11|Input tx_data on instance usart_rx_mpu is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":414:18:414:33|Port-width mismatch for port angle_div4. The port definition is 11 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input rd_burst_data_valid on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input rd_burst_data on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input rd_burst_finish on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_clk on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_req on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_addr_0 on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_addr_1 on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_addr_2 on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_addr_3 on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_addr_index on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_len on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_en on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":554:31:554:50|Port-width mismatch for port write_addr_0. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":555:31:555:50|Port-width mismatch for port write_addr_1. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":556:31:556:50|Port-width mismatch for port write_addr_2. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":557:31:557:50|Port-width mismatch for port write_addr_3. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":559:31:559:43|Port-width mismatch for port write_len. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input ddr3_wr_ready on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input ddr3_rd_ready on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input ddr3_wr_ing on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input ddr3_rd_ing on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":572:25:572:33|Port-width mismatch for port i_data. The port definition is 24 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":682:31:682:50|Port-width mismatch for port read_addr_0. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":683:31:683:50|Port-width mismatch for port read_addr_1. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":684:31:684:50|Port-width mismatch for port read_addr_2. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":685:31:685:50|Port-width mismatch for port read_addr_3. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":687:31:687:43|Port-width mismatch for port read_len. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":701:31:701:35|Port-width mismatch for port write_addr_0. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":702:31:702:40|Port-width mismatch for port write_addr_1. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":703:31:703:41|Port-width mismatch for port write_addr_2. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":704:31:704:41|Port-width mismatch for port write_addr_3. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":706:31:706:40|Port-width mismatch for port write_len. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":668:20:668:38|Input ddr3_wr_ready on instance frame_read_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":668:20:668:38|Input ddr3_rd_ready on instance frame_read_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":668:20:668:38|Input ddr3_wr_ing on instance frame_read_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":668:20:668:38|Input ddr3_rd_ing on instance frame_read_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":736:34:736:44|Port-width mismatch for port M_AXI_BID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":753:34:753:44|Port-width mismatch for port M_AXI_RID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":768:40:768:57|Port-width mismatch for port WR_ADRS_0. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":769:40:769:56|Port-width mismatch for port WR_LEN_0. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":775:37:775:55|Port-width mismatch for port WR_ADRS_1. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":776:37:776:54|Port-width mismatch for port WR_LEN_1. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":713:17:713:31|Input RD_START_0 on instance u_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":713:17:713:31|Input RD_ADRS_0 on instance u_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":713:17:713:31|Input RD_LEN_0 on instance u_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":795:37:795:55|Port-width mismatch for port RD_ADRS_1. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":796:37:796:54|Port-width mismatch for port RD_LEN_1. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":718:34:718:45|Port-width mismatch for port M_AXI_AWID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":719:34:719:47|Port-width mismatch for port M_AXI_AWADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":741:34:741:45|Port-width mismatch for port M_AXI_ARID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":742:34:742:47|Port-width mismatch for port M_AXI_ARADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":827:34:827:49|Port-width mismatch for port M_AXI_BID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":844:34:844:49|Port-width mismatch for port M_AXI_RID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":804:14:804:35|Input WR_START on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":804:14:804:35|Input WR_ADRS on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":804:14:804:35|Input WR_LEN on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":804:14:804:35|Input WR_FIFO_EMPTY on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":804:14:804:35|Input WR_FIFO_AEMPTY on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":804:14:804:35|Input WR_FIFO_DATA on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":863:35:863:52|Port-width mismatch for port RD_ADRS. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":864:35:864:51|Port-width mismatch for port RD_LEN. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":809:34:809:50|Port-width mismatch for port M_AXI_AWID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":810:34:810:52|Port-width mismatch for port M_AXI_AWADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":832:34:832:50|Port-width mismatch for port M_AXI_ARID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":833:34:833:52|Port-width mismatch for port M_AXI_ARADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":889:23:889:23|Port-width mismatch for port ddrc_rst. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":891:23:891:23|Port-width mismatch for port areset_1. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":893:23:893:34|Port-width mismatch for port awid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":894:23:894:36|Port-width mismatch for port awaddr_1. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":912:23:912:34|Port-width mismatch for port arid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":913:23:913:36|Port-width mismatch for port araddr_1. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":917:23:917:36|Port-width mismatch for port arlock_1. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":932:23:932:23|Port-width mismatch for port areset_2. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":934:23:934:39|Port-width mismatch for port awid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":935:23:935:41|Port-width mismatch for port awaddr_2. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":953:23:953:39|Port-width mismatch for port arid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":954:23:954:41|Port-width mismatch for port araddr_2. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":958:23:958:41|Port-width mismatch for port arlock_2. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":908:23:908:33|Port-width mismatch for port bid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":921:23:921:33|Port-width mismatch for port rid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":949:23:949:38|Port-width mismatch for port bid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":962:23:962:38|Port-width mismatch for port rid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":43:21:43:30|*Output mpu_tx_pin has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
W: Flow 1001: @W: CL168 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":278:12:278:25|Removing instance ax_debounce_m0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":157:32:157:44|*Input s00_axi_buser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":178:32:178:44|*Input s00_axi_ruser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":207:32:207:49|*Input rotating_axi_buser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":228:32:228:49|*Input rotating_axi_ruser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Pruning register bits 7 to 5 of ddrc_rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Pruning register bits 7 to 5 of rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL246 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v":47:23:47:28|Input port bits 31 to 2 of prdata[31:0] are unused. Assign logic for all port bits or change the input port size.
W: Flow 1001: @W: CL247 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":12:13:12:23|Input port bit 2 of update_mask[2:0] is unused
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":120:9:120:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":123:9:123:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":125:9:125:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":126:9:126:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":127:9:127:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":128:9:128:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":129:9:129:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":130:9:130:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":131:15:131:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":132:15:132:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":133:15:133:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":134:15:134:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":135:15:135:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":136:15:136:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":137:15:137:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":138:15:138:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":139:15:139:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":140:15:140:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":141:15:141:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":142:15:142:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_frame_read_write.v":107:20:107:32|*Input rdusedw[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_frame_read_write.v":148:20:148:32|*Input wrusedw[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning register bit 10 of ASYN_CTRL.wptr[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning register bit 10 of ASYN_CTRL.rptr[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":748:45:748:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":749:45:749:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":748:45:748:50|*Input DA_bus[53:36] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":749:45:749:50|*Input DB_bus[53:36] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":748:45:748:50|*Input DA_bus[71:54] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":749:45:749:50|*Input DB_bus[71:54] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":300:0:300:5|Pruning register bits 7 to 1 of rgb_b_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":300:0:300:5|Pruning register bits 7 to 1 of rgb_g_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":300:0:300:5|Pruning register bits 7 to 1 of rgb_r_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL247 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_top.v":50:12:50:29|Input port bit 0 of i2c_slave_dev_addr[7:0] is unused
W: Flow 1001: @W: CL246 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":8:16:8:23|Input port bits 1 to 0 of datain_2[9:0] are unused. Assign logic for all port bits or change the input port size.
W: Flow 1001: @W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":108:2:108:7|Pruning register bit 0 of n0q_m[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":151:2:151:7|Optimizing register bit cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":151:2:151:7|Pruning register bit 0 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":106:9:106:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":109:9:109:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":110:9:110:20|*Input clkout0_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":111:9:111:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":112:9:112:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":113:9:113:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":114:9:114:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":115:9:115:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":116:9:116:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":117:15:117:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":118:15:118:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":119:15:119:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":120:15:120:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":121:15:121:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":122:15:122:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":123:15:123:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":124:15:124:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":125:15:125:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":126:15:126:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":127:15:127:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":128:15:128:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":129:16:129:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":130:16:130:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":131:16:131:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":132:16:132:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":133:16:133:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":129:16:129:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":130:16:130:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":131:16:131:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":132:16:132:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":133:16:133:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Pruning register bit 2 of n_01[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CL246 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":6:30:6:34|Input port bits 15 to 12 of angle[15:0] are unused. Assign logic for all port bits or change the input port size.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit0_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit1_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit2_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":455:19:455:49|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":464:19:464:49|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_read_write.v":104:20:104:32|*Input rdusedw[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_read_write.v":145:20:145:32|*Input wrusedw[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Pruning register bits 15 to 5 of wait_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning register bit 8 of ASYN_CTRL.wptr[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning register bit 10 of ASYN_CTRL.rptr[10:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":748:45:748:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":749:45:749:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Pruning register bits 5 to 0 of write_cnt[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning register bit 8 of ASYN_CTRL.rptr[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning register bit 10 of ASYN_CTRL.wptr[10:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":537:0:537:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":537:0:537:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":537:0:537:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":732:0:732:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":732:0:732:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":732:0:732:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":752:45:752:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":753:45:753:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":752:45:752:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":753:45:753:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit last_addr[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit last_addr[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit last_addr[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Pruning register bits 24 to 22 of last_addr[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit last_last_addr[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit last_last_addr[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit last_last_addr[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Pruning register bits 24 to 22 of last_last_addr[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL177 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Sharing sequential element SYN_CTRL.wbin. Add a syn_preserve attribute to the element to prevent sharing.
W: Flow 1001: @W: CL177 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Sharing sequential element SYN_CTRL.rbin. Add a syn_preserve attribute to the element to prevent sharing.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Optimizing register bit ddr3_addr[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Pruning register bit 25 of ddr3_addr[25:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CL177 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Sharing sequential element SYN_CTRL.wbin. Add a syn_preserve attribute to the element to prevent sharing.
W: Flow 1001: @W: CL177 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Sharing sequential element SYN_CTRL.rbin. Add a syn_preserve attribute to the element to prevent sharing.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":748:45:748:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":749:45:749:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":112:0:112:5|Pruning register bit 10 of tx_buf[10:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CD638 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":158:9:158:10|Signal hi is undriven. Either assign the signal a value or remove the signal declaration.
W: Flow 1001: @W: CD796 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":167:9:167:17|Bit 0 of signal app_wr_en is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
W: Flow 1001: @W: CD796 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":167:9:167:17|Bit 4 of signal app_wr_en is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
W: Flow 1001: @W: CD638 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":169:9:169:17|Signal mem_wr_en is undriven. Either assign the signal a value or remove the signal declaration.
W: Flow 1001: @W: CD638 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Signal app_rd_h_pointer_4 is undriven. Either assign the signal a value or remove the signal declaration.
W: Flow 1001: @W: CD638 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Signal app_wr_h_pointer_4 is undriven. Either assign the signal a value or remove the signal declaration.
W: Flow 1001: @W: CD638 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Signal app_wr_h_pointer_0 is undriven. Either assign the signal a value or remove the signal declaration.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 0 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 1 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 2 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 3 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 4 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 5 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 6 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 7 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 8 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 9 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 10 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 0 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 1 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 2 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 3 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 4 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 5 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 6 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 7 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 8 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 9 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 10 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 0 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 1 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 2 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 3 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 4 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 5 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 6 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 7 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 8 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 9 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 10 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
W: Flow 1001: @W: CL265 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":277:3:277:4|Removing unused bit 4 of d_rd_en_7(4 downto 0). Either assign all bits or reduce the width of the signal.
W: Flow 1001: @W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":233:3:233:4|Pruning unused bits 4 to 3 of d_cascade_en_7(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":277:3:277:4|Pruning register bits 3 to 1 of d_rd_en(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL157 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":308:65:308:65|Output data_out has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
W: Flow 1001: @W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[0\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
W: Flow 1001: @W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[1\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
W: Flow 1001: @W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[8\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
W: Flow 1001: @W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[30\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
W: Flow 1001: @W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[26\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
W: Flow 1001: @W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[14\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
W: Flow 1001: @W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[13\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
W: Flow 1001: @W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[16\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
W: Flow 1001: @W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[15\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
W: Flow 1001: @W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[53\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
W: Flow 1001: @W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[54\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
W: Flow 1001: @W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[50\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
W: Flow 1001: @W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[39\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
W: Flow 1001: @W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[38\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encr.c0_q is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encr.c1_q is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Sequential instance frame_write_m0.frame_fifo_read_m0.read_req_d0 is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Sequential instance frame_write_m0.frame_fifo_read_m0.read_req_d2 is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[0] is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[1] is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[2] is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[3] is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[4] is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[5] is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[6] is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[7] is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[10] is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[21] is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[22] is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[23] is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.c0_q is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.c1_q is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":211:8:211:13|Sequential instance frame_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":98:4:98:9|Sequential instance usart_rx_mpu.tx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.waddr_msb is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":174:4:174:9|Sequential instance usart_rx_mpu.tx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.asyn_wfull is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":184:1:184:6|Sequential instance usart_rx_mpu.tx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.asyn_almost_full is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO156 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":82:4:82:9|RAM mem[7:0] removed due to constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":147:4:147:9|Sequential instance usart_tx_rx.rx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.raddr_msb is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":194:1:194:6|Sequential instance usart_tx_rx.rx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.asyn_rempty is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":202:1:202:6|Sequential instance usart_tx_rx.rx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.asyn_almost_empty is reduced to a combinational gate by constant propagation. 
W: Flow 1001: @W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":95:0:95:5|User-specified initial value defined for instance osd_display_angle.timing_gen_xy_m0.y_cnt[11:0] is being ignored due to limitations in architecture. 
W: Flow 1001: @W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":86:0:86:5|User-specified initial value defined for instance osd_display_angle.timing_gen_xy_m0.x_cnt[11:0] is being ignored due to limitations in architecture. 
W: Flow 1001: @W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0] is being ignored due to limitations in architecture. 
W: Flow 1001: @W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[4:0] is being ignored due to limitations in architecture. 
W: Flow 1001: @W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[4:0] is being ignored due to limitations in architecture. 
W: Flow 1001: @W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2l[4:0] is being ignored due to limitations in architecture. 
W: Flow 1001: @W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2h[4:0] is being ignored due to limitations in architecture. 
W: Flow 1001: @W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1l[4:0] is being ignored due to limitations in architecture. 
W: Flow 1001: @W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1h[4:0] is being ignored due to limitations in architecture. 
W: Flow 1001: @W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0l[4:0] is being ignored due to limitations in architecture. 
W: Flow 1001: @W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0h[4:0] is being ignored due to limitations in architecture. 
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Removing sequential instance osd_display_angle.n_001[2] because it is equivalent to instance osd_display_angle.n_001[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":141:0:141:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.srb_ioclkdiv_rstn because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.srb_dqs_rstn. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset2 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset1 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset0 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Instance mult_0 parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_multi_add_s16\rtl\ipml_multadd_v1_1.v":904:8:904:16|Instance multadd_0 parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_multi_add_s16\rtl\ipml_multadd_v1_1.v":843:8:843:16|Instance multadd_1 parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_multi_add_s16\rtl\ipml_multadd_v1_1.v":904:8:904:16|Instance multadd_0 parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_multi_add_s16\rtl\ipml_multadd_v1_1.v":843:8:843:16|Instance multadd_1 parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
W: Flow 1001: @W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":826:10:826:21|Removing instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K (in view: work.ipml_sdpram_v1_4_afifo_64i_16o_128_Z12_layer0_0(verilog)) of black box view:pango.GTP_DRM18K(PRIM) because it does not drive other instances.
W: Flow 1001: @W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":826:10:826:21|Removing instance ADDR_LOOP\[0\]\.DATA_LOOP\[1\]\.U_GTP_DRM18K (in view: work.ipml_sdpram_v1_4_afifo_64i_16o_128_Z12_layer0_0(verilog)) of black box view:pango.GTP_DRM18K(PRIM) because it does not drive other instances.
W: Flow 1001: @W: MT531 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_hmemc_ddrc_top.v":337:9:337:14|Found signal identified as System clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":82:4:82:9|Found inferred clock pll_50_400|clkout3_inferred_clock which controls 876 sequential elements including usart_tx_rx.tx_fifo.u_ipm_distributed_fifo_afifo_8in8out.ipm_distributed_sdpram_afifo_8in8out.mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_multi_add_s16\rtl\ipml_multadd_v1_1.v":904:8:904:16|Found inferred clock pll_50_400|clkout4_inferred_clock which controls 1023 sequential elements including gen_raotation_addr.col_APM_multi_add_s16.u_ipml_multadd_v1_1.multadd_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":52:0:52:5|Found inferred clock pll_50_400|clkout1_inferred_clock which controls 147 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.state[10]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":960:6:960:15|Found inferred clock ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1134:5:1134:12|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1956:12:1956:25|Found inferred clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock which controls 19 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1171:13:1171:20|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1211:6:1211:13|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1248:13:1248:20|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1285:13:1285:20|Found inferred clock ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1285:13:1285:20|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock which controls 10 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1332:12:1332:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1363:12:1363:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr3_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1586:12:1586:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock which controls 8 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1395:12:1395:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1426:12:1426:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr5_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1458:12:1458:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr6_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1489:12:1489:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr7_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1502:12:1502:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1502:12:1502:24|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1534:12:1534:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr10_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1565:12:1565:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr11_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1609:12:1609:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1621:12:1621:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr18_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1632:12:1632:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr19_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1644:12:1644:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr20_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1655:12:1655:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr21_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1666:12:1666:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr22_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1677:12:1677:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr23_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1689:12:1689:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr24_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1733:12:1733:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1956:12:1956:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock which controls 8 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock which controls 10 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1765:12:1765:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr28_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1796:12:1796:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr29_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1809:12:1809:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1809:12:1809:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1841:12:1841:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr32_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1872:12:1872:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr33_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1904:12:1904:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr34_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1935:12:1935:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr35_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1967:12:1967:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock which controls 12 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1993:12:1993:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock which controls 12 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2006:12:2006:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr41_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2020:12:2020:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr42_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2031:12:2031:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr43_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2045:12:2045:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr44_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2056:12:2056:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr45_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2068:12:2068:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr46_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2078:12:2078:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr47_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2090:12:2090:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr48_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2101:12:2101:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr49_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2114:12:2114:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr51_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock which controls 5 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2140:12:2140:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock which controls 5 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2152:12:2152:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr56_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2162:12:2162:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr57_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2174:12:2174:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr58_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":54:0:54:5|Found inferred clock ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\binary2bcd.v":25:0:25:5|Found inferred clock video_pll|clkout0_inferred_clock which controls 476 sequential elements including osd_display_angle.Binary2BCD_m0.outData[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|Found inferred clock video_pll|clkout1_inferred_clock which controls 59 sequential elements including dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_top.v":87:0:87:5|Register bit state[6] (in view view:work.i2c_master_top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_top.v":87:0:87:5|Register bit state[7] (in view view:work.i2c_master_top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_top.v":87:0:87:5|Register bit state[14] (in view view:work.i2c_master_top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_9 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_7. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_4 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_3 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_2 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_10 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_8. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_8 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_6. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d0[24:0] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[24:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Removing sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[24:0] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[24:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\get_mpu_angle.v":18:0:18:5|Removing sequential instance get_mpu_angle.new_data_req_d0 because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_req_d0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[24] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[23] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[22] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[21] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[20] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[19] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[18] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[17] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[13] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[9] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[8] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[5] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[4] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[3] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[2] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[1] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[24] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[23] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[22] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[21] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[20] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[19] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[18] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[13] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[9] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[8] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[5] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[4] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[3] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[2] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[1] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d0[13:12] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[7:6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d0[18] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d0[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d0[15] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Removing sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[12] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[12] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[12] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[12] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[24] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[23] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[22] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[21] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[20] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[19] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[16] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[14] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[11] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[9] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[8] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[7] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[6] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[5] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[4] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[3] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[2] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[1] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[2] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[3] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[4] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[5] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[6] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[7] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[8] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[9] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[11] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[16] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[19] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[21] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[23] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[24] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[22] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[20] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[14] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[10] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[6] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[7] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[18] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[10] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Removing sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[16] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Removing sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[15] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Removing sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[7] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Removing sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[6] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Removing sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[14] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[18] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[0] is reduced to a combinational gate by constant propagation.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[5] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[4] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[3] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[2] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[1] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[0] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[5] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[4] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[3] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[2] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[1] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[0] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Register bit frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[5] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Register bit frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[4] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Register bit frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[3] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Register bit frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[2] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Register bit frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[1] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Register bit frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[0] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Register bit u_aq_axi_master.reg_WR_ADRS[2] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Register bit u_aq_axi_master.reg_WR_ADRS[1] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Register bit u_aq_axi_master.reg_WR_ADRS[0] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[8] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[7] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[6] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[5] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[4] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[3] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[2] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[1] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[0] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
W: Flow 1001: @W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encb.q_m_reg[0] is reduced to a combinational gate by constant propagation.
W: Flow 1001: @W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encb.q_m_reg[2] is reduced to a combinational gate by constant propagation.
W: Flow 1001: @W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encr.q_m_reg[0] is reduced to a combinational gate by constant propagation.
W: Flow 1001: @W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.q_m_reg[0] is reduced to a combinational gate by constant propagation.
W: Flow 1001: @W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.q_m_reg[2] is reduced to a combinational gate by constant propagation.
W: Flow 1001: @W: FX553 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\lut_sin_cos.v":744:4:744:7|Could not implement Block ROM for lut_sin_cos.cos_data_1[31:0].
W: Flow 1001: @W: FX553 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_lut_ov5640_rgb565_1280_960.v":38:1:38:4|Could not implement Block ROM for lut_ov5640_rgb565_1280_960_m0.lut_data_1[31:4].
W: Flow 1001: @W: FX553 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v":115:15:115:18|Could not implement Block ROM for u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.data_2[43:3].
W: Flow 1001: @W: MT420 |Found inferred clock pll_50_400|clkout3_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_pll_50_400.ui_clk[0].
W: Flow 1001: @W: MT420 |Found inferred clock pll_50_400|clkout4_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_pll_50_400.ui_clk_2[0].
W: Flow 1001: @W: MT420 |Found inferred clock pll_50_400|clkout1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_pll_50_400.pll_pclk.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrc_core_clk.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[0].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclk_01.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[1].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[2].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[3].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclk_02.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[4].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_clk_r.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[2].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw290_0.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[3].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_90_0.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[4].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[5].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[6].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[7].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[9].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_0.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[10].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[11].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[12].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_01.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[17].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_01.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[18].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[19].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[20].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[21].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[22].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[23].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[24].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[25].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[27].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_90_1.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_clk_r.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw290_1.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[28].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[29].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[31].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_1.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[32].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[33].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[34].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[35].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[36].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[37].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_03.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[40].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_03.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[41].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[42].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[43].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[44].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[45].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[46].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[47].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[48].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[49].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[51].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[52].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_04.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[55].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_04.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[56].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[57].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[58].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[59].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_dll_update_ctrl.dll_update_n[0].
W: Flow 1001: @W: MT420 |Found inferred clock video_pll|clkout0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net video_pll_m0.video_clk[0].
W: Flow 1001: @W: MT420 |Found inferred clock video_pll|clkout1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net video_pll_m0.video_clk5x.
Synthesize completed successfully.
Action synthesize: Real time elapsed is 159.000 sec
Action synthesize: CPU time elapsed is 4.063 sec
Current time: Fri Nov 22 14:37:39 2019
Action synthesize: Peak memory pool usage is 150,548,480 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Nov 22 14:37:40 2019
Compiling architecture definition.
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling common defs.
Compiling common devices.
Loading technology operator library.
Compiling technology operator library.
Building architecture model.
Loading device packaging model 'BG324'.
I: Parameter configuration file C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/testparam.txt cannot open.
Reading design from translate DB.
Compiling file "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm"
W: CompilerVer 1003: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm(line number: 155)] Compiler directive '`timescale 100 ps/100 ps' is ignored.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CPI have no connected net.
W: CompilerVer 1007: Port CXI have no connected net.
W: CompilerVer 1007: Port CXBI have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CXI have no connected net.
W: CompilerVer 1007: Port CXBI have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CPI have no connected net.
W: CompilerVer 1007: Port CXI have no connected net.
W: CompilerVer 1007: Port CXBI have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CXI have no connected net.
W: CompilerVer 1007: Port CXBI have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CPI have no connected net.
W: CompilerVer 1007: Port CXI have no connected net.
W: CompilerVer 1007: Port CXBI have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CPHASEF have no connected net.
W: CompilerVer 1007: Port DUTYF have no connected net.
W: CompilerVer 1007: Port PHASEF have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CPHASEF have no connected net.
W: CompilerVer 1007: Port DUTYF have no connected net.
W: CompilerVer 1007: Port PHASEF have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port DQSI have no connected net.
W: CompilerVer 1007: Port GATE_IN have no connected net.
W: CompilerVer 1007: Port DQSI have no connected net.
W: CompilerVer 1007: Port GATE_IN have no connected net.
W: CompilerVer 1007: Port DQSI have no connected net.
W: CompilerVer 1007: Port GATE_IN have no connected net.
W: CompilerVer 1007: Port aclk_0 have no connected net.
W: CompilerVer 1007: Port awlock_0 have no connected net.
W: CompilerVer 1007: Port awvalid_0 have no connected net.
W: CompilerVer 1007: Port awurgent_0 have no connected net.
W: CompilerVer 1007: Port awpoison_0 have no connected net.
W: CompilerVer 1007: Port wlast_0 have no connected net.
W: CompilerVer 1007: Port wvalid_0 have no connected net.
W: CompilerVer 1007: Port bready_0 have no connected net.
W: CompilerVer 1007: Port arlock_0 have no connected net.
W: CompilerVer 1007: Port arvalid_0 have no connected net.
W: CompilerVer 1007: Port arpoison_0 have no connected net.
W: CompilerVer 1007: Port rready_0 have no connected net.
W: CompilerVer 1007: Port arurgent_0 have no connected net.
W: CompilerVer 1007: Port csysreq_0 have no connected net.
Elaborating design 'top'.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'TEST_PATTERN2' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'TEST_PATTERN3' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'T200US' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'MR0_DDR3' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'MR1_DDR3' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'MR2_DDR3' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'MR3_DDR3' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'MR_DDR2' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'EMR1_DDR2' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'EMR2_DDR2' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'EMR3_DDR2' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'MR_LPDDR' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'EMR_LPDDR' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'TMRD' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'TMOD' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'TZQINIT' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'TXPR' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'TRP' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'TRFC' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'WL_EN' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'DDR_TYPE' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'DATA_WIDTH' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'DQS_GATE_MODE' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'WRDATA_PATH_ADJ' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'CTRL_PATH_ADJ' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'WL_MAX_STEP' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'WL_MAX_CHECK' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'MAN_WRLVL_DQS_L' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'MAN_WRLVL_DQS_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'WL_CTRL_L' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'WL_CTRL_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'INIT_READ_CLK_CTRL' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'INIT_READ_CLK_CTRL_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'INIT_SLIP_STEP' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'INIT_SLIP_STEP_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'FORCE_READ_CLK_CTRL_L' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'FORCE_READ_CLK_CTRL_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'STOP_WITH_ERROR' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'DQGT_DEBUG' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'WRITE_DEBUG' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'RDEL_ADJ_MAX_RANG' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'MIN_DQSI_WIN' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'INIT_SAMP_POSITION' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'INIT_SAMP_POSITION_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'FORCE_SAMP_POSITION_L' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'FORCE_SAMP_POSITION_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'RDEL_RD_CNT' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'T400NS' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'T_LPDDR' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'REF_CNT' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'APB_VLD' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'TEST_PATTERN1' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'TRAIN_RST_TYPE' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'TXS' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'WL_SETTING' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'WCLK_DEL_SEL' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'INIT_WRLVL_STEP_L' is not supported. It's ignored.
W: Adm 1002: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm (line number:71657)] Attribute 'INIT_WRLVL_STEP_H' is not supported. It's ignored.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71 successfully.
Executing : define_attribute {i:i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.cSCL[0]} PAP_IO_REGISTER TRUE
Executing : define_attribute {i:i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.cSCL[0]} PAP_IO_REGISTER TRUE successfully.
Executing : define_attribute {i:i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.cSDA[0]} PAP_IO_REGISTER TRUE
Executing : define_attribute {i:i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.cSDA[0]} PAP_IO_REGISTER TRUE successfully.
Executing : define_attribute i:i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.sda_oen_rep1 PAP_IO_REGISTER TRUE
Executing : define_attribute i:i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.sda_oen_rep1 PAP_IO_REGISTER TRUE successfully.
Executing : define_attribute i:i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.scl_oen_rep1 PAP_IO_REGISTER TRUE
Executing : define_attribute i:i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.scl_oen_rep1 PAP_IO_REGISTER TRUE successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk [get_ports sys_clk]
Executing : create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk [get_ports sys_clk] successfully.
Executing : get_ports cmos_pclk
Executing : get_ports cmos_pclk successfully.
Executing : create_clock -period 10.000 -waveform {0.000 5.000} -name coms_pclk [get_ports cmos_pclk]
Executing : create_clock -period 10.000 -waveform {0.000 5.000} -name coms_pclk [get_ports cmos_pclk] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT3
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT3 successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name pll_50_400|clkout3_inferred_clock [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT3]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name pll_50_400|clkout3_inferred_clock [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT3] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT4
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT4 successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name pll_50_400|clkout4_inferred_clock [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT4]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name pll_50_400|clkout4_inferred_clock [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT4] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT1
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT1 successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name pll_50_400|clkout1_inferred_clock [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT1]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name pll_50_400|clkout1_inferred_clock [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT1] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut:CLKDIVOUT]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut:CLKDIVOUT] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[0]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[0]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[0]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[0]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf01_dut:CLKOUT
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf01_dut:CLKOUT successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf01_dut:CLKOUT]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf01_dut:CLKOUT] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[1]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[1]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[1]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[1]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[2]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[2]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[2]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[2]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[3]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[3]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[3]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[3]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf02_dut:CLKOUT
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf02_dut:CLKOUT successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf02_dut:CLKOUT]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf02_dut:CLKOUT] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[4]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[4]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[4]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[4]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:RCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:RCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:RCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:RCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[2]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[2]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[2]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[2]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK_DELAY
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK_DELAY successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK_DELAY]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK_DELAY] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[3]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[3]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[3]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[3]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:DQSI_DELAY
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:DQSI_DELAY successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:DQSI_DELAY]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:DQSI_DELAY] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[4]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[4]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[4]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[4]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[5]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[5]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[5]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[5]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[6]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[6]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[6]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[6]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[7]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[7]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[7]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[7]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[9]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[9]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[9]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[9]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[10]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[10]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[10]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[10]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[11]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[11]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[11]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[11]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[12]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[12]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[12]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[12]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:RCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:RCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:RCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:RCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[17]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[17]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[17]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[17]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:WCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:WCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:WCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:WCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[18]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[18]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[18]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[18]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[19]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[19]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[19]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[19]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[20]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[20]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[20]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[20]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[21]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[21]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[21]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[21]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[22]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[22]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[22]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[22]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[23]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[23]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[23]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[23]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[24]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[24]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[24]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[24]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[25]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[25]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[25]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[25]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[27]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[27]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[27]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[27]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:DQSI_DELAY
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:DQSI_DELAY successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:DQSI_DELAY]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:DQSI_DELAY] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:RCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:RCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:RCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:RCLK] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK_DELAY
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK_DELAY successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK_DELAY]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK_DELAY] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[28]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[28]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[28]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[28]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[29]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[29]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[29]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[29]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[31]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[31]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[31]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[31]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[32]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[32]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[32]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[32]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[33]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[33]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[33]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[33]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[34]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[34]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[34]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[34]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[35]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[35]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[35]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[35]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[36]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[36]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[36]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[36]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[37]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[37]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[37]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[37]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:RCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:RCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:RCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:RCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[40]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[40]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[40]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[40]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:WCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:WCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:WCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:WCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[41]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[41]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[41]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[41]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[42]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[42]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[42]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[42]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[43]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[43]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[43]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[43]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[44]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[44]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[44]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[44]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[45]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[45]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[45]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[45]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[46]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[46]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[46]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[46]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[47]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[47]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[47]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[47]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[48]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[48]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[48]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[48]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[49]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[49]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[49]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[49]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[51]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[51]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[51]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[51]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[52]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[52]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[52]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[52]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:RCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:RCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:RCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:RCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[55]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[55]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[55]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[55]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:WCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:WCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:WCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:WCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[56]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[56]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[56]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[56]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[57]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[57]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[57]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[57]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[58]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[58]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[58]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[58]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[59]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[59]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[59]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[59]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_n:Q
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_n:Q successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_n:Q]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_n:Q] successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name video_pll|clkout0_inferred_clock [get_pins video_pll_m0/u_pll_e1:CLKOUT0]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name video_pll|clkout0_inferred_clock [get_pins video_pll_m0/u_pll_e1:CLKOUT0] successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1 successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name video_pll|clkout1_inferred_clock [get_pins video_pll_m0/u_pll_e1:CLKOUT1]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name video_pll|clkout1_inferred_clock [get_pins video_pll_m0/u_pll_e1:CLKOUT1] successfully.
Executing : get_clocks pll_50_400|clkout3_inferred_clock
Executing : get_clocks pll_50_400|clkout3_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_0 -asynchronous -group [get_clocks pll_50_400|clkout3_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_0 -asynchronous -group [get_clocks pll_50_400|clkout3_inferred_clock] successfully.
Executing : get_clocks pll_50_400|clkout4_inferred_clock
Executing : get_clocks pll_50_400|clkout4_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_1 -asynchronous -group [get_clocks pll_50_400|clkout4_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_1 -asynchronous -group [get_clocks pll_50_400|clkout4_inferred_clock] successfully.
Executing : get_clocks pll_50_400|clkout1_inferred_clock
Executing : get_clocks pll_50_400|clkout1_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_2 -asynchronous -group [get_clocks pll_50_400|clkout1_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_2 -asynchronous -group [get_clocks pll_50_400|clkout1_inferred_clock] successfully.
Executing : get_clocks ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock
Executing : get_clocks ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_3 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_3 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_4 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0]}]
Executing : set_clock_groups -name Inferred_clkgroup_4 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0]}] successfully.
Executing : get_clocks ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
Executing : get_clocks ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_5 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_5 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_6 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1]}]
Executing : set_clock_groups -name Inferred_clkgroup_6 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_7 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2]}]
Executing : set_clock_groups -name Inferred_clkgroup_7 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_8 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3]}]
Executing : set_clock_groups -name Inferred_clkgroup_8 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3]}] successfully.
Executing : get_clocks ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock
Executing : get_clocks ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_9 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_9 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_10 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4]}]
Executing : set_clock_groups -name Inferred_clkgroup_10 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4]}] successfully.
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_11 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_11 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_12 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2]}]
Executing : set_clock_groups -name Inferred_clkgroup_12 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2]}] successfully.
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_13 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_13 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_14 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3]}]
Executing : set_clock_groups -name Inferred_clkgroup_14 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3]}] successfully.
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_15 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_15 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_16 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4]}]
Executing : set_clock_groups -name Inferred_clkgroup_16 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_17 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5]}]
Executing : set_clock_groups -name Inferred_clkgroup_17 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_18 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6]}]
Executing : set_clock_groups -name Inferred_clkgroup_18 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_19 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7]}]
Executing : set_clock_groups -name Inferred_clkgroup_19 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_20 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9]}]
Executing : set_clock_groups -name Inferred_clkgroup_20 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9]}] successfully.
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_21 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_21 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_22 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10]}]
Executing : set_clock_groups -name Inferred_clkgroup_22 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_23 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11]}]
Executing : set_clock_groups -name Inferred_clkgroup_23 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_24 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12]}]
Executing : set_clock_groups -name Inferred_clkgroup_24 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12]}] successfully.
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_25 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_25 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_26 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17]}]
Executing : set_clock_groups -name Inferred_clkgroup_26 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17]}] successfully.
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_27 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_27 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_28 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18]}]
Executing : set_clock_groups -name Inferred_clkgroup_28 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_29 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19]}]
Executing : set_clock_groups -name Inferred_clkgroup_29 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_30 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20]}]
Executing : set_clock_groups -name Inferred_clkgroup_30 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_31 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21]}]
Executing : set_clock_groups -name Inferred_clkgroup_31 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_32 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22]}]
Executing : set_clock_groups -name Inferred_clkgroup_32 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_33 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23]}]
Executing : set_clock_groups -name Inferred_clkgroup_33 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_34 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24]}]
Executing : set_clock_groups -name Inferred_clkgroup_34 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_35 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25]}]
Executing : set_clock_groups -name Inferred_clkgroup_35 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_36 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27]}]
Executing : set_clock_groups -name Inferred_clkgroup_36 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27]}] successfully.
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_37 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_37 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock] successfully.
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_38 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_38 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock] successfully.
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_39 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_39 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_40 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28]}]
Executing : set_clock_groups -name Inferred_clkgroup_40 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_41 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29]}]
Executing : set_clock_groups -name Inferred_clkgroup_41 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_42 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31]}]
Executing : set_clock_groups -name Inferred_clkgroup_42 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31]}] successfully.
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_43 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_43 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_44 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32]}]
Executing : set_clock_groups -name Inferred_clkgroup_44 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_45 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33]}]
Executing : set_clock_groups -name Inferred_clkgroup_45 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_46 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34]}]
Executing : set_clock_groups -name Inferred_clkgroup_46 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_47 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35]}]
Executing : set_clock_groups -name Inferred_clkgroup_47 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_48 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36]}]
Executing : set_clock_groups -name Inferred_clkgroup_48 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_49 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37]}]
Executing : set_clock_groups -name Inferred_clkgroup_49 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37]}] successfully.
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_50 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_50 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_51 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40]}]
Executing : set_clock_groups -name Inferred_clkgroup_51 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40]}] successfully.
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_52 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_52 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_53 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41]}]
Executing : set_clock_groups -name Inferred_clkgroup_53 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_54 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42]}]
Executing : set_clock_groups -name Inferred_clkgroup_54 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_55 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43]}]
Executing : set_clock_groups -name Inferred_clkgroup_55 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_56 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44]}]
Executing : set_clock_groups -name Inferred_clkgroup_56 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_57 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45]}]
Executing : set_clock_groups -name Inferred_clkgroup_57 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_58 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46]}]
Executing : set_clock_groups -name Inferred_clkgroup_58 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_59 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47]}]
Executing : set_clock_groups -name Inferred_clkgroup_59 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_60 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48]}]
Executing : set_clock_groups -name Inferred_clkgroup_60 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_61 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49]}]
Executing : set_clock_groups -name Inferred_clkgroup_61 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_62 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51]}]
Executing : set_clock_groups -name Inferred_clkgroup_62 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_63 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52]}]
Executing : set_clock_groups -name Inferred_clkgroup_63 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52]}] successfully.
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_64 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_64 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_65 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55]}]
Executing : set_clock_groups -name Inferred_clkgroup_65 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55]}] successfully.
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock
Executing : get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_66 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_66 -asynchronous -group [get_clocks ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_67 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56]}]
Executing : set_clock_groups -name Inferred_clkgroup_67 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_68 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57]}]
Executing : set_clock_groups -name Inferred_clkgroup_68 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_69 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58]}]
Executing : set_clock_groups -name Inferred_clkgroup_69 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59]}
Executing : get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_70 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59]}]
Executing : set_clock_groups -name Inferred_clkgroup_70 -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59]}] successfully.
Executing : get_clocks ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
Executing : get_clocks ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_71 -asynchronous -group [get_clocks ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_71 -asynchronous -group [get_clocks ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock] successfully.
Executing : get_clocks video_pll|clkout0_inferred_clock
Executing : get_clocks video_pll|clkout0_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_72 -asynchronous -group [get_clocks video_pll|clkout0_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_72 -asynchronous -group [get_clocks video_pll|clkout0_inferred_clock] successfully.
Executing : get_clocks video_pll|clkout1_inferred_clock
Executing : get_clocks video_pll|clkout1_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_73 -asynchronous -group [get_clocks video_pll|clkout1_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_73 -asynchronous -group [get_clocks video_pll|clkout1_inferred_clock] successfully.
Design 'top' has been translated successfully.
Flattening design 'top'
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351537

Device mapping started.
Optimizing circuit logic.
I: Constant propagation done on frame_read_write_m0/frame_fifo_read_m0/wait_cnt_cry[0] (GTP_LUT5CARRY).
I: Constant propagation done on frame_read_write_m0/frame_fifo_write_m0/write_cnt_cry[6] (GTP_LUT5CARRY).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_write_m0/frame_fifo_write_m0/write_cnt_cry[6] (GTP_LUT5CARRY).
I: Constant propagation done on i2c_config_m0/lut_index_cry[0] (GTP_LUT5CARRY).
I: Constant propagation done on osd_display_angle/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on osd_display_angle/ram_addr_c1_cry[0] (GTP_LUT5CARRY).
I: Constant input(s) of gen_raotation_addr/un1_new_addr_x_5_cry_0 have been optimized for routing.
I: Removed inst i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_rep1 that is redundant to i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen (type GTP_DFF_SE)
I: Removed inst i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_rep1 that is redundant to i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen (type GTP_DFF_SE)
Checking design netlist.
Processing tech operator.
W: DeviceMap 1023: The clk attribute of the net cmos_xclk_c should be ignored.
W: DeviceMap 1023: The clk attribute of the net u_ipsl_hmemc_top/pll_phy_clk should be ignored.
The name "clkbufg_7121"(GTP_CLKBUFG) of instance has been inserted on the net of "video_clk5x" in design.
The name "clkbufg_7122"(GTP_CLKBUFG) of instance has been inserted on the net of "u_ipsl_hmemc_top/pll_pclk" in design.
The name "clkbufg_7123"(GTP_CLKBUFG) of instance has been inserted on the net of "video_clk[0]" in design.
The name "clkbufg_7124"(GTP_CLKBUFG) of instance has been inserted on the net of "ui_clk[0]" in design.
The name "clkbufg_7125"(GTP_CLKBUFG) of instance has been inserted on the net of "ui_clk_2[0]" in design.
W: DeviceMap 1023: The clk attribute of the net u_ipsl_hmemc_top/ddrc_core_clk should be ignored.
The name "clkbufg_7126"(GTP_CLKBUFG) of instance has been inserted on the net of "sys_clk_c[0]" in design.
The name "clkbufg_7127"(GTP_CLKBUFG) of instance has been inserted on the net of "cmos_pclk_c[0]" in design.
Converting tech operator to gate operator.
Processing gate operator.
Packing IOBUF cmos_scl_iobuf/opit_1 with :
	IFF i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv
I: Packing cmos_scl_iobuf/opit_1 success.
I: Packing i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv success.
W: Adm 1022: The attribute 'PAP_IO_REGISTER' of object 'cmos_scl_iobuf/opit_1_ioq' is overwritten by new value.
Packing IOBUF cmos_sda_iobuf/opit_1 with :
	IFF i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv
I: Packing cmos_sda_iobuf/opit_1 success.
I: Packing i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv success.
W: Adm 1022: The attribute 'PAP_IO_REGISTER' of object 'cmos_sda_iobuf/opit_1_ioq' is overwritten by new value.
Device mapping done.
Total device mapping takes 1.578125 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 5        | 30            | 17                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 2721     | 26304         | 11                  
| LUT                   | 5048     | 17536         | 29                  
| Distributed RAM       | 4        | 1110          | 1                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 19       | 48            | 40                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 83       | 240           | 35                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 2        | 6             | 34                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 7        | 20            | 35                  
| HMEMC                 | 1        | 2             | 50                  
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public 1010: Pcf file C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 9.000 sec
Action dev_map: CPU time elapsed is 7.141 sec
Current time: Fri Nov 22 14:37:48 2019
Action dev_map: Peak memory pool usage is 232,591,360 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Nov 22 14:37:49 2019
Compiling architecture definition.
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling common defs.
Compiling common devices.
Building architecture model.
Loading device packaging model 'BG324'.
I: Parameter configuration file C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : apply_constraint -f C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/device_map/top.pcf
Executing : def_port cmos_scl -LOC J14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST
Executing : def_port cmos_scl -LOC J14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST successfully.
Executing : def_port cmos_sda -LOC J15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST
Executing : def_port cmos_sda -LOC J15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port cmos_xclk -LOC H13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port cmos_xclk -LOC H13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port led -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port led -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port led_2 -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port led_2 -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port mpu_tx_pin -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port mpu_tx_pin -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port tmds_clk_n -LOC A16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port tmds_clk_n -LOC A16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port tmds_clk_p -LOC B16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port tmds_clk_p -LOC B16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_n[0]} -LOC A14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_n[0]} -LOC A14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_n[1]} -LOC A11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_n[1]} -LOC A11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_n[2]} -LOC A10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_n[2]} -LOC A10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_p[0]} -LOC B14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_p[0]} -LOC B14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_p[1]} -LOC B11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_p[1]} -LOC B11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_p[2]} -LOC B10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_p[2]} -LOC B10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port tx_pin -LOC D15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port tx_pin -LOC D15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {cmos_db[0]} -LOC E18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
W: PhysicalConstraintEditor 1016: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/device_map/top.pcf(line number: 70)] Shared pin loc can not be used for input or inout port cmos_db[0].
Executing : def_port {cmos_db[0]} -LOC E18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[1]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
W: PhysicalConstraintEditor 1016: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/device_map/top.pcf(line number: 71)] Shared pin loc can not be used for input or inout port cmos_db[1].
Executing : def_port {cmos_db[1]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[2]} -LOC F14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
W: PhysicalConstraintEditor 1016: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/device_map/top.pcf(line number: 72)] Shared pin loc can not be used for input or inout port cmos_db[2].
Executing : def_port {cmos_db[2]} -LOC F14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[3]} -LOC F13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {cmos_db[3]} -LOC F13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[4]} -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
W: PhysicalConstraintEditor 1016: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/device_map/top.pcf(line number: 74)] Shared pin loc can not be used for input or inout port cmos_db[4].
Executing : def_port {cmos_db[4]} -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[5]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
W: PhysicalConstraintEditor 1016: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/device_map/top.pcf(line number: 75)] Shared pin loc can not be used for input or inout port cmos_db[5].
Executing : def_port {cmos_db[5]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[6]} -LOC G14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
W: PhysicalConstraintEditor 1016: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/device_map/top.pcf(line number: 76)] Shared pin loc can not be used for input or inout port cmos_db[6].
Executing : def_port {cmos_db[6]} -LOC G14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[7]} -LOC G13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
W: PhysicalConstraintEditor 1016: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/device_map/top.pcf(line number: 77)] Shared pin loc can not be used for input or inout port cmos_db[7].
Executing : def_port {cmos_db[7]} -LOC G13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port cmos_href -LOC H14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
W: PhysicalConstraintEditor 1016: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/device_map/top.pcf(line number: 78)] Shared pin loc can not be used for input or inout port cmos_href.
Executing : def_port cmos_href -LOC H14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port cmos_pclk -LOC J17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port cmos_pclk -LOC J17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port cmos_vsync -LOC J18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port cmos_vsync -LOC J18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port key1 -LOC V12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
W: ConstraintEditor 1001: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/device_map/top.pcf(line number: 81)] Object key1 must be defined or the Object is invalid, ignore it.
Executing : def_port key1 -LOC V12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port mpu_rx_pin -LOC A12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
W: PhysicalConstraintEditor 1016: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/device_map/top.pcf(line number: 82)] Shared pin loc can not be used for input or inout port mpu_rx_pin.
Executing : def_port mpu_rx_pin -LOC A12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port pad_loop_in -LOC P7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON
Executing : def_port pad_loop_in -LOC P7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON successfully.
Executing : def_port pad_loop_in_h -LOC V4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON
Executing : def_port pad_loop_in_h -LOC V4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON successfully.
Executing : def_port rst_n -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port rst_n -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port rx_pin -LOC D13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
W: ConstraintEditor 1001: [C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/device_map/top.pcf(line number: 86)] Object rx_pin must be defined or the Object is invalid, ignore it.
Executing : def_port rx_pin -LOC D13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_inst_site u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71
Executing : def_inst_site u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71 successfully.
Executing : apply_constraint -f C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/device_map/top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 288298


Placement started.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC to HMEMC_16_1.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut/opit_0 to DQSL_6_96.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0 to DQSL_6_24.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll to DLL_7_59.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut/opit_0 to DQSL_6_52.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0 to DQSL_6_148.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut/opit_0 to DQSL_6_176.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut/gopclkdiv to IOCKDIV_6_64.
Mapping instance video_pll_m0/u_pll_e1/goppll to PLL_82_319.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf01_dut/gopclkgate to IOCKGATE_6_56.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf02_dut/gopclkgate to IOCKGATE_6_181.
Mapping instance clkbufg_7124/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_7123/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_7127/gopclkbufg to USCM_74_106.
Mapping instance clkbufg_7126/gopclkbufg to USCM_74_107.
Mapping instance clkbufg_7122/gopclkbufg to USCM_74_108.
Mapping instance clkbufg_7121/gopclkbufg to USCM_74_109.
Mapping instance clkbufg_7125/gopclkbufg to USCM_74_110.
Pre global placement takes 12.75 sec.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Run super clustering :
	Initial slack 947.
	1 iterations finished.
	Final slack 947.
Super clustering done.
Design Utilization : 29%.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Global placement takes 7.47 sec.
Wirelength after global placement is 55467.
Placed fixed instance clkbufg_7121/gopclkbufg on USCM_74_109.
Placed fixed instance clkbufg_7122/gopclkbufg on USCM_74_108.
Placed fixed instance clkbufg_7123/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_7124/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_7125/gopclkbufg on USCM_74_110.
Placed fixed instance clkbufg_7126/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_7127/gopclkbufg on USCM_74_106.
Placed fixed group with base inst cmos_db_ibuf[0]/opit_1 on IOL_151_254.
Placed fixed group with base inst cmos_db_ibuf[1]/opit_1 on IOL_151_258.
Placed fixed group with base inst cmos_db_ibuf[2]/opit_1 on IOL_151_242.
Placed fixed group with base inst cmos_db_ibuf[3]/opit_1 on IOL_151_241.
Placed fixed group with base inst cmos_db_ibuf[4]/opit_1 on IOL_151_253.
Placed fixed group with base inst cmos_db_ibuf[5]/opit_1 on IOL_151_257.
Placed fixed group with base inst cmos_db_ibuf[6]/opit_1 on IOL_151_234.
Placed fixed group with base inst cmos_db_ibuf[7]/opit_1 on IOL_151_233.
Placed fixed group with base inst cmos_href_ibuf/opit_1 on IOL_151_226.
Placed fixed group with base inst cmos_pclk_ibuf/opit_1 on IOL_151_173.
Placed fixed group with base inst cmos_scl_iobuf/opit_1_ioq on IOL_151_209.
Placed fixed group with base inst cmos_sda_iobuf/opit_1_ioq on IOL_151_210.
Placed fixed group with base inst cmos_vsync_ibuf/opit_1 on IOL_151_174.
Placed fixed group with base inst cmos_xclk_obuf/opit_1 on IOL_151_225.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL on IOL_151_298.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL on IOL_151_350.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL on IOL_151_338.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL on IOL_151_322.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL on IOL_151_297.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL on IOL_151_349.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL on IOL_151_337.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL on IOL_151_321.
Placed fixed group with base inst led_2_obuf/opit_1 on IOL_151_113.
Placed fixed group with base inst led_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst mpu_rx_pin_ibuf/opit_1 on IOL_151_333.
Placed fixed group with base inst mpu_tx_pin_obuft/opit_1 on IOL_151_361.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst tx_pin_obuf/opit_1 on IOL_151_293.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC on HMEMC_16_1.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll on DLL_7_59.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0 on DQSL_6_24.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut/opit_0 on DQSL_6_52.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut/opit_0 on DQSL_6_96.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0 on DQSL_6_148.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut/opit_0 on DQSL_6_176.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O on IOL_7_22.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O on IOL_7_102.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_00_dut/opit_0_iol on IOL_7_5.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_01_dut/opit_1 on IOL_7_6.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL on IOL_7_9.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL on IOL_7_46.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_18_dut/opit_1_IOL on IOL_7_49.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_19_dut/opit_1_IOL on IOL_7_50.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_20_dut/opit_1_IOL on IOL_7_73.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_21_dut/opit_1_IOL on IOL_7_74.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_22_dut/opit_1_IOL on IOL_7_77.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_23_dut/opit_1_IOL on IOL_7_78.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_24_dut/opit_1_IOL on IOL_7_81.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_25_dut/opit_1_IOL on IOL_7_82.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_38_dut/opit_0_iol on IOL_7_117.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_39_dut/opit_1 on IOL_7_118.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL on IOL_7_129.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_41_dut/opit_1_IOL on IOL_7_130.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_42_dut/opit_1_IOL on IOL_7_133.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_43_dut/opit_1_IOL on IOL_7_134.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_44_dut/opit_1_IOL on IOL_7_137.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_45_dut/opit_1_IOL on IOL_7_138.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_46_dut/opit_1_IOL on IOL_7_141.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_47_dut/opit_1_IOL on IOL_7_142.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_48_dut/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_49_dut/opit_1_IOL on IOL_7_146.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_50_dut/opit_1 on IOL_7_157.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_51_dut/opit_1_IOL on IOL_7_158.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_52_dut/opit_1_IOL on IOL_7_161.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL on IOL_7_166.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_56_dut/opit_1_IOL on IOL_7_169.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_57_dut/opit_1_IOL on IOL_7_170.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_58_dut/opit_1_IOL on IOL_7_173.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_59_dut/opit_1_IOL on IOL_7_174.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf01_dut/gopclkgate on IOCKGATE_6_56.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf02_dut/gopclkgate on IOCKGATE_6_181.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut/gopclkdiv on IOCKDIV_6_64.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO on IOL_7_10.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO on IOL_7_13.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO on IOL_7_14.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr6_dut/gateop_inv_IO on IOL_7_17.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr7_dut/gateop_inv_IO on IOL_7_18.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr10_dut/gateop_inv_IO on IOL_7_33.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr11_dut/gateop_inv_IO on IOL_7_34.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO on IOL_7_37.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO on IOL_7_86.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr28_dut/gateop_inv_IO on IOL_7_89.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr29_dut/gateop_inv_IO on IOL_7_90.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr32_dut/gateop_inv_IO on IOL_7_105.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr33_dut/gateop_inv_IO on IOL_7_106.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr34_dut/gateop_inv_IO on IOL_7_109.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr35_dut/gateop_inv_IO on IOL_7_110.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr36_dut/gateop_inv_IO on IOL_7_113.
Placed fixed instance u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance video_pll_m0/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance it_0 on BKCL_2_268.
Placed fixed instance it_1 on BKCL_2_144.
Placed fixed instance it_2 on BKCL_2_20.
Placed fixed instance it_3 on BKCL_154_268.
Placed fixed instance it_4 on BKCL_154_144.
Placed fixed instance it_5 on BKCL_154_20.
Placed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0(gopDQS_DDC) on DQSL_6_24.
Placed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut/opit_0(gopDQS_DDC) on DQSL_6_52.
Placed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut/opit_0(gopDQS_DDC) on DQSL_6_96.
Placed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0(gopDQS_DDC) on DQSL_6_148.
Placed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut/opit_0(gopDQS_DDC) on DQSL_6_176.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
Macro cell placement takes 0.05 sec.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Run super clustering :
	Initial slack 947.
	1 iterations finished.
	Final slack 947.
Super clustering done.
Design Utilization : 29%.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Wirelength after post global placement is 55778.
Post global placement takes 7.86 sec.
Wirelength after legalization is 58596.
Legalization takes 0.42 sec.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Wirelength after replication placement is 58596.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Legalized cost 5279.000000.
Wirelength after detailed placement is 59184.
Timing-driven detailed placement takes 7.89 sec.
Placement done.
Total placement takes 38.75 sec.
Finished placement. (CPU time elapsed 0h:00m:39s)

Routing started.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Building routing graph takes 1.33 sec.
Worst slack is 6554.
Processing design graph takes 3.66 sec.
Total memory for routing:
	62.826393 M.
Total nets for routing : 7431.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 takes 0.02 sec.
Unrouted nets 178 at the end of iteration 0.
Unrouted nets 123 at the end of iteration 1.
Unrouted nets 82 at the end of iteration 2.
Unrouted nets 68 at the end of iteration 3.
Unrouted nets 47 at the end of iteration 4.
Unrouted nets 37 at the end of iteration 5.
Unrouted nets 31 at the end of iteration 6.
Unrouted nets 28 at the end of iteration 7.
Unrouted nets 20 at the end of iteration 8.
Unrouted nets 18 at the end of iteration 9.
Unrouted nets 12 at the end of iteration 10.
Unrouted nets 11 at the end of iteration 11.
Unrouted nets 11 at the end of iteration 12.
Unrouted nets 6 at the end of iteration 13.
Unrouted nets 7 at the end of iteration 14.
Unrouted nets 6 at the end of iteration 15.
Unrouted nets 4 at the end of iteration 16.
Unrouted nets 4 at the end of iteration 17.
Unrouted nets 4 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 4 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 3 at the end of iteration 24.
Unrouted nets 4 at the end of iteration 25.
Unrouted nets 3 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 3 at the end of iteration 28.
Unrouted nets 3 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 3 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 1 at the end of iteration 38.
Unrouted nets 1 at the end of iteration 39.
Unrouted nets 1 at the end of iteration 40.
Unrouted nets 0 at the end of iteration 41.
Global Routing step 2 takes 1.94 sec.
Unrouted nets 133 at the end of iteration 0.
Unrouted nets 89 at the end of iteration 1.
Unrouted nets 54 at the end of iteration 2.
Unrouted nets 28 at the end of iteration 3.
Unrouted nets 14 at the end of iteration 4.
Unrouted nets 5 at the end of iteration 5.
Unrouted nets 5 at the end of iteration 6.
Unrouted nets 0 at the end of iteration 7.
Global Routing step 3 takes 3.11 sec.
Global routing takes 5.08 sec.
Total 9074 subnets.
    forward max bucket size 1097 , backward 415.
        Unrouted nets 5348 at the end of iteration 0.
    forward max bucket size 1097 , backward 541.
        Unrouted nets 3868 at the end of iteration 1.
    forward max bucket size 733 , backward 599.
        Unrouted nets 2910 at the end of iteration 2.
    forward max bucket size 1084 , backward 573.
        Unrouted nets 2228 at the end of iteration 3.
    forward max bucket size 1023 , backward 713.
        Unrouted nets 1873 at the end of iteration 4.
    forward max bucket size 760 , backward 582.
        Unrouted nets 1382 at the end of iteration 5.
    forward max bucket size 560 , backward 474.
        Unrouted nets 926 at the end of iteration 6.
    forward max bucket size 478 , backward 267.
        Unrouted nets 613 at the end of iteration 7.
    forward max bucket size 530 , backward 295.
        Unrouted nets 416 at the end of iteration 8.
    forward max bucket size 526 , backward 319.
        Unrouted nets 271 at the end of iteration 9.
    forward max bucket size 447 , backward 480.
        Unrouted nets 188 at the end of iteration 10.
    forward max bucket size 699 , backward 278.
        Unrouted nets 110 at the end of iteration 11.
    forward max bucket size 491 , backward 358.
        Unrouted nets 72 at the end of iteration 12.
    forward max bucket size 479 , backward 145.
        Unrouted nets 44 at the end of iteration 13.
    forward max bucket size 37 , backward 145.
        Unrouted nets 27 at the end of iteration 14.
    forward max bucket size 134 , backward 145.
        Unrouted nets 18 at the end of iteration 15.
    forward max bucket size 207 , backward 295.
        Unrouted nets 13 at the end of iteration 16.
    forward max bucket size 102 , backward 175.
        Unrouted nets 13 at the end of iteration 17.
    forward max bucket size 125 , backward 251.
        Unrouted nets 8 at the end of iteration 18.
    forward max bucket size 16 , backward 20.
        Unrouted nets 2 at the end of iteration 19.
    forward max bucket size 12 , backward 19.
        Unrouted nets 2 at the end of iteration 20.
    forward max bucket size 23 , backward 20.
        Unrouted nets 3 at the end of iteration 21.
    forward max bucket size 23 , backward 19.
        Unrouted nets 3 at the end of iteration 22.
    forward max bucket size 13 , backward 8.
        Unrouted nets 0 at the end of iteration 23.
Detailed routing takes 10.91 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route 2001: Insert route through in CLMA_146_225.
I: Route 2001: Insert route through in CLMA_106_269.
I: Route 2001: Insert route through in CLMS_78_229.
I: Route 2001: Insert route through in CLMA_118_33.
I: Route 2001: Insert route through in CLMA_130_357.
I: Route 2001: Insert route through in CLMA_130_348.
I: Route 2001: Insert route through in CLMA_98_292.
I: Route 2001: Insert route through in USCM_74_133.
I: Route 2001: Insert route through in IOCKGATE_150_181.
I: Route 2001: Insert route through in RCKB_151_187.
I: Route 2001: Insert route through in RCKB_7_61.
    Annotate routing result again.
Finish routing takes 3.42 sec.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Hold violation fix takes 7.58 sec.
Cleanup routing takes 0.09 sec.
Routing done.
Total routing takes 33.59 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 5        | 30            | 17                  
| Use of APMMUX            | 0        | 30            | 0                   
| Use of BKCL              | 6        | 6             | 100                 
| Use of CKEB              | 0        | 100           | 0                   
| Use of CKEBMUX           | 0        | 6             | 0                   
| Use of CLMA              | 1588     | 3274          | 49                  
|   FF                     | 2049     | 19644         | 10                  
|   LUT                    | 3987     | 13096         | 30                  
|   LUT-FF pairs           | 807      | 13096         | 6                   
| Use of CLMS              | 479      | 1110          | 43                  
|   FF                     | 672      | 6660          | 10                  
|   LUT                    | 1157     | 4440          | 26                  
|   LUT-FF pairs           | 270      | 4440          | 6                   
|   Distributed RAM        | 4        | 1110          | 1                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLLMUX            | 0        | 6             | 0                   
| Use of DQSLMUX           | 0        | 18            | 0                   
| Use of DRM               | 19       | 48            | 40                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of G2RCKMUX          | 0        | 12            | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of HMEMCMUX_DLL      | 0        | 2             | 0                   
| Use of HMEMCMUX_DQS      | 0        | 10            | 0                   
| Use of HMEMCMUX_IOL      | 0        | 60            | 0                   
| Use of HMEMCMUX_SRB      | 0        | 60            | 0                   
| Use of IO                | 83       | 240           | 35                  
|   IOBD                   | 41       | 120           | 34                  
|   IOBR                   | 2        | 6             | 33                  
|   IOBS                   | 40       | 114           | 35                  
|   DLL                    | 2        | 6             | 33                  
|   DQSL                   | 5        | 18            | 28                  
| Use of IOCKDIV           | 1        | 12            | 8                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKDLYMUX        | 0        | 24            | 0                   
| Use of IOCKGATE          | 3        | 12            | 25                  
| Use of IOCKGMUX          | 0        | 12            | 0                   
| Use of IOCKGMUX_OUT      | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 83       | 240           | 35                  
| Use of IOLMUX            | 0        | 240           | 0                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 2        | 6             | 33                  
| Use of PLLMUX            | 0        | 6             | 0                   
| Use of PREGMUX           | 0        | 6             | 0                   
| Use of PREGMUX_OUT       | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 2        | 24            | 8                   
| Use of RCKBMUX           | 0        | 12            | 0                   
| Use of RCKBMUX_OUT       | 0        | 12            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of SRB               | 0        | 2745          | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 8        | 20            | 40                  
| Use of USCMMUX           | 0        | 20            | 0                   
| Use of USCMMUX_OUT       | 0        | 20            | 0                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX           | 0        | 12            | 0                   
| Use of VCKBMUX_OUT       | 0        | 12            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:01m:13s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 81.000 sec
Action pnr: CPU time elapsed is 78.625 sec
Current time: Fri Nov 22 14:39:09 2019
Action pnr: Peak memory pool usage is 758,157,312 bytes
Finished placement and routing. (CPU time elapsed 0h:01m:14s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Nov 22 14:39:11 2019
Compiling architecture definition.
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling common defs.
Compiling common devices.
Building architecture model.
Loading device packaging model 'BG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 288298

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
W: Timing 1102: Clock pin 'pixel_read/calculate_ddr3_addr/frame_base_addr/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'pixel_read/calculate_ddr3_addr/frame_base_addr_0/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'pixel_read/calculate_ddr3_addr/frame_base_addr_1/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'pixel_read/calculate_ddr3_addr/frame_base_addr_5/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'pixel_read/calculate_ddr3_addr/frame_base_addr_6/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'pixel_read/calculate_ddr3_addr/frame_base_addr_7/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1103: Port 'cmos_scl' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'cmos_scl' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'cmos_sda' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'cmos_sda' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'cmos_xclk' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'led' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'led_2' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'mpu_tx_pin' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'tx_pin' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'cmos_db[0]' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'cmos_db[1]' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'cmos_db[2]' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'cmos_db[3]' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'cmos_db[4]' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'cmos_db[5]' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'cmos_db[6]' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'cmos_db[7]' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'cmos_href' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'cmos_vsync' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'key1' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'mpu_rx_pin' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'rx_pin' is not constrained, it is treated as combinational input.
Detailed Timing Report:


Timing analysis mode : single corner

Clock Report:                                                                                       
****************************************************************************************************
Clock                         Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
sys_clk                       20.000                   {0 10}           Declared                 244
coms_pclk                     10.000                    {0 5}           Declared                 363
pll_50_400|clkout3_inferred_clock
                            1000.000                  {0 500}           Declared                 554
pll_50_400|clkout4_inferred_clock
                            1000.000                  {0 500}           Declared                 919
pll_50_400|clkout1_inferred_clock
                            1000.000                  {0 500}           Declared                 109
ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
                            1000.000                  {0 500}           Declared                  19
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock
                            1000.000                  {0 500}           Declared                   2
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock
                            1000.000                  {0 500}           Declared                  10
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock
                            1000.000                  {0 500}           Declared                   8
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock
                            1000.000                  {0 500}           Declared                   8
ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock
                            1000.000                  {0 500}           Declared                  10
ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock
                            1000.000                  {0 500}           Declared                  12
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock
                            1000.000                  {0 500}           Declared                  12
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock
                            1000.000                  {0 500}           Declared                   5
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock
                            1000.000                  {0 500}           Declared                   5
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59]
                            1000.000                  {0 500}           Declared                   0
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
                            1000.000                  {0 500}           Declared                   8
video_pll|clkout0_inferred_clock
                            1000.000                  {0 500}           Declared                 399
video_pll|clkout1_inferred_clock
                            1000.000                  {0 500}           Declared                  49
====================================================================================================

Clock Groups:                                                                                       
****************************************************************************************************
Clock Group                      Group Type                                                   clocks
----------------------------------------------------------------------------------------------------
Inferred_clkgroup_0            asynchronous                        pll_50_400|clkout3_inferred_clock
Inferred_clkgroup_1            asynchronous                        pll_50_400|clkout4_inferred_clock
Inferred_clkgroup_2            asynchronous                        pll_50_400|clkout1_inferred_clock
Inferred_clkgroup_3            asynchronous          ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock
Inferred_clkgroup_4            asynchronousipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0]
Inferred_clkgroup_5            asynchronous           ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
Inferred_clkgroup_6            asynchronousipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1]
Inferred_clkgroup_7            asynchronousipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2]
Inferred_clkgroup_8            asynchronousipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3]
Inferred_clkgroup_9            asynchronous           ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock
Inferred_clkgroup_10           asynchronousipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4]
Inferred_clkgroup_11           asynchronous         ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock
Inferred_clkgroup_12           asynchronous  ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2]
Inferred_clkgroup_13           asynchronous      ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock
Inferred_clkgroup_14           asynchronous  ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3]
Inferred_clkgroup_15           asynchronous           ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock
Inferred_clkgroup_16           asynchronous  ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4]
Inferred_clkgroup_17           asynchronous  ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5]
Inferred_clkgroup_18           asynchronous  ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6]
Inferred_clkgroup_19           asynchronous  ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7]
Inferred_clkgroup_20           asynchronous  ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9]
Inferred_clkgroup_21           asynchronous         ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock
Inferred_clkgroup_22           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10]
Inferred_clkgroup_23           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11]
Inferred_clkgroup_24           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12]
Inferred_clkgroup_25           asynchronous    ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock
Inferred_clkgroup_26           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17]
Inferred_clkgroup_27           asynchronous     ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock
Inferred_clkgroup_28           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18]
Inferred_clkgroup_29           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19]
Inferred_clkgroup_30           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20]
Inferred_clkgroup_31           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21]
Inferred_clkgroup_32           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22]
Inferred_clkgroup_33           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23]
Inferred_clkgroup_34           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24]
Inferred_clkgroup_35           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25]
Inferred_clkgroup_36           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27]
Inferred_clkgroup_37           asynchronous           ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock
Inferred_clkgroup_38           asynchronous         ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock
Inferred_clkgroup_39           asynchronous      ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock
Inferred_clkgroup_40           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28]
Inferred_clkgroup_41           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29]
Inferred_clkgroup_42           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31]
Inferred_clkgroup_43           asynchronous         ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock
Inferred_clkgroup_44           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32]
Inferred_clkgroup_45           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33]
Inferred_clkgroup_46           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34]
Inferred_clkgroup_47           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35]
Inferred_clkgroup_48           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36]
Inferred_clkgroup_49           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37]
Inferred_clkgroup_50           asynchronous    ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock
Inferred_clkgroup_51           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40]
Inferred_clkgroup_52           asynchronous     ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock
Inferred_clkgroup_53           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41]
Inferred_clkgroup_54           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42]
Inferred_clkgroup_55           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43]
Inferred_clkgroup_56           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44]
Inferred_clkgroup_57           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45]
Inferred_clkgroup_58           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46]
Inferred_clkgroup_59           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47]
Inferred_clkgroup_60           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48]
Inferred_clkgroup_61           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49]
Inferred_clkgroup_62           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51]
Inferred_clkgroup_63           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52]
Inferred_clkgroup_64           asynchronous    ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock
Inferred_clkgroup_65           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55]
Inferred_clkgroup_66           asynchronous     ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock
Inferred_clkgroup_67           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56]
Inferred_clkgroup_68           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57]
Inferred_clkgroup_69           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58]
Inferred_clkgroup_70           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59]
Inferred_clkgroup_71           asynchronous  ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
Inferred_clkgroup_72           asynchronous                         video_pll|clkout0_inferred_clock
Inferred_clkgroup_73           asynchronous                         video_pll|clkout1_inferred_clock
====================================================================================================

Performance Summary:                                                                                
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
Clocks                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
sys_clk                      50.000 MHz     153.870 MHz         20.000          6.499         13.501
coms_pclk                   100.000 MHz     235.571 MHz         10.000          4.245          5.755
pll_50_400|clkout3_inferred_clock
                              1.000 MHz     131.770 MHz       1000.000          7.589        992.411
pll_50_400|clkout4_inferred_clock
                              1.000 MHz      79.656 MHz       1000.000         12.554        987.446
pll_50_400|clkout1_inferred_clock
                              1.000 MHz     117.082 MHz       1000.000          8.541        991.459
ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
                              1.000 MHz    1782.531 MHz       1000.000          0.561        999.439
video_pll|clkout0_inferred_clock
                              1.000 MHz     149.993 MHz       1000.000          6.667        993.333
video_pll|clkout1_inferred_clock
                              1.000 MHz     335.458 MHz       1000.000          2.981        997.019
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/lut_index_Z[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_78_208/CLK                                          0.000       4.339 r      i2c_config_m0/lut_index_Z[5]/opit_0_inv_L5Q_perm/CLK
CLMA_78_208/Q1                    tco                    0.247       4.586 r      i2c_config_m0/lut_index_Z[5]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=181)       1.549       6.135        lut_index[5]      
CLMA_58_172/Y1                    td                     0.312       6.447 r      lut_ov5640_rgb565_1280_960_m0/lut_data_1en1_1lto8/gateop_perm/Z
                                  net (fanout=23)        1.588       8.035        lut_ov5640_rgb565_1280_960_m0/lut_data_1en1_1
CLMA_58_141/Y3                    td                     0.427       8.462 r      lut_ov5640_rgb565_1280_960_m0/lut_data_1289_12_i_m/gateop_perm/Z
                                  net (fanout=1)         0.262       8.724        lut_ov5640_rgb565_1280_960_m0/lut_data_1289_12_i_m_Z
CLMA_58_140/Y0                    td                     0.420       9.144 r      lut_ov5640_rgb565_1280_960_m0/lut_data_1ien24_2tri12_0_iv_i/gateop_perm/Z
                                  net (fanout=1)         0.679       9.823        i2c_config_m0/nt_lut_data_1_12ro
CLMA_66_152/Y0                    td                     0.216      10.039 r      i2c_config_m0/i2c_master_top_m0/txr_7_1_i_m2[4]/gateop_perm/Z
                                  net (fanout=1)         0.669      10.708        i2c_config_m0/i2c_master_top_m0/N_2272
CLMS_54_173/A4                                                             r      i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_L5Q_perm/L4

Data arrival time                                                   10.708        Logic Levels: 5   
                                                                                  Logic: 1.622ns(25.467%), Route: 4.747ns(74.533%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                             20.000      20.000 r                        
Clock network delay (propagated)                         4.339      24.339                          

CLMS_54_173/CLK                                                     24.339 r      i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.130      24.209                          

Data required time                                                  24.209                          
----------------------------------------------------------------------------------------------------
Data required time                                                  24.209                          
Data arrival time                                                  -10.708                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                         13.501                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index_Z[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_78_208/CLK                                          0.000       4.339 r      i2c_config_m0/lut_index_Z[4]/opit_0_inv_L5Q_perm/CLK
CLMA_78_208/Q0                    tco                    0.247       4.586 r      i2c_config_m0/lut_index_Z[4]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=200)       2.711       7.297        lut_index[4]      
CLMA_70_117/L7OUT                 td                     0.586       7.883 r      lut_ov5640_rgb565_1280_960_m0/lut_data_10_13/LUT7_inst_perm/L7OUT
                                  net (fanout=1)         0.000       7.883        lut_ov5640_rgb565_1280_960_m0/lut_data_10_13/ntL7OUT
CLMA_70_116/Y3                    td                     0.358       8.241 r      lut_ov5640_rgb565_1280_960_m0/lut_data_10_13/LUT8_inst_perm/Z
                                  net (fanout=1)         0.760       9.001        lut_ov5640_rgb565_1280_960_m0/lut_data_10_13_Z
CLMS_66_149/Y0                    td                     0.216       9.217 r      lut_ov5640_rgb565_1280_960_m0/lut_data_1ien26_2tri13_0_iv/gateop_perm/Z
                                  net (fanout=1)         0.420       9.637        i2c_config_m0/nt_lut_data_1_13ro
CLMS_66_153/Y3                    td                     0.203       9.840 r      i2c_config_m0/i2c_master_top_m0/txr_7_1_i_m2[5]/gateop_perm/Z
                                  net (fanout=1)         0.758      10.598        i2c_config_m0/i2c_master_top_m0/N_2271
CLMA_70_177/B4                                                             r      i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L5Q_perm/L4

Data arrival time                                                   10.598        Logic Levels: 5   
                                                                                  Logic: 1.610ns(25.723%), Route: 4.649ns(74.277%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                             20.000      20.000 r                        
Clock network delay (propagated)                         4.339      24.339                          

CLMA_70_177/CLK                                                     24.339 r      i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.123      24.216                          

Data required time                                                  24.216                          
----------------------------------------------------------------------------------------------------
Data required time                                                  24.216                          
Data arrival time                                                  -10.598                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                         13.618                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index_Z[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_78_208/CLK                                          0.000       4.339 r      i2c_config_m0/lut_index_Z[7]/opit_0_inv_L5Q_perm/CLK
CLMA_78_208/Q3                    tco                    0.245       4.584 r      i2c_config_m0/lut_index_Z[7]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=181)       2.392       6.976        lut_index[7]      
CLMS_54_125/L7OUT                 td                     0.366       7.342 r      lut_ov5640_rgb565_1280_960_m0/lut_data_11_9/LUT7_inst_perm/L7OUT
                                  net (fanout=1)         0.000       7.342        lut_ov5640_rgb565_1280_960_m0/lut_data_11_9/ntL7OUT
CLMA_54_124/Y3                    td                     0.358       7.700 r      lut_ov5640_rgb565_1280_960_m0/lut_data_11_9/LUT8_inst_perm/Z
                                  net (fanout=1)         0.747       8.447        lut_ov5640_rgb565_1280_960_m0/lut_data_11_9_Z
CLMA_58_152/Y0                    td                     0.216       8.663 r      lut_ov5640_rgb565_1280_960_m0/lut_data_1ien18_2tri9_0_iv_i/gateop_perm/Z
                                  net (fanout=1)         0.262       8.925        i2c_config_m0/nt_lut_data_1_9ro
CLMA_58_152/Y2                    td                     0.165       9.090 r      i2c_config_m0/i2c_master_top_m0/txr_7_1_i_m2[1]/gateop_perm/Z
                                  net (fanout=1)         0.591       9.681        i2c_config_m0/i2c_master_top_m0/N_2275
CLMA_58_172/Y3                    td                     0.203       9.884 r      i2c_config_m0/i2c_master_top_m0/txr_7_2_i_m2[1]/gateop_perm/Z
                                  net (fanout=1)         0.626      10.510        i2c_config_m0/i2c_master_top_m0/N_2267
CLMA_70_173/A4                                                             r      i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_L5Q_perm/L4

Data arrival time                                                   10.510        Logic Levels: 6   
                                                                                  Logic: 1.553ns(25.166%), Route: 4.618ns(74.834%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                             20.000      20.000 r                        
Clock network delay (propagated)                         4.339      24.339                          

CLMA_70_173/CLK                                                     24.339 r      i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.130      24.209                          

Data required time                                                  24.209                          
----------------------------------------------------------------------------------------------------
Data required time                                                  24.209                          
Data arrival time                                                  -10.510                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                         13.699                          
====================================================================================================

====================================================================================================

Startpoint  : usart_rx_mpu/rx_data_buf[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_5/gateop/WD
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMS_114_157/CLK                                         0.000       4.339 r      usart_rx_mpu/rx_data_buf[5]/opit_0_inv_L5Q_perm/CLK
CLMS_114_157/Q0                   tco                    0.248       4.587 f      usart_rx_mpu/rx_data_buf[5]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         0.285       4.872        usart_rx_mpu/rx_data_buf_Z [5]
CLMS_114_161/AD                                                            f      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_5/gateop/WD

Data arrival time                                                    4.872        Logic Levels: 1   
                                                                                  Logic: 0.248ns(46.529%), Route: 0.285ns(53.471%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMS_114_161/CLK                                                     4.339 r      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_5/gateop/WCLK
Hold time                                                0.401       4.740                          

Data required time                                                   4.740                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.740                          
Data arrival time                                                   -4.872                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.132                          
====================================================================================================

====================================================================================================

Startpoint  : usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_6/gateop/WADM0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_106_140/CLK                                         0.000       4.339 r      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK
CLMA_106_140/Q1                   tco                    0.248       4.587 f      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=10)        0.337       4.924        usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/wr_addr [0]
CLMS_102_149/M0                                                            f      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_6/gateop/WADM0

Data arrival time                                                    4.924        Logic Levels: 1   
                                                                                  Logic: 0.248ns(42.393%), Route: 0.337ns(57.607%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMS_102_149/CLK                                                     4.339 r      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_6/gateop/WCLK
Hold time                                                0.401       4.740                          

Data required time                                                   4.740                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.740                          
Data arrival time                                                   -4.924                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.184                          
====================================================================================================

====================================================================================================

Startpoint  : usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_2/gateop/WADM0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_106_140/CLK                                         0.000       4.339 r      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK
CLMA_106_140/Q1                   tco                    0.248       4.587 f      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=10)        0.337       4.924        usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/wr_addr [0]
CLMS_102_149/M0                                                            f      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_2/gateop/WADM0

Data arrival time                                                    4.924        Logic Levels: 1   
                                                                                  Logic: 0.248ns(42.393%), Route: 0.337ns(57.607%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMS_102_149/CLK                                                     4.339 r      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_2/gateop/WCLK
Hold time                                                0.401       4.740                          

Data required time                                                   4.740                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.740                          
Data arrival time                                                   -4.924                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.184                          
====================================================================================================

====================================================================================================

Startpoint  : pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/CLK
Endpoint    : pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/ADB0[4]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_209/CLK                                          0.000       3.911 r      pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/CLK
CLMA_82_209/Q2                    tco                    0.247       4.158 r      pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/Q0
                                  net (fanout=5)         0.471       4.629        pixel_to_block/linebuffer_Wapper_m0/lb1/d_read_h_pointer_0 [0]
CLMS_86_213/Y3                    td                     0.430       5.059 r      pixel_to_block/linebuffer_Wapper_m0/lb1/d_read_h_pointer_0_0_sqmuxa_1/gateop_perm/Z
                                  net (fanout=1)         0.338       5.397        pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/n3
CLMA_82_208/Y3                    td                     0.427       5.824 r      pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/gateop_perm/Z
                                  net (fanout=12)        0.675       6.499        pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/n5
CLMA_86_204/Y0                    td                     0.216       6.715 r      pixel_to_block/linebuffer_Wapper_m0/lb1/rd_clk_process.d_read_h_pointer_0_0[1]/gateop_perm/Z
                                  net (fanout=8)         1.457       8.172        pixel_to_block/linebuffer_Wapper_m0/lb1/N_227 [1]
DRM_62_144/ADB0[4]                                                         r      pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/ADB0[4]

Data arrival time                                                    8.172        Logic Levels: 4   
                                                                                  Logic: 1.320ns(30.979%), Route: 2.941ns(69.021%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         3.911      13.911                          

DRM_62_144/CLKB[0]                                                  13.911 r      pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/CLKB[0]
Setup time                                               0.016      13.927                          

Data required time                                                  13.927                          
----------------------------------------------------------------------------------------------------
Data required time                                                  13.927                          
Data arrival time                                                   -8.172                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          5.755                          
====================================================================================================

====================================================================================================

Startpoint  : pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/CLK
Endpoint    : pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/ADB0[8]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_209/CLK                                          0.000       3.911 r      pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/CLK
CLMA_82_209/Q2                    tco                    0.247       4.158 r      pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/Q0
                                  net (fanout=5)         0.471       4.629        pixel_to_block/linebuffer_Wapper_m0/lb1/d_read_h_pointer_0 [0]
CLMS_86_213/Y3                    td                     0.430       5.059 r      pixel_to_block/linebuffer_Wapper_m0/lb1/d_read_h_pointer_0_0_sqmuxa_1/gateop_perm/Z
                                  net (fanout=1)         0.338       5.397        pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/n3
CLMA_82_208/Y3                    td                     0.427       5.824 r      pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/gateop_perm/Z
                                  net (fanout=12)        0.693       6.517        pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/n5
CLMA_90_208/Y2                    td                     0.165       6.682 r      pixel_to_block/linebuffer_Wapper_m0/lb1/rd_clk_process.d_read_h_pointer_0_0[5]/gateop/Z
                                  net (fanout=8)         1.438       8.120        pixel_to_block/linebuffer_Wapper_m0/lb1/N_227 [5]
DRM_62_144/ADB0[8]                                                         r      pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/ADB0[8]

Data arrival time                                                    8.120        Logic Levels: 4   
                                                                                  Logic: 1.269ns(30.150%), Route: 2.940ns(69.850%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         3.911      13.911                          

DRM_62_144/CLKB[0]                                                  13.911 r      pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/CLKB[0]
Setup time                                               0.016      13.927                          

Data required time                                                  13.927                          
----------------------------------------------------------------------------------------------------
Data required time                                                  13.927                          
Data arrival time                                                   -8.120                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          5.807                          
====================================================================================================

====================================================================================================

Startpoint  : pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/CLK
Endpoint    : pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/ADB0[9]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_209/CLK                                          0.000       3.911 r      pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/CLK
CLMA_82_209/Q2                    tco                    0.247       4.158 r      pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/Q0
                                  net (fanout=5)         0.471       4.629        pixel_to_block/linebuffer_Wapper_m0/lb1/d_read_h_pointer_0 [0]
CLMS_86_213/Y3                    td                     0.430       5.059 r      pixel_to_block/linebuffer_Wapper_m0/lb1/d_read_h_pointer_0_0_sqmuxa_1/gateop_perm/Z
                                  net (fanout=1)         0.338       5.397        pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/n3
CLMA_82_208/Y3                    td                     0.427       5.824 r      pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/gateop_perm/Z
                                  net (fanout=12)        0.693       6.517        pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/n5
CLMA_90_208/Y0                    td                     0.163       6.680 r      pixel_to_block/linebuffer_Wapper_m0/lb1/rd_clk_process.d_read_h_pointer_0_0[6]/gateop/Z
                                  net (fanout=8)         1.406       8.086        pixel_to_block/linebuffer_Wapper_m0/lb1/N_227 [6]
DRM_62_144/ADB0[9]                                                         r      pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/ADB0[9]

Data arrival time                                                    8.086        Logic Levels: 4   
                                                                                  Logic: 1.267ns(30.347%), Route: 2.908ns(69.653%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         3.911      13.911                          

DRM_62_144/CLKB[0]                                                  13.911 r      pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/CLKB[0]
Setup time                                               0.016      13.927                          

Data required time                                                  13.927                          
----------------------------------------------------------------------------------------------------
Data required time                                                  13.927                          
Data arrival time                                                   -8.086                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          5.841                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[2]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMS_66_209/CLK                                          0.000       3.911 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
CLMS_66_209/Q2                    tco                    0.248       4.159 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/Q
                                  net (fanout=1)         0.164       4.323        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/wrptr1 [2]
CLMS_66_209/CD                                                             f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[2]/opit_0/D

Data arrival time                                                    4.323        Logic Levels: 1   
                                                                                  Logic: 0.248ns(60.194%), Route: 0.164ns(39.806%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMS_66_209/CLK                                                      3.911 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[2]/opit_0/CLK
Hold time                                                0.401       4.312                          

Data required time                                                   4.312                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.312                          
Data arrival time                                                   -4.323                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.011                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[4]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_66_212/CLK                                          0.000       3.911 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
CLMA_66_212/Q3                    tco                    0.245       4.156 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/Q
                                  net (fanout=1)         0.183       4.339        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/wrptr1 [4]
CLMS_66_209/M3                                                             f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[4]/opit_0/D

Data arrival time                                                    4.339        Logic Levels: 1   
                                                                                  Logic: 0.245ns(57.243%), Route: 0.183ns(42.757%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMS_66_209/CLK                                                      3.911 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[4]/opit_0/CLK
Hold time                                                0.401       4.312                          

Data required time                                                   4.312                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.312                          
Data arrival time                                                   -4.339                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.027                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[8]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_70_209/CLK                                          0.000       3.911 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
CLMA_70_209/Q0                    tco                    0.248       4.159 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/Q
                                  net (fanout=1)         0.285       4.444        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/wrptr1 [8]
CLMS_66_209/AD                                                             f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[8]/opit_0/D

Data arrival time                                                    4.444        Logic Levels: 1   
                                                                                  Logic: 0.248ns(46.529%), Route: 0.285ns(53.471%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMS_66_209/CLK                                                      3.911 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[8]/opit_0/CLK
Hold time                                                0.401       4.312                          

Data required time                                                   4.312                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.312                          
Data arrival time                                                   -4.444                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Endpoint    : frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/L0
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                             0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                    0.968       3.220 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/WREADY_1
                                  net (fanout=7)         1.128       4.348        s00_axi_wready    
CLMS_26_193/Y0                    td                     0.216       4.564 r      u_aq_axi_master/WR_FIFO_RE_0/gateop_perm/Z
                                  net (fanout=4)         1.914       6.478        wr_test_data_req  
                                                         0.413       6.891 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_0_cy_cin/gateop_A2/Cout
                                                         0.000       6.891        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_0/n6
CLMA_66_108/COUT                  td                     0.065       6.956 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/Cout
                                  net (fanout=1)         0.000       6.956        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_1_Z
                                                         0.065       7.021 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_A2Q21/Cout
                                                         0.000       7.021        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_3_Z
CLMA_66_112/COUT                  td                     0.065       7.086 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/Cout
                                  net (fanout=1)         0.000       7.086        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_5_Z
                                                         0.065       7.151 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_A2Q21/Cout
                                                         0.000       7.151        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_s_8/n6
CLMA_66_116/Y2                    td                     0.197       7.348 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_AQ/Y
                                  net (fanout=3)         0.641       7.989        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext [8]
CLMA_78_124/Y1                    td                     0.203       8.192 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty_4_8_i_1_x2/gateop_perm/Z
                                  net (fanout=1)         0.467       8.659        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/dsp_join_kb_47 [8]
CLMA_70_125/Y0                    td                     0.216       8.875 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty_4_NE_0_1/gateop_perm/Z
                                  net (fanout=1)         0.775       9.650        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty_4_NE_0_1
CLMS_78_109/A0                                                             r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/L0

Data arrival time                                                    9.650        Logic Levels: 7   
                                                                                  Logic: 2.473ns(33.428%), Route: 4.925ns(66.572%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMS_78_109/CLK                                                   1002.252 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/CLK
Setup time                                              -0.191    1002.061                          

Data required time                                                1002.061                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.061                          
Data arrival time                                                   -9.650                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.411                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Endpoint    : frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/L1
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                             0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                    0.968       3.220 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/WREADY_1
                                  net (fanout=7)         1.128       4.348        s00_axi_wready    
CLMS_26_193/Y0                    td                     0.216       4.564 r      u_aq_axi_master/WR_FIFO_RE_0/gateop_perm/Z
                                  net (fanout=4)         1.914       6.478        wr_test_data_req  
                                                         0.413       6.891 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_0_cy_cin/gateop_A2/Cout
                                                         0.000       6.891        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_0/n6
CLMA_66_108/COUT                  td                     0.065       6.956 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/Cout
                                  net (fanout=1)         0.000       6.956        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_1_Z
                                                         0.065       7.021 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_A2Q21/Cout
                                                         0.000       7.021        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_3_Z
CLMA_66_112/Y2                    td                     0.197       7.218 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/Y0
                                  net (fanout=4)         0.426       7.644        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext [4]
CLMA_70_112/Y1                    td                     0.203       7.847 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty_4_4_0_a3_0_x2/gateop_perm/Z
                                  net (fanout=1)         0.628       8.475        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty_4_4_0_a3_0_x2
CLMS_78_113/Y0                    td                     0.216       8.691 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty_4_NE_1/gateop_perm/Z
                                  net (fanout=1)         0.283       8.974        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty_4_NE_1
CLMS_78_109/A1                                                             r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/L1

Data arrival time                                                    8.974        Logic Levels: 6   
                                                                                  Logic: 2.343ns(34.856%), Route: 4.379ns(65.144%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMS_78_109/CLK                                                   1002.252 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/CLK
Setup time                                              -0.279    1001.973                          

Data required time                                                1001.973                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.973                          
Data arrival time                                                   -8.974                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.999                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Endpoint    : frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                             0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                    0.968       3.220 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/WREADY_1
                                  net (fanout=7)         1.128       4.348        s00_axi_wready    
CLMS_26_193/Y0                    td                     0.216       4.564 r      u_aq_axi_master/WR_FIFO_RE_0/gateop_perm/Z
                                  net (fanout=4)         1.914       6.478        wr_test_data_req  
                                                         0.413       6.891 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_0_cy_cin/gateop_A2/Cout
                                                         0.000       6.891        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_0/n6
CLMA_66_108/Y3                    td                     0.426       7.317 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/Y1
                                  net (fanout=4)         0.628       7.945        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext [1]
CLMS_66_121/COUT                  td                     0.462       8.407 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/un1_rd_water_level_2_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000       8.407        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/un1_rd_water_level_2_cry_2_Z
                                                         0.065       8.472 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/un1_rd_water_level_2_cry_3/gateop_A2/Cout
                                                         0.000       8.472        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/un1_rd_water_level_2_cry_4_Z
CLMS_66_125/COUT                  td                     0.065       8.537 f      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                  net (fanout=1)         0.000       8.537        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/un1_rd_water_level_2_cry_7/n6
CLMS_66_129/CIN                                                            f      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

Data arrival time                                                    8.537        Logic Levels: 5   
                                                                                  Logic: 2.615ns(41.607%), Route: 3.670ns(58.393%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMS_66_129/CLK                                                   1002.252 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
Setup time                                              -0.195    1002.057                          

Data required time                                                1002.057                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.057                          
Data arrival time                                                   -8.537                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        993.520                          
====================================================================================================

====================================================================================================

Startpoint  : get_mpu_angle/new_angle_data[2]/opit_0_inv/CLK
Endpoint    : get_mpu_angle/angle_data[2]/opit_0_inv/D
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_114_169/CLK                                         0.000       2.252 r      get_mpu_angle/new_angle_data[2]/opit_0_inv/CLK
CLMS_114_169/Q0                   tco                    0.248       2.500 f      get_mpu_angle/new_angle_data[2]/opit_0_inv/Q
                                  net (fanout=1)         0.183       2.683        get_mpu_angle/angle_data[2]/n0
CLMS_114_173/M2                                                            f      get_mpu_angle/angle_data[2]/opit_0_inv/D

Data arrival time                                                    2.683        Logic Levels: 1   
                                                                                  Logic: 0.248ns(57.541%), Route: 0.183ns(42.459%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_114_173/CLK                                                     2.252 r      get_mpu_angle/angle_data[2]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.683                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.030                          
====================================================================================================

====================================================================================================

Startpoint  : get_mpu_angle/fifo_data_latch_d0[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : get_mpu_angle/fifo_data_latch_d1[6]/opit_0_inv/D
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_106_161/CLK                                         0.000       2.252 r      get_mpu_angle/fifo_data_latch_d0[6]/opit_0_inv_L5Q_perm/CLK
CLMA_106_161/Q2                   tco                    0.248       2.500 f      get_mpu_angle/fifo_data_latch_d0[6]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         0.183       2.683        get_mpu_angle/fifo_data_latch_d0 [6]
CLMS_102_161/M1                                                            f      get_mpu_angle/fifo_data_latch_d1[6]/opit_0_inv/D

Data arrival time                                                    2.683        Logic Levels: 1   
                                                                                  Logic: 0.248ns(57.541%), Route: 0.183ns(42.459%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_102_161/CLK                                                     2.252 r      get_mpu_angle/fifo_data_latch_d1[6]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.683                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.030                          
====================================================================================================

====================================================================================================

Startpoint  : get_mpu_angle/fifo_data_latch_d1[1]/opit_0_inv/CLK
Endpoint    : get_mpu_angle/new_angle_data[1]/opit_0_inv/D
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_102_161/CLK                                         0.000       2.252 r      get_mpu_angle/fifo_data_latch_d1[1]/opit_0_inv/CLK
CLMS_102_161/Q0                   tco                    0.248       2.500 f      get_mpu_angle/fifo_data_latch_d1[1]/opit_0_inv/Q
                                  net (fanout=2)         0.198       2.698        get_mpu_angle/new_angle_data[1]/n0
CLMS_102_165/M0                                                            f      get_mpu_angle/new_angle_data[1]/opit_0_inv/D

Data arrival time                                                    2.698        Logic Levels: 1   
                                                                                  Logic: 0.248ns(55.605%), Route: 0.198ns(44.395%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_102_165/CLK                                                     2.252 r      get_mpu_angle/new_angle_data[1]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.698                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/CLK
Endpoint    : gen_raotation_addr/row_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_1/gopapm/Y[8]
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_106_177/CLK                                         0.000       2.252 r      u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/CLK
CLMA_106_177/Q1                   tco                    0.247       2.499 r      u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/Q1
                                  net (fanout=25)        2.197       4.696        angle_data_latch[8]
CLMA_90_289/Y1                    td                     0.312       5.008 r      lut_sin_cos/cos_data_1en0_10/gateop_perm/Z
                                  net (fanout=25)        3.431       8.439        lut_sin_cos/cos_data_1en0_10_Z
CLMA_118_48/Y1                    td                     0.430       8.869 r      lut_sin_cos/cos_data_1ien48_6tri24_0_iv_1_0/gateop_perm/Z
                                  net (fanout=1)         0.260       9.129        lut_sin_cos/cos_data_1ien48_6tri24_0_iv_1/n2
CLMA_118_48/Y0                    td                     0.216       9.345 r      lut_sin_cos/cos_data_1ien48_6tri24_0_iv_1/gateop_perm/Z
                                  net (fanout=1)         3.027      12.372        lut_sin_cos/cos_data_1ien48_6tri24_0_iv/n2
CLMA_118_296/Y0                   td                     0.216      12.588 r      lut_sin_cos/cos_data_1ien48_6tri24_0_iv/gateop_perm/Z
                                  net (fanout=2)         1.333      13.921        coa[8]            
APM_110_212/Y[8]                                                           r      gen_raotation_addr/row_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_1/gopapm/Y[8]

Data arrival time                                                   13.921        Logic Levels: 5   
                                                                                  Logic: 1.421ns(12.178%), Route: 10.248ns(87.822%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

APM_110_212/CLK                                                   1002.252 r      gen_raotation_addr/row_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_1/gopapm/CLK
Setup time                                              -0.885    1001.367                          

Data required time                                                1001.367                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.367                          
Data arrival time                                                  -13.921                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        987.446                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/CLK
Endpoint    : gen_raotation_addr/col_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_1/gopapm/Y[8]
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_106_177/CLK                                         0.000       2.252 r      u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/CLK
CLMA_106_177/Q1                   tco                    0.247       2.499 r      u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/Q1
                                  net (fanout=25)        2.197       4.696        angle_data_latch[8]
CLMA_90_289/Y1                    td                     0.312       5.008 r      lut_sin_cos/cos_data_1en0_10/gateop_perm/Z
                                  net (fanout=25)        3.431       8.439        lut_sin_cos/cos_data_1en0_10_Z
CLMA_118_48/Y1                    td                     0.430       8.869 r      lut_sin_cos/cos_data_1ien48_6tri24_0_iv_1_0/gateop_perm/Z
                                  net (fanout=1)         0.260       9.129        lut_sin_cos/cos_data_1ien48_6tri24_0_iv_1/n2
CLMA_118_48/Y0                    td                     0.216       9.345 r      lut_sin_cos/cos_data_1ien48_6tri24_0_iv_1/gateop_perm/Z
                                  net (fanout=1)         3.027      12.372        lut_sin_cos/cos_data_1ien48_6tri24_0_iv/n2
CLMA_118_296/Y0                   td                     0.216      12.588 r      lut_sin_cos/cos_data_1ien48_6tri24_0_iv/gateop_perm/Z
                                  net (fanout=2)         1.157      13.745        coa[8]            
APM_110_236/Y[8]                                                           r      gen_raotation_addr/col_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_1/gopapm/Y[8]

Data arrival time                                                   13.745        Logic Levels: 5   
                                                                                  Logic: 1.421ns(12.364%), Route: 10.072ns(87.636%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

APM_110_236/CLK                                                   1002.252 r      gen_raotation_addr/col_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_1/gopapm/CLK
Setup time                                              -0.885    1001.367                          

Data required time                                                1001.367                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.367                          
Data arrival time                                                  -13.745                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        987.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/CLK
Endpoint    : gen_raotation_addr/row_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_0/gopapm/Y[1]
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_106_177/CLK                                         0.000       2.252 r      u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/CLK
CLMA_106_177/Q1                   tco                    0.247       2.499 r      u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/Q1
                                  net (fanout=25)        2.197       4.696        angle_data_latch[8]
CLMA_90_289/Y1                    td                     0.312       5.008 r      lut_sin_cos/cos_data_1en0_10/gateop_perm/Z
                                  net (fanout=25)        3.626       8.634        lut_sin_cos/cos_data_1en0_10_Z
CLMA_106_53/Y1                    td                     0.203       8.837 r      lut_sin_cos/cos_data_1ien2_6tri1_0_iv_1_0/gateop_perm/Z
                                  net (fanout=1)         0.261       9.098        lut_sin_cos/cos_data_1ien2_6tri1_0_iv_1/n2
CLMA_106_53/Y0                    td                     0.216       9.314 r      lut_sin_cos/cos_data_1ien2_6tri1_0_iv_1/gateop_perm/Z
                                  net (fanout=1)         2.543      11.857        lut_sin_cos/cos_data_1ien2_6tri1_0_iv/n2
CLMA_114_236/Y2                   td                     0.218      12.075 r      lut_sin_cos/cos_data_1ien2_6tri1_0_iv/gateop_perm/Z
                                  net (fanout=2)         0.814      12.889        sin[1]            
APM_110_200/Y[1]                                                           r      gen_raotation_addr/row_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_0/gopapm/Y[1]

Data arrival time                                                   12.889        Logic Levels: 5   
                                                                                  Logic: 1.196ns(11.244%), Route: 9.441ns(88.756%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

APM_110_200/CLK                                                   1002.252 r      gen_raotation_addr/row_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_0/gopapm/CLK
Setup time                                              -0.885    1001.367                          

Data required time                                                1001.367                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.367                          
Data arrival time                                                  -12.889                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        988.478                          
====================================================================================================

====================================================================================================

Startpoint  : pixel_read/rd_ddr3_addr_1[19]/opit_0/CLK
Endpoint    : pixel_read/last_addr[19]/opit_0/D
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_114_96/CLK                                          0.000       2.252 r      pixel_read/rd_ddr3_addr_1[19]/opit_0/CLK
CLMA_114_96/Q0                    tco                    0.248       2.500 f      pixel_read/rd_ddr3_addr_1[19]/opit_0/Q
                                  net (fanout=2)         0.164       2.664        dsp_join_kb_26[22]
CLMS_114_97/CD                                                             f      pixel_read/last_addr[19]/opit_0/D

Data arrival time                                                    2.664        Logic Levels: 1   
                                                                                  Logic: 0.248ns(60.194%), Route: 0.164ns(39.806%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_114_97/CLK                                                      2.252 r      pixel_read/last_addr[19]/opit_0/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.664                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.011                          
====================================================================================================

====================================================================================================

Startpoint  : pixel_read/last_data[116]/opit_0/CLK
Endpoint    : pixel_read/last_last_data[116]/opit_0/D
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_78_88/CLK                                           0.000       2.252 r      pixel_read/last_data[116]/opit_0/CLK
CLMA_78_88/Q0                     tco                    0.248       2.500 f      pixel_read/last_data[116]/opit_0/Q
                                  net (fanout=2)         0.165       2.665        pixel_read/last_data [116]
CLMS_78_89/CD                                                              f      pixel_read/last_last_data[116]/opit_0/D

Data arrival time                                                    2.665        Logic Levels: 1   
                                                                                  Logic: 0.248ns(60.048%), Route: 0.165ns(39.952%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_78_89/CLK                                                       2.252 r      pixel_read/last_last_data[116]/opit_0/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.665                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.012                          
====================================================================================================

====================================================================================================

Startpoint  : frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
Endpoint    : frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[4]/opit_0/D
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_86_113/CLK                                          0.000       2.252 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
CLMS_86_113/Y2                    tco                    0.249       2.501 f      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/Q
                                  net (fanout=1)         0.164       2.665        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [4]
CLMS_86_113/AD                                                             f      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[4]/opit_0/D

Data arrival time                                                    2.665        Logic Levels: 1   
                                                                                  Logic: 0.249ns(60.291%), Route: 0.164ns(39.709%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_86_113/CLK                                                      2.252 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[4]/opit_0/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.665                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWRITE
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_46_109/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
CLMS_46_109/Q0                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=78)        1.482       3.981        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [1]
CLMS_46_37/Y1                     td                     0.203       4.184 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite_0_0/gateop_perm/Z
                                  net (fanout=1)         0.262       4.446        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/n4
CLMS_46_37/Y0                     td                     0.216       4.662 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/gateop_perm/Z
                                  net (fanout=48)        1.249       5.911        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite
CLMA_26_84/Y2                     td                     0.218       6.129 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_pwrite/gateop_perm/Z
                                  net (fanout=1)         1.446       7.575        u_ipsl_hmemc_top/ddrc_pwrite
HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWRITE

Data arrival time                                                    7.575        Logic Levels: 4   
                                                                                  Logic: 0.884ns(16.607%), Route: 4.439ns(83.393%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -3.218     999.034                          

Data required time                                                 999.034                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.034                          
Data arrival time                                                   -7.575                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        991.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[4]
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_46_109/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
CLMS_46_109/Q0                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=78)        1.482       3.981        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [1]
CLMS_46_37/Y1                     td                     0.203       4.184 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite_0_0/gateop_perm/Z
                                  net (fanout=1)         0.262       4.446        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/n4
CLMS_46_37/Y0                     td                     0.216       4.662 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/gateop_perm/Z
                                  net (fanout=48)        1.469       6.131        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite
CLMA_42_84/Y0                     td                     0.216       6.347 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_paddr_cZ[4]/gateop_perm/Z
                                  net (fanout=1)         1.535       7.882        u_ipsl_hmemc_top/ddrc_paddr [4]
HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[4]

Data arrival time                                                    7.882        Logic Levels: 4   
                                                                                  Logic: 0.882ns(15.666%), Route: 4.748ns(84.334%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -1.855    1000.397                          

Data required time                                                1000.397                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.397                          
Data arrival time                                                   -7.882                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.515                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[8]
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_46_109/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
CLMS_46_109/Q0                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=78)        1.482       3.981        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [1]
CLMS_46_37/Y1                     td                     0.203       4.184 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite_0_0/gateop_perm/Z
                                  net (fanout=1)         0.262       4.446        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/n4
CLMS_46_37/Y0                     td                     0.216       4.662 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/gateop_perm/Z
                                  net (fanout=48)        1.463       6.125        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite
CLMA_38_88/Y3                     td                     0.203       6.328 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_paddr_cZ[8]/gateop_perm/Z
                                  net (fanout=1)         1.536       7.864        u_ipsl_hmemc_top/ddrc_paddr [8]
HMEMC_16_1/SRB_IOL4_TX_DATA[0]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[8]

Data arrival time                                                    7.864        Logic Levels: 4   
                                                                                  Logic: 0.869ns(15.485%), Route: 4.743ns(84.515%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -1.843    1000.409                          

Data required time                                                1000.409                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.409                          
Data arrival time                                                   -7.864                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.545                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/state[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_86_44/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/state[4]/opit_0_inv_L5Q_perm/CLK
CLMA_86_44/Q1                     tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/state[4]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=3)         0.332       2.832        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/N_68_i/n1
CLMS_78_45/CD                                                              f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/D

Data arrival time                                                    2.832        Logic Levels: 1   
                                                                                  Logic: 0.248ns(42.759%), Route: 0.332ns(57.241%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_78_45/CLK                                                       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.832                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_78_45/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
CLMS_78_45/Q3                     tco                    0.245       2.497 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/Q
                                  net (fanout=1)         0.411       2.908        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
CLMS_78_45/M1                                                              f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D

Data arrival time                                                    2.908        Logic Levels: 1   
                                                                                  Logic: 0.245ns(37.348%), Route: 0.411ns(62.652%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_78_45/CLK                                                       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.908                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_78_48/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/CLK
CLMA_78_48/Q1                     tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         0.411       2.911        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/dll_update_ack_rst_ctrl
CLMS_78_49/M0                                                              f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/D

Data arrival time                                                    2.911        Logic Levels: 1   
                                                                                  Logic: 0.248ns(37.633%), Route: 0.411ns(62.367%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_78_49/CLK                                                       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.911                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[0]          tco                    0.464       0.529 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                  net (fanout=8)         0.000       0.529        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [0]
IOL_7_10/IFIFO_RADDR[0]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

Data arrival time                                                    0.529        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.088    1000.088                          

IOL_7_10/CLK_IO                                                   1000.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120     999.968                          

Data required time                                                 999.968                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.968                          
Data arrival time                                                   -0.529                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        999.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[1]          tco                    0.464       0.529 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                  net (fanout=8)         0.000       0.529        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [1]
IOL_7_10/IFIFO_RADDR[1]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

Data arrival time                                                    0.529        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.088    1000.088                          

IOL_7_10/CLK_IO                                                   1000.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120     999.968                          

Data required time                                                 999.968                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.968                          
Data arrival time                                                   -0.529                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        999.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[2]          tco                    0.464       0.529 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                  net (fanout=8)         0.000       0.529        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [2]
IOL_7_10/IFIFO_RADDR[2]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

Data arrival time                                                    0.529        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.088    1000.088                          

IOL_7_10/CLK_IO                                                   1000.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120     999.968                          

Data required time                                                 999.968                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.968                          
Data arrival time                                                   -0.529                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        999.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[0]          tco                    0.476       0.541 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                  net (fanout=8)         0.000       0.541        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [0]
IOL_7_10/IFIFO_RADDR[0]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

Data arrival time                                                    0.541        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.088       0.088                          

IOL_7_10/CLK_IO                                                      0.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.014                          

Data required time                                                   0.014                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.014                          
Data arrival time                                                   -0.541                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[1]          tco                    0.476       0.541 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                  net (fanout=8)         0.000       0.541        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [1]
IOL_7_10/IFIFO_RADDR[1]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

Data arrival time                                                    0.541        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.088       0.088                          

IOL_7_10/CLK_IO                                                      0.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.014                          

Data required time                                                   0.014                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.014                          
Data arrival time                                                   -0.541                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[2]          tco                    0.476       0.541 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                  net (fanout=8)         0.000       0.541        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [2]
IOL_7_10/IFIFO_RADDR[2]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

Data arrival time                                                    0.541        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.088       0.088                          

IOL_7_10/CLK_IO                                                      0.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.014                          

Data required time                                                   0.014                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.014                          
Data arrival time                                                   -0.541                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMS_78_285/CLK                                          0.000       2.669 r      dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK
CLMS_78_285/Q2                    tco                    0.247       2.916 r      dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/Q
                                  net (fanout=6)         0.588       3.504        dvi_encoder_m0/encg/n0q_m[0]/n2
CLMS_78_297/Y0                    td                     0.306       3.810 r      dvi_encoder_m0/encg/un4_decision3_c3/gateop_perm/Z
                                  net (fanout=1)         0.426       4.236        dvi_encoder_m0/encg/un4_decision3_c3_Z
CLMS_78_305/Y1                    td                     0.158       4.394 r      dvi_encoder_m0/encg/un1_decision3[0]/gateop_perm/Z
                                  net (fanout=4)         0.682       5.076        dvi_encoder_m0/encg/N_1100
CLMA_86_312/Y2                    td                     0.218       5.294 r      dvi_encoder_m0/encg/cnt_3_sqmuxa/gateop_perm/Z
                                  net (fanout=8)         0.847       6.141        dvi_encoder_m0/encg/n1q_m_m[0]/n1
CLMA_70_292/Y1                    td                     0.312       6.453 r      dvi_encoder_m0/encg/un1_n1q_m_0_f1[0]/gateop_perm/Z
                                  net (fanout=1)         0.415       6.868        dvi_encoder_m0/encg/un10_4_cry_0/n1
CLMS_66_293/Y0                    td                     0.216       7.084 r      dvi_encoder_m0/encg/un10_4_cry_0/gateop_perm/Z
                                  net (fanout=2)         0.434       7.518        dvi_encoder_m0/encg/un10_4_cry_0_Z
                                                         0.296       7.814 r      dvi_encoder_m0/encg/un10_4_cry_0_0_cin/gateop_A2/Cout
                                                         0.000       7.814        dvi_encoder_m0/encg/un10_4_cry_1/n6
CLMS_66_301/Y3                    td                     0.426       8.240 r      dvi_encoder_m0/encg/un10_4_cry_1/gateop_A2/Y1
                                  net (fanout=2)         0.572       8.812        dvi_encoder_m0/encg/un10_4_Z [2]
CLMA_66_300/COUT                  td                     0.346       9.158 r      dvi_encoder_m0/encg/cnt[2]/opit_0_inv_A2Q21/Cout
                                  net (fanout=1)         0.000       9.158        dvi_encoder_m0/encg/un10_cry_3/n6
CLMA_66_304/CIN                                                            r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/Cin

Data arrival time                                                    9.158        Logic Levels: 8   
                                                                                  Logic: 2.525ns(38.912%), Route: 3.964ns(61.088%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.669    1002.669                          

CLMA_66_304/CLK                                                   1002.669 r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/CLK
Setup time                                              -0.178    1002.491                          

Data required time                                                1002.491                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.491                          
Data arrival time                                                   -9.158                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        993.333                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n0q_m[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_70_264/CLK                                          0.000       2.669 r      dvi_encoder_m0/encr/n0q_m[0]/opit_0_L5Q_perm/CLK
CLMA_70_264/Q2                    tco                    0.247       2.916 r      dvi_encoder_m0/encr/n0q_m[0]/opit_0_L5Q_perm/Q
                                  net (fanout=6)         0.634       3.550        dvi_encoder_m0/encr/n0q_m[0]/n2
CLMA_78_272/Y0                    td                     0.420       3.970 r      dvi_encoder_m0/encr/un4_decision3_c3/gateop_perm/Z
                                  net (fanout=1)         0.497       4.467        dvi_encoder_m0/encr/un4_decision3_c3_Z
CLMA_70_273/Y1                    td                     0.203       4.670 r      dvi_encoder_m0/encr/un1_decision3[0]/gateop_perm/Z
                                  net (fanout=4)         0.659       5.329        dvi_encoder_m0/encr/N_1099
CLMA_78_276/Y0                    td                     0.216       5.545 r      dvi_encoder_m0/encr/cnt_3_sqmuxa/gateop_perm/Z
                                  net (fanout=8)         0.428       5.973        dvi_encoder_m0/encr/n1q_m_m[0]/n1
CLMS_78_269/Y1                    td                     0.203       6.176 r      dvi_encoder_m0/encr/un1_n1q_m_0_f1[0]/gateop_perm/Z
                                  net (fanout=1)         0.260       6.436        dvi_encoder_m0/encr/un10_4_cry_0/n1
CLMS_78_269/Y0                    td                     0.216       6.652 r      dvi_encoder_m0/encr/un10_4_cry_0/gateop_perm/Z
                                  net (fanout=2)         0.752       7.404        dvi_encoder_m0/encr/un10_4_cry_0_1
                                                         0.296       7.700 r      dvi_encoder_m0/encr/un10_4_cry_0_0_cin/gateop_A2/Cout
                                                         0.000       7.700        dvi_encoder_m0/encr/un10_4_cry_0_Z
CLMA_82_277/Y3                    td                     0.426       8.126 r      dvi_encoder_m0/encr/un10_4_cry_1/gateop_A2/Y1
                                  net (fanout=2)         0.478       8.604        dvi_encoder_m0/encr/un10_4_Z [2]
CLMA_90_276/COUT                  td                     0.346       8.950 r      dvi_encoder_m0/encr/cnt[2]/opit_0_inv_A2Q21/Cout
                                  net (fanout=1)         0.000       8.950        dvi_encoder_m0/encr/un10_cry_2_Z
CLMA_90_280/CIN                                                            r      dvi_encoder_m0/encr/cnt[4]/opit_0_inv_A2Q21/Cin

Data arrival time                                                    8.950        Logic Levels: 8   
                                                                                  Logic: 2.573ns(40.965%), Route: 3.708ns(59.035%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.669    1002.669                          

CLMA_90_280/CLK                                                   1002.669 r      dvi_encoder_m0/encr/cnt[4]/opit_0_inv_A2Q21/CLK
Setup time                                              -0.178    1002.491                          

Data required time                                                1002.491                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.491                          
Data arrival time                                                   -8.950                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        993.541                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encb/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_54_280/CLK                                          0.000       2.669 r      dvi_encoder_m0/encb/n0q_m[1]/opit_0_L5Q_perm/CLK
CLMA_54_280/Q1                    tco                    0.247       2.916 r      dvi_encoder_m0/encb/n0q_m[1]/opit_0_L5Q_perm/Q
                                  net (fanout=6)         0.432       3.348        dvi_encoder_m0/encb/n0q_m[1]/n2
CLMA_54_288/Y0                    td                     0.420       3.768 r      dvi_encoder_m0/encb/un4_decision3_c3/gateop_perm/Z
                                  net (fanout=1)         0.415       4.183        dvi_encoder_m0/encb/un4_decision3_c3_Z
CLMA_50_289/Y2                    td                     0.218       4.401 r      dvi_encoder_m0/encb/un1_decision3[0]/gateop_perm/Z
                                  net (fanout=4)         0.731       5.132        dvi_encoder_m0/encb/N_1098
CLMA_58_300/Y0                    td                     0.216       5.348 r      dvi_encoder_m0/encb/cnt_3_sqmuxa/gateop_perm/Z
                                  net (fanout=9)         0.605       5.953        dvi_encoder_m0/encb/un8_f1[0]/n1
CLMA_50_289/Y1                    td                     0.427       6.380 r      dvi_encoder_m0/encb/un10_4_axb_0_1/gateop_perm/Z
                                  net (fanout=1)         0.415       6.795        dvi_encoder_m0/encb/un10_4_axb_0/n3
CLMA_50_293/Y0                    td                     0.216       7.011 r      dvi_encoder_m0/encb/un10_4_axb_0/gateop_perm/Z
                                  net (fanout=3)         0.427       7.438        dvi_encoder_m0/encb/un10_4_axb_0_Z
                                                         0.413       7.851 r      dvi_encoder_m0/encb/un10_4_cry_0_0_cin/gateop_A2/Cout
                                                         0.000       7.851        dvi_encoder_m0/encb/un10_4_cry_0_Z
CLMA_50_301/Y2                    td                     0.197       8.048 r      dvi_encoder_m0/encb/un10_4_cry_1/gateop_A2/Y0
                                  net (fanout=2)         0.430       8.478        dvi_encoder_m0/encb/un10_4 [1]
CLMA_42_301/COUT                  td                     0.462       8.940 r      dvi_encoder_m0/encb/cnt[2]/opit_0_inv_A2Q21/Cout
                                  net (fanout=1)         0.000       8.940        dvi_encoder_m0/encb/un10_cry_2_Z
CLMA_42_305/CIN                                                            r      dvi_encoder_m0/encb/cnt[4]/opit_0_inv_A2Q21/Cin

Data arrival time                                                    8.940        Logic Levels: 8   
                                                                                  Logic: 2.816ns(44.905%), Route: 3.455ns(55.095%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.669    1002.669                          

CLMA_42_305/CLK                                                   1002.669 r      dvi_encoder_m0/encb/cnt[4]/opit_0_inv_A2Q21/CLK
Setup time                                              -0.178    1002.491                          

Data required time                                                1002.491                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.491                          
Data arrival time                                                   -8.940                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        993.551                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_angle/timing_gen_xy_m0/i_data_d0[8]/opit_0/CLK
Endpoint    : osd_display_angle/timing_gen_xy_m0/i_data_d1[8]/opit_0/D
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMS_66_241/CLK                                          0.000       2.650 r      osd_display_angle/timing_gen_xy_m0/i_data_d0[8]/opit_0/CLK
CLMS_66_241/Q0                    tco                    0.248       2.898 f      osd_display_angle/timing_gen_xy_m0/i_data_d0[8]/opit_0/Q
                                  net (fanout=1)         0.164       3.062        osd_display_angle/timing_gen_xy_m0/i_data_d0 [8]
CLMS_66_241/AD                                                             f      osd_display_angle/timing_gen_xy_m0/i_data_d1[8]/opit_0/D

Data arrival time                                                    3.062        Logic Levels: 1   
                                                                                  Logic: 0.248ns(60.194%), Route: 0.164ns(39.806%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMS_66_241/CLK                                                      2.650 r      osd_display_angle/timing_gen_xy_m0/i_data_d1[8]/opit_0/CLK
Hold time                                                0.401       3.051                          

Data required time                                                   3.051                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.051                          
Data arrival time                                                   -3.062                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.011                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[5]/opit_0/D
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMA_66_32/CLK                                           0.000       2.650 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
CLMA_66_32/Y2                     tco                    0.249       2.899 f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/Q
                                  net (fanout=1)         0.164       3.063        frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [5]
CLMS_66_33/CD                                                              f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[5]/opit_0/D

Data arrival time                                                    3.063        Logic Levels: 1   
                                                                                  Logic: 0.249ns(60.291%), Route: 0.164ns(39.709%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMS_66_33/CLK                                                       2.650 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[5]/opit_0/CLK
Hold time                                                0.401       3.051                          

Data required time                                                   3.051                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.051                          
Data arrival time                                                   -3.063                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.012                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_angle/timing_gen_xy_m0/i_data_d1[14]/opit_0/CLK
Endpoint    : osd_display_angle/o_data[14]/opit_0/D
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_66_280/CLK                                          0.000       2.669 r      osd_display_angle/timing_gen_xy_m0/i_data_d1[14]/opit_0/CLK
CLMA_66_280/Q1                    tco                    0.248       2.917 f      osd_display_angle/timing_gen_xy_m0/i_data_d1[14]/opit_0/Q
                                  net (fanout=1)         0.272       3.189        osd_display_angle/o_data[14]/n0
CLMS_66_285/M0                                                             f      osd_display_angle/o_data[14]/opit_0/D

Data arrival time                                                    3.189        Logic Levels: 1   
                                                                                  Logic: 0.248ns(47.692%), Route: 0.272ns(52.308%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMS_66_285/CLK                                                      2.669 r      osd_display_angle/o_data[14]/opit_0/CLK
Hold time                                                0.401       3.070                          

Data required time                                                   3.070                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.070                          
Data arrival time                                                   -3.189                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.119                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_58_289/CLK                                          0.000       2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/CLK
CLMA_58_289/Q3                    tco                    0.245       2.914 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/Q
                                  net (fanout=2)         1.434       4.348        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
CLMA_90_320/Y1                    td                     0.235       4.583 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h_i[0]/opit_0/Z
                                  net (fanout=1)         0.944       5.527        dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/ntDI [0]
IOL_151_321/TX_DATA[0]                                                     f      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]

Data arrival time                                                    5.527        Logic Levels: 2   
                                                                                  Logic: 0.480ns(16.795%), Route: 2.378ns(83.205%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.669    1002.669                          

IOL_151_321/CLK_SYS                                               1002.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
Setup time                                              -0.123    1002.546                          

Data required time                                                1002.546                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.546                          
Data arrival time                                                   -5.527                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.019                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[1]
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_66_292/CLK                                          0.000       2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
CLMA_66_292/Q0                    tco                    0.248       2.917 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/Q
                                  net (fanout=2)         1.015       3.932        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0]
CLMA_90_320/Y0                    td                     0.216       4.148 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l_i[0]/opit_0/Z
                                  net (fanout=1)         1.255       5.403        dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/ntDI [1]
IOL_151_321/TX_DATA[1]                                                     r      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[1]

Data arrival time                                                    5.403        Logic Levels: 2   
                                                                                  Logic: 0.464ns(16.971%), Route: 2.270ns(83.029%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.669    1002.669                          

IOL_151_321/CLK_SYS                                               1002.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
Setup time                                              -0.156    1002.513                          

Data required time                                                1002.513                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.513                          
Data arrival time                                                   -5.403                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.110                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_70_284/CLK                                          0.000       2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
CLMA_70_284/Q0                    tco                    0.247       2.916 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/Q
                                  net (fanout=2)         1.675       4.591        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [0]
CLMA_126_332/Y0                   td                     0.251       4.842 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l_i[0]/opit_0/Z
                                  net (fanout=1)         0.499       5.341        dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr6/ntDI [1]
IOL_151_337/TX_DATA[1]                                                     f      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]

Data arrival time                                                    5.341        Logic Levels: 2   
                                                                                  Logic: 0.498ns(18.638%), Route: 2.174ns(81.362%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.669    1002.669                          

IOL_151_337/CLK_SYS                                               1002.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
Setup time                                              -0.123    1002.546                          

Data required time                                                1002.546                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.546                          
Data arrival time                                                   -5.341                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.205                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/D
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_126_300/CLK                                         0.000       2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0_L5Q_perm/CLK
CLMA_126_300/Q0                   tco                    0.248       2.917 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0_L5Q_perm/Q
                                  net (fanout=2)         0.469       3.386        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [3]
CLMS_126_297/M3                                                            f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/D

Data arrival time                                                    3.386        Logic Levels: 1   
                                                                                  Logic: 0.248ns(34.589%), Route: 0.469ns(65.411%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMS_126_297/CLK                                                     2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
Hold time                                                0.401       3.070                          

Data required time                                                   3.070                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.070                          
Data arrival time                                                   -3.386                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.316                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMS_126_297/CLK                                         0.000       2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
CLMS_126_297/Q3                   tco                    0.245       2.914 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/Q
                                  net (fanout=1)         0.519       3.433        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2]
CLMS_126_297/AD                                                            f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D

Data arrival time                                                    3.433        Logic Levels: 1   
                                                                                  Logic: 0.245ns(32.068%), Route: 0.519ns(67.932%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMS_126_297/CLK                                                     2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
Hold time                                                0.401       3.070                          

Data required time                                                   3.070                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.070                          
Data arrival time                                                   -3.433                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.363                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/D
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMS_126_297/CLK                                         0.000       2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
CLMS_126_297/Y0                   tco                    0.249       2.918 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/Q
                                  net (fanout=1)         0.534       3.452        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [1]
CLMS_126_297/M2                                                            f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/D

Data arrival time                                                    3.452        Logic Levels: 1   
                                                                                  Logic: 0.249ns(31.801%), Route: 0.534ns(68.199%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMS_126_297/CLK                                                     2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/CLK
Hold time                                                0.401       3.070                          

Data required time                                                   3.070                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.070                          
Data arrival time                                                   -3.452                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.382                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_to_block/state_cnt[11]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_204/CLK                                          0.000       3.911 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
CLMA_82_204/Q1                    tco                    0.247       4.158 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                  net (fanout=19)        1.415       5.573        write_req         
CLMA_86_160/RSCO                  td                     0.140       5.713 r      pixel_to_block/state_cnt[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.713        n371              
CLMA_86_164/RSCO                  td                     0.105       5.818 r      pixel_to_block/state_cnt[6]/opit_0_A2Q21/RSOUT
                                  net (fanout=1)         0.000       5.818        n370              
CLMA_86_168/RSCO                  td                     0.105       5.923 r      pixel_to_block/state_cnt[7]/opit_0_A2Q0/RSOUT
                                  net (fanout=2)         0.000       5.923        n369              
CLMA_86_172/RSCI                                                           r      pixel_to_block/state_cnt[11]/opit_0_L5Q_perm/RS

Data arrival time                                                    5.923        Logic Levels: 4   
                                                                                  Logic: 0.597ns(29.672%), Route: 1.415ns(70.328%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         3.911      13.911                          

CLMA_86_172/CLK                                                     13.911 r      pixel_to_block/state_cnt[11]/opit_0_L5Q_perm/CLK
Recovery time                                           -0.648      13.263                          

Data required time                                                  13.263                          
----------------------------------------------------------------------------------------------------
Data required time                                                  13.263                          
Data arrival time                                                   -5.923                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          7.340                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_to_block/state_cnt[12]/opit_0_A2Q1/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_204/CLK                                          0.000       3.911 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
CLMA_82_204/Q1                    tco                    0.247       4.158 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                  net (fanout=19)        1.415       5.573        write_req         
CLMA_86_160/RSCO                  td                     0.140       5.713 r      pixel_to_block/state_cnt[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.713        n371              
CLMA_86_164/RSCO                  td                     0.105       5.818 r      pixel_to_block/state_cnt[6]/opit_0_A2Q21/RSOUT
                                  net (fanout=1)         0.000       5.818        n370              
CLMA_86_168/RSCO                  td                     0.105       5.923 r      pixel_to_block/state_cnt[7]/opit_0_A2Q0/RSOUT
                                  net (fanout=2)         0.000       5.923        n369              
CLMA_86_172/RSCI                                                           r      pixel_to_block/state_cnt[12]/opit_0_A2Q1/RS

Data arrival time                                                    5.923        Logic Levels: 4   
                                                                                  Logic: 0.597ns(29.672%), Route: 1.415ns(70.328%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         3.911      13.911                          

CLMA_86_172/CLK                                                     13.911 r      pixel_to_block/state_cnt[12]/opit_0_A2Q1/CLK
Recovery time                                           -0.648      13.263                          

Data required time                                                  13.263                          
----------------------------------------------------------------------------------------------------
Data required time                                                  13.263                          
Data arrival time                                                   -5.923                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          7.340                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_to_block/state_cnt[7]/opit_0_A2Q0/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_204/CLK                                          0.000       3.911 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
CLMA_82_204/Q1                    tco                    0.247       4.158 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                  net (fanout=19)        1.415       5.573        write_req         
CLMA_86_160/RSCO                  td                     0.140       5.713 r      pixel_to_block/state_cnt[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.713        n371              
CLMA_86_164/RSCO                  td                     0.105       5.818 r      pixel_to_block/state_cnt[6]/opit_0_A2Q21/RSOUT
                                  net (fanout=1)         0.000       5.818        n370              
CLMA_86_168/RSCI                                                           r      pixel_to_block/state_cnt[7]/opit_0_A2Q0/RS

Data arrival time                                                    5.818        Logic Levels: 3   
                                                                                  Logic: 0.492ns(25.800%), Route: 1.415ns(74.200%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         3.911      13.911                          

CLMA_86_168/CLK                                                     13.911 r      pixel_to_block/state_cnt[7]/opit_0_A2Q0/CLK
Recovery time                                           -0.648      13.263                          

Data required time                                                  13.263                          
----------------------------------------------------------------------------------------------------
Data required time                                                  13.263                          
Data arrival time                                                   -5.818                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          7.445                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_to_block/wr_in_en_d1/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_204/CLK                                          0.000       3.911 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
CLMA_82_204/Q1                    tco                    0.248       4.159 f      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                  net (fanout=19)        0.315       4.474        write_req         
CLMS_78_209/RS                                                             f      pixel_to_block/wr_in_en_d1/opit_0/RS

Data arrival time                                                    4.474        Logic Levels: 1   
                                                                                  Logic: 0.248ns(44.050%), Route: 0.315ns(55.950%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMS_78_209/CLK                                                      3.911 r      pixel_to_block/wr_in_en_d1/opit_0/CLK
Removal time                                            -0.232       3.679                          

Data required time                                                   3.679                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.679                          
Data arrival time                                                   -4.474                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.795                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_to_block/state_cnt[6]/opit_0_A2Q21/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_204/CLK                                          0.000       3.911 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
CLMA_82_204/Q1                    tco                    0.248       4.159 f      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                  net (fanout=19)        1.209       5.368        write_req         
CLMA_86_160/RSCO                  td                     0.153       5.521 f      pixel_to_block/state_cnt[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.521        n371              
CLMA_86_164/RSCI                                                           f      pixel_to_block/state_cnt[6]/opit_0_A2Q21/RS

Data arrival time                                                    5.521        Logic Levels: 2   
                                                                                  Logic: 0.401ns(24.907%), Route: 1.209ns(75.093%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_86_164/CLK                                                      3.911 r      pixel_to_block/state_cnt[6]/opit_0_A2Q21/CLK
Removal time                                             0.725       4.636                          

Data required time                                                   4.636                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.636                          
Data arrival time                                                   -5.521                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.885                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_to_block/state_cnt[4]/opit_0_A2Q21/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_204/CLK                                          0.000       3.911 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
CLMA_82_204/Q1                    tco                    0.248       4.159 f      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                  net (fanout=19)        1.209       5.368        write_req         
CLMA_86_160/RSCO                  td                     0.153       5.521 f      pixel_to_block/state_cnt[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.521        n371              
CLMA_86_164/RSCI                                                           f      pixel_to_block/state_cnt[4]/opit_0_A2Q21/RS

Data arrival time                                                    5.521        Logic Levels: 2   
                                                                                  Logic: 0.401ns(24.907%), Route: 1.209ns(75.093%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_86_164/CLK                                                      3.911 r      pixel_to_block/state_cnt[4]/opit_0_A2Q21/CLK
Removal time                                             0.725       4.636                          

Data required time                                                   4.636                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.636                          
Data arrival time                                                   -5.521                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.885                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_46_133/CLK                                          0.000       2.252 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMS_46_133/Q0                    tco                    0.247       2.499 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=36)        1.763       4.262        frame_read_write_m0/read_fifo_aclr
CLMA_58_21/RSCO                   td                     0.140       4.402 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[3]/opit_0/RSOUT
                                  net (fanout=1)         0.000       4.402        n39               
CLMA_58_25/RSCO                   td                     0.105       4.507 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RSOUT
                                  net (fanout=3)         0.000       4.507        n38               
CLMA_58_29/RSCO                   td                     0.105       4.612 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[5]/opit_0/RSOUT
                                  net (fanout=2)         0.000       4.612        n37               
CLMA_58_33/RSCO                   td                     0.105       4.717 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[1]/opit_0/RSOUT
                                  net (fanout=1)         0.000       4.717        n36               
CLMA_58_37/RSCO                   td                     0.105       4.822 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       4.822        n35               
CLMA_58_41/RSCO                   td                     0.105       4.927 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       4.927        n34               
CLMA_58_45/RSCO                   td                     0.105       5.032 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_A2Q21/RSOUT
                                  net (fanout=1)         0.000       5.032        n33               
CLMA_58_49/RSCO                   td                     0.105       5.137 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_AQ/RSOUT
                                  net (fanout=1)         0.000       5.137        n32               
CLMA_58_53/RSCI                                                            r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/RS

Data arrival time                                                    5.137        Logic Levels: 9   
                                                                                  Logic: 1.122ns(38.891%), Route: 1.763ns(61.109%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_58_53/CLK                                                    1002.252 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
Recovery time                                           -0.648    1001.604                          

Data required time                                                1001.604                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.604                          
Data arrival time                                                   -5.137                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.467                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[8]/opit_0/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_46_133/CLK                                          0.000       2.252 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMS_46_133/Q0                    tco                    0.247       2.499 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=36)        1.764       4.263        frame_read_write_m0/read_fifo_aclr
CLMS_54_21/RSCO                   td                     0.140       4.403 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=1)         0.000       4.403        n47               
CLMS_54_25/RSCO                   td                     0.105       4.508 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       4.508        n46               
CLMS_54_29/RSCO                   td                     0.105       4.613 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       4.613        n45               
CLMS_54_33/RSCO                   td                     0.105       4.718 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_AQ/RSOUT
                                  net (fanout=1)         0.000       4.718        n44               
CLMS_54_37/RSCI                                                            r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[8]/opit_0/RS

Data arrival time                                                    4.718        Logic Levels: 5   
                                                                                  Logic: 0.702ns(28.467%), Route: 1.764ns(71.533%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMS_54_37/CLK                                                    1002.252 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[8]/opit_0/CLK
Recovery time                                           -0.648    1001.604                          

Data required time                                                1001.604                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.604                          
Data arrival time                                                   -4.718                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.886                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_A2Q21/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_46_133/CLK                                          0.000       2.252 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMS_46_133/Q0                    tco                    0.247       2.499 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=36)        1.764       4.263        frame_read_write_m0/read_fifo_aclr
CLMS_54_21/RSCO                   td                     0.140       4.403 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=1)         0.000       4.403        n47               
CLMS_54_25/RSCO                   td                     0.105       4.508 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       4.508        n46               
CLMS_54_29/RSCO                   td                     0.105       4.613 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       4.613        n45               
CLMS_54_33/RSCI                                                            r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_A2Q21/RS

Data arrival time                                                    4.613        Logic Levels: 4   
                                                                                  Logic: 0.597ns(25.286%), Route: 1.764ns(74.714%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMS_54_33/CLK                                                    1002.252 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_A2Q21/CLK
Recovery time                                           -0.648    1001.604                          

Data required time                                                1001.604                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.604                          
Data arrival time                                                   -4.613                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.991                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_50_224/CLK                                          0.000       2.252 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_50_224/Q0                    tco                    0.248       2.500 f      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=55)        0.454       2.954        frame_read_write_m0/write_fifo_aclr
CLMA_58_217/RSCO                  td                     0.153       3.107 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       3.107        n53               
CLMA_58_221/RSCI                                                           f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/RS

Data arrival time                                                    3.107        Logic Levels: 2   
                                                                                  Logic: 0.401ns(46.901%), Route: 0.454ns(53.099%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_58_221/CLK                                                      2.252 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/CLK
Removal time                                             0.725       2.977                          

Data required time                                                   2.977                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.977                          
Data arrival time                                                   -3.107                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.130                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_A2Q21/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_50_224/CLK                                          0.000       2.252 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_50_224/Q0                    tco                    0.248       2.500 f      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=55)        0.454       2.954        frame_read_write_m0/write_fifo_aclr
CLMA_58_217/RSCO                  td                     0.153       3.107 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       3.107        n53               
CLMA_58_221/RSCI                                                           f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_A2Q21/RS

Data arrival time                                                    3.107        Logic Levels: 2   
                                                                                  Logic: 0.401ns(46.901%), Route: 0.454ns(53.099%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_58_221/CLK                                                      2.252 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_A2Q21/CLK
Removal time                                             0.725       2.977                          

Data required time                                                   2.977                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.977                          
Data arrival time                                                   -3.107                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.130                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_A2Q21/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_50_224/CLK                                          0.000       2.252 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_50_224/Q0                    tco                    0.248       2.500 f      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=55)        0.454       2.954        frame_read_write_m0/write_fifo_aclr
CLMA_58_217/RSCO                  td                     0.153       3.107 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       3.107        n53               
CLMA_58_221/RSCO                  td                     0.103       3.210 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       3.210        n52               
CLMA_58_225/RSCI                                                           f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_A2Q21/RS

Data arrival time                                                    3.210        Logic Levels: 3   
                                                                                  Logic: 0.504ns(52.610%), Route: 0.454ns(47.390%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_58_225/CLK                                                      2.252 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_A2Q21/CLK
Removal time                                             0.725       2.977                          

Data required time                                                   2.977                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.977                          
Data arrival time                                                   -3.210                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.233                          
====================================================================================================

====================================================================================================

Startpoint  : gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_AQ_perm/RS
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_173/CLK                                          0.000       2.252 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
CLMS_38_173/Q0                    tco                    0.247       2.499 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/Q
                                  net (fanout=453)       3.105       5.604        new_frame         
CLMS_126_81/RSCO                  td                     0.140       5.744 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.744        n122              
CLMS_126_85/RSCO                  td                     0.105       5.849 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.849        n121              
CLMS_126_89/RSCI                                                           r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_AQ_perm/RS

Data arrival time                                                    5.849        Logic Levels: 3   
                                                                                  Logic: 0.492ns(13.678%), Route: 3.105ns(86.322%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMS_126_89/CLK                                                   1002.252 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_AQ_perm/CLK
Recovery time                                           -0.648    1001.604                          

Data required time                                                1001.604                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.604                          
Data arrival time                                                   -5.849                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        995.755                          
====================================================================================================

====================================================================================================

Startpoint  : gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/RS
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_173/CLK                                          0.000       2.252 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
CLMS_38_173/Q0                    tco                    0.247       2.499 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/Q
                                  net (fanout=453)       3.105       5.604        new_frame         
CLMS_126_81/RSCO                  td                     0.140       5.744 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.744        n122              
CLMS_126_85/RSCO                  td                     0.105       5.849 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.849        n121              
CLMS_126_89/RSCI                                                           r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/RS

Data arrival time                                                    5.849        Logic Levels: 3   
                                                                                  Logic: 0.492ns(13.678%), Route: 3.105ns(86.322%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMS_126_89/CLK                                                   1002.252 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/CLK
Recovery time                                           -0.648    1001.604                          

Data required time                                                1001.604                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.604                          
Data arrival time                                                   -5.849                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        995.755                          
====================================================================================================

====================================================================================================

Startpoint  : gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/SYN_CTRL.wptr[7]/opit_0_A2Q21/RS
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_173/CLK                                          0.000       2.252 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
CLMS_38_173/Q0                    tco                    0.247       2.499 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/Q
                                  net (fanout=453)       2.954       5.453        new_frame         
CLMA_130_76/RSCO                  td                     0.140       5.593 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RSOUT
                                  net (fanout=1)         0.000       5.593        n120              
CLMA_130_80/RSCO                  td                     0.105       5.698 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/SYN_CTRL.wptr[1]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.698        n119              
CLMA_130_84/RSCO                  td                     0.105       5.803 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/SYN_CTRL.wptr[5]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.803        n118              
CLMA_130_88/RSCI                                                           r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/SYN_CTRL.wptr[7]/opit_0_A2Q21/RS

Data arrival time                                                    5.803        Logic Levels: 4   
                                                                                  Logic: 0.597ns(16.812%), Route: 2.954ns(83.188%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_130_88/CLK                                                   1002.252 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/SYN_CTRL.wptr[7]/opit_0_A2Q21/CLK
Recovery time                                           -0.648    1001.604                          

Data required time                                                1001.604                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.604                          
Data arrival time                                                   -5.803                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        995.801                          
====================================================================================================

====================================================================================================

Startpoint  : gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_read/last_data[30]/opit_0/RS
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_173/CLK                                          0.000       2.252 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
CLMS_38_173/Q0                    tco                    0.248       2.500 f      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/Q
                                  net (fanout=453)       1.099       3.599        new_frame         
CLMA_42_96/RSCO                   td                     0.153       3.752 f      pixel_read/last_data[94]/opit_0/RSOUT
                                  net (fanout=3)         0.000       3.752        n168              
CLMA_42_100/RSCI                                                           f      pixel_read/last_data[30]/opit_0/RS

Data arrival time                                                    3.752        Logic Levels: 2   
                                                                                  Logic: 0.401ns(26.733%), Route: 1.099ns(73.267%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_42_100/CLK                                                      2.252 r      pixel_read/last_data[30]/opit_0/CLK
Removal time                                             0.725       2.977                          

Data required time                                                   2.977                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.977                          
Data arrival time                                                   -3.752                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.775                          
====================================================================================================

====================================================================================================

Startpoint  : gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_read/last_data[46]/opit_0/RS
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_173/CLK                                          0.000       2.252 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
CLMS_38_173/Q0                    tco                    0.248       2.500 f      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/Q
                                  net (fanout=453)       1.099       3.599        new_frame         
CLMA_42_96/RSCO                   td                     0.153       3.752 f      pixel_read/last_data[94]/opit_0/RSOUT
                                  net (fanout=3)         0.000       3.752        n168              
CLMA_42_100/RSCI                                                           f      pixel_read/last_data[46]/opit_0/RS

Data arrival time                                                    3.752        Logic Levels: 2   
                                                                                  Logic: 0.401ns(26.733%), Route: 1.099ns(73.267%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_42_100/CLK                                                      2.252 r      pixel_read/last_data[46]/opit_0/CLK
Removal time                                             0.725       2.977                          

Data required time                                                   2.977                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.977                          
Data arrival time                                                   -3.752                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.775                          
====================================================================================================

====================================================================================================

Startpoint  : gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_read/last_data[14]/opit_0/RS
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_173/CLK                                          0.000       2.252 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
CLMS_38_173/Q0                    tco                    0.248       2.500 f      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/Q
                                  net (fanout=453)       1.099       3.599        new_frame         
CLMA_42_96/RSCO                   td                     0.153       3.752 f      pixel_read/last_data[94]/opit_0/RSOUT
                                  net (fanout=3)         0.000       3.752        n168              
CLMA_42_100/RSCI                                                           f      pixel_read/last_data[14]/opit_0/RS

Data arrival time                                                    3.752        Logic Levels: 2   
                                                                                  Logic: 0.401ns(26.733%), Route: 1.099ns(73.267%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_42_100/CLK                                                      2.252 r      pixel_read/last_data[14]/opit_0/CLK
Removal time                                             0.725       2.977                          

Data required time                                                   2.977                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.977                          
Data arrival time                                                   -3.752                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.775                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[4]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_82_41/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_82_41/Q3                     tco                    0.245       2.497 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=40)        1.797       4.294        u_ipsl_hmemc_top/global_reset
CLMA_126_108/RSCO                 td                     0.153       4.447 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.447        n364              
CLMA_126_112/RSCO                 td                     0.103       4.550 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[2]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.550        n363              
CLMA_126_116/RSCO                 td                     0.103       4.653 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.653        n362              
CLMA_126_120/RSCO                 td                     0.103       4.756 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.756        n361              
CLMA_126_124/RSCO                 td                     0.103       4.859 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[7]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.859        n360              
CLMA_126_128/RSCO                 td                     0.103       4.962 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/RSOUT
                                  net (fanout=6)         0.000       4.962        n359              
CLMA_126_132/RSCI                                                          f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[4]/opit_0_inv/RS

Data arrival time                                                    4.962        Logic Levels: 7   
                                                                                  Logic: 0.913ns(33.690%), Route: 1.797ns(66.310%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_126_132/CLK                                                  1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[4]/opit_0_inv/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.962                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.565                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_82_41/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_82_41/Q3                     tco                    0.245       2.497 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=40)        1.797       4.294        u_ipsl_hmemc_top/global_reset
CLMA_126_108/RSCO                 td                     0.153       4.447 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.447        n364              
CLMA_126_112/RSCO                 td                     0.103       4.550 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[2]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.550        n363              
CLMA_126_116/RSCO                 td                     0.103       4.653 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.653        n362              
CLMA_126_120/RSCO                 td                     0.103       4.756 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.756        n361              
CLMA_126_124/RSCO                 td                     0.103       4.859 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[7]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.859        n360              
CLMA_126_128/RSCO                 td                     0.103       4.962 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/RSOUT
                                  net (fanout=6)         0.000       4.962        n359              
CLMA_126_132/RSCI                                                          f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/RS

Data arrival time                                                    4.962        Logic Levels: 7   
                                                                                  Logic: 0.913ns(33.690%), Route: 1.797ns(66.310%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_126_132/CLK                                                  1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.962                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.565                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_82_41/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_82_41/Q3                     tco                    0.245       2.497 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=40)        1.797       4.294        u_ipsl_hmemc_top/global_reset
CLMA_126_108/RSCO                 td                     0.153       4.447 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.447        n364              
CLMA_126_112/RSCO                 td                     0.103       4.550 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[2]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.550        n363              
CLMA_126_116/RSCO                 td                     0.103       4.653 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.653        n362              
CLMA_126_120/RSCO                 td                     0.103       4.756 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.756        n361              
CLMA_126_124/RSCO                 td                     0.103       4.859 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[7]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.859        n360              
CLMA_126_128/RSCO                 td                     0.103       4.962 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/RSOUT
                                  net (fanout=6)         0.000       4.962        n359              
CLMA_126_132/RSCI                                                          f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/RS

Data arrival time                                                    4.962        Logic Levels: 7   
                                                                                  Logic: 0.913ns(33.690%), Route: 1.797ns(66.310%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_126_132/CLK                                                  1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.962                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.565                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_ddrc_rst/opit_0_inv_L5Q_perm/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_82_41/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_82_41/Q3                     tco                    0.245       2.497 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=40)        0.435       2.932        u_ipsl_hmemc_top/global_reset
CLMA_78_32/RSCO                   td                     0.140       3.072 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=1)         0.000       3.072        n358              
CLMA_78_36/RSCI                                                            r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_ddrc_rst/opit_0_inv_L5Q_perm/RS

Data arrival time                                                    3.072        Logic Levels: 2   
                                                                                  Logic: 0.385ns(46.951%), Route: 0.435ns(53.049%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_78_36/CLK                                                       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_ddrc_rst/opit_0_inv_L5Q_perm/CLK
Removal time                                             0.648       2.900                          

Data required time                                                   2.900                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.900                          
Data arrival time                                                   -3.072                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.172                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_82_41/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_82_41/Q3                     tco                    0.245       2.497 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=40)        0.659       3.156        u_ipsl_hmemc_top/global_reset
CLMS_54_41/RSCO                   td                     0.140       3.296 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                  net (fanout=1)         0.000       3.296        n43               
CLMS_54_45/RSCI                                                            r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/RS

Data arrival time                                                    3.296        Logic Levels: 2   
                                                                                  Logic: 0.385ns(36.877%), Route: 0.659ns(63.123%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_54_45/CLK                                                       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/CLK
Removal time                                             0.648       2.900                          

Data required time                                                   2.900                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.900                          
Data arrival time                                                   -3.296                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.396                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_82_41/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_82_41/Q3                     tco                    0.245       2.497 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=40)        0.313       2.810        u_ipsl_hmemc_top/global_reset
CLMS_78_45/RS                                                              f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

Data arrival time                                                    2.810        Logic Levels: 1   
                                                                                  Logic: 0.245ns(43.907%), Route: 0.313ns(56.093%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_78_45/CLK                                                       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
Removal time                                            -0.232       2.020                          

Data required time                                                   2.020                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.020                          
Data arrival time                                                   -2.810                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.790                          
====================================================================================================

====================================================================================================

Startpoint  : usart_tx_rx/r_tx_pin/opit_0_inv_L5Q_perm/CLK
Endpoint    : tx_pin (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_98_141/CLK                                          0.000       4.339 r      usart_tx_rx/r_tx_pin/opit_0_inv_L5Q_perm/CLK
CLMA_98_141/Q1                    tco                    0.248       4.587 f      usart_tx_rx/r_tx_pin/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         2.487       7.074        led_1             
IOL_151_293/DO                    td                     0.122       7.196 f      tx_pin_obuf/opit_1/O
                                  net (fanout=1)         0.000       7.196        tx_pin_obuf/ntO   
IOBS_152_293/PAD                  td                     2.720       9.916 f      tx_pin_obuf/opit_0/O
                                  net (fanout=1)         0.077       9.993        nt_tx_pin         
D15                                                                        f      tx_pin (port)     

Data arrival time                                                    9.993        Logic Levels: 3   
                                                                                  Logic: 3.090ns(54.652%), Route: 2.564ns(45.348%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Endpoint    : led_2 (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                             0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                    0.968       3.220 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/WREADY_1
                                  net (fanout=7)         0.858       4.078        s00_axi_wready    
CLMA_26_152/Y1                    td                     0.235       4.313 f      u_aq_axi_master/WR_FIFO_RE_0_i/gateop_perm/Z
                                  net (fanout=1)         2.265       6.578        led_2_obuf/n1     
IOL_151_113/DO                    td                     0.122       6.700 f      led_2_obuf/opit_1/O
                                  net (fanout=1)         0.000       6.700        led_2_obuf/ntO    
IOBS_152_113/PAD                  td                     2.720       9.420 f      led_2_obuf/opit_0/O
                                  net (fanout=1)         0.168       9.588        nt_led_2          
V10                                                                        f      led_2 (port)      

Data arrival time                                                    9.588        Logic Levels: 4   
                                                                                  Logic: 4.045ns(55.139%), Route: 3.291ns(44.861%)
====================================================================================================

====================================================================================================

Startpoint  : usart_tx_rx/r_tx_pin/opit_0_inv_L5Q_perm/CLK
Endpoint    : led (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_98_141/CLK                                          0.000       4.339 r      usart_tx_rx/r_tx_pin/opit_0_inv_L5Q_perm/CLK
CLMA_98_141/Q1                    tco                    0.248       4.587 f      usart_tx_rx/r_tx_pin/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         1.160       5.747        led_1             
IOL_151_114/DO                    td                     0.122       5.869 f      led_obuf/opit_1/O 
                                  net (fanout=1)         0.000       5.869        led_obuf/ntO      
IOBD_152_114/PAD                  td                     2.720       8.589 f      led_obuf/opit_0/O 
                                  net (fanout=1)         0.161       8.750        nt_led            
U10                                                                        f      led (port)        

Data arrival time                                                    8.750        Logic Levels: 3   
                                                                                  Logic: 3.090ns(70.052%), Route: 1.321ns(29.948%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


R6                                                       0.000       0.000 f      pad_dq_ch0[2] (port)
                                  net (fanout=1)         0.034       0.034        nt_pad_dq_ch0[2]  
IOBD_0_14/DIN                     td                     0.580       0.614 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_05_dut/opit_0/O
                                  net (fanout=1)         0.000       0.614        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_05_dut/ntI
IOL_7_14/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.614        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.463%), Route: 0.034ns(5.537%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


T6                                                       0.000       0.000 f      pad_dq_ch0[1] (port)
                                  net (fanout=1)         0.035       0.035        nt_pad_dq_ch0[1]  
IOBS_0_13/DIN                     td                     0.580       0.615 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_04_dut/opit_0/O
                                  net (fanout=1)         0.000       0.615        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_04_dut/ntI
IOL_7_13/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.615        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.309%), Route: 0.035ns(5.691%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


P6                                                       0.000       0.000 f      pad_dq_ch0[7] (port)
                                  net (fanout=1)         0.036       0.036        nt_pad_dq_ch0[7]  
IOBS_0_37/DIN                     td                     0.580       0.616 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_12_dut/opit_0/O
                                  net (fanout=1)         0.000       0.616        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_12_dut/ntI
IOL_7_37/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.616        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.156%), Route: 0.036ns(5.844%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 15.000 sec
Action report_timing: CPU time elapsed is 13.078 sec
Current time: Fri Nov 22 14:39:25 2019
Action report_timing: Peak memory pool usage is 482,533,376 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Nov 22 14:39:26 2019
Compiling architecture definition.
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling common defs.
Compiling common devices.
Building architecture model.
Loading device packaging model 'BG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 4.265625 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/generate_bitstream/top.sbit"
Generate programming file takes 32.921875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 39.000 sec
Action gen_bit_stream: CPU time elapsed is 37.234 sec
Current time: Fri Nov 22 14:40:05 2019
Action gen_bit_stream: Peak memory pool usage is 483,430,400 bytes
Process "Generate Bitstream" done.
W: Public 1027: Error occurs in third party tool. Error information is "libpng warning: iCCP: cHRM chunk does not match sRGB
" .
Process exit normally.
