library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity testbench is
end testbench;

architecture behaviour of testbench is

component flashingDigits 
port(	CLOCK_50 : IN STD_LOGIC;
	resetting : in STD_LOGIC;
	HEX0 : out std_logic_vector(6 downto 0)
);
end component;

signal reset,clk: std_logic;
signal count:std_logic_vector(6 downto 0);

begin
FD: flashingDigits port map (CLOCK_50 => clk, resetting=>reset, HEX0 => count);
 
process
begin
     clk <= '0';
     wait for 10 ns;
     clk <= '1';
     wait for 10 ns;
end process;

process
begin        
	wait for 20 ns;    
	reset <= '1';
	wait for 20 ns;    
	treset <= '0';
	wait for 180 ns;
	reset <='1';
	wait for 10 ns;

end process;
end behaviour;
