INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/home/vey/Xilinx_2017/Vivado/2017.4/lnx64/tools/gcc/bin/g++"
   Compiling ctv_colour_tb.cpp_pre.cpp.tb.cpp
   Compiling ctv_colour.cpp_pre.cpp.tb.cpp
   Compiling apatb_image_filter.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/vey/Xilinx_2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/vey/Xilinx_2017/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_image_filter_top glbl -prj image_filter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver --initfile /home/vey/Xilinx_2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s image_filter 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/CvtColor_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CvtColor_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/image_filter_mac_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_filter_mac_cud_DSP48_1
INFO: [VRFC 10-311] analyzing module image_filter_mac_cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/fifo_w32_d1_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d1_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/AESL_axi_s_OUTPUT_STREAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_OUTPUT_STREAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/start_for_CvtColoeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_CvtColoeOg_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_CvtColoeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/CvtColor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CvtColor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/fifo_w8_d1_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w8_d1_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/Mat2AXIvideo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat2AXIvideo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/start_for_CvtColog8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_CvtColog8j_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_CvtColog8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/image_filter.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_image_filter_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/image_filter_mac_dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_filter_mac_dEe_DSP48_2
INFO: [VRFC 10-311] analyzing module image_filter_mac_dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/AESL_axi_s_INPUT_STREAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_INPUT_STREAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/image_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/AXIvideo2Mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIvideo2Mat
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/fifo_w32_d3_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d3_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d3_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/Block_Mat_exit57_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Mat_exit57_pro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/fifo_w32_d4_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d4_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d4_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/start_for_Mat2AXIfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Mat2AXIfYi_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Mat2AXIfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/image_filter_mul_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_filter_mul_bkb_DSP48_0
INFO: [VRFC 10-311] analyzing module image_filter_mul_bkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Block_Mat_exit57_pro
Compiling module xil_defaultlib.AXIvideo2Mat
Compiling module xil_defaultlib.image_filter_mul_bkb_DSP48_0
Compiling module xil_defaultlib.image_filter_mul_bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.image_filter_mac_cud_DSP48_1
Compiling module xil_defaultlib.image_filter_mac_cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.image_filter_mac_dEe_DSP48_2
Compiling module xil_defaultlib.image_filter_mac_dEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.CvtColor_1
Compiling module xil_defaultlib.CvtColor
Compiling module xil_defaultlib.Mat2AXIvideo
Compiling module xil_defaultlib.fifo_w32_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d1_A
Compiling module xil_defaultlib.fifo_w32_d3_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d3_A
Compiling module xil_defaultlib.fifo_w32_d4_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d4_A
Compiling module xil_defaultlib.fifo_w8_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w8_d1_A
Compiling module xil_defaultlib.start_for_CvtColoeOg_shiftReg
Compiling module xil_defaultlib.start_for_CvtColoeOg
Compiling module xil_defaultlib.start_for_Mat2AXIfYi_shiftReg
Compiling module xil_defaultlib.start_for_Mat2AXIfYi
Compiling module xil_defaultlib.start_for_CvtColog8j_shiftReg
Compiling module xil_defaultlib.start_for_CvtColog8j
Compiling module xil_defaultlib.image_filter
Compiling module xil_defaultlib.fifo(DEPTH=921600,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=921600,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=921600,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_INPUT_STREAM
Compiling module xil_defaultlib.AESL_axi_s_OUTPUT_STREAM
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_image_filter_top
Compiling module work.glbl
Built simulation snapshot image_filter

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/xsim.dir/image_filter/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 16 12:16:15 2022...

****** xsim v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/image_filter/xsim_script.tcl
# xsim {image_filter} -autoloadwcfg -tclbatch {image_filter.tcl}
Vivado Simulator 2017.4
Time resolution is 1 ps
source image_filter.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "9266615000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 9266655 ns : File "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/image_filter.autotb.v" Line 480
run: Time (s): cpu = 00:00:00.02 ; elapsed = 00:01:42 . Memory (MB): peak = 1125.668 ; gain = 0.000 ; free physical = 156 ; free virtual = 4776
## quit
INFO: [Common 17-206] Exiting xsim at Tue Aug 16 12:18:10 2022...
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
