// Seed: 2633146768
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign id_3 = 1'b0 < id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_4(
      .id_0(1), .id_1(1)
  );
  assign id_2 = id_1;
  module_0(
      id_2, id_2, id_2, id_3
  );
  logic [7:0] id_5;
  final @(negedge id_5[1]);
  wire id_6;
endmodule
