
Spin_a_Motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077e4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  08007974  08007974  00008974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007dc4  08007dc4  00009088  2**0
                  CONTENTS
  4 .ARM          00000008  08007dc4  08007dc4  00008dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007dcc  08007dcc  00009088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007dcc  08007dcc  00008dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007dd0  08007dd0  00008dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08007dd4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000400  20000088  08007e5c  00009088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000488  08007e5c  00009488  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011c39  00000000  00000000  000090b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002705  00000000  00000000  0001acf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001038  00000000  00000000  0001d3f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cac  00000000  00000000  0001e430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000280df  00000000  00000000  0001f0dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013ca5  00000000  00000000  000471bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4c34  00000000  00000000  0005ae60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014fa94  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fd0  00000000  00000000  0014fad8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00154aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800795c 	.word	0x0800795c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0800795c 	.word	0x0800795c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <task1>:
static void MX_TIM3_Init(void);
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */

// Task 1 - KEY INPUTS
void task1(void) {
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
	static int currentState = 0;
	static char print_buff[150];
	static int n;

	// Task 0 - INIT
	if (currentState == 0) {
 8000576:	4b4f      	ldr	r3, [pc, #316]	@ (80006b4 <task1+0x144>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	2b00      	cmp	r3, #0
 800057c:	d11c      	bne.n	80005b8 <task1+0x48>

		printf("Task 1, State 0\n");
 800057e:	484e      	ldr	r0, [pc, #312]	@ (80006b8 <task1+0x148>)
 8000580:	f005 fd0c 	bl	8005f9c <puts>

		//set up the first receive
		HAL_UART_Receive_IT(&huart2, (uint8_t*)&char_in,1);
 8000584:	2201      	movs	r2, #1
 8000586:	494d      	ldr	r1, [pc, #308]	@ (80006bc <task1+0x14c>)
 8000588:	484d      	ldr	r0, [pc, #308]	@ (80006c0 <task1+0x150>)
 800058a:	f004 f8ed 	bl	8004768 <HAL_UART_Receive_IT>
		currentState = 1;
 800058e:	4b49      	ldr	r3, [pc, #292]	@ (80006b4 <task1+0x144>)
 8000590:	2201      	movs	r2, #1
 8000592:	601a      	str	r2, [r3, #0]

		//initialize buffer with all zeros
		for (int i = 0; i < 20; i++) {
 8000594:	2300      	movs	r3, #0
 8000596:	607b      	str	r3, [r7, #4]
 8000598:	e007      	b.n	80005aa <task1+0x3a>
			buff[i] = 0;
 800059a:	4a4a      	ldr	r2, [pc, #296]	@ (80006c4 <task1+0x154>)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	4413      	add	r3, r2
 80005a0:	2200      	movs	r2, #0
 80005a2:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 20; i++) {
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	3301      	adds	r3, #1
 80005a8:	607b      	str	r3, [r7, #4]
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	2b13      	cmp	r3, #19
 80005ae:	ddf4      	ble.n	800059a <task1+0x2a>
		}
		wait_flag = 0;
 80005b0:	4b45      	ldr	r3, [pc, #276]	@ (80006c8 <task1+0x158>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	601a      	str	r2, [r3, #0]

	else {
		// Invalid state
		currentState = 0; // Reset state
	}
}
 80005b6:	e079      	b.n	80006ac <task1+0x13c>
	else if (currentState == 1) {
 80005b8:	4b3e      	ldr	r3, [pc, #248]	@ (80006b4 <task1+0x144>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	2b01      	cmp	r3, #1
 80005be:	d110      	bne.n	80005e2 <task1+0x72>
		printf("Task 1, State 1\n");
 80005c0:	4842      	ldr	r0, [pc, #264]	@ (80006cc <task1+0x15c>)
 80005c2:	f005 fceb 	bl	8005f9c <puts>
		if(char_flag == 1){
 80005c6:	4b42      	ldr	r3, [pc, #264]	@ (80006d0 <task1+0x160>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	2b01      	cmp	r3, #1
 80005cc:	d16e      	bne.n	80006ac <task1+0x13c>
			currentState = 2;
 80005ce:	4b39      	ldr	r3, [pc, #228]	@ (80006b4 <task1+0x144>)
 80005d0:	2202      	movs	r2, #2
 80005d2:	601a      	str	r2, [r3, #0]
			buff[pos] = char_in;
 80005d4:	4b3f      	ldr	r3, [pc, #252]	@ (80006d4 <task1+0x164>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a38      	ldr	r2, [pc, #224]	@ (80006bc <task1+0x14c>)
 80005da:	7811      	ldrb	r1, [r2, #0]
 80005dc:	4a39      	ldr	r2, [pc, #228]	@ (80006c4 <task1+0x154>)
 80005de:	54d1      	strb	r1, [r2, r3]
}
 80005e0:	e064      	b.n	80006ac <task1+0x13c>
	else if (currentState == 2) {
 80005e2:	4b34      	ldr	r3, [pc, #208]	@ (80006b4 <task1+0x144>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	2b02      	cmp	r3, #2
 80005e8:	d151      	bne.n	800068e <task1+0x11e>
		printf("Task 1, State 1\n");
 80005ea:	4838      	ldr	r0, [pc, #224]	@ (80006cc <task1+0x15c>)
 80005ec:	f005 fcd6 	bl	8005f9c <puts>
		HAL_UART_Transmit(&huart2, (uint8_t*)&char_in,1,1);
 80005f0:	2301      	movs	r3, #1
 80005f2:	2201      	movs	r2, #1
 80005f4:	4931      	ldr	r1, [pc, #196]	@ (80006bc <task1+0x14c>)
 80005f6:	4832      	ldr	r0, [pc, #200]	@ (80006c0 <task1+0x150>)
 80005f8:	f004 f82c 	bl	8004654 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart2, (uint8_t*)&char_in,1);
 80005fc:	2201      	movs	r2, #1
 80005fe:	492f      	ldr	r1, [pc, #188]	@ (80006bc <task1+0x14c>)
 8000600:	482f      	ldr	r0, [pc, #188]	@ (80006c0 <task1+0x150>)
 8000602:	f004 f8b1 	bl	8004768 <HAL_UART_Receive_IT>
		char_flag = 0;
 8000606:	4b32      	ldr	r3, [pc, #200]	@ (80006d0 <task1+0x160>)
 8000608:	2200      	movs	r2, #0
 800060a:	601a      	str	r2, [r3, #0]
		currentState = 1;
 800060c:	4b29      	ldr	r3, [pc, #164]	@ (80006b4 <task1+0x144>)
 800060e:	2201      	movs	r2, #1
 8000610:	601a      	str	r2, [r3, #0]
		pos++;
 8000612:	4b30      	ldr	r3, [pc, #192]	@ (80006d4 <task1+0x164>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	3301      	adds	r3, #1
 8000618:	4a2e      	ldr	r2, [pc, #184]	@ (80006d4 <task1+0x164>)
 800061a:	6013      	str	r3, [r2, #0]
		if (pos>20){
 800061c:	4b2d      	ldr	r3, [pc, #180]	@ (80006d4 <task1+0x164>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	2b14      	cmp	r3, #20
 8000622:	dd2c      	ble.n	800067e <task1+0x10e>
			n = sprintf(print_buff,"\n\rInvalid Entry. Please try again.\n\r",pos);
 8000624:	4b2b      	ldr	r3, [pc, #172]	@ (80006d4 <task1+0x164>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	461a      	mov	r2, r3
 800062a:	492b      	ldr	r1, [pc, #172]	@ (80006d8 <task1+0x168>)
 800062c:	482b      	ldr	r0, [pc, #172]	@ (80006dc <task1+0x16c>)
 800062e:	f005 fcbd 	bl	8005fac <siprintf>
 8000632:	4603      	mov	r3, r0
 8000634:	4a2a      	ldr	r2, [pc, #168]	@ (80006e0 <task1+0x170>)
 8000636:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart2,print_buff,n,400);
 8000638:	4b29      	ldr	r3, [pc, #164]	@ (80006e0 <task1+0x170>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	b29a      	uxth	r2, r3
 800063e:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000642:	4926      	ldr	r1, [pc, #152]	@ (80006dc <task1+0x16c>)
 8000644:	481e      	ldr	r0, [pc, #120]	@ (80006c0 <task1+0x150>)
 8000646:	f004 f805 	bl	8004654 <HAL_UART_Transmit>
			for (int i = 0; i < 20; i++) {
 800064a:	2300      	movs	r3, #0
 800064c:	603b      	str	r3, [r7, #0]
 800064e:	e007      	b.n	8000660 <task1+0xf0>
				buff[i] = 0;
 8000650:	4a1c      	ldr	r2, [pc, #112]	@ (80006c4 <task1+0x154>)
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	4413      	add	r3, r2
 8000656:	2200      	movs	r2, #0
 8000658:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 20; i++) {
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	3301      	adds	r3, #1
 800065e:	603b      	str	r3, [r7, #0]
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	2b13      	cmp	r3, #19
 8000664:	ddf4      	ble.n	8000650 <task1+0xe0>
			pos = 0;
 8000666:	4b1b      	ldr	r3, [pc, #108]	@ (80006d4 <task1+0x164>)
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
			currentState = 1;
 800066c:	4b11      	ldr	r3, [pc, #68]	@ (80006b4 <task1+0x144>)
 800066e:	2201      	movs	r2, #1
 8000670:	601a      	str	r2, [r3, #0]
			char_in = 0;
 8000672:	4b12      	ldr	r3, [pc, #72]	@ (80006bc <task1+0x14c>)
 8000674:	2200      	movs	r2, #0
 8000676:	701a      	strb	r2, [r3, #0]
			wait_flag = 0;
 8000678:	4b13      	ldr	r3, [pc, #76]	@ (80006c8 <task1+0x158>)
 800067a:	2200      	movs	r2, #0
 800067c:	601a      	str	r2, [r3, #0]
		if(wait_flag == 1){
 800067e:	4b12      	ldr	r3, [pc, #72]	@ (80006c8 <task1+0x158>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	2b01      	cmp	r3, #1
 8000684:	d112      	bne.n	80006ac <task1+0x13c>
			currentState = 3;
 8000686:	4b0b      	ldr	r3, [pc, #44]	@ (80006b4 <task1+0x144>)
 8000688:	2203      	movs	r2, #3
 800068a:	601a      	str	r2, [r3, #0]
}
 800068c:	e00e      	b.n	80006ac <task1+0x13c>
	else if (currentState == 3) {
 800068e:	4b09      	ldr	r3, [pc, #36]	@ (80006b4 <task1+0x144>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	2b03      	cmp	r3, #3
 8000694:	d107      	bne.n	80006a6 <task1+0x136>
		if(wait_flag == 0){
 8000696:	4b0c      	ldr	r3, [pc, #48]	@ (80006c8 <task1+0x158>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d106      	bne.n	80006ac <task1+0x13c>
			currentState = 1;
 800069e:	4b05      	ldr	r3, [pc, #20]	@ (80006b4 <task1+0x144>)
 80006a0:	2201      	movs	r2, #1
 80006a2:	601a      	str	r2, [r3, #0]
}
 80006a4:	e002      	b.n	80006ac <task1+0x13c>
		currentState = 0; // Reset state
 80006a6:	4b03      	ldr	r3, [pc, #12]	@ (80006b4 <task1+0x144>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
}
 80006ac:	bf00      	nop
 80006ae:	3708      	adds	r7, #8
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	200001e8 	.word	0x200001e8
 80006b8:	08007974 	.word	0x08007974
 80006bc:	200001dc 	.word	0x200001dc
 80006c0:	2000013c 	.word	0x2000013c
 80006c4:	200001c8 	.word	0x200001c8
 80006c8:	200001e4 	.word	0x200001e4
 80006cc:	08007984 	.word	0x08007984
 80006d0:	200001c4 	.word	0x200001c4
 80006d4:	200001e0 	.word	0x200001e0
 80006d8:	08007994 	.word	0x08007994
 80006dc:	200001ec 	.word	0x200001ec
 80006e0:	20000284 	.word	0x20000284

080006e4 <task2>:


// Task 2 MOTOR AND KEY INTERPRETATION
void task2(void) {
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b088      	sub	sp, #32
 80006e8:	af00      	add	r7, sp, #0
	static char print_buff[150];
	static int n;
	static int duty_int;

	// State 0 - INIT MOTORS
	if (currentState == 0) {
 80006ea:	4b93      	ldr	r3, [pc, #588]	@ (8000938 <task2+0x254>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d134      	bne.n	800075c <task2+0x78>

		printf("Task 2, State 0\n");
 80006f2:	4892      	ldr	r0, [pc, #584]	@ (800093c <task2+0x258>)
 80006f4:	f005 fc52 	bl	8005f9c <puts>

		//start PWM generation for both motors
		start_PWM(&mot1, 1);
 80006f8:	2101      	movs	r1, #1
 80006fa:	4891      	ldr	r0, [pc, #580]	@ (8000940 <task2+0x25c>)
 80006fc:	f000 fc72 	bl	8000fe4 <start_PWM>
		start_PWM(&mot1, 2);
 8000700:	2102      	movs	r1, #2
 8000702:	488f      	ldr	r0, [pc, #572]	@ (8000940 <task2+0x25c>)
 8000704:	f000 fc6e 	bl	8000fe4 <start_PWM>
		start_PWM(&mot2, 1);
 8000708:	2101      	movs	r1, #1
 800070a:	488e      	ldr	r0, [pc, #568]	@ (8000944 <task2+0x260>)
 800070c:	f000 fc6a 	bl	8000fe4 <start_PWM>
		start_PWM(&mot2, 2);
 8000710:	2102      	movs	r1, #2
 8000712:	488c      	ldr	r0, [pc, #560]	@ (8000944 <task2+0x260>)
 8000714:	f000 fc66 	bl	8000fe4 <start_PWM>
		set_duty(&mot1,0);
 8000718:	2100      	movs	r1, #0
 800071a:	4889      	ldr	r0, [pc, #548]	@ (8000940 <task2+0x25c>)
 800071c:	f000 fc80 	bl	8001020 <set_duty>
		set_duty(&mot2,0);
 8000720:	2100      	movs	r1, #0
 8000722:	4888      	ldr	r0, [pc, #544]	@ (8000944 <task2+0x260>)
 8000724:	f000 fc7c 	bl	8001020 <set_duty>
		printf("Task 2, State 1\n");
 8000728:	4887      	ldr	r0, [pc, #540]	@ (8000948 <task2+0x264>)
 800072a:	f005 fc37 	bl	8005f9c <puts>

		n = sprintf(print_buff,"\n\rEnter Motor instructions in the format 'Mnxy' where n is the motor number and xy is the duty cycle in hex.\n\r");
 800072e:	4987      	ldr	r1, [pc, #540]	@ (800094c <task2+0x268>)
 8000730:	4887      	ldr	r0, [pc, #540]	@ (8000950 <task2+0x26c>)
 8000732:	f005 fc3b 	bl	8005fac <siprintf>
 8000736:	4603      	mov	r3, r0
 8000738:	4a86      	ldr	r2, [pc, #536]	@ (8000954 <task2+0x270>)
 800073a:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2,print_buff,n,400);
 800073c:	4b85      	ldr	r3, [pc, #532]	@ (8000954 <task2+0x270>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	b29a      	uxth	r2, r3
 8000742:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000746:	4982      	ldr	r1, [pc, #520]	@ (8000950 <task2+0x26c>)
 8000748:	4883      	ldr	r0, [pc, #524]	@ (8000958 <task2+0x274>)
 800074a:	f003 ff83 	bl	8004654 <HAL_UART_Transmit>

		// Transition to state Always
		currentState = 1;
 800074e:	4b7a      	ldr	r3, [pc, #488]	@ (8000938 <task2+0x254>)
 8000750:	2201      	movs	r2, #1
 8000752:	601a      	str	r2, [r3, #0]
		wait_flag = 0;
 8000754:	4b81      	ldr	r3, [pc, #516]	@ (800095c <task2+0x278>)
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
		currentState = 1;
	} else {
		// Invalid state
		currentState = 1; // Reset state
	}
}
 800075a:	e22a      	b.n	8000bb2 <task2+0x4ce>
	} else if (currentState == 1) {
 800075c:	4b76      	ldr	r3, [pc, #472]	@ (8000938 <task2+0x254>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	2b01      	cmp	r3, #1
 8000762:	d12b      	bne.n	80007bc <task2+0xd8>
		printf("Task 2, State 1\n");
 8000764:	4878      	ldr	r0, [pc, #480]	@ (8000948 <task2+0x264>)
 8000766:	f005 fc19 	bl	8005f9c <puts>
		char check = buff[pos-1];
 800076a:	4b7d      	ldr	r3, [pc, #500]	@ (8000960 <task2+0x27c>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	3b01      	subs	r3, #1
 8000770:	4a7c      	ldr	r2, [pc, #496]	@ (8000964 <task2+0x280>)
 8000772:	5cd3      	ldrb	r3, [r2, r3]
 8000774:	71fb      	strb	r3, [r7, #7]
		if (check == '\r')
 8000776:	79fb      	ldrb	r3, [r7, #7]
 8000778:	2b0d      	cmp	r3, #13
 800077a:	d110      	bne.n	800079e <task2+0xba>
			currentState = 2;
 800077c:	4b6e      	ldr	r3, [pc, #440]	@ (8000938 <task2+0x254>)
 800077e:	2202      	movs	r2, #2
 8000780:	601a      	str	r2, [r3, #0]
			wait_flag = 1;
 8000782:	4b76      	ldr	r3, [pc, #472]	@ (800095c <task2+0x278>)
 8000784:	2201      	movs	r2, #1
 8000786:	601a      	str	r2, [r3, #0]
			pos--;
 8000788:	4b75      	ldr	r3, [pc, #468]	@ (8000960 <task2+0x27c>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	3b01      	subs	r3, #1
 800078e:	4a74      	ldr	r2, [pc, #464]	@ (8000960 <task2+0x27c>)
 8000790:	6013      	str	r3, [r2, #0]
			buff[pos] = 0;
 8000792:	4b73      	ldr	r3, [pc, #460]	@ (8000960 <task2+0x27c>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4a73      	ldr	r2, [pc, #460]	@ (8000964 <task2+0x280>)
 8000798:	2100      	movs	r1, #0
 800079a:	54d1      	strb	r1, [r2, r3]
}
 800079c:	e209      	b.n	8000bb2 <task2+0x4ce>
		else if (check == 0x7F){
 800079e:	79fb      	ldrb	r3, [r7, #7]
 80007a0:	2b7f      	cmp	r3, #127	@ 0x7f
 80007a2:	f040 8206 	bne.w	8000bb2 <task2+0x4ce>
			pos = pos - 2;
 80007a6:	4b6e      	ldr	r3, [pc, #440]	@ (8000960 <task2+0x27c>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	3b02      	subs	r3, #2
 80007ac:	4a6c      	ldr	r2, [pc, #432]	@ (8000960 <task2+0x27c>)
 80007ae:	6013      	str	r3, [r2, #0]
			buff[pos] = 0;
 80007b0:	4b6b      	ldr	r3, [pc, #428]	@ (8000960 <task2+0x27c>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	4a6b      	ldr	r2, [pc, #428]	@ (8000964 <task2+0x280>)
 80007b6:	2100      	movs	r1, #0
 80007b8:	54d1      	strb	r1, [r2, r3]
}
 80007ba:	e1fa      	b.n	8000bb2 <task2+0x4ce>
	else if (currentState == 2) {
 80007bc:	4b5e      	ldr	r3, [pc, #376]	@ (8000938 <task2+0x254>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2b02      	cmp	r3, #2
 80007c2:	f040 819e 	bne.w	8000b02 <task2+0x41e>
		printf("Task 2, State 1\n");
 80007c6:	4860      	ldr	r0, [pc, #384]	@ (8000948 <task2+0x264>)
 80007c8:	f005 fbe8 	bl	8005f9c <puts>
		n = sprintf(print_buff,"\n\rChecking Entry...\n\r");
 80007cc:	4966      	ldr	r1, [pc, #408]	@ (8000968 <task2+0x284>)
 80007ce:	4860      	ldr	r0, [pc, #384]	@ (8000950 <task2+0x26c>)
 80007d0:	f005 fbec 	bl	8005fac <siprintf>
 80007d4:	4603      	mov	r3, r0
 80007d6:	4a5f      	ldr	r2, [pc, #380]	@ (8000954 <task2+0x270>)
 80007d8:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2,print_buff,n,400);
 80007da:	4b5e      	ldr	r3, [pc, #376]	@ (8000954 <task2+0x270>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	b29a      	uxth	r2, r3
 80007e0:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80007e4:	495a      	ldr	r1, [pc, #360]	@ (8000950 <task2+0x26c>)
 80007e6:	485c      	ldr	r0, [pc, #368]	@ (8000958 <task2+0x274>)
 80007e8:	f003 ff34 	bl	8004654 <HAL_UART_Transmit>
		if(buff[0] != 'M'){
 80007ec:	4b5d      	ldr	r3, [pc, #372]	@ (8000964 <task2+0x280>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	2b4d      	cmp	r3, #77	@ 0x4d
 80007f2:	d02a      	beq.n	800084a <task2+0x166>
			n = sprintf(print_buff,"\n\rInvalid char 1 Entry. Entry must be in the format Mnxy.\n\r");
 80007f4:	495d      	ldr	r1, [pc, #372]	@ (800096c <task2+0x288>)
 80007f6:	4856      	ldr	r0, [pc, #344]	@ (8000950 <task2+0x26c>)
 80007f8:	f005 fbd8 	bl	8005fac <siprintf>
 80007fc:	4603      	mov	r3, r0
 80007fe:	4a55      	ldr	r2, [pc, #340]	@ (8000954 <task2+0x270>)
 8000800:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart2,print_buff,n,400);
 8000802:	4b54      	ldr	r3, [pc, #336]	@ (8000954 <task2+0x270>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	b29a      	uxth	r2, r3
 8000808:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800080c:	4950      	ldr	r1, [pc, #320]	@ (8000950 <task2+0x26c>)
 800080e:	4852      	ldr	r0, [pc, #328]	@ (8000958 <task2+0x274>)
 8000810:	f003 ff20 	bl	8004654 <HAL_UART_Transmit>
			for (int i = 0; i < 20; i++) {
 8000814:	2300      	movs	r3, #0
 8000816:	61fb      	str	r3, [r7, #28]
 8000818:	e007      	b.n	800082a <task2+0x146>
				buff[i] = 0;
 800081a:	4a52      	ldr	r2, [pc, #328]	@ (8000964 <task2+0x280>)
 800081c:	69fb      	ldr	r3, [r7, #28]
 800081e:	4413      	add	r3, r2
 8000820:	2200      	movs	r2, #0
 8000822:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 20; i++) {
 8000824:	69fb      	ldr	r3, [r7, #28]
 8000826:	3301      	adds	r3, #1
 8000828:	61fb      	str	r3, [r7, #28]
 800082a:	69fb      	ldr	r3, [r7, #28]
 800082c:	2b13      	cmp	r3, #19
 800082e:	ddf4      	ble.n	800081a <task2+0x136>
			pos = 0;
 8000830:	4b4b      	ldr	r3, [pc, #300]	@ (8000960 <task2+0x27c>)
 8000832:	2200      	movs	r2, #0
 8000834:	601a      	str	r2, [r3, #0]
			currentState = 1;
 8000836:	4b40      	ldr	r3, [pc, #256]	@ (8000938 <task2+0x254>)
 8000838:	2201      	movs	r2, #1
 800083a:	601a      	str	r2, [r3, #0]
			char_in = 0;
 800083c:	4b4c      	ldr	r3, [pc, #304]	@ (8000970 <task2+0x28c>)
 800083e:	2200      	movs	r2, #0
 8000840:	701a      	strb	r2, [r3, #0]
			wait_flag = 0;
 8000842:	4b46      	ldr	r3, [pc, #280]	@ (800095c <task2+0x278>)
 8000844:	2200      	movs	r2, #0
 8000846:	601a      	str	r2, [r3, #0]
}
 8000848:	e1b3      	b.n	8000bb2 <task2+0x4ce>
		else if((buff[1] != '1') && (buff[1] != '2' ) ){
 800084a:	4b46      	ldr	r3, [pc, #280]	@ (8000964 <task2+0x280>)
 800084c:	785b      	ldrb	r3, [r3, #1]
 800084e:	2b31      	cmp	r3, #49	@ 0x31
 8000850:	d02e      	beq.n	80008b0 <task2+0x1cc>
 8000852:	4b44      	ldr	r3, [pc, #272]	@ (8000964 <task2+0x280>)
 8000854:	785b      	ldrb	r3, [r3, #1]
 8000856:	2b32      	cmp	r3, #50	@ 0x32
 8000858:	d02a      	beq.n	80008b0 <task2+0x1cc>
			n = sprintf(print_buff,"\n\rInvalid char 2 Entry. Entry must be in the format 'Mnxy'.\n\r");
 800085a:	4946      	ldr	r1, [pc, #280]	@ (8000974 <task2+0x290>)
 800085c:	483c      	ldr	r0, [pc, #240]	@ (8000950 <task2+0x26c>)
 800085e:	f005 fba5 	bl	8005fac <siprintf>
 8000862:	4603      	mov	r3, r0
 8000864:	4a3b      	ldr	r2, [pc, #236]	@ (8000954 <task2+0x270>)
 8000866:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart2,print_buff,n,400);
 8000868:	4b3a      	ldr	r3, [pc, #232]	@ (8000954 <task2+0x270>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	b29a      	uxth	r2, r3
 800086e:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000872:	4937      	ldr	r1, [pc, #220]	@ (8000950 <task2+0x26c>)
 8000874:	4838      	ldr	r0, [pc, #224]	@ (8000958 <task2+0x274>)
 8000876:	f003 feed 	bl	8004654 <HAL_UART_Transmit>
			for (int i = 0; i < 20; i++) {
 800087a:	2300      	movs	r3, #0
 800087c:	61bb      	str	r3, [r7, #24]
 800087e:	e007      	b.n	8000890 <task2+0x1ac>
				buff[i] = 0;
 8000880:	4a38      	ldr	r2, [pc, #224]	@ (8000964 <task2+0x280>)
 8000882:	69bb      	ldr	r3, [r7, #24]
 8000884:	4413      	add	r3, r2
 8000886:	2200      	movs	r2, #0
 8000888:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 20; i++) {
 800088a:	69bb      	ldr	r3, [r7, #24]
 800088c:	3301      	adds	r3, #1
 800088e:	61bb      	str	r3, [r7, #24]
 8000890:	69bb      	ldr	r3, [r7, #24]
 8000892:	2b13      	cmp	r3, #19
 8000894:	ddf4      	ble.n	8000880 <task2+0x19c>
			pos = 0;
 8000896:	4b32      	ldr	r3, [pc, #200]	@ (8000960 <task2+0x27c>)
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
			currentState = 1;
 800089c:	4b26      	ldr	r3, [pc, #152]	@ (8000938 <task2+0x254>)
 800089e:	2201      	movs	r2, #1
 80008a0:	601a      	str	r2, [r3, #0]
			char_in = 0;
 80008a2:	4b33      	ldr	r3, [pc, #204]	@ (8000970 <task2+0x28c>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	701a      	strb	r2, [r3, #0]
			wait_flag = 0;
 80008a8:	4b2c      	ldr	r3, [pc, #176]	@ (800095c <task2+0x278>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
 80008ae:	e180      	b.n	8000bb2 <task2+0x4ce>
		else if((isdigit(buff[2]) == 0 && isalpha(buff[2]) == 0) || buff[2]>'F'){
 80008b0:	4b2c      	ldr	r3, [pc, #176]	@ (8000964 <task2+0x280>)
 80008b2:	789b      	ldrb	r3, [r3, #2]
 80008b4:	3301      	adds	r3, #1
 80008b6:	4a30      	ldr	r2, [pc, #192]	@ (8000978 <task2+0x294>)
 80008b8:	4413      	add	r3, r2
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	f003 0304 	and.w	r3, r3, #4
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d109      	bne.n	80008d8 <task2+0x1f4>
 80008c4:	4b27      	ldr	r3, [pc, #156]	@ (8000964 <task2+0x280>)
 80008c6:	789b      	ldrb	r3, [r3, #2]
 80008c8:	3301      	adds	r3, #1
 80008ca:	4a2b      	ldr	r2, [pc, #172]	@ (8000978 <task2+0x294>)
 80008cc:	4413      	add	r3, r2
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	f003 0303 	and.w	r3, r3, #3
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d003      	beq.n	80008e0 <task2+0x1fc>
 80008d8:	4b22      	ldr	r3, [pc, #136]	@ (8000964 <task2+0x280>)
 80008da:	789b      	ldrb	r3, [r3, #2]
 80008dc:	2b46      	cmp	r3, #70	@ 0x46
 80008de:	d94f      	bls.n	8000980 <task2+0x29c>
			n = sprintf(print_buff,"\n\rInvalid char 3 Entry. Entry must be in the format 'Mnxy'.\n\r");
 80008e0:	4926      	ldr	r1, [pc, #152]	@ (800097c <task2+0x298>)
 80008e2:	481b      	ldr	r0, [pc, #108]	@ (8000950 <task2+0x26c>)
 80008e4:	f005 fb62 	bl	8005fac <siprintf>
 80008e8:	4603      	mov	r3, r0
 80008ea:	4a1a      	ldr	r2, [pc, #104]	@ (8000954 <task2+0x270>)
 80008ec:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart2,print_buff,n,400);
 80008ee:	4b19      	ldr	r3, [pc, #100]	@ (8000954 <task2+0x270>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	b29a      	uxth	r2, r3
 80008f4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80008f8:	4915      	ldr	r1, [pc, #84]	@ (8000950 <task2+0x26c>)
 80008fa:	4817      	ldr	r0, [pc, #92]	@ (8000958 <task2+0x274>)
 80008fc:	f003 feaa 	bl	8004654 <HAL_UART_Transmit>
			for (int i = 0; i < 20; i++) {
 8000900:	2300      	movs	r3, #0
 8000902:	617b      	str	r3, [r7, #20]
 8000904:	e007      	b.n	8000916 <task2+0x232>
				buff[i] = 0;
 8000906:	4a17      	ldr	r2, [pc, #92]	@ (8000964 <task2+0x280>)
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	4413      	add	r3, r2
 800090c:	2200      	movs	r2, #0
 800090e:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 20; i++) {
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	3301      	adds	r3, #1
 8000914:	617b      	str	r3, [r7, #20]
 8000916:	697b      	ldr	r3, [r7, #20]
 8000918:	2b13      	cmp	r3, #19
 800091a:	ddf4      	ble.n	8000906 <task2+0x222>
			pos = 0;
 800091c:	4b10      	ldr	r3, [pc, #64]	@ (8000960 <task2+0x27c>)
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
			currentState = 1;
 8000922:	4b05      	ldr	r3, [pc, #20]	@ (8000938 <task2+0x254>)
 8000924:	2201      	movs	r2, #1
 8000926:	601a      	str	r2, [r3, #0]
			char_in = 0;
 8000928:	4b11      	ldr	r3, [pc, #68]	@ (8000970 <task2+0x28c>)
 800092a:	2200      	movs	r2, #0
 800092c:	701a      	strb	r2, [r3, #0]
			wait_flag = 0;
 800092e:	4b0b      	ldr	r3, [pc, #44]	@ (800095c <task2+0x278>)
 8000930:	2200      	movs	r2, #0
 8000932:	601a      	str	r2, [r3, #0]
 8000934:	e13d      	b.n	8000bb2 <task2+0x4ce>
 8000936:	bf00      	nop
 8000938:	20000288 	.word	0x20000288
 800093c:	080079bc 	.word	0x080079bc
 8000940:	20000000 	.word	0x20000000
 8000944:	20000010 	.word	0x20000010
 8000948:	080079cc 	.word	0x080079cc
 800094c:	080079dc 	.word	0x080079dc
 8000950:	2000028c 	.word	0x2000028c
 8000954:	20000324 	.word	0x20000324
 8000958:	2000013c 	.word	0x2000013c
 800095c:	200001e4 	.word	0x200001e4
 8000960:	200001e0 	.word	0x200001e0
 8000964:	200001c8 	.word	0x200001c8
 8000968:	08007a4c 	.word	0x08007a4c
 800096c:	08007a64 	.word	0x08007a64
 8000970:	200001dc 	.word	0x200001dc
 8000974:	08007aa0 	.word	0x08007aa0
 8000978:	08007c74 	.word	0x08007c74
 800097c:	08007ae0 	.word	0x08007ae0
		else if((isdigit(buff[3]) == 0 && isalpha(buff[3]) == 0) || buff[3]>'F'){
 8000980:	4b8e      	ldr	r3, [pc, #568]	@ (8000bbc <task2+0x4d8>)
 8000982:	78db      	ldrb	r3, [r3, #3]
 8000984:	3301      	adds	r3, #1
 8000986:	4a8e      	ldr	r2, [pc, #568]	@ (8000bc0 <task2+0x4dc>)
 8000988:	4413      	add	r3, r2
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	f003 0304 	and.w	r3, r3, #4
 8000990:	2b00      	cmp	r3, #0
 8000992:	d109      	bne.n	80009a8 <task2+0x2c4>
 8000994:	4b89      	ldr	r3, [pc, #548]	@ (8000bbc <task2+0x4d8>)
 8000996:	78db      	ldrb	r3, [r3, #3]
 8000998:	3301      	adds	r3, #1
 800099a:	4a89      	ldr	r2, [pc, #548]	@ (8000bc0 <task2+0x4dc>)
 800099c:	4413      	add	r3, r2
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	f003 0303 	and.w	r3, r3, #3
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d003      	beq.n	80009b0 <task2+0x2cc>
 80009a8:	4b84      	ldr	r3, [pc, #528]	@ (8000bbc <task2+0x4d8>)
 80009aa:	78db      	ldrb	r3, [r3, #3]
 80009ac:	2b46      	cmp	r3, #70	@ 0x46
 80009ae:	d92a      	bls.n	8000a06 <task2+0x322>
			n = sprintf(print_buff,"\n\rInvalid char 4 Entry. Entry must be in the format 'Mnxy'.\n\r");
 80009b0:	4984      	ldr	r1, [pc, #528]	@ (8000bc4 <task2+0x4e0>)
 80009b2:	4885      	ldr	r0, [pc, #532]	@ (8000bc8 <task2+0x4e4>)
 80009b4:	f005 fafa 	bl	8005fac <siprintf>
 80009b8:	4603      	mov	r3, r0
 80009ba:	4a84      	ldr	r2, [pc, #528]	@ (8000bcc <task2+0x4e8>)
 80009bc:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart2,print_buff,n,400);
 80009be:	4b83      	ldr	r3, [pc, #524]	@ (8000bcc <task2+0x4e8>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	b29a      	uxth	r2, r3
 80009c4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80009c8:	497f      	ldr	r1, [pc, #508]	@ (8000bc8 <task2+0x4e4>)
 80009ca:	4881      	ldr	r0, [pc, #516]	@ (8000bd0 <task2+0x4ec>)
 80009cc:	f003 fe42 	bl	8004654 <HAL_UART_Transmit>
			for (int i = 0; i < 20; i++) {
 80009d0:	2300      	movs	r3, #0
 80009d2:	613b      	str	r3, [r7, #16]
 80009d4:	e007      	b.n	80009e6 <task2+0x302>
				buff[i] = 0;
 80009d6:	4a79      	ldr	r2, [pc, #484]	@ (8000bbc <task2+0x4d8>)
 80009d8:	693b      	ldr	r3, [r7, #16]
 80009da:	4413      	add	r3, r2
 80009dc:	2200      	movs	r2, #0
 80009de:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 20; i++) {
 80009e0:	693b      	ldr	r3, [r7, #16]
 80009e2:	3301      	adds	r3, #1
 80009e4:	613b      	str	r3, [r7, #16]
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	2b13      	cmp	r3, #19
 80009ea:	ddf4      	ble.n	80009d6 <task2+0x2f2>
			pos = 0;
 80009ec:	4b79      	ldr	r3, [pc, #484]	@ (8000bd4 <task2+0x4f0>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	601a      	str	r2, [r3, #0]
			currentState = 1;
 80009f2:	4b79      	ldr	r3, [pc, #484]	@ (8000bd8 <task2+0x4f4>)
 80009f4:	2201      	movs	r2, #1
 80009f6:	601a      	str	r2, [r3, #0]
			char_in = 0;
 80009f8:	4b78      	ldr	r3, [pc, #480]	@ (8000bdc <task2+0x4f8>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	701a      	strb	r2, [r3, #0]
			wait_flag = 0;
 80009fe:	4b78      	ldr	r3, [pc, #480]	@ (8000be0 <task2+0x4fc>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	601a      	str	r2, [r3, #0]
 8000a04:	e0d5      	b.n	8000bb2 <task2+0x4ce>
		else if(buff[4]!= 0){
 8000a06:	4b6d      	ldr	r3, [pc, #436]	@ (8000bbc <task2+0x4d8>)
 8000a08:	791b      	ldrb	r3, [r3, #4]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d02a      	beq.n	8000a64 <task2+0x380>
			n = sprintf(print_buff,"\n\rEntry too long. Entry must be in the format 'Mnxy'.\n\r");
 8000a0e:	4975      	ldr	r1, [pc, #468]	@ (8000be4 <task2+0x500>)
 8000a10:	486d      	ldr	r0, [pc, #436]	@ (8000bc8 <task2+0x4e4>)
 8000a12:	f005 facb 	bl	8005fac <siprintf>
 8000a16:	4603      	mov	r3, r0
 8000a18:	4a6c      	ldr	r2, [pc, #432]	@ (8000bcc <task2+0x4e8>)
 8000a1a:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart2,print_buff,n,400);
 8000a1c:	4b6b      	ldr	r3, [pc, #428]	@ (8000bcc <task2+0x4e8>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	b29a      	uxth	r2, r3
 8000a22:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000a26:	4968      	ldr	r1, [pc, #416]	@ (8000bc8 <task2+0x4e4>)
 8000a28:	4869      	ldr	r0, [pc, #420]	@ (8000bd0 <task2+0x4ec>)
 8000a2a:	f003 fe13 	bl	8004654 <HAL_UART_Transmit>
			for (int i = 0; i < 20; i++) {
 8000a2e:	2300      	movs	r3, #0
 8000a30:	60fb      	str	r3, [r7, #12]
 8000a32:	e007      	b.n	8000a44 <task2+0x360>
				buff[i] = 0;
 8000a34:	4a61      	ldr	r2, [pc, #388]	@ (8000bbc <task2+0x4d8>)
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	4413      	add	r3, r2
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 20; i++) {
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	3301      	adds	r3, #1
 8000a42:	60fb      	str	r3, [r7, #12]
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	2b13      	cmp	r3, #19
 8000a48:	ddf4      	ble.n	8000a34 <task2+0x350>
			pos = 0;
 8000a4a:	4b62      	ldr	r3, [pc, #392]	@ (8000bd4 <task2+0x4f0>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
			currentState = 1;
 8000a50:	4b61      	ldr	r3, [pc, #388]	@ (8000bd8 <task2+0x4f4>)
 8000a52:	2201      	movs	r2, #1
 8000a54:	601a      	str	r2, [r3, #0]
			char_in = 0;
 8000a56:	4b61      	ldr	r3, [pc, #388]	@ (8000bdc <task2+0x4f8>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	701a      	strb	r2, [r3, #0]
			wait_flag = 0;
 8000a5c:	4b60      	ldr	r3, [pc, #384]	@ (8000be0 <task2+0x4fc>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	601a      	str	r2, [r3, #0]
}
 8000a62:	e0a6      	b.n	8000bb2 <task2+0x4ce>
			n = sprintf(print_buff,"\n\rValid Entry.\n\r");
 8000a64:	4960      	ldr	r1, [pc, #384]	@ (8000be8 <task2+0x504>)
 8000a66:	4858      	ldr	r0, [pc, #352]	@ (8000bc8 <task2+0x4e4>)
 8000a68:	f005 faa0 	bl	8005fac <siprintf>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	4a57      	ldr	r2, [pc, #348]	@ (8000bcc <task2+0x4e8>)
 8000a70:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart2,print_buff,n,400);
 8000a72:	4b56      	ldr	r3, [pc, #344]	@ (8000bcc <task2+0x4e8>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	b29a      	uxth	r2, r3
 8000a78:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000a7c:	4952      	ldr	r1, [pc, #328]	@ (8000bc8 <task2+0x4e4>)
 8000a7e:	4854      	ldr	r0, [pc, #336]	@ (8000bd0 <task2+0x4ec>)
 8000a80:	f003 fde8 	bl	8004654 <HAL_UART_Transmit>
			motor_num = buff[1] - '0';
 8000a84:	4b4d      	ldr	r3, [pc, #308]	@ (8000bbc <task2+0x4d8>)
 8000a86:	785b      	ldrb	r3, [r3, #1]
 8000a88:	3b30      	subs	r3, #48	@ 0x30
 8000a8a:	4a58      	ldr	r2, [pc, #352]	@ (8000bec <task2+0x508>)
 8000a8c:	6013      	str	r3, [r2, #0]
			char duty_str[2] = {buff[2],buff[3]};
 8000a8e:	4b4b      	ldr	r3, [pc, #300]	@ (8000bbc <task2+0x4d8>)
 8000a90:	789b      	ldrb	r3, [r3, #2]
 8000a92:	713b      	strb	r3, [r7, #4]
 8000a94:	4b49      	ldr	r3, [pc, #292]	@ (8000bbc <task2+0x4d8>)
 8000a96:	78db      	ldrb	r3, [r3, #3]
 8000a98:	717b      	strb	r3, [r7, #5]
			sscanf(duty_str, "%x", &duty_int);
 8000a9a:	1d3b      	adds	r3, r7, #4
 8000a9c:	4a54      	ldr	r2, [pc, #336]	@ (8000bf0 <task2+0x50c>)
 8000a9e:	4955      	ldr	r1, [pc, #340]	@ (8000bf4 <task2+0x510>)
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f005 faa3 	bl	8005fec <siscanf>
			if(duty_int >=128){
 8000aa6:	4b52      	ldr	r3, [pc, #328]	@ (8000bf0 <task2+0x50c>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	2b7f      	cmp	r3, #127	@ 0x7f
 8000aac:	dd0a      	ble.n	8000ac4 <task2+0x3e0>
				duty_int ^= 128;
 8000aae:	4b50      	ldr	r3, [pc, #320]	@ (8000bf0 <task2+0x50c>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 8000ab6:	4a4e      	ldr	r2, [pc, #312]	@ (8000bf0 <task2+0x50c>)
 8000ab8:	6013      	str	r3, [r2, #0]
				duty_int -= 128;
 8000aba:	4b4d      	ldr	r3, [pc, #308]	@ (8000bf0 <task2+0x50c>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	3b80      	subs	r3, #128	@ 0x80
 8000ac0:	4a4b      	ldr	r2, [pc, #300]	@ (8000bf0 <task2+0x50c>)
 8000ac2:	6013      	str	r3, [r2, #0]
			duty_int = duty_int*5;
 8000ac4:	4b4a      	ldr	r3, [pc, #296]	@ (8000bf0 <task2+0x50c>)
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	4613      	mov	r3, r2
 8000aca:	009b      	lsls	r3, r3, #2
 8000acc:	4413      	add	r3, r2
 8000ace:	4a48      	ldr	r2, [pc, #288]	@ (8000bf0 <task2+0x50c>)
 8000ad0:	6013      	str	r3, [r2, #0]
			for (int i = 0; i < 20; i++) {
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	60bb      	str	r3, [r7, #8]
 8000ad6:	e007      	b.n	8000ae8 <task2+0x404>
				buff[i] = 0;
 8000ad8:	4a38      	ldr	r2, [pc, #224]	@ (8000bbc <task2+0x4d8>)
 8000ada:	68bb      	ldr	r3, [r7, #8]
 8000adc:	4413      	add	r3, r2
 8000ade:	2200      	movs	r2, #0
 8000ae0:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 20; i++) {
 8000ae2:	68bb      	ldr	r3, [r7, #8]
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	60bb      	str	r3, [r7, #8]
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	2b13      	cmp	r3, #19
 8000aec:	ddf4      	ble.n	8000ad8 <task2+0x3f4>
			pos = 0;
 8000aee:	4b39      	ldr	r3, [pc, #228]	@ (8000bd4 <task2+0x4f0>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
			currentState = 3;
 8000af4:	4b38      	ldr	r3, [pc, #224]	@ (8000bd8 <task2+0x4f4>)
 8000af6:	2203      	movs	r2, #3
 8000af8:	601a      	str	r2, [r3, #0]
			char_in = 0;
 8000afa:	4b38      	ldr	r3, [pc, #224]	@ (8000bdc <task2+0x4f8>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	701a      	strb	r2, [r3, #0]
}
 8000b00:	e057      	b.n	8000bb2 <task2+0x4ce>
	else if (currentState == 3) {
 8000b02:	4b35      	ldr	r3, [pc, #212]	@ (8000bd8 <task2+0x4f4>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	2b03      	cmp	r3, #3
 8000b08:	d14f      	bne.n	8000baa <task2+0x4c6>
		printf("Task 2, State 1\n");
 8000b0a:	483b      	ldr	r0, [pc, #236]	@ (8000bf8 <task2+0x514>)
 8000b0c:	f005 fa46 	bl	8005f9c <puts>
		if(motor_num == 1){
 8000b10:	4b36      	ldr	r3, [pc, #216]	@ (8000bec <task2+0x508>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d120      	bne.n	8000b5a <task2+0x476>
			duty = duty_int;
 8000b18:	4b35      	ldr	r3, [pc, #212]	@ (8000bf0 <task2+0x50c>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a37      	ldr	r2, [pc, #220]	@ (8000bfc <task2+0x518>)
 8000b1e:	6013      	str	r3, [r2, #0]
			set_duty(&mot1,duty);
 8000b20:	4b36      	ldr	r3, [pc, #216]	@ (8000bfc <task2+0x518>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4619      	mov	r1, r3
 8000b26:	4836      	ldr	r0, [pc, #216]	@ (8000c00 <task2+0x51c>)
 8000b28:	f000 fa7a 	bl	8001020 <set_duty>
			n = sprintf(print_buff,"\n\rUpdated Motor 1 to a %d duty cycle\n\r",duty);
 8000b2c:	4b33      	ldr	r3, [pc, #204]	@ (8000bfc <task2+0x518>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	461a      	mov	r2, r3
 8000b32:	4934      	ldr	r1, [pc, #208]	@ (8000c04 <task2+0x520>)
 8000b34:	4824      	ldr	r0, [pc, #144]	@ (8000bc8 <task2+0x4e4>)
 8000b36:	f005 fa39 	bl	8005fac <siprintf>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	4a23      	ldr	r2, [pc, #140]	@ (8000bcc <task2+0x4e8>)
 8000b3e:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart2,print_buff,n,400);
 8000b40:	4b22      	ldr	r3, [pc, #136]	@ (8000bcc <task2+0x4e8>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	b29a      	uxth	r2, r3
 8000b46:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000b4a:	491f      	ldr	r1, [pc, #124]	@ (8000bc8 <task2+0x4e4>)
 8000b4c:	4820      	ldr	r0, [pc, #128]	@ (8000bd0 <task2+0x4ec>)
 8000b4e:	f003 fd81 	bl	8004654 <HAL_UART_Transmit>
			wait_flag = 0;
 8000b52:	4b23      	ldr	r3, [pc, #140]	@ (8000be0 <task2+0x4fc>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	601a      	str	r2, [r3, #0]
 8000b58:	e023      	b.n	8000ba2 <task2+0x4be>
		else if(motor_num == 2){
 8000b5a:	4b24      	ldr	r3, [pc, #144]	@ (8000bec <task2+0x508>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	2b02      	cmp	r3, #2
 8000b60:	d11f      	bne.n	8000ba2 <task2+0x4be>
			duty = duty_int;
 8000b62:	4b23      	ldr	r3, [pc, #140]	@ (8000bf0 <task2+0x50c>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4a25      	ldr	r2, [pc, #148]	@ (8000bfc <task2+0x518>)
 8000b68:	6013      	str	r3, [r2, #0]
			set_duty(&mot2,duty);
 8000b6a:	4b24      	ldr	r3, [pc, #144]	@ (8000bfc <task2+0x518>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4619      	mov	r1, r3
 8000b70:	4825      	ldr	r0, [pc, #148]	@ (8000c08 <task2+0x524>)
 8000b72:	f000 fa55 	bl	8001020 <set_duty>
			n = sprintf(print_buff,"\n\rUpdated Motor 2 to a %d duty cycle\n\r",duty);
 8000b76:	4b21      	ldr	r3, [pc, #132]	@ (8000bfc <task2+0x518>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	461a      	mov	r2, r3
 8000b7c:	4923      	ldr	r1, [pc, #140]	@ (8000c0c <task2+0x528>)
 8000b7e:	4812      	ldr	r0, [pc, #72]	@ (8000bc8 <task2+0x4e4>)
 8000b80:	f005 fa14 	bl	8005fac <siprintf>
 8000b84:	4603      	mov	r3, r0
 8000b86:	4a11      	ldr	r2, [pc, #68]	@ (8000bcc <task2+0x4e8>)
 8000b88:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart2,print_buff,n,400);
 8000b8a:	4b10      	ldr	r3, [pc, #64]	@ (8000bcc <task2+0x4e8>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	b29a      	uxth	r2, r3
 8000b90:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000b94:	490c      	ldr	r1, [pc, #48]	@ (8000bc8 <task2+0x4e4>)
 8000b96:	480e      	ldr	r0, [pc, #56]	@ (8000bd0 <task2+0x4ec>)
 8000b98:	f003 fd5c 	bl	8004654 <HAL_UART_Transmit>
			wait_flag = 0;
 8000b9c:	4b10      	ldr	r3, [pc, #64]	@ (8000be0 <task2+0x4fc>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	601a      	str	r2, [r3, #0]
		currentState = 1;
 8000ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd8 <task2+0x4f4>)
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	601a      	str	r2, [r3, #0]
}
 8000ba8:	e003      	b.n	8000bb2 <task2+0x4ce>
		currentState = 1; // Reset state
 8000baa:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd8 <task2+0x4f4>)
 8000bac:	2201      	movs	r2, #1
 8000bae:	601a      	str	r2, [r3, #0]
}
 8000bb0:	e7ff      	b.n	8000bb2 <task2+0x4ce>
 8000bb2:	bf00      	nop
 8000bb4:	3720      	adds	r7, #32
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	200001c8 	.word	0x200001c8
 8000bc0:	08007c74 	.word	0x08007c74
 8000bc4:	08007b20 	.word	0x08007b20
 8000bc8:	2000028c 	.word	0x2000028c
 8000bcc:	20000324 	.word	0x20000324
 8000bd0:	2000013c 	.word	0x2000013c
 8000bd4:	200001e0 	.word	0x200001e0
 8000bd8:	20000288 	.word	0x20000288
 8000bdc:	200001dc 	.word	0x200001dc
 8000be0:	200001e4 	.word	0x200001e4
 8000be4:	08007b60 	.word	0x08007b60
 8000be8:	08007b98 	.word	0x08007b98
 8000bec:	20000328 	.word	0x20000328
 8000bf0:	2000032c 	.word	0x2000032c
 8000bf4:	08007bac 	.word	0x08007bac
 8000bf8:	080079cc 	.word	0x080079cc
 8000bfc:	20000330 	.word	0x20000330
 8000c00:	20000000 	.word	0x20000000
 8000c04:	08007bb0 	.word	0x08007bb0
 8000c08:	20000010 	.word	0x20000010
 8000c0c:	08007bd8 	.word	0x08007bd8

08000c10 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000c14:	f000 fdad 	bl	8001772 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000c18:	f000 f80e 	bl	8000c38 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000c1c:	f000 f994 	bl	8000f48 <MX_GPIO_Init>
	MX_TIM2_Init();
 8000c20:	f000 f85c 	bl	8000cdc <MX_TIM2_Init>
	MX_TIM3_Init();
 8000c24:	f000 f8dc 	bl	8000de0 <MX_TIM3_Init>
	MX_USART2_UART_Init();
 8000c28:	f000 f95e 	bl	8000ee8 <MX_USART2_UART_Init>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		// Execute task 1
		task1();
 8000c2c:	f7ff fca0 	bl	8000570 <task1>

		// Execute task 2
		task2();
 8000c30:	f7ff fd58 	bl	80006e4 <task2>
		task1();
 8000c34:	bf00      	nop
 8000c36:	e7f9      	b.n	8000c2c <main+0x1c>

08000c38 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b096      	sub	sp, #88	@ 0x58
 8000c3c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c3e:	f107 0314 	add.w	r3, r7, #20
 8000c42:	2244      	movs	r2, #68	@ 0x44
 8000c44:	2100      	movs	r1, #0
 8000c46:	4618      	mov	r0, r3
 8000c48:	f005 fad4 	bl	80061f4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c4c:	463b      	mov	r3, r7
 8000c4e:	2200      	movs	r2, #0
 8000c50:	601a      	str	r2, [r3, #0]
 8000c52:	605a      	str	r2, [r3, #4]
 8000c54:	609a      	str	r2, [r3, #8]
 8000c56:	60da      	str	r2, [r3, #12]
 8000c58:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c5a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000c5e:	f001 f945 	bl	8001eec <HAL_PWREx_ControlVoltageScaling>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <SystemClock_Config+0x34>
	{
		Error_Handler();
 8000c68:	f000 f9b6 	bl	8000fd8 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000c6c:	2310      	movs	r3, #16
 8000c6e:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c70:	2301      	movs	r3, #1
 8000c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8000c74:	2300      	movs	r3, #0
 8000c76:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000c78:	2360      	movs	r3, #96	@ 0x60
 8000c7a:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000c80:	2301      	movs	r3, #1
 8000c82:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000c84:	2301      	movs	r3, #1
 8000c86:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 40;
 8000c88:	2328      	movs	r3, #40	@ 0x28
 8000c8a:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000c8c:	2307      	movs	r3, #7
 8000c8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c90:	2302      	movs	r3, #2
 8000c92:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c94:	2302      	movs	r3, #2
 8000c96:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c98:	f107 0314 	add.w	r3, r7, #20
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f001 f97b 	bl	8001f98 <HAL_RCC_OscConfig>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <SystemClock_Config+0x74>
	{
		Error_Handler();
 8000ca8:	f000 f996 	bl	8000fd8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cac:	230f      	movs	r3, #15
 8000cae:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000cc0:	463b      	mov	r3, r7
 8000cc2:	2104      	movs	r1, #4
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f001 fd43 	bl	8002750 <HAL_RCC_ClockConfig>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <SystemClock_Config+0x9c>
	{
		Error_Handler();
 8000cd0:	f000 f982 	bl	8000fd8 <Error_Handler>
	}
}
 8000cd4:	bf00      	nop
 8000cd6:	3758      	adds	r7, #88	@ 0x58
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}

08000cdc <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b08e      	sub	sp, #56	@ 0x38
 8000ce0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ce2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	605a      	str	r2, [r3, #4]
 8000cec:	609a      	str	r2, [r3, #8]
 8000cee:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cf0:	f107 031c 	add.w	r3, r7, #28
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	601a      	str	r2, [r3, #0]
 8000cf8:	605a      	str	r2, [r3, #4]
 8000cfa:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8000cfc:	463b      	mov	r3, r7
 8000cfe:	2200      	movs	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	605a      	str	r2, [r3, #4]
 8000d04:	609a      	str	r2, [r3, #8]
 8000d06:	60da      	str	r2, [r3, #12]
 8000d08:	611a      	str	r2, [r3, #16]
 8000d0a:	615a      	str	r2, [r3, #20]
 8000d0c:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000d0e:	4b33      	ldr	r3, [pc, #204]	@ (8000ddc <MX_TIM2_Init+0x100>)
 8000d10:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d14:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8000d16:	4b31      	ldr	r3, [pc, #196]	@ (8000ddc <MX_TIM2_Init+0x100>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d1c:	4b2f      	ldr	r3, [pc, #188]	@ (8000ddc <MX_TIM2_Init+0x100>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 1599;
 8000d22:	4b2e      	ldr	r3, [pc, #184]	@ (8000ddc <MX_TIM2_Init+0x100>)
 8000d24:	f240 623f 	movw	r2, #1599	@ 0x63f
 8000d28:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d2a:	4b2c      	ldr	r3, [pc, #176]	@ (8000ddc <MX_TIM2_Init+0x100>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d30:	4b2a      	ldr	r3, [pc, #168]	@ (8000ddc <MX_TIM2_Init+0x100>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d36:	4829      	ldr	r0, [pc, #164]	@ (8000ddc <MX_TIM2_Init+0x100>)
 8000d38:	f002 fbea 	bl	8003510 <HAL_TIM_Base_Init>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_TIM2_Init+0x6a>
	{
		Error_Handler();
 8000d42:	f000 f949 	bl	8000fd8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d4c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d50:	4619      	mov	r1, r3
 8000d52:	4822      	ldr	r0, [pc, #136]	@ (8000ddc <MX_TIM2_Init+0x100>)
 8000d54:	f002 feae 	bl	8003ab4 <HAL_TIM_ConfigClockSource>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <MX_TIM2_Init+0x86>
	{
		Error_Handler();
 8000d5e:	f000 f93b 	bl	8000fd8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d62:	481e      	ldr	r0, [pc, #120]	@ (8000ddc <MX_TIM2_Init+0x100>)
 8000d64:	f002 fc2b 	bl	80035be <HAL_TIM_PWM_Init>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_TIM2_Init+0x96>
	{
		Error_Handler();
 8000d6e:	f000 f933 	bl	8000fd8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d72:	2300      	movs	r3, #0
 8000d74:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d76:	2300      	movs	r3, #0
 8000d78:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d7a:	f107 031c 	add.w	r3, r7, #28
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4816      	ldr	r0, [pc, #88]	@ (8000ddc <MX_TIM2_Init+0x100>)
 8000d82:	f003 fb91 	bl	80044a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_TIM2_Init+0xb4>
	{
		Error_Handler();
 8000d8c:	f000 f924 	bl	8000fd8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d90:	2360      	movs	r3, #96	@ 0x60
 8000d92:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 640;
 8000d94:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000d98:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000da2:	463b      	mov	r3, r7
 8000da4:	2200      	movs	r2, #0
 8000da6:	4619      	mov	r1, r3
 8000da8:	480c      	ldr	r0, [pc, #48]	@ (8000ddc <MX_TIM2_Init+0x100>)
 8000daa:	f002 fd6f 	bl	800388c <HAL_TIM_PWM_ConfigChannel>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_TIM2_Init+0xdc>
	{
		Error_Handler();
 8000db4:	f000 f910 	bl	8000fd8 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000db8:	463b      	mov	r3, r7
 8000dba:	2204      	movs	r2, #4
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4807      	ldr	r0, [pc, #28]	@ (8000ddc <MX_TIM2_Init+0x100>)
 8000dc0:	f002 fd64 	bl	800388c <HAL_TIM_PWM_ConfigChannel>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_TIM2_Init+0xf2>
	{
		Error_Handler();
 8000dca:	f000 f905 	bl	8000fd8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8000dce:	4803      	ldr	r0, [pc, #12]	@ (8000ddc <MX_TIM2_Init+0x100>)
 8000dd0:	f000 faf8 	bl	80013c4 <HAL_TIM_MspPostInit>

}
 8000dd4:	bf00      	nop
 8000dd6:	3738      	adds	r7, #56	@ 0x38
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	200000a4 	.word	0x200000a4

08000de0 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b08e      	sub	sp, #56	@ 0x38
 8000de4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000de6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]
 8000dee:	605a      	str	r2, [r3, #4]
 8000df0:	609a      	str	r2, [r3, #8]
 8000df2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000df4:	f107 031c 	add.w	r3, r7, #28
 8000df8:	2200      	movs	r2, #0
 8000dfa:	601a      	str	r2, [r3, #0]
 8000dfc:	605a      	str	r2, [r3, #4]
 8000dfe:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8000e00:	463b      	mov	r3, r7
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	605a      	str	r2, [r3, #4]
 8000e08:	609a      	str	r2, [r3, #8]
 8000e0a:	60da      	str	r2, [r3, #12]
 8000e0c:	611a      	str	r2, [r3, #16]
 8000e0e:	615a      	str	r2, [r3, #20]
 8000e10:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8000e12:	4b33      	ldr	r3, [pc, #204]	@ (8000ee0 <MX_TIM3_Init+0x100>)
 8000e14:	4a33      	ldr	r2, [pc, #204]	@ (8000ee4 <MX_TIM3_Init+0x104>)
 8000e16:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8000e18:	4b31      	ldr	r3, [pc, #196]	@ (8000ee0 <MX_TIM3_Init+0x100>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e1e:	4b30      	ldr	r3, [pc, #192]	@ (8000ee0 <MX_TIM3_Init+0x100>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1599;
 8000e24:	4b2e      	ldr	r3, [pc, #184]	@ (8000ee0 <MX_TIM3_Init+0x100>)
 8000e26:	f240 623f 	movw	r2, #1599	@ 0x63f
 8000e2a:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e2c:	4b2c      	ldr	r3, [pc, #176]	@ (8000ee0 <MX_TIM3_Init+0x100>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e32:	4b2b      	ldr	r3, [pc, #172]	@ (8000ee0 <MX_TIM3_Init+0x100>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e38:	4829      	ldr	r0, [pc, #164]	@ (8000ee0 <MX_TIM3_Init+0x100>)
 8000e3a:	f002 fb69 	bl	8003510 <HAL_TIM_Base_Init>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <MX_TIM3_Init+0x68>
	{
		Error_Handler();
 8000e44:	f000 f8c8 	bl	8000fd8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e4e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e52:	4619      	mov	r1, r3
 8000e54:	4822      	ldr	r0, [pc, #136]	@ (8000ee0 <MX_TIM3_Init+0x100>)
 8000e56:	f002 fe2d 	bl	8003ab4 <HAL_TIM_ConfigClockSource>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <MX_TIM3_Init+0x84>
	{
		Error_Handler();
 8000e60:	f000 f8ba 	bl	8000fd8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000e64:	481e      	ldr	r0, [pc, #120]	@ (8000ee0 <MX_TIM3_Init+0x100>)
 8000e66:	f002 fbaa 	bl	80035be <HAL_TIM_PWM_Init>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_TIM3_Init+0x94>
	{
		Error_Handler();
 8000e70:	f000 f8b2 	bl	8000fd8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e74:	2300      	movs	r3, #0
 8000e76:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e7c:	f107 031c 	add.w	r3, r7, #28
 8000e80:	4619      	mov	r1, r3
 8000e82:	4817      	ldr	r0, [pc, #92]	@ (8000ee0 <MX_TIM3_Init+0x100>)
 8000e84:	f003 fb10 	bl	80044a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <MX_TIM3_Init+0xb2>
	{
		Error_Handler();
 8000e8e:	f000 f8a3 	bl	8000fd8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e92:	2360      	movs	r3, #96	@ 0x60
 8000e94:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 640;
 8000e96:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000e9a:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ea4:	463b      	mov	r3, r7
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	480d      	ldr	r0, [pc, #52]	@ (8000ee0 <MX_TIM3_Init+0x100>)
 8000eac:	f002 fcee 	bl	800388c <HAL_TIM_PWM_ConfigChannel>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_TIM3_Init+0xda>
	{
		Error_Handler();
 8000eb6:	f000 f88f 	bl	8000fd8 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000eba:	463b      	mov	r3, r7
 8000ebc:	2204      	movs	r2, #4
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	4807      	ldr	r0, [pc, #28]	@ (8000ee0 <MX_TIM3_Init+0x100>)
 8000ec2:	f002 fce3 	bl	800388c <HAL_TIM_PWM_ConfigChannel>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_TIM3_Init+0xf0>
	{
		Error_Handler();
 8000ecc:	f000 f884 	bl	8000fd8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8000ed0:	4803      	ldr	r0, [pc, #12]	@ (8000ee0 <MX_TIM3_Init+0x100>)
 8000ed2:	f000 fa77 	bl	80013c4 <HAL_TIM_MspPostInit>

}
 8000ed6:	bf00      	nop
 8000ed8:	3738      	adds	r7, #56	@ 0x38
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	200000f0 	.word	0x200000f0
 8000ee4:	40000400 	.word	0x40000400

08000ee8 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000eec:	4b14      	ldr	r3, [pc, #80]	@ (8000f40 <MX_USART2_UART_Init+0x58>)
 8000eee:	4a15      	ldr	r2, [pc, #84]	@ (8000f44 <MX_USART2_UART_Init+0x5c>)
 8000ef0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000ef2:	4b13      	ldr	r3, [pc, #76]	@ (8000f40 <MX_USART2_UART_Init+0x58>)
 8000ef4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ef8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000efa:	4b11      	ldr	r3, [pc, #68]	@ (8000f40 <MX_USART2_UART_Init+0x58>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000f00:	4b0f      	ldr	r3, [pc, #60]	@ (8000f40 <MX_USART2_UART_Init+0x58>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000f06:	4b0e      	ldr	r3, [pc, #56]	@ (8000f40 <MX_USART2_UART_Init+0x58>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f40 <MX_USART2_UART_Init+0x58>)
 8000f0e:	220c      	movs	r2, #12
 8000f10:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f12:	4b0b      	ldr	r3, [pc, #44]	@ (8000f40 <MX_USART2_UART_Init+0x58>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f18:	4b09      	ldr	r3, [pc, #36]	@ (8000f40 <MX_USART2_UART_Init+0x58>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f1e:	4b08      	ldr	r3, [pc, #32]	@ (8000f40 <MX_USART2_UART_Init+0x58>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f24:	4b06      	ldr	r3, [pc, #24]	@ (8000f40 <MX_USART2_UART_Init+0x58>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f2a:	4805      	ldr	r0, [pc, #20]	@ (8000f40 <MX_USART2_UART_Init+0x58>)
 8000f2c:	f003 fb44 	bl	80045b8 <HAL_UART_Init>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d001      	beq.n	8000f3a <MX_USART2_UART_Init+0x52>
	{
		Error_Handler();
 8000f36:	f000 f84f 	bl	8000fd8 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000f3a:	bf00      	nop
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	2000013c 	.word	0x2000013c
 8000f44:	40004400 	.word	0x40004400

08000f48 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b088      	sub	sp, #32
 8000f4c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4e:	f107 030c 	add.w	r3, r7, #12
 8000f52:	2200      	movs	r2, #0
 8000f54:	601a      	str	r2, [r3, #0]
 8000f56:	605a      	str	r2, [r3, #4]
 8000f58:	609a      	str	r2, [r3, #8]
 8000f5a:	60da      	str	r2, [r3, #12]
 8000f5c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000f5e:	4b14      	ldr	r3, [pc, #80]	@ (8000fb0 <MX_GPIO_Init+0x68>)
 8000f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f62:	4a13      	ldr	r2, [pc, #76]	@ (8000fb0 <MX_GPIO_Init+0x68>)
 8000f64:	f043 0304 	orr.w	r3, r3, #4
 8000f68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f6a:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <MX_GPIO_Init+0x68>)
 8000f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f6e:	f003 0304 	and.w	r3, r3, #4
 8000f72:	60bb      	str	r3, [r7, #8]
 8000f74:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f76:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb0 <MX_GPIO_Init+0x68>)
 8000f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f7a:	4a0d      	ldr	r2, [pc, #52]	@ (8000fb0 <MX_GPIO_Init+0x68>)
 8000f7c:	f043 0301 	orr.w	r3, r3, #1
 8000f80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f82:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb0 <MX_GPIO_Init+0x68>)
 8000f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f86:	f003 0301 	and.w	r3, r3, #1
 8000f8a:	607b      	str	r3, [r7, #4]
 8000f8c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin : button_Pin */
	GPIO_InitStruct.Pin = button_Pin;
 8000f8e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f92:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f94:	2300      	movs	r3, #0
 8000f96:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(button_GPIO_Port, &GPIO_InitStruct);
 8000f9c:	f107 030c 	add.w	r3, r7, #12
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4804      	ldr	r0, [pc, #16]	@ (8000fb4 <MX_GPIO_Init+0x6c>)
 8000fa4:	f000 fdea 	bl	8001b7c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000fa8:	bf00      	nop
 8000faa:	3720      	adds	r7, #32
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	40021000 	.word	0x40021000
 8000fb4:	48000800 	.word	0x48000800

08000fb8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart2){
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
	char_flag = 1;
 8000fc0:	4b04      	ldr	r3, [pc, #16]	@ (8000fd4 <HAL_UART_RxCpltCallback+0x1c>)
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	601a      	str	r2, [r3, #0]
}
 8000fc6:	bf00      	nop
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	200001c4 	.word	0x200001c4

08000fd8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fdc:	b672      	cpsid	i
}
 8000fde:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000fe0:	bf00      	nop
 8000fe2:	e7fd      	b.n	8000fe0 <Error_Handler+0x8>

08000fe4 <start_PWM>:

#include "motor_driver.h"

//A function to enable one of the motor driver channels
void start_PWM(motor_t* p_mot, uint32_t channel)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	6039      	str	r1, [r7, #0]
	if (channel==1){
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d108      	bne.n	8001006 <start_PWM+0x22>

		HAL_TIM_PWM_Start(p_mot->hal_tim, p_mot->channel1);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	68da      	ldr	r2, [r3, #12]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4610      	mov	r0, r2
 8001000:	f002 fb3e 	bl	8003680 <HAL_TIM_PWM_Start>
	}
	else{
		HAL_TIM_PWM_Start(p_mot->hal_tim, p_mot->channel2);
	}

}
 8001004:	e007      	b.n	8001016 <start_PWM+0x32>
		HAL_TIM_PWM_Start(p_mot->hal_tim, p_mot->channel2);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	68da      	ldr	r2, [r3, #12]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	689b      	ldr	r3, [r3, #8]
 800100e:	4619      	mov	r1, r3
 8001010:	4610      	mov	r0, r2
 8001012:	f002 fb35 	bl	8003680 <HAL_TIM_PWM_Start>
}
 8001016:	bf00      	nop
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
	...

08001020 <set_duty>:
		}

}

void set_duty(motor_t* p_mot, int32_t duty)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	6039      	str	r1, [r7, #0]
    // Print to the console so we can see what's happening
    printf("Setting Motor Duty Cycle to %ld", duty);
 800102a:	6839      	ldr	r1, [r7, #0]
 800102c:	4884      	ldr	r0, [pc, #528]	@ (8001240 <set_duty+0x220>)
 800102e:	f004 ff4d 	bl	8005ecc <iprintf>

    // Assign the duty cycle to a field in the structure
    p_mot->duty = duty;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	683a      	ldr	r2, [r7, #0]
 8001036:	601a      	str	r2, [r3, #0]
    // dereferencing and accessing struct fields
    // p_mot->duty = duty;
    // is shorthand for
    // (*p_mot).duty = duty;

    if (duty > 0) {
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	2b00      	cmp	r3, #0
 800103c:	dd6e      	ble.n	800111c <set_duty+0xfc>

    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel1,duty);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d105      	bne.n	8001052 <set_duty+0x32>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	68db      	ldr	r3, [r3, #12]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	683a      	ldr	r2, [r7, #0]
 800104e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001050:	e02c      	b.n	80010ac <set_duty+0x8c>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	2b04      	cmp	r3, #4
 8001058:	d105      	bne.n	8001066 <set_duty+0x46>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	68db      	ldr	r3, [r3, #12]
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	6393      	str	r3, [r2, #56]	@ 0x38
 8001064:	e022      	b.n	80010ac <set_duty+0x8c>
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	2b08      	cmp	r3, #8
 800106c:	d105      	bne.n	800107a <set_duty+0x5a>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	68db      	ldr	r3, [r3, #12]
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001078:	e018      	b.n	80010ac <set_duty+0x8c>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	2b0c      	cmp	r3, #12
 8001080:	d105      	bne.n	800108e <set_duty+0x6e>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	68db      	ldr	r3, [r3, #12]
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	6413      	str	r3, [r2, #64]	@ 0x40
 800108c:	e00e      	b.n	80010ac <set_duty+0x8c>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	2b10      	cmp	r3, #16
 8001094:	d105      	bne.n	80010a2 <set_duty+0x82>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	68db      	ldr	r3, [r3, #12]
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	6593      	str	r3, [r2, #88]	@ 0x58
 80010a0:	e004      	b.n	80010ac <set_duty+0x8c>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	65d3      	str	r3, [r2, #92]	@ 0x5c
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,0);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	689b      	ldr	r3, [r3, #8]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d105      	bne.n	80010c0 <set_duty+0xa0>
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2200      	movs	r2, #0
 80010bc:	635a      	str	r2, [r3, #52]	@ 0x34
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel1,0);
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,-duty);
      }


}
 80010be:	e127      	b.n	8001310 <set_duty+0x2f0>
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,0);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	2b04      	cmp	r3, #4
 80010c6:	d105      	bne.n	80010d4 <set_duty+0xb4>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	68db      	ldr	r3, [r3, #12]
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	2300      	movs	r3, #0
 80010d0:	6393      	str	r3, [r2, #56]	@ 0x38
 80010d2:	e11d      	b.n	8001310 <set_duty+0x2f0>
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	689b      	ldr	r3, [r3, #8]
 80010d8:	2b08      	cmp	r3, #8
 80010da:	d105      	bne.n	80010e8 <set_duty+0xc8>
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	68db      	ldr	r3, [r3, #12]
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	2300      	movs	r3, #0
 80010e4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80010e6:	e113      	b.n	8001310 <set_duty+0x2f0>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	2b0c      	cmp	r3, #12
 80010ee:	d105      	bne.n	80010fc <set_duty+0xdc>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	2300      	movs	r3, #0
 80010f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80010fa:	e109      	b.n	8001310 <set_duty+0x2f0>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	2b10      	cmp	r3, #16
 8001102:	d105      	bne.n	8001110 <set_duty+0xf0>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	2300      	movs	r3, #0
 800110c:	6593      	str	r3, [r2, #88]	@ 0x58
 800110e:	e0ff      	b.n	8001310 <set_duty+0x2f0>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	2300      	movs	r3, #0
 8001118:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 800111a:	e0f9      	b.n	8001310 <set_duty+0x2f0>
    else if(duty == 0){
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d17a      	bne.n	8001218 <set_duty+0x1f8>
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel1,640);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d106      	bne.n	8001138 <set_duty+0x118>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	68db      	ldr	r3, [r3, #12]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8001134:	635a      	str	r2, [r3, #52]	@ 0x34
 8001136:	e031      	b.n	800119c <set_duty+0x17c>
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	2b04      	cmp	r3, #4
 800113e:	d106      	bne.n	800114e <set_duty+0x12e>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	68db      	ldr	r3, [r3, #12]
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	f44f 7320 	mov.w	r3, #640	@ 0x280
 800114a:	6393      	str	r3, [r2, #56]	@ 0x38
 800114c:	e026      	b.n	800119c <set_duty+0x17c>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	2b08      	cmp	r3, #8
 8001154:	d106      	bne.n	8001164 <set_duty+0x144>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	68db      	ldr	r3, [r3, #12]
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001160:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001162:	e01b      	b.n	800119c <set_duty+0x17c>
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	2b0c      	cmp	r3, #12
 800116a:	d106      	bne.n	800117a <set_duty+0x15a>
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	68db      	ldr	r3, [r3, #12]
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001176:	6413      	str	r3, [r2, #64]	@ 0x40
 8001178:	e010      	b.n	800119c <set_duty+0x17c>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	2b10      	cmp	r3, #16
 8001180:	d106      	bne.n	8001190 <set_duty+0x170>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	68db      	ldr	r3, [r3, #12]
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	f44f 7320 	mov.w	r3, #640	@ 0x280
 800118c:	6593      	str	r3, [r2, #88]	@ 0x58
 800118e:	e005      	b.n	800119c <set_duty+0x17c>
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	f44f 7320 	mov.w	r3, #640	@ 0x280
 800119a:	65d3      	str	r3, [r2, #92]	@ 0x5c
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,640);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d106      	bne.n	80011b2 <set_duty+0x192>
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80011ae:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80011b0:	e0ae      	b.n	8001310 <set_duty+0x2f0>
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,640);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	2b04      	cmp	r3, #4
 80011b8:	d106      	bne.n	80011c8 <set_duty+0x1a8>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	68db      	ldr	r3, [r3, #12]
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80011c4:	6393      	str	r3, [r2, #56]	@ 0x38
 80011c6:	e0a3      	b.n	8001310 <set_duty+0x2f0>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	2b08      	cmp	r3, #8
 80011ce:	d106      	bne.n	80011de <set_duty+0x1be>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80011da:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80011dc:	e098      	b.n	8001310 <set_duty+0x2f0>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	2b0c      	cmp	r3, #12
 80011e4:	d106      	bne.n	80011f4 <set_duty+0x1d4>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	68db      	ldr	r3, [r3, #12]
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80011f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80011f2:	e08d      	b.n	8001310 <set_duty+0x2f0>
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	2b10      	cmp	r3, #16
 80011fa:	d106      	bne.n	800120a <set_duty+0x1ea>
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001206:	6593      	str	r3, [r2, #88]	@ 0x58
 8001208:	e082      	b.n	8001310 <set_duty+0x2f0>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	68db      	ldr	r3, [r3, #12]
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001214:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8001216:	e07b      	b.n	8001310 <set_duty+0x2f0>
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel1,0);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d105      	bne.n	800122c <set_duty+0x20c>
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	2200      	movs	r2, #0
 8001228:	635a      	str	r2, [r3, #52]	@ 0x34
 800122a:	e02e      	b.n	800128a <set_duty+0x26a>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	2b04      	cmp	r3, #4
 8001232:	d107      	bne.n	8001244 <set_duty+0x224>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	2300      	movs	r3, #0
 800123c:	6393      	str	r3, [r2, #56]	@ 0x38
 800123e:	e024      	b.n	800128a <set_duty+0x26a>
 8001240:	08007c00 	.word	0x08007c00
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	2b08      	cmp	r3, #8
 800124a:	d105      	bne.n	8001258 <set_duty+0x238>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	2300      	movs	r3, #0
 8001254:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001256:	e018      	b.n	800128a <set_duty+0x26a>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	2b0c      	cmp	r3, #12
 800125e:	d105      	bne.n	800126c <set_duty+0x24c>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	68db      	ldr	r3, [r3, #12]
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	2300      	movs	r3, #0
 8001268:	6413      	str	r3, [r2, #64]	@ 0x40
 800126a:	e00e      	b.n	800128a <set_duty+0x26a>
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	2b10      	cmp	r3, #16
 8001272:	d105      	bne.n	8001280 <set_duty+0x260>
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	2300      	movs	r3, #0
 800127c:	6593      	str	r3, [r2, #88]	@ 0x58
 800127e:	e004      	b.n	800128a <set_duty+0x26a>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	2300      	movs	r3, #0
 8001288:	65d3      	str	r3, [r2, #92]	@ 0x5c
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,-duty);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	689b      	ldr	r3, [r3, #8]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d106      	bne.n	80012a0 <set_duty+0x280>
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	425a      	negs	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	68db      	ldr	r3, [r3, #12]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800129e:	e037      	b.n	8001310 <set_duty+0x2f0>
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,-duty);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	2b04      	cmp	r3, #4
 80012a6:	d107      	bne.n	80012b8 <set_duty+0x298>
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	4259      	negs	r1, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	460b      	mov	r3, r1
 80012b4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80012b6:	e02b      	b.n	8001310 <set_duty+0x2f0>
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,-duty);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	2b08      	cmp	r3, #8
 80012be:	d107      	bne.n	80012d0 <set_duty+0x2b0>
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	4259      	negs	r1, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	460b      	mov	r3, r1
 80012cc:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80012ce:	e01f      	b.n	8001310 <set_duty+0x2f0>
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,-duty);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	2b0c      	cmp	r3, #12
 80012d6:	d107      	bne.n	80012e8 <set_duty+0x2c8>
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	4259      	negs	r1, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	460b      	mov	r3, r1
 80012e4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80012e6:	e013      	b.n	8001310 <set_duty+0x2f0>
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,-duty);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	2b10      	cmp	r3, #16
 80012ee:	d107      	bne.n	8001300 <set_duty+0x2e0>
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	4259      	negs	r1, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	460b      	mov	r3, r1
 80012fc:	6593      	str	r3, [r2, #88]	@ 0x58
}
 80012fe:	e007      	b.n	8001310 <set_duty+0x2f0>
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,-duty);
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	4259      	negs	r1, r3
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	68db      	ldr	r3, [r3, #12]
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	460b      	mov	r3, r1
 800130c:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 800130e:	e7ff      	b.n	8001310 <set_duty+0x2f0>
 8001310:	bf00      	nop
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800131e:	4b0f      	ldr	r3, [pc, #60]	@ (800135c <HAL_MspInit+0x44>)
 8001320:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001322:	4a0e      	ldr	r2, [pc, #56]	@ (800135c <HAL_MspInit+0x44>)
 8001324:	f043 0301 	orr.w	r3, r3, #1
 8001328:	6613      	str	r3, [r2, #96]	@ 0x60
 800132a:	4b0c      	ldr	r3, [pc, #48]	@ (800135c <HAL_MspInit+0x44>)
 800132c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	607b      	str	r3, [r7, #4]
 8001334:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001336:	4b09      	ldr	r3, [pc, #36]	@ (800135c <HAL_MspInit+0x44>)
 8001338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800133a:	4a08      	ldr	r2, [pc, #32]	@ (800135c <HAL_MspInit+0x44>)
 800133c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001340:	6593      	str	r3, [r2, #88]	@ 0x58
 8001342:	4b06      	ldr	r3, [pc, #24]	@ (800135c <HAL_MspInit+0x44>)
 8001344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001346:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800134a:	603b      	str	r3, [r7, #0]
 800134c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800134e:	bf00      	nop
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	40021000 	.word	0x40021000

08001360 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001370:	d10c      	bne.n	800138c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001372:	4b12      	ldr	r3, [pc, #72]	@ (80013bc <HAL_TIM_Base_MspInit+0x5c>)
 8001374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001376:	4a11      	ldr	r2, [pc, #68]	@ (80013bc <HAL_TIM_Base_MspInit+0x5c>)
 8001378:	f043 0301 	orr.w	r3, r3, #1
 800137c:	6593      	str	r3, [r2, #88]	@ 0x58
 800137e:	4b0f      	ldr	r3, [pc, #60]	@ (80013bc <HAL_TIM_Base_MspInit+0x5c>)
 8001380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800138a:	e010      	b.n	80013ae <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a0b      	ldr	r2, [pc, #44]	@ (80013c0 <HAL_TIM_Base_MspInit+0x60>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d10b      	bne.n	80013ae <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001396:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <HAL_TIM_Base_MspInit+0x5c>)
 8001398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800139a:	4a08      	ldr	r2, [pc, #32]	@ (80013bc <HAL_TIM_Base_MspInit+0x5c>)
 800139c:	f043 0302 	orr.w	r3, r3, #2
 80013a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80013a2:	4b06      	ldr	r3, [pc, #24]	@ (80013bc <HAL_TIM_Base_MspInit+0x5c>)
 80013a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	60bb      	str	r3, [r7, #8]
 80013ac:	68bb      	ldr	r3, [r7, #8]
}
 80013ae:	bf00      	nop
 80013b0:	3714      	adds	r7, #20
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	40021000 	.word	0x40021000
 80013c0:	40000400 	.word	0x40000400

080013c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b08a      	sub	sp, #40	@ 0x28
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
 80013d6:	609a      	str	r2, [r3, #8]
 80013d8:	60da      	str	r2, [r3, #12]
 80013da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013e4:	d11d      	bne.n	8001422 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e6:	4b22      	ldr	r3, [pc, #136]	@ (8001470 <HAL_TIM_MspPostInit+0xac>)
 80013e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ea:	4a21      	ldr	r2, [pc, #132]	@ (8001470 <HAL_TIM_MspPostInit+0xac>)
 80013ec:	f043 0301 	orr.w	r3, r3, #1
 80013f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013f2:	4b1f      	ldr	r3, [pc, #124]	@ (8001470 <HAL_TIM_MspPostInit+0xac>)
 80013f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80013fe:	2303      	movs	r3, #3
 8001400:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001402:	2302      	movs	r3, #2
 8001404:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001406:	2300      	movs	r3, #0
 8001408:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140a:	2300      	movs	r3, #0
 800140c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800140e:	2301      	movs	r3, #1
 8001410:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001412:	f107 0314 	add.w	r3, r7, #20
 8001416:	4619      	mov	r1, r3
 8001418:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800141c:	f000 fbae 	bl	8001b7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001420:	e021      	b.n	8001466 <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM3)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a13      	ldr	r2, [pc, #76]	@ (8001474 <HAL_TIM_MspPostInit+0xb0>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d11c      	bne.n	8001466 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800142c:	4b10      	ldr	r3, [pc, #64]	@ (8001470 <HAL_TIM_MspPostInit+0xac>)
 800142e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001430:	4a0f      	ldr	r2, [pc, #60]	@ (8001470 <HAL_TIM_MspPostInit+0xac>)
 8001432:	f043 0301 	orr.w	r3, r3, #1
 8001436:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001438:	4b0d      	ldr	r3, [pc, #52]	@ (8001470 <HAL_TIM_MspPostInit+0xac>)
 800143a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800143c:	f003 0301 	and.w	r3, r3, #1
 8001440:	60fb      	str	r3, [r7, #12]
 8001442:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001444:	23c0      	movs	r3, #192	@ 0xc0
 8001446:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001448:	2302      	movs	r3, #2
 800144a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001450:	2300      	movs	r3, #0
 8001452:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001454:	2302      	movs	r3, #2
 8001456:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	4619      	mov	r1, r3
 800145e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001462:	f000 fb8b 	bl	8001b7c <HAL_GPIO_Init>
}
 8001466:	bf00      	nop
 8001468:	3728      	adds	r7, #40	@ 0x28
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	40021000 	.word	0x40021000
 8001474:	40000400 	.word	0x40000400

08001478 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b0ac      	sub	sp, #176	@ 0xb0
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001480:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]
 800148e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001490:	f107 0314 	add.w	r3, r7, #20
 8001494:	2288      	movs	r2, #136	@ 0x88
 8001496:	2100      	movs	r1, #0
 8001498:	4618      	mov	r0, r3
 800149a:	f004 feab 	bl	80061f4 <memset>
  if(huart->Instance==USART2)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a25      	ldr	r2, [pc, #148]	@ (8001538 <HAL_UART_MspInit+0xc0>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d143      	bne.n	8001530 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80014a8:	2302      	movs	r3, #2
 80014aa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80014ac:	2300      	movs	r3, #0
 80014ae:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014b0:	f107 0314 	add.w	r3, r7, #20
 80014b4:	4618      	mov	r0, r3
 80014b6:	f001 fb6f 	bl	8002b98 <HAL_RCCEx_PeriphCLKConfig>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80014c0:	f7ff fd8a 	bl	8000fd8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014c4:	4b1d      	ldr	r3, [pc, #116]	@ (800153c <HAL_UART_MspInit+0xc4>)
 80014c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014c8:	4a1c      	ldr	r2, [pc, #112]	@ (800153c <HAL_UART_MspInit+0xc4>)
 80014ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80014d0:	4b1a      	ldr	r3, [pc, #104]	@ (800153c <HAL_UART_MspInit+0xc4>)
 80014d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014d8:	613b      	str	r3, [r7, #16]
 80014da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014dc:	4b17      	ldr	r3, [pc, #92]	@ (800153c <HAL_UART_MspInit+0xc4>)
 80014de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e0:	4a16      	ldr	r2, [pc, #88]	@ (800153c <HAL_UART_MspInit+0xc4>)
 80014e2:	f043 0301 	orr.w	r3, r3, #1
 80014e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014e8:	4b14      	ldr	r3, [pc, #80]	@ (800153c <HAL_UART_MspInit+0xc4>)
 80014ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	60fb      	str	r3, [r7, #12]
 80014f2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014f4:	230c      	movs	r3, #12
 80014f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fa:	2302      	movs	r3, #2
 80014fc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001500:	2300      	movs	r3, #0
 8001502:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001506:	2303      	movs	r3, #3
 8001508:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800150c:	2307      	movs	r3, #7
 800150e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001512:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001516:	4619      	mov	r1, r3
 8001518:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800151c:	f000 fb2e 	bl	8001b7c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001520:	2200      	movs	r2, #0
 8001522:	2100      	movs	r1, #0
 8001524:	2026      	movs	r0, #38	@ 0x26
 8001526:	f000 fa74 	bl	8001a12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800152a:	2026      	movs	r0, #38	@ 0x26
 800152c:	f000 fa8d 	bl	8001a4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001530:	bf00      	nop
 8001532:	37b0      	adds	r7, #176	@ 0xb0
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	40004400 	.word	0x40004400
 800153c:	40021000 	.word	0x40021000

08001540 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001544:	bf00      	nop
 8001546:	e7fd      	b.n	8001544 <NMI_Handler+0x4>

08001548 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800154c:	bf00      	nop
 800154e:	e7fd      	b.n	800154c <HardFault_Handler+0x4>

08001550 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001554:	bf00      	nop
 8001556:	e7fd      	b.n	8001554 <MemManage_Handler+0x4>

08001558 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800155c:	bf00      	nop
 800155e:	e7fd      	b.n	800155c <BusFault_Handler+0x4>

08001560 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001564:	bf00      	nop
 8001566:	e7fd      	b.n	8001564 <UsageFault_Handler+0x4>

08001568 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001576:	b480      	push	{r7}
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800157a:	bf00      	nop
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001588:	bf00      	nop
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr

08001592 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001596:	f000 f941 	bl	800181c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}
	...

080015a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80015a4:	4802      	ldr	r0, [pc, #8]	@ (80015b0 <USART2_IRQHandler+0x10>)
 80015a6:	f003 f92b 	bl	8004800 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	2000013c 	.word	0x2000013c

080015b4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b086      	sub	sp, #24
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	60b9      	str	r1, [r7, #8]
 80015be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c0:	2300      	movs	r3, #0
 80015c2:	617b      	str	r3, [r7, #20]
 80015c4:	e00a      	b.n	80015dc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015c6:	f3af 8000 	nop.w
 80015ca:	4601      	mov	r1, r0
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	1c5a      	adds	r2, r3, #1
 80015d0:	60ba      	str	r2, [r7, #8]
 80015d2:	b2ca      	uxtb	r2, r1
 80015d4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	3301      	adds	r3, #1
 80015da:	617b      	str	r3, [r7, #20]
 80015dc:	697a      	ldr	r2, [r7, #20]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	dbf0      	blt.n	80015c6 <_read+0x12>
  }

  return len;
 80015e4:	687b      	ldr	r3, [r7, #4]
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3718      	adds	r7, #24
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b086      	sub	sp, #24
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	60f8      	str	r0, [r7, #12]
 80015f6:	60b9      	str	r1, [r7, #8]
 80015f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015fa:	2300      	movs	r3, #0
 80015fc:	617b      	str	r3, [r7, #20]
 80015fe:	e009      	b.n	8001614 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	1c5a      	adds	r2, r3, #1
 8001604:	60ba      	str	r2, [r7, #8]
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	4618      	mov	r0, r3
 800160a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	3301      	adds	r3, #1
 8001612:	617b      	str	r3, [r7, #20]
 8001614:	697a      	ldr	r2, [r7, #20]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	429a      	cmp	r2, r3
 800161a:	dbf1      	blt.n	8001600 <_write+0x12>
  }
  return len;
 800161c:	687b      	ldr	r3, [r7, #4]
}
 800161e:	4618      	mov	r0, r3
 8001620:	3718      	adds	r7, #24
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <_close>:

int _close(int file)
{
 8001626:	b480      	push	{r7}
 8001628:	b083      	sub	sp, #12
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800162e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001632:	4618      	mov	r0, r3
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr

0800163e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800163e:	b480      	push	{r7}
 8001640:	b083      	sub	sp, #12
 8001642:	af00      	add	r7, sp, #0
 8001644:	6078      	str	r0, [r7, #4]
 8001646:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800164e:	605a      	str	r2, [r3, #4]
  return 0;
 8001650:	2300      	movs	r3, #0
}
 8001652:	4618      	mov	r0, r3
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr

0800165e <_isatty>:

int _isatty(int file)
{
 800165e:	b480      	push	{r7}
 8001660:	b083      	sub	sp, #12
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001666:	2301      	movs	r3, #1
}
 8001668:	4618      	mov	r0, r3
 800166a:	370c      	adds	r7, #12
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr

08001674 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001674:	b480      	push	{r7}
 8001676:	b085      	sub	sp, #20
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	60b9      	str	r1, [r7, #8]
 800167e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	3714      	adds	r7, #20
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
	...

08001690 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001698:	4a14      	ldr	r2, [pc, #80]	@ (80016ec <_sbrk+0x5c>)
 800169a:	4b15      	ldr	r3, [pc, #84]	@ (80016f0 <_sbrk+0x60>)
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016a4:	4b13      	ldr	r3, [pc, #76]	@ (80016f4 <_sbrk+0x64>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d102      	bne.n	80016b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016ac:	4b11      	ldr	r3, [pc, #68]	@ (80016f4 <_sbrk+0x64>)
 80016ae:	4a12      	ldr	r2, [pc, #72]	@ (80016f8 <_sbrk+0x68>)
 80016b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016b2:	4b10      	ldr	r3, [pc, #64]	@ (80016f4 <_sbrk+0x64>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4413      	add	r3, r2
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	429a      	cmp	r2, r3
 80016be:	d207      	bcs.n	80016d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016c0:	f004 fde6 	bl	8006290 <__errno>
 80016c4:	4603      	mov	r3, r0
 80016c6:	220c      	movs	r2, #12
 80016c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016ca:	f04f 33ff 	mov.w	r3, #4294967295
 80016ce:	e009      	b.n	80016e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016d0:	4b08      	ldr	r3, [pc, #32]	@ (80016f4 <_sbrk+0x64>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016d6:	4b07      	ldr	r3, [pc, #28]	@ (80016f4 <_sbrk+0x64>)
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4413      	add	r3, r2
 80016de:	4a05      	ldr	r2, [pc, #20]	@ (80016f4 <_sbrk+0x64>)
 80016e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016e2:	68fb      	ldr	r3, [r7, #12]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3718      	adds	r7, #24
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	20018000 	.word	0x20018000
 80016f0:	00000400 	.word	0x00000400
 80016f4:	20000334 	.word	0x20000334
 80016f8:	20000488 	.word	0x20000488

080016fc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001700:	4b06      	ldr	r3, [pc, #24]	@ (800171c <SystemInit+0x20>)
 8001702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001706:	4a05      	ldr	r2, [pc, #20]	@ (800171c <SystemInit+0x20>)
 8001708:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800170c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001710:	bf00      	nop
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	e000ed00 	.word	0xe000ed00

08001720 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001720:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001758 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001724:	f7ff ffea 	bl	80016fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001728:	480c      	ldr	r0, [pc, #48]	@ (800175c <LoopForever+0x6>)
  ldr r1, =_edata
 800172a:	490d      	ldr	r1, [pc, #52]	@ (8001760 <LoopForever+0xa>)
  ldr r2, =_sidata
 800172c:	4a0d      	ldr	r2, [pc, #52]	@ (8001764 <LoopForever+0xe>)
  movs r3, #0
 800172e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001730:	e002      	b.n	8001738 <LoopCopyDataInit>

08001732 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001732:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001734:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001736:	3304      	adds	r3, #4

08001738 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001738:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800173a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800173c:	d3f9      	bcc.n	8001732 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800173e:	4a0a      	ldr	r2, [pc, #40]	@ (8001768 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001740:	4c0a      	ldr	r4, [pc, #40]	@ (800176c <LoopForever+0x16>)
  movs r3, #0
 8001742:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001744:	e001      	b.n	800174a <LoopFillZerobss>

08001746 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001746:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001748:	3204      	adds	r2, #4

0800174a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800174a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800174c:	d3fb      	bcc.n	8001746 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800174e:	f004 fda5 	bl	800629c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001752:	f7ff fa5d 	bl	8000c10 <main>

08001756 <LoopForever>:

LoopForever:
    b LoopForever
 8001756:	e7fe      	b.n	8001756 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001758:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800175c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001760:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001764:	08007dd4 	.word	0x08007dd4
  ldr r2, =_sbss
 8001768:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 800176c:	20000488 	.word	0x20000488

08001770 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001770:	e7fe      	b.n	8001770 <ADC1_2_IRQHandler>

08001772 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b082      	sub	sp, #8
 8001776:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001778:	2300      	movs	r3, #0
 800177a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800177c:	2003      	movs	r0, #3
 800177e:	f000 f93d 	bl	80019fc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001782:	200f      	movs	r0, #15
 8001784:	f000 f80e 	bl	80017a4 <HAL_InitTick>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d002      	beq.n	8001794 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	71fb      	strb	r3, [r7, #7]
 8001792:	e001      	b.n	8001798 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001794:	f7ff fdc0 	bl	8001318 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001798:	79fb      	ldrb	r3, [r7, #7]
}
 800179a:	4618      	mov	r0, r3
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
	...

080017a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80017ac:	2300      	movs	r3, #0
 80017ae:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80017b0:	4b17      	ldr	r3, [pc, #92]	@ (8001810 <HAL_InitTick+0x6c>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d023      	beq.n	8001800 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80017b8:	4b16      	ldr	r3, [pc, #88]	@ (8001814 <HAL_InitTick+0x70>)
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	4b14      	ldr	r3, [pc, #80]	@ (8001810 <HAL_InitTick+0x6c>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	4619      	mov	r1, r3
 80017c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ce:	4618      	mov	r0, r3
 80017d0:	f000 f949 	bl	8001a66 <HAL_SYSTICK_Config>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d10f      	bne.n	80017fa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2b0f      	cmp	r3, #15
 80017de:	d809      	bhi.n	80017f4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017e0:	2200      	movs	r2, #0
 80017e2:	6879      	ldr	r1, [r7, #4]
 80017e4:	f04f 30ff 	mov.w	r0, #4294967295
 80017e8:	f000 f913 	bl	8001a12 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001818 <HAL_InitTick+0x74>)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6013      	str	r3, [r2, #0]
 80017f2:	e007      	b.n	8001804 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	73fb      	strb	r3, [r7, #15]
 80017f8:	e004      	b.n	8001804 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	73fb      	strb	r3, [r7, #15]
 80017fe:	e001      	b.n	8001804 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001804:	7bfb      	ldrb	r3, [r7, #15]
}
 8001806:	4618      	mov	r0, r3
 8001808:	3710      	adds	r7, #16
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	20000028 	.word	0x20000028
 8001814:	20000020 	.word	0x20000020
 8001818:	20000024 	.word	0x20000024

0800181c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001820:	4b06      	ldr	r3, [pc, #24]	@ (800183c <HAL_IncTick+0x20>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	461a      	mov	r2, r3
 8001826:	4b06      	ldr	r3, [pc, #24]	@ (8001840 <HAL_IncTick+0x24>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4413      	add	r3, r2
 800182c:	4a04      	ldr	r2, [pc, #16]	@ (8001840 <HAL_IncTick+0x24>)
 800182e:	6013      	str	r3, [r2, #0]
}
 8001830:	bf00      	nop
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	20000028 	.word	0x20000028
 8001840:	20000338 	.word	0x20000338

08001844 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  return uwTick;
 8001848:	4b03      	ldr	r3, [pc, #12]	@ (8001858 <HAL_GetTick+0x14>)
 800184a:	681b      	ldr	r3, [r3, #0]
}
 800184c:	4618      	mov	r0, r3
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	20000338 	.word	0x20000338

0800185c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800185c:	b480      	push	{r7}
 800185e:	b085      	sub	sp, #20
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800186c:	4b0c      	ldr	r3, [pc, #48]	@ (80018a0 <__NVIC_SetPriorityGrouping+0x44>)
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001872:	68ba      	ldr	r2, [r7, #8]
 8001874:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001878:	4013      	ands	r3, r2
 800187a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001884:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001888:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800188c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800188e:	4a04      	ldr	r2, [pc, #16]	@ (80018a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	60d3      	str	r3, [r2, #12]
}
 8001894:	bf00      	nop
 8001896:	3714      	adds	r7, #20
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr
 80018a0:	e000ed00 	.word	0xe000ed00

080018a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018a8:	4b04      	ldr	r3, [pc, #16]	@ (80018bc <__NVIC_GetPriorityGrouping+0x18>)
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	0a1b      	lsrs	r3, r3, #8
 80018ae:	f003 0307 	and.w	r3, r3, #7
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr
 80018bc:	e000ed00 	.word	0xe000ed00

080018c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	db0b      	blt.n	80018ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018d2:	79fb      	ldrb	r3, [r7, #7]
 80018d4:	f003 021f 	and.w	r2, r3, #31
 80018d8:	4907      	ldr	r1, [pc, #28]	@ (80018f8 <__NVIC_EnableIRQ+0x38>)
 80018da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018de:	095b      	lsrs	r3, r3, #5
 80018e0:	2001      	movs	r0, #1
 80018e2:	fa00 f202 	lsl.w	r2, r0, r2
 80018e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018ea:	bf00      	nop
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	e000e100 	.word	0xe000e100

080018fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	6039      	str	r1, [r7, #0]
 8001906:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190c:	2b00      	cmp	r3, #0
 800190e:	db0a      	blt.n	8001926 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	b2da      	uxtb	r2, r3
 8001914:	490c      	ldr	r1, [pc, #48]	@ (8001948 <__NVIC_SetPriority+0x4c>)
 8001916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191a:	0112      	lsls	r2, r2, #4
 800191c:	b2d2      	uxtb	r2, r2
 800191e:	440b      	add	r3, r1
 8001920:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001924:	e00a      	b.n	800193c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	b2da      	uxtb	r2, r3
 800192a:	4908      	ldr	r1, [pc, #32]	@ (800194c <__NVIC_SetPriority+0x50>)
 800192c:	79fb      	ldrb	r3, [r7, #7]
 800192e:	f003 030f 	and.w	r3, r3, #15
 8001932:	3b04      	subs	r3, #4
 8001934:	0112      	lsls	r2, r2, #4
 8001936:	b2d2      	uxtb	r2, r2
 8001938:	440b      	add	r3, r1
 800193a:	761a      	strb	r2, [r3, #24]
}
 800193c:	bf00      	nop
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr
 8001948:	e000e100 	.word	0xe000e100
 800194c:	e000ed00 	.word	0xe000ed00

08001950 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001950:	b480      	push	{r7}
 8001952:	b089      	sub	sp, #36	@ 0x24
 8001954:	af00      	add	r7, sp, #0
 8001956:	60f8      	str	r0, [r7, #12]
 8001958:	60b9      	str	r1, [r7, #8]
 800195a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	f003 0307 	and.w	r3, r3, #7
 8001962:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	f1c3 0307 	rsb	r3, r3, #7
 800196a:	2b04      	cmp	r3, #4
 800196c:	bf28      	it	cs
 800196e:	2304      	movcs	r3, #4
 8001970:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	3304      	adds	r3, #4
 8001976:	2b06      	cmp	r3, #6
 8001978:	d902      	bls.n	8001980 <NVIC_EncodePriority+0x30>
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	3b03      	subs	r3, #3
 800197e:	e000      	b.n	8001982 <NVIC_EncodePriority+0x32>
 8001980:	2300      	movs	r3, #0
 8001982:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001984:	f04f 32ff 	mov.w	r2, #4294967295
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	43da      	mvns	r2, r3
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	401a      	ands	r2, r3
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001998:	f04f 31ff 	mov.w	r1, #4294967295
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	fa01 f303 	lsl.w	r3, r1, r3
 80019a2:	43d9      	mvns	r1, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a8:	4313      	orrs	r3, r2
         );
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3724      	adds	r7, #36	@ 0x24
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
	...

080019b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	3b01      	subs	r3, #1
 80019c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019c8:	d301      	bcc.n	80019ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019ca:	2301      	movs	r3, #1
 80019cc:	e00f      	b.n	80019ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019ce:	4a0a      	ldr	r2, [pc, #40]	@ (80019f8 <SysTick_Config+0x40>)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	3b01      	subs	r3, #1
 80019d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019d6:	210f      	movs	r1, #15
 80019d8:	f04f 30ff 	mov.w	r0, #4294967295
 80019dc:	f7ff ff8e 	bl	80018fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019e0:	4b05      	ldr	r3, [pc, #20]	@ (80019f8 <SysTick_Config+0x40>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019e6:	4b04      	ldr	r3, [pc, #16]	@ (80019f8 <SysTick_Config+0x40>)
 80019e8:	2207      	movs	r2, #7
 80019ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019ec:	2300      	movs	r3, #0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	e000e010 	.word	0xe000e010

080019fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f7ff ff29 	bl	800185c <__NVIC_SetPriorityGrouping>
}
 8001a0a:	bf00      	nop
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}

08001a12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b086      	sub	sp, #24
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	4603      	mov	r3, r0
 8001a1a:	60b9      	str	r1, [r7, #8]
 8001a1c:	607a      	str	r2, [r7, #4]
 8001a1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a24:	f7ff ff3e 	bl	80018a4 <__NVIC_GetPriorityGrouping>
 8001a28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a2a:	687a      	ldr	r2, [r7, #4]
 8001a2c:	68b9      	ldr	r1, [r7, #8]
 8001a2e:	6978      	ldr	r0, [r7, #20]
 8001a30:	f7ff ff8e 	bl	8001950 <NVIC_EncodePriority>
 8001a34:	4602      	mov	r2, r0
 8001a36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a3a:	4611      	mov	r1, r2
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff ff5d 	bl	80018fc <__NVIC_SetPriority>
}
 8001a42:	bf00      	nop
 8001a44:	3718      	adds	r7, #24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b082      	sub	sp, #8
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	4603      	mov	r3, r0
 8001a52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff ff31 	bl	80018c0 <__NVIC_EnableIRQ>
}
 8001a5e:	bf00      	nop
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b082      	sub	sp, #8
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f7ff ffa2 	bl	80019b8 <SysTick_Config>
 8001a74:	4603      	mov	r3, r0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	b085      	sub	sp, #20
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a86:	2300      	movs	r3, #0
 8001a88:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d008      	beq.n	8001aa8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2204      	movs	r2, #4
 8001a9a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e022      	b.n	8001aee <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f022 020e 	bic.w	r2, r2, #14
 8001ab6:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f022 0201 	bic.w	r2, r2, #1
 8001ac6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001acc:	f003 021c 	and.w	r2, r3, #28
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	fa01 f202 	lsl.w	r2, r1, r2
 8001ada:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2201      	movs	r2, #1
 8001ae0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001aec:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3714      	adds	r7, #20
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr

08001afa <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b084      	sub	sp, #16
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b02:	2300      	movs	r3, #0
 8001b04:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d005      	beq.n	8001b1e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2204      	movs	r2, #4
 8001b16:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	73fb      	strb	r3, [r7, #15]
 8001b1c:	e029      	b.n	8001b72 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f022 020e 	bic.w	r2, r2, #14
 8001b2c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f022 0201 	bic.w	r2, r2, #1
 8001b3c:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b42:	f003 021c 	and.w	r2, r3, #28
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4a:	2101      	movs	r1, #1
 8001b4c:	fa01 f202 	lsl.w	r2, r1, r2
 8001b50:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2201      	movs	r2, #1
 8001b56:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d003      	beq.n	8001b72 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	4798      	blx	r3
    }
  }
  return status;
 8001b72:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b087      	sub	sp, #28
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b86:	2300      	movs	r3, #0
 8001b88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b8a:	e17f      	b.n	8001e8c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	2101      	movs	r1, #1
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	fa01 f303 	lsl.w	r3, r1, r3
 8001b98:	4013      	ands	r3, r2
 8001b9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	f000 8171 	beq.w	8001e86 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f003 0303 	and.w	r3, r3, #3
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d005      	beq.n	8001bbc <HAL_GPIO_Init+0x40>
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f003 0303 	and.w	r3, r3, #3
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d130      	bne.n	8001c1e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	2203      	movs	r2, #3
 8001bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bcc:	43db      	mvns	r3, r3
 8001bce:	693a      	ldr	r2, [r7, #16]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	68da      	ldr	r2, [r3, #12]
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	693a      	ldr	r2, [r7, #16]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	693a      	ldr	r2, [r7, #16]
 8001bea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfa:	43db      	mvns	r3, r3
 8001bfc:	693a      	ldr	r2, [r7, #16]
 8001bfe:	4013      	ands	r3, r2
 8001c00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	091b      	lsrs	r3, r3, #4
 8001c08:	f003 0201 	and.w	r2, r3, #1
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f003 0303 	and.w	r3, r3, #3
 8001c26:	2b03      	cmp	r3, #3
 8001c28:	d118      	bne.n	8001c5c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001c30:	2201      	movs	r2, #1
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	fa02 f303 	lsl.w	r3, r2, r3
 8001c38:	43db      	mvns	r3, r3
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	08db      	lsrs	r3, r3, #3
 8001c46:	f003 0201 	and.w	r2, r3, #1
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	693a      	ldr	r2, [r7, #16]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f003 0303 	and.w	r3, r3, #3
 8001c64:	2b03      	cmp	r3, #3
 8001c66:	d017      	beq.n	8001c98 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	005b      	lsls	r3, r3, #1
 8001c72:	2203      	movs	r2, #3
 8001c74:	fa02 f303 	lsl.w	r3, r2, r3
 8001c78:	43db      	mvns	r3, r3
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	689a      	ldr	r2, [r3, #8]
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	005b      	lsls	r3, r3, #1
 8001c88:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8c:	693a      	ldr	r2, [r7, #16]
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	693a      	ldr	r2, [r7, #16]
 8001c96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f003 0303 	and.w	r3, r3, #3
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	d123      	bne.n	8001cec <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	08da      	lsrs	r2, r3, #3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	3208      	adds	r2, #8
 8001cac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	f003 0307 	and.w	r3, r3, #7
 8001cb8:	009b      	lsls	r3, r3, #2
 8001cba:	220f      	movs	r2, #15
 8001cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc0:	43db      	mvns	r3, r3
 8001cc2:	693a      	ldr	r2, [r7, #16]
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	691a      	ldr	r2, [r3, #16]
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	f003 0307 	and.w	r3, r3, #7
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	08da      	lsrs	r2, r3, #3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	3208      	adds	r2, #8
 8001ce6:	6939      	ldr	r1, [r7, #16]
 8001ce8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	005b      	lsls	r3, r3, #1
 8001cf6:	2203      	movs	r2, #3
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	43db      	mvns	r3, r3
 8001cfe:	693a      	ldr	r2, [r7, #16]
 8001d00:	4013      	ands	r3, r2
 8001d02:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f003 0203 	and.w	r2, r3, #3
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	fa02 f303 	lsl.w	r3, r2, r3
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	4313      	orrs	r3, r2
 8001d18:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	f000 80ac 	beq.w	8001e86 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d2e:	4b5f      	ldr	r3, [pc, #380]	@ (8001eac <HAL_GPIO_Init+0x330>)
 8001d30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d32:	4a5e      	ldr	r2, [pc, #376]	@ (8001eac <HAL_GPIO_Init+0x330>)
 8001d34:	f043 0301 	orr.w	r3, r3, #1
 8001d38:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d3a:	4b5c      	ldr	r3, [pc, #368]	@ (8001eac <HAL_GPIO_Init+0x330>)
 8001d3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d3e:	f003 0301 	and.w	r3, r3, #1
 8001d42:	60bb      	str	r3, [r7, #8]
 8001d44:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d46:	4a5a      	ldr	r2, [pc, #360]	@ (8001eb0 <HAL_GPIO_Init+0x334>)
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	089b      	lsrs	r3, r3, #2
 8001d4c:	3302      	adds	r3, #2
 8001d4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d52:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	f003 0303 	and.w	r3, r3, #3
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	220f      	movs	r2, #15
 8001d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d62:	43db      	mvns	r3, r3
 8001d64:	693a      	ldr	r2, [r7, #16]
 8001d66:	4013      	ands	r3, r2
 8001d68:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001d70:	d025      	beq.n	8001dbe <HAL_GPIO_Init+0x242>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a4f      	ldr	r2, [pc, #316]	@ (8001eb4 <HAL_GPIO_Init+0x338>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d01f      	beq.n	8001dba <HAL_GPIO_Init+0x23e>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a4e      	ldr	r2, [pc, #312]	@ (8001eb8 <HAL_GPIO_Init+0x33c>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d019      	beq.n	8001db6 <HAL_GPIO_Init+0x23a>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a4d      	ldr	r2, [pc, #308]	@ (8001ebc <HAL_GPIO_Init+0x340>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d013      	beq.n	8001db2 <HAL_GPIO_Init+0x236>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a4c      	ldr	r2, [pc, #304]	@ (8001ec0 <HAL_GPIO_Init+0x344>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d00d      	beq.n	8001dae <HAL_GPIO_Init+0x232>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4a4b      	ldr	r2, [pc, #300]	@ (8001ec4 <HAL_GPIO_Init+0x348>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d007      	beq.n	8001daa <HAL_GPIO_Init+0x22e>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	4a4a      	ldr	r2, [pc, #296]	@ (8001ec8 <HAL_GPIO_Init+0x34c>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d101      	bne.n	8001da6 <HAL_GPIO_Init+0x22a>
 8001da2:	2306      	movs	r3, #6
 8001da4:	e00c      	b.n	8001dc0 <HAL_GPIO_Init+0x244>
 8001da6:	2307      	movs	r3, #7
 8001da8:	e00a      	b.n	8001dc0 <HAL_GPIO_Init+0x244>
 8001daa:	2305      	movs	r3, #5
 8001dac:	e008      	b.n	8001dc0 <HAL_GPIO_Init+0x244>
 8001dae:	2304      	movs	r3, #4
 8001db0:	e006      	b.n	8001dc0 <HAL_GPIO_Init+0x244>
 8001db2:	2303      	movs	r3, #3
 8001db4:	e004      	b.n	8001dc0 <HAL_GPIO_Init+0x244>
 8001db6:	2302      	movs	r3, #2
 8001db8:	e002      	b.n	8001dc0 <HAL_GPIO_Init+0x244>
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e000      	b.n	8001dc0 <HAL_GPIO_Init+0x244>
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	697a      	ldr	r2, [r7, #20]
 8001dc2:	f002 0203 	and.w	r2, r2, #3
 8001dc6:	0092      	lsls	r2, r2, #2
 8001dc8:	4093      	lsls	r3, r2
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001dd0:	4937      	ldr	r1, [pc, #220]	@ (8001eb0 <HAL_GPIO_Init+0x334>)
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	089b      	lsrs	r3, r3, #2
 8001dd6:	3302      	adds	r3, #2
 8001dd8:	693a      	ldr	r2, [r7, #16]
 8001dda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001dde:	4b3b      	ldr	r3, [pc, #236]	@ (8001ecc <HAL_GPIO_Init+0x350>)
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	43db      	mvns	r3, r3
 8001de8:	693a      	ldr	r2, [r7, #16]
 8001dea:	4013      	ands	r3, r2
 8001dec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d003      	beq.n	8001e02 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001e02:	4a32      	ldr	r2, [pc, #200]	@ (8001ecc <HAL_GPIO_Init+0x350>)
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001e08:	4b30      	ldr	r3, [pc, #192]	@ (8001ecc <HAL_GPIO_Init+0x350>)
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	43db      	mvns	r3, r3
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	4013      	ands	r3, r2
 8001e16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d003      	beq.n	8001e2c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e2c:	4a27      	ldr	r2, [pc, #156]	@ (8001ecc <HAL_GPIO_Init+0x350>)
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001e32:	4b26      	ldr	r3, [pc, #152]	@ (8001ecc <HAL_GPIO_Init+0x350>)
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	43db      	mvns	r3, r3
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	4013      	ands	r3, r2
 8001e40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d003      	beq.n	8001e56 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	4313      	orrs	r3, r2
 8001e54:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e56:	4a1d      	ldr	r2, [pc, #116]	@ (8001ecc <HAL_GPIO_Init+0x350>)
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001ecc <HAL_GPIO_Init+0x350>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	43db      	mvns	r3, r3
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d003      	beq.n	8001e80 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001e78:	693a      	ldr	r2, [r7, #16]
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e80:	4a12      	ldr	r2, [pc, #72]	@ (8001ecc <HAL_GPIO_Init+0x350>)
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	fa22 f303 	lsr.w	r3, r2, r3
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	f47f ae78 	bne.w	8001b8c <HAL_GPIO_Init+0x10>
  }
}
 8001e9c:	bf00      	nop
 8001e9e:	bf00      	nop
 8001ea0:	371c      	adds	r7, #28
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	40021000 	.word	0x40021000
 8001eb0:	40010000 	.word	0x40010000
 8001eb4:	48000400 	.word	0x48000400
 8001eb8:	48000800 	.word	0x48000800
 8001ebc:	48000c00 	.word	0x48000c00
 8001ec0:	48001000 	.word	0x48001000
 8001ec4:	48001400 	.word	0x48001400
 8001ec8:	48001800 	.word	0x48001800
 8001ecc:	40010400 	.word	0x40010400

08001ed0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001ed4:	4b04      	ldr	r3, [pc, #16]	@ (8001ee8 <HAL_PWREx_GetVoltageRange+0x18>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	40007000 	.word	0x40007000

08001eec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b085      	sub	sp, #20
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001efa:	d130      	bne.n	8001f5e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001efc:	4b23      	ldr	r3, [pc, #140]	@ (8001f8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f08:	d038      	beq.n	8001f7c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f0a:	4b20      	ldr	r3, [pc, #128]	@ (8001f8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f12:	4a1e      	ldr	r2, [pc, #120]	@ (8001f8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f14:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f18:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001f1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001f90 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2232      	movs	r2, #50	@ 0x32
 8001f20:	fb02 f303 	mul.w	r3, r2, r3
 8001f24:	4a1b      	ldr	r2, [pc, #108]	@ (8001f94 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001f26:	fba2 2303 	umull	r2, r3, r2, r3
 8001f2a:	0c9b      	lsrs	r3, r3, #18
 8001f2c:	3301      	adds	r3, #1
 8001f2e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f30:	e002      	b.n	8001f38 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	3b01      	subs	r3, #1
 8001f36:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f38:	4b14      	ldr	r3, [pc, #80]	@ (8001f8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f3a:	695b      	ldr	r3, [r3, #20]
 8001f3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f44:	d102      	bne.n	8001f4c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d1f2      	bne.n	8001f32 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f4c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f4e:	695b      	ldr	r3, [r3, #20]
 8001f50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f58:	d110      	bne.n	8001f7c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e00f      	b.n	8001f7e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f6a:	d007      	beq.n	8001f7c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f6c:	4b07      	ldr	r3, [pc, #28]	@ (8001f8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f74:	4a05      	ldr	r2, [pc, #20]	@ (8001f8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f76:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f7a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3714      	adds	r7, #20
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	40007000 	.word	0x40007000
 8001f90:	20000020 	.word	0x20000020
 8001f94:	431bde83 	.word	0x431bde83

08001f98 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b088      	sub	sp, #32
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d101      	bne.n	8001faa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e3ca      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001faa:	4b97      	ldr	r3, [pc, #604]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f003 030c 	and.w	r3, r3, #12
 8001fb2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fb4:	4b94      	ldr	r3, [pc, #592]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	f003 0303 	and.w	r3, r3, #3
 8001fbc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0310 	and.w	r3, r3, #16
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f000 80e4 	beq.w	8002194 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d007      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x4a>
 8001fd2:	69bb      	ldr	r3, [r7, #24]
 8001fd4:	2b0c      	cmp	r3, #12
 8001fd6:	f040 808b 	bne.w	80020f0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	f040 8087 	bne.w	80020f0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001fe2:	4b89      	ldr	r3, [pc, #548]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d005      	beq.n	8001ffa <HAL_RCC_OscConfig+0x62>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d101      	bne.n	8001ffa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e3a2      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a1a      	ldr	r2, [r3, #32]
 8001ffe:	4b82      	ldr	r3, [pc, #520]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0308 	and.w	r3, r3, #8
 8002006:	2b00      	cmp	r3, #0
 8002008:	d004      	beq.n	8002014 <HAL_RCC_OscConfig+0x7c>
 800200a:	4b7f      	ldr	r3, [pc, #508]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002012:	e005      	b.n	8002020 <HAL_RCC_OscConfig+0x88>
 8002014:	4b7c      	ldr	r3, [pc, #496]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8002016:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800201a:	091b      	lsrs	r3, r3, #4
 800201c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002020:	4293      	cmp	r3, r2
 8002022:	d223      	bcs.n	800206c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	4618      	mov	r0, r3
 800202a:	f000 fd55 	bl	8002ad8 <RCC_SetFlashLatencyFromMSIRange>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d001      	beq.n	8002038 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e383      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002038:	4b73      	ldr	r3, [pc, #460]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a72      	ldr	r2, [pc, #456]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 800203e:	f043 0308 	orr.w	r3, r3, #8
 8002042:	6013      	str	r3, [r2, #0]
 8002044:	4b70      	ldr	r3, [pc, #448]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a1b      	ldr	r3, [r3, #32]
 8002050:	496d      	ldr	r1, [pc, #436]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8002052:	4313      	orrs	r3, r2
 8002054:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002056:	4b6c      	ldr	r3, [pc, #432]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	69db      	ldr	r3, [r3, #28]
 8002062:	021b      	lsls	r3, r3, #8
 8002064:	4968      	ldr	r1, [pc, #416]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8002066:	4313      	orrs	r3, r2
 8002068:	604b      	str	r3, [r1, #4]
 800206a:	e025      	b.n	80020b8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800206c:	4b66      	ldr	r3, [pc, #408]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a65      	ldr	r2, [pc, #404]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8002072:	f043 0308 	orr.w	r3, r3, #8
 8002076:	6013      	str	r3, [r2, #0]
 8002078:	4b63      	ldr	r3, [pc, #396]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a1b      	ldr	r3, [r3, #32]
 8002084:	4960      	ldr	r1, [pc, #384]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8002086:	4313      	orrs	r3, r2
 8002088:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800208a:	4b5f      	ldr	r3, [pc, #380]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	69db      	ldr	r3, [r3, #28]
 8002096:	021b      	lsls	r3, r3, #8
 8002098:	495b      	ldr	r1, [pc, #364]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 800209a:	4313      	orrs	r3, r2
 800209c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d109      	bne.n	80020b8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6a1b      	ldr	r3, [r3, #32]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f000 fd15 	bl	8002ad8 <RCC_SetFlashLatencyFromMSIRange>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e343      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80020b8:	f000 fc4a 	bl	8002950 <HAL_RCC_GetSysClockFreq>
 80020bc:	4602      	mov	r2, r0
 80020be:	4b52      	ldr	r3, [pc, #328]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	091b      	lsrs	r3, r3, #4
 80020c4:	f003 030f 	and.w	r3, r3, #15
 80020c8:	4950      	ldr	r1, [pc, #320]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 80020ca:	5ccb      	ldrb	r3, [r1, r3]
 80020cc:	f003 031f 	and.w	r3, r3, #31
 80020d0:	fa22 f303 	lsr.w	r3, r2, r3
 80020d4:	4a4e      	ldr	r2, [pc, #312]	@ (8002210 <HAL_RCC_OscConfig+0x278>)
 80020d6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80020d8:	4b4e      	ldr	r3, [pc, #312]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4618      	mov	r0, r3
 80020de:	f7ff fb61 	bl	80017a4 <HAL_InitTick>
 80020e2:	4603      	mov	r3, r0
 80020e4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80020e6:	7bfb      	ldrb	r3, [r7, #15]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d052      	beq.n	8002192 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80020ec:	7bfb      	ldrb	r3, [r7, #15]
 80020ee:	e327      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	699b      	ldr	r3, [r3, #24]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d032      	beq.n	800215e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80020f8:	4b43      	ldr	r3, [pc, #268]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a42      	ldr	r2, [pc, #264]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 80020fe:	f043 0301 	orr.w	r3, r3, #1
 8002102:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002104:	f7ff fb9e 	bl	8001844 <HAL_GetTick>
 8002108:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800210a:	e008      	b.n	800211e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800210c:	f7ff fb9a 	bl	8001844 <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	2b02      	cmp	r3, #2
 8002118:	d901      	bls.n	800211e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e310      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800211e:	4b3a      	ldr	r3, [pc, #232]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0302 	and.w	r3, r3, #2
 8002126:	2b00      	cmp	r3, #0
 8002128:	d0f0      	beq.n	800210c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800212a:	4b37      	ldr	r3, [pc, #220]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a36      	ldr	r2, [pc, #216]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8002130:	f043 0308 	orr.w	r3, r3, #8
 8002134:	6013      	str	r3, [r2, #0]
 8002136:	4b34      	ldr	r3, [pc, #208]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6a1b      	ldr	r3, [r3, #32]
 8002142:	4931      	ldr	r1, [pc, #196]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8002144:	4313      	orrs	r3, r2
 8002146:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002148:	4b2f      	ldr	r3, [pc, #188]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	69db      	ldr	r3, [r3, #28]
 8002154:	021b      	lsls	r3, r3, #8
 8002156:	492c      	ldr	r1, [pc, #176]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8002158:	4313      	orrs	r3, r2
 800215a:	604b      	str	r3, [r1, #4]
 800215c:	e01a      	b.n	8002194 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800215e:	4b2a      	ldr	r3, [pc, #168]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a29      	ldr	r2, [pc, #164]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8002164:	f023 0301 	bic.w	r3, r3, #1
 8002168:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800216a:	f7ff fb6b 	bl	8001844 <HAL_GetTick>
 800216e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002170:	e008      	b.n	8002184 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002172:	f7ff fb67 	bl	8001844 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b02      	cmp	r3, #2
 800217e:	d901      	bls.n	8002184 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e2dd      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002184:	4b20      	ldr	r3, [pc, #128]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0302 	and.w	r3, r3, #2
 800218c:	2b00      	cmp	r3, #0
 800218e:	d1f0      	bne.n	8002172 <HAL_RCC_OscConfig+0x1da>
 8002190:	e000      	b.n	8002194 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002192:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	2b00      	cmp	r3, #0
 800219e:	d074      	beq.n	800228a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	2b08      	cmp	r3, #8
 80021a4:	d005      	beq.n	80021b2 <HAL_RCC_OscConfig+0x21a>
 80021a6:	69bb      	ldr	r3, [r7, #24]
 80021a8:	2b0c      	cmp	r3, #12
 80021aa:	d10e      	bne.n	80021ca <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	2b03      	cmp	r3, #3
 80021b0:	d10b      	bne.n	80021ca <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021b2:	4b15      	ldr	r3, [pc, #84]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d064      	beq.n	8002288 <HAL_RCC_OscConfig+0x2f0>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d160      	bne.n	8002288 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e2ba      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021d2:	d106      	bne.n	80021e2 <HAL_RCC_OscConfig+0x24a>
 80021d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a0b      	ldr	r2, [pc, #44]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 80021da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021de:	6013      	str	r3, [r2, #0]
 80021e0:	e026      	b.n	8002230 <HAL_RCC_OscConfig+0x298>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021ea:	d115      	bne.n	8002218 <HAL_RCC_OscConfig+0x280>
 80021ec:	4b06      	ldr	r3, [pc, #24]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a05      	ldr	r2, [pc, #20]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 80021f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021f6:	6013      	str	r3, [r2, #0]
 80021f8:	4b03      	ldr	r3, [pc, #12]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a02      	ldr	r2, [pc, #8]	@ (8002208 <HAL_RCC_OscConfig+0x270>)
 80021fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002202:	6013      	str	r3, [r2, #0]
 8002204:	e014      	b.n	8002230 <HAL_RCC_OscConfig+0x298>
 8002206:	bf00      	nop
 8002208:	40021000 	.word	0x40021000
 800220c:	08007c2c 	.word	0x08007c2c
 8002210:	20000020 	.word	0x20000020
 8002214:	20000024 	.word	0x20000024
 8002218:	4ba0      	ldr	r3, [pc, #640]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a9f      	ldr	r2, [pc, #636]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 800221e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002222:	6013      	str	r3, [r2, #0]
 8002224:	4b9d      	ldr	r3, [pc, #628]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a9c      	ldr	r2, [pc, #624]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 800222a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800222e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d013      	beq.n	8002260 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002238:	f7ff fb04 	bl	8001844 <HAL_GetTick>
 800223c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800223e:	e008      	b.n	8002252 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002240:	f7ff fb00 	bl	8001844 <HAL_GetTick>
 8002244:	4602      	mov	r2, r0
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	2b64      	cmp	r3, #100	@ 0x64
 800224c:	d901      	bls.n	8002252 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e276      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002252:	4b92      	ldr	r3, [pc, #584]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d0f0      	beq.n	8002240 <HAL_RCC_OscConfig+0x2a8>
 800225e:	e014      	b.n	800228a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002260:	f7ff faf0 	bl	8001844 <HAL_GetTick>
 8002264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002266:	e008      	b.n	800227a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002268:	f7ff faec 	bl	8001844 <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b64      	cmp	r3, #100	@ 0x64
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e262      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800227a:	4b88      	ldr	r3, [pc, #544]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1f0      	bne.n	8002268 <HAL_RCC_OscConfig+0x2d0>
 8002286:	e000      	b.n	800228a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002288:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	2b00      	cmp	r3, #0
 8002294:	d060      	beq.n	8002358 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	2b04      	cmp	r3, #4
 800229a:	d005      	beq.n	80022a8 <HAL_RCC_OscConfig+0x310>
 800229c:	69bb      	ldr	r3, [r7, #24]
 800229e:	2b0c      	cmp	r3, #12
 80022a0:	d119      	bne.n	80022d6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	2b02      	cmp	r3, #2
 80022a6:	d116      	bne.n	80022d6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022a8:	4b7c      	ldr	r3, [pc, #496]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d005      	beq.n	80022c0 <HAL_RCC_OscConfig+0x328>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d101      	bne.n	80022c0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e23f      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022c0:	4b76      	ldr	r3, [pc, #472]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	691b      	ldr	r3, [r3, #16]
 80022cc:	061b      	lsls	r3, r3, #24
 80022ce:	4973      	ldr	r1, [pc, #460]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 80022d0:	4313      	orrs	r3, r2
 80022d2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022d4:	e040      	b.n	8002358 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d023      	beq.n	8002326 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022de:	4b6f      	ldr	r3, [pc, #444]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a6e      	ldr	r2, [pc, #440]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 80022e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ea:	f7ff faab 	bl	8001844 <HAL_GetTick>
 80022ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022f0:	e008      	b.n	8002304 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022f2:	f7ff faa7 	bl	8001844 <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d901      	bls.n	8002304 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e21d      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002304:	4b65      	ldr	r3, [pc, #404]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800230c:	2b00      	cmp	r3, #0
 800230e:	d0f0      	beq.n	80022f2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002310:	4b62      	ldr	r3, [pc, #392]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	691b      	ldr	r3, [r3, #16]
 800231c:	061b      	lsls	r3, r3, #24
 800231e:	495f      	ldr	r1, [pc, #380]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 8002320:	4313      	orrs	r3, r2
 8002322:	604b      	str	r3, [r1, #4]
 8002324:	e018      	b.n	8002358 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002326:	4b5d      	ldr	r3, [pc, #372]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a5c      	ldr	r2, [pc, #368]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 800232c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002330:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002332:	f7ff fa87 	bl	8001844 <HAL_GetTick>
 8002336:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002338:	e008      	b.n	800234c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800233a:	f7ff fa83 	bl	8001844 <HAL_GetTick>
 800233e:	4602      	mov	r2, r0
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	2b02      	cmp	r3, #2
 8002346:	d901      	bls.n	800234c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e1f9      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800234c:	4b53      	ldr	r3, [pc, #332]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002354:	2b00      	cmp	r3, #0
 8002356:	d1f0      	bne.n	800233a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0308 	and.w	r3, r3, #8
 8002360:	2b00      	cmp	r3, #0
 8002362:	d03c      	beq.n	80023de <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	695b      	ldr	r3, [r3, #20]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d01c      	beq.n	80023a6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800236c:	4b4b      	ldr	r3, [pc, #300]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 800236e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002372:	4a4a      	ldr	r2, [pc, #296]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 8002374:	f043 0301 	orr.w	r3, r3, #1
 8002378:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800237c:	f7ff fa62 	bl	8001844 <HAL_GetTick>
 8002380:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002382:	e008      	b.n	8002396 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002384:	f7ff fa5e 	bl	8001844 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	2b02      	cmp	r3, #2
 8002390:	d901      	bls.n	8002396 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e1d4      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002396:	4b41      	ldr	r3, [pc, #260]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 8002398:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800239c:	f003 0302 	and.w	r3, r3, #2
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d0ef      	beq.n	8002384 <HAL_RCC_OscConfig+0x3ec>
 80023a4:	e01b      	b.n	80023de <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023a6:	4b3d      	ldr	r3, [pc, #244]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 80023a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023ac:	4a3b      	ldr	r2, [pc, #236]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 80023ae:	f023 0301 	bic.w	r3, r3, #1
 80023b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023b6:	f7ff fa45 	bl	8001844 <HAL_GetTick>
 80023ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023bc:	e008      	b.n	80023d0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023be:	f7ff fa41 	bl	8001844 <HAL_GetTick>
 80023c2:	4602      	mov	r2, r0
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d901      	bls.n	80023d0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	e1b7      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023d0:	4b32      	ldr	r3, [pc, #200]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 80023d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023d6:	f003 0302 	and.w	r3, r3, #2
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d1ef      	bne.n	80023be <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0304 	and.w	r3, r3, #4
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	f000 80a6 	beq.w	8002538 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023ec:	2300      	movs	r3, #0
 80023ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80023f0:	4b2a      	ldr	r3, [pc, #168]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 80023f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d10d      	bne.n	8002418 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023fc:	4b27      	ldr	r3, [pc, #156]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 80023fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002400:	4a26      	ldr	r2, [pc, #152]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 8002402:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002406:	6593      	str	r3, [r2, #88]	@ 0x58
 8002408:	4b24      	ldr	r3, [pc, #144]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 800240a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800240c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002410:	60bb      	str	r3, [r7, #8]
 8002412:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002414:	2301      	movs	r3, #1
 8002416:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002418:	4b21      	ldr	r3, [pc, #132]	@ (80024a0 <HAL_RCC_OscConfig+0x508>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002420:	2b00      	cmp	r3, #0
 8002422:	d118      	bne.n	8002456 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002424:	4b1e      	ldr	r3, [pc, #120]	@ (80024a0 <HAL_RCC_OscConfig+0x508>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a1d      	ldr	r2, [pc, #116]	@ (80024a0 <HAL_RCC_OscConfig+0x508>)
 800242a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800242e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002430:	f7ff fa08 	bl	8001844 <HAL_GetTick>
 8002434:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002436:	e008      	b.n	800244a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002438:	f7ff fa04 	bl	8001844 <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b02      	cmp	r3, #2
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e17a      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800244a:	4b15      	ldr	r3, [pc, #84]	@ (80024a0 <HAL_RCC_OscConfig+0x508>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002452:	2b00      	cmp	r3, #0
 8002454:	d0f0      	beq.n	8002438 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	2b01      	cmp	r3, #1
 800245c:	d108      	bne.n	8002470 <HAL_RCC_OscConfig+0x4d8>
 800245e:	4b0f      	ldr	r3, [pc, #60]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 8002460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002464:	4a0d      	ldr	r2, [pc, #52]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 8002466:	f043 0301 	orr.w	r3, r3, #1
 800246a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800246e:	e029      	b.n	80024c4 <HAL_RCC_OscConfig+0x52c>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	2b05      	cmp	r3, #5
 8002476:	d115      	bne.n	80024a4 <HAL_RCC_OscConfig+0x50c>
 8002478:	4b08      	ldr	r3, [pc, #32]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 800247a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800247e:	4a07      	ldr	r2, [pc, #28]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 8002480:	f043 0304 	orr.w	r3, r3, #4
 8002484:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002488:	4b04      	ldr	r3, [pc, #16]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 800248a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800248e:	4a03      	ldr	r2, [pc, #12]	@ (800249c <HAL_RCC_OscConfig+0x504>)
 8002490:	f043 0301 	orr.w	r3, r3, #1
 8002494:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002498:	e014      	b.n	80024c4 <HAL_RCC_OscConfig+0x52c>
 800249a:	bf00      	nop
 800249c:	40021000 	.word	0x40021000
 80024a0:	40007000 	.word	0x40007000
 80024a4:	4b9c      	ldr	r3, [pc, #624]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 80024a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024aa:	4a9b      	ldr	r2, [pc, #620]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 80024ac:	f023 0301 	bic.w	r3, r3, #1
 80024b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024b4:	4b98      	ldr	r3, [pc, #608]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 80024b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024ba:	4a97      	ldr	r2, [pc, #604]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 80024bc:	f023 0304 	bic.w	r3, r3, #4
 80024c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d016      	beq.n	80024fa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024cc:	f7ff f9ba 	bl	8001844 <HAL_GetTick>
 80024d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024d2:	e00a      	b.n	80024ea <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024d4:	f7ff f9b6 	bl	8001844 <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d901      	bls.n	80024ea <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e12a      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024ea:	4b8b      	ldr	r3, [pc, #556]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 80024ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d0ed      	beq.n	80024d4 <HAL_RCC_OscConfig+0x53c>
 80024f8:	e015      	b.n	8002526 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024fa:	f7ff f9a3 	bl	8001844 <HAL_GetTick>
 80024fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002500:	e00a      	b.n	8002518 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002502:	f7ff f99f 	bl	8001844 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002510:	4293      	cmp	r3, r2
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e113      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002518:	4b7f      	ldr	r3, [pc, #508]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 800251a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800251e:	f003 0302 	and.w	r3, r3, #2
 8002522:	2b00      	cmp	r3, #0
 8002524:	d1ed      	bne.n	8002502 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002526:	7ffb      	ldrb	r3, [r7, #31]
 8002528:	2b01      	cmp	r3, #1
 800252a:	d105      	bne.n	8002538 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800252c:	4b7a      	ldr	r3, [pc, #488]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 800252e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002530:	4a79      	ldr	r2, [pc, #484]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 8002532:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002536:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800253c:	2b00      	cmp	r3, #0
 800253e:	f000 80fe 	beq.w	800273e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002546:	2b02      	cmp	r3, #2
 8002548:	f040 80d0 	bne.w	80026ec <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800254c:	4b72      	ldr	r3, [pc, #456]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	f003 0203 	and.w	r2, r3, #3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800255c:	429a      	cmp	r2, r3
 800255e:	d130      	bne.n	80025c2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256a:	3b01      	subs	r3, #1
 800256c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800256e:	429a      	cmp	r2, r3
 8002570:	d127      	bne.n	80025c2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800257c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800257e:	429a      	cmp	r2, r3
 8002580:	d11f      	bne.n	80025c2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800258c:	2a07      	cmp	r2, #7
 800258e:	bf14      	ite	ne
 8002590:	2201      	movne	r2, #1
 8002592:	2200      	moveq	r2, #0
 8002594:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002596:	4293      	cmp	r3, r2
 8002598:	d113      	bne.n	80025c2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025a4:	085b      	lsrs	r3, r3, #1
 80025a6:	3b01      	subs	r3, #1
 80025a8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d109      	bne.n	80025c2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b8:	085b      	lsrs	r3, r3, #1
 80025ba:	3b01      	subs	r3, #1
 80025bc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025be:	429a      	cmp	r2, r3
 80025c0:	d06e      	beq.n	80026a0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025c2:	69bb      	ldr	r3, [r7, #24]
 80025c4:	2b0c      	cmp	r3, #12
 80025c6:	d069      	beq.n	800269c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80025c8:	4b53      	ldr	r3, [pc, #332]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d105      	bne.n	80025e0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80025d4:	4b50      	ldr	r3, [pc, #320]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d001      	beq.n	80025e4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e0ad      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80025e4:	4b4c      	ldr	r3, [pc, #304]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a4b      	ldr	r2, [pc, #300]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 80025ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80025ee:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80025f0:	f7ff f928 	bl	8001844 <HAL_GetTick>
 80025f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025f6:	e008      	b.n	800260a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025f8:	f7ff f924 	bl	8001844 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	2b02      	cmp	r3, #2
 8002604:	d901      	bls.n	800260a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e09a      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800260a:	4b43      	ldr	r3, [pc, #268]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d1f0      	bne.n	80025f8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002616:	4b40      	ldr	r3, [pc, #256]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 8002618:	68da      	ldr	r2, [r3, #12]
 800261a:	4b40      	ldr	r3, [pc, #256]	@ (800271c <HAL_RCC_OscConfig+0x784>)
 800261c:	4013      	ands	r3, r2
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002626:	3a01      	subs	r2, #1
 8002628:	0112      	lsls	r2, r2, #4
 800262a:	4311      	orrs	r1, r2
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002630:	0212      	lsls	r2, r2, #8
 8002632:	4311      	orrs	r1, r2
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002638:	0852      	lsrs	r2, r2, #1
 800263a:	3a01      	subs	r2, #1
 800263c:	0552      	lsls	r2, r2, #21
 800263e:	4311      	orrs	r1, r2
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002644:	0852      	lsrs	r2, r2, #1
 8002646:	3a01      	subs	r2, #1
 8002648:	0652      	lsls	r2, r2, #25
 800264a:	4311      	orrs	r1, r2
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002650:	0912      	lsrs	r2, r2, #4
 8002652:	0452      	lsls	r2, r2, #17
 8002654:	430a      	orrs	r2, r1
 8002656:	4930      	ldr	r1, [pc, #192]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 8002658:	4313      	orrs	r3, r2
 800265a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800265c:	4b2e      	ldr	r3, [pc, #184]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a2d      	ldr	r2, [pc, #180]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 8002662:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002666:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002668:	4b2b      	ldr	r3, [pc, #172]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	4a2a      	ldr	r2, [pc, #168]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 800266e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002672:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002674:	f7ff f8e6 	bl	8001844 <HAL_GetTick>
 8002678:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800267a:	e008      	b.n	800268e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800267c:	f7ff f8e2 	bl	8001844 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	2b02      	cmp	r3, #2
 8002688:	d901      	bls.n	800268e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e058      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800268e:	4b22      	ldr	r3, [pc, #136]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d0f0      	beq.n	800267c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800269a:	e050      	b.n	800273e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e04f      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d148      	bne.n	800273e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80026ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a19      	ldr	r2, [pc, #100]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 80026b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026b6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026b8:	4b17      	ldr	r3, [pc, #92]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	4a16      	ldr	r2, [pc, #88]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 80026be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026c2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80026c4:	f7ff f8be 	bl	8001844 <HAL_GetTick>
 80026c8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ca:	e008      	b.n	80026de <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026cc:	f7ff f8ba 	bl	8001844 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	2b02      	cmp	r3, #2
 80026d8:	d901      	bls.n	80026de <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e030      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026de:	4b0e      	ldr	r3, [pc, #56]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d0f0      	beq.n	80026cc <HAL_RCC_OscConfig+0x734>
 80026ea:	e028      	b.n	800273e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	2b0c      	cmp	r3, #12
 80026f0:	d023      	beq.n	800273a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026f2:	4b09      	ldr	r3, [pc, #36]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a08      	ldr	r2, [pc, #32]	@ (8002718 <HAL_RCC_OscConfig+0x780>)
 80026f8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026fe:	f7ff f8a1 	bl	8001844 <HAL_GetTick>
 8002702:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002704:	e00c      	b.n	8002720 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002706:	f7ff f89d 	bl	8001844 <HAL_GetTick>
 800270a:	4602      	mov	r2, r0
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	2b02      	cmp	r3, #2
 8002712:	d905      	bls.n	8002720 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002714:	2303      	movs	r3, #3
 8002716:	e013      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
 8002718:	40021000 	.word	0x40021000
 800271c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002720:	4b09      	ldr	r3, [pc, #36]	@ (8002748 <HAL_RCC_OscConfig+0x7b0>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002728:	2b00      	cmp	r3, #0
 800272a:	d1ec      	bne.n	8002706 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800272c:	4b06      	ldr	r3, [pc, #24]	@ (8002748 <HAL_RCC_OscConfig+0x7b0>)
 800272e:	68da      	ldr	r2, [r3, #12]
 8002730:	4905      	ldr	r1, [pc, #20]	@ (8002748 <HAL_RCC_OscConfig+0x7b0>)
 8002732:	4b06      	ldr	r3, [pc, #24]	@ (800274c <HAL_RCC_OscConfig+0x7b4>)
 8002734:	4013      	ands	r3, r2
 8002736:	60cb      	str	r3, [r1, #12]
 8002738:	e001      	b.n	800273e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e000      	b.n	8002740 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800273e:	2300      	movs	r3, #0
}
 8002740:	4618      	mov	r0, r3
 8002742:	3720      	adds	r7, #32
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	40021000 	.word	0x40021000
 800274c:	feeefffc 	.word	0xfeeefffc

08002750 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d101      	bne.n	8002764 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e0e7      	b.n	8002934 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002764:	4b75      	ldr	r3, [pc, #468]	@ (800293c <HAL_RCC_ClockConfig+0x1ec>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	683a      	ldr	r2, [r7, #0]
 800276e:	429a      	cmp	r2, r3
 8002770:	d910      	bls.n	8002794 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002772:	4b72      	ldr	r3, [pc, #456]	@ (800293c <HAL_RCC_ClockConfig+0x1ec>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f023 0207 	bic.w	r2, r3, #7
 800277a:	4970      	ldr	r1, [pc, #448]	@ (800293c <HAL_RCC_ClockConfig+0x1ec>)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	4313      	orrs	r3, r2
 8002780:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002782:	4b6e      	ldr	r3, [pc, #440]	@ (800293c <HAL_RCC_ClockConfig+0x1ec>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0307 	and.w	r3, r3, #7
 800278a:	683a      	ldr	r2, [r7, #0]
 800278c:	429a      	cmp	r2, r3
 800278e:	d001      	beq.n	8002794 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e0cf      	b.n	8002934 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0302 	and.w	r3, r3, #2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d010      	beq.n	80027c2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	689a      	ldr	r2, [r3, #8]
 80027a4:	4b66      	ldr	r3, [pc, #408]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d908      	bls.n	80027c2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027b0:	4b63      	ldr	r3, [pc, #396]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	4960      	ldr	r1, [pc, #384]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 80027be:	4313      	orrs	r3, r2
 80027c0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d04c      	beq.n	8002868 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	2b03      	cmp	r3, #3
 80027d4:	d107      	bne.n	80027e6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027d6:	4b5a      	ldr	r3, [pc, #360]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d121      	bne.n	8002826 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e0a6      	b.n	8002934 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d107      	bne.n	80027fe <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027ee:	4b54      	ldr	r3, [pc, #336]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d115      	bne.n	8002826 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e09a      	b.n	8002934 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d107      	bne.n	8002816 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002806:	4b4e      	ldr	r3, [pc, #312]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d109      	bne.n	8002826 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e08e      	b.n	8002934 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002816:	4b4a      	ldr	r3, [pc, #296]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800281e:	2b00      	cmp	r3, #0
 8002820:	d101      	bne.n	8002826 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e086      	b.n	8002934 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002826:	4b46      	ldr	r3, [pc, #280]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f023 0203 	bic.w	r2, r3, #3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	4943      	ldr	r1, [pc, #268]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 8002834:	4313      	orrs	r3, r2
 8002836:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002838:	f7ff f804 	bl	8001844 <HAL_GetTick>
 800283c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800283e:	e00a      	b.n	8002856 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002840:	f7ff f800 	bl	8001844 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800284e:	4293      	cmp	r3, r2
 8002850:	d901      	bls.n	8002856 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e06e      	b.n	8002934 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002856:	4b3a      	ldr	r3, [pc, #232]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f003 020c 	and.w	r2, r3, #12
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	429a      	cmp	r2, r3
 8002866:	d1eb      	bne.n	8002840 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0302 	and.w	r3, r3, #2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d010      	beq.n	8002896 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	689a      	ldr	r2, [r3, #8]
 8002878:	4b31      	ldr	r3, [pc, #196]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002880:	429a      	cmp	r2, r3
 8002882:	d208      	bcs.n	8002896 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002884:	4b2e      	ldr	r3, [pc, #184]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	492b      	ldr	r1, [pc, #172]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 8002892:	4313      	orrs	r3, r2
 8002894:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002896:	4b29      	ldr	r3, [pc, #164]	@ (800293c <HAL_RCC_ClockConfig+0x1ec>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0307 	and.w	r3, r3, #7
 800289e:	683a      	ldr	r2, [r7, #0]
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d210      	bcs.n	80028c6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028a4:	4b25      	ldr	r3, [pc, #148]	@ (800293c <HAL_RCC_ClockConfig+0x1ec>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f023 0207 	bic.w	r2, r3, #7
 80028ac:	4923      	ldr	r1, [pc, #140]	@ (800293c <HAL_RCC_ClockConfig+0x1ec>)
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	4313      	orrs	r3, r2
 80028b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028b4:	4b21      	ldr	r3, [pc, #132]	@ (800293c <HAL_RCC_ClockConfig+0x1ec>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0307 	and.w	r3, r3, #7
 80028bc:	683a      	ldr	r2, [r7, #0]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d001      	beq.n	80028c6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e036      	b.n	8002934 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0304 	and.w	r3, r3, #4
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d008      	beq.n	80028e4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028d2:	4b1b      	ldr	r3, [pc, #108]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	4918      	ldr	r1, [pc, #96]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 80028e0:	4313      	orrs	r3, r2
 80028e2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0308 	and.w	r3, r3, #8
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d009      	beq.n	8002904 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028f0:	4b13      	ldr	r3, [pc, #76]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	691b      	ldr	r3, [r3, #16]
 80028fc:	00db      	lsls	r3, r3, #3
 80028fe:	4910      	ldr	r1, [pc, #64]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 8002900:	4313      	orrs	r3, r2
 8002902:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002904:	f000 f824 	bl	8002950 <HAL_RCC_GetSysClockFreq>
 8002908:	4602      	mov	r2, r0
 800290a:	4b0d      	ldr	r3, [pc, #52]	@ (8002940 <HAL_RCC_ClockConfig+0x1f0>)
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	091b      	lsrs	r3, r3, #4
 8002910:	f003 030f 	and.w	r3, r3, #15
 8002914:	490b      	ldr	r1, [pc, #44]	@ (8002944 <HAL_RCC_ClockConfig+0x1f4>)
 8002916:	5ccb      	ldrb	r3, [r1, r3]
 8002918:	f003 031f 	and.w	r3, r3, #31
 800291c:	fa22 f303 	lsr.w	r3, r2, r3
 8002920:	4a09      	ldr	r2, [pc, #36]	@ (8002948 <HAL_RCC_ClockConfig+0x1f8>)
 8002922:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002924:	4b09      	ldr	r3, [pc, #36]	@ (800294c <HAL_RCC_ClockConfig+0x1fc>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4618      	mov	r0, r3
 800292a:	f7fe ff3b 	bl	80017a4 <HAL_InitTick>
 800292e:	4603      	mov	r3, r0
 8002930:	72fb      	strb	r3, [r7, #11]

  return status;
 8002932:	7afb      	ldrb	r3, [r7, #11]
}
 8002934:	4618      	mov	r0, r3
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40022000 	.word	0x40022000
 8002940:	40021000 	.word	0x40021000
 8002944:	08007c2c 	.word	0x08007c2c
 8002948:	20000020 	.word	0x20000020
 800294c:	20000024 	.word	0x20000024

08002950 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002950:	b480      	push	{r7}
 8002952:	b089      	sub	sp, #36	@ 0x24
 8002954:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002956:	2300      	movs	r3, #0
 8002958:	61fb      	str	r3, [r7, #28]
 800295a:	2300      	movs	r3, #0
 800295c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800295e:	4b3e      	ldr	r3, [pc, #248]	@ (8002a58 <HAL_RCC_GetSysClockFreq+0x108>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f003 030c 	and.w	r3, r3, #12
 8002966:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002968:	4b3b      	ldr	r3, [pc, #236]	@ (8002a58 <HAL_RCC_GetSysClockFreq+0x108>)
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	f003 0303 	and.w	r3, r3, #3
 8002970:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d005      	beq.n	8002984 <HAL_RCC_GetSysClockFreq+0x34>
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	2b0c      	cmp	r3, #12
 800297c:	d121      	bne.n	80029c2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d11e      	bne.n	80029c2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002984:	4b34      	ldr	r3, [pc, #208]	@ (8002a58 <HAL_RCC_GetSysClockFreq+0x108>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0308 	and.w	r3, r3, #8
 800298c:	2b00      	cmp	r3, #0
 800298e:	d107      	bne.n	80029a0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002990:	4b31      	ldr	r3, [pc, #196]	@ (8002a58 <HAL_RCC_GetSysClockFreq+0x108>)
 8002992:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002996:	0a1b      	lsrs	r3, r3, #8
 8002998:	f003 030f 	and.w	r3, r3, #15
 800299c:	61fb      	str	r3, [r7, #28]
 800299e:	e005      	b.n	80029ac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80029a0:	4b2d      	ldr	r3, [pc, #180]	@ (8002a58 <HAL_RCC_GetSysClockFreq+0x108>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	091b      	lsrs	r3, r3, #4
 80029a6:	f003 030f 	and.w	r3, r3, #15
 80029aa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80029ac:	4a2b      	ldr	r2, [pc, #172]	@ (8002a5c <HAL_RCC_GetSysClockFreq+0x10c>)
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029b4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d10d      	bne.n	80029d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029c0:	e00a      	b.n	80029d8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	2b04      	cmp	r3, #4
 80029c6:	d102      	bne.n	80029ce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80029c8:	4b25      	ldr	r3, [pc, #148]	@ (8002a60 <HAL_RCC_GetSysClockFreq+0x110>)
 80029ca:	61bb      	str	r3, [r7, #24]
 80029cc:	e004      	b.n	80029d8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	2b08      	cmp	r3, #8
 80029d2:	d101      	bne.n	80029d8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80029d4:	4b23      	ldr	r3, [pc, #140]	@ (8002a64 <HAL_RCC_GetSysClockFreq+0x114>)
 80029d6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	2b0c      	cmp	r3, #12
 80029dc:	d134      	bne.n	8002a48 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80029de:	4b1e      	ldr	r3, [pc, #120]	@ (8002a58 <HAL_RCC_GetSysClockFreq+0x108>)
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	f003 0303 	and.w	r3, r3, #3
 80029e6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d003      	beq.n	80029f6 <HAL_RCC_GetSysClockFreq+0xa6>
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	2b03      	cmp	r3, #3
 80029f2:	d003      	beq.n	80029fc <HAL_RCC_GetSysClockFreq+0xac>
 80029f4:	e005      	b.n	8002a02 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80029f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002a60 <HAL_RCC_GetSysClockFreq+0x110>)
 80029f8:	617b      	str	r3, [r7, #20]
      break;
 80029fa:	e005      	b.n	8002a08 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80029fc:	4b19      	ldr	r3, [pc, #100]	@ (8002a64 <HAL_RCC_GetSysClockFreq+0x114>)
 80029fe:	617b      	str	r3, [r7, #20]
      break;
 8002a00:	e002      	b.n	8002a08 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	617b      	str	r3, [r7, #20]
      break;
 8002a06:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a08:	4b13      	ldr	r3, [pc, #76]	@ (8002a58 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	091b      	lsrs	r3, r3, #4
 8002a0e:	f003 0307 	and.w	r3, r3, #7
 8002a12:	3301      	adds	r3, #1
 8002a14:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002a16:	4b10      	ldr	r3, [pc, #64]	@ (8002a58 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	0a1b      	lsrs	r3, r3, #8
 8002a1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a20:	697a      	ldr	r2, [r7, #20]
 8002a22:	fb03 f202 	mul.w	r2, r3, r2
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a2c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a58 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	0e5b      	lsrs	r3, r3, #25
 8002a34:	f003 0303 	and.w	r3, r3, #3
 8002a38:	3301      	adds	r3, #1
 8002a3a:	005b      	lsls	r3, r3, #1
 8002a3c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002a3e:	697a      	ldr	r2, [r7, #20]
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a46:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002a48:	69bb      	ldr	r3, [r7, #24]
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3724      	adds	r7, #36	@ 0x24
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	08007c44 	.word	0x08007c44
 8002a60:	00f42400 	.word	0x00f42400
 8002a64:	007a1200 	.word	0x007a1200

08002a68 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a6c:	4b03      	ldr	r3, [pc, #12]	@ (8002a7c <HAL_RCC_GetHCLKFreq+0x14>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	20000020 	.word	0x20000020

08002a80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002a84:	f7ff fff0 	bl	8002a68 <HAL_RCC_GetHCLKFreq>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	4b06      	ldr	r3, [pc, #24]	@ (8002aa4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	0a1b      	lsrs	r3, r3, #8
 8002a90:	f003 0307 	and.w	r3, r3, #7
 8002a94:	4904      	ldr	r1, [pc, #16]	@ (8002aa8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a96:	5ccb      	ldrb	r3, [r1, r3]
 8002a98:	f003 031f 	and.w	r3, r3, #31
 8002a9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	40021000 	.word	0x40021000
 8002aa8:	08007c3c 	.word	0x08007c3c

08002aac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002ab0:	f7ff ffda 	bl	8002a68 <HAL_RCC_GetHCLKFreq>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	4b06      	ldr	r3, [pc, #24]	@ (8002ad0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	0adb      	lsrs	r3, r3, #11
 8002abc:	f003 0307 	and.w	r3, r3, #7
 8002ac0:	4904      	ldr	r1, [pc, #16]	@ (8002ad4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002ac2:	5ccb      	ldrb	r3, [r1, r3]
 8002ac4:	f003 031f 	and.w	r3, r3, #31
 8002ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	40021000 	.word	0x40021000
 8002ad4:	08007c3c 	.word	0x08007c3c

08002ad8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b086      	sub	sp, #24
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002ae4:	4b2a      	ldr	r3, [pc, #168]	@ (8002b90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ae8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d003      	beq.n	8002af8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002af0:	f7ff f9ee 	bl	8001ed0 <HAL_PWREx_GetVoltageRange>
 8002af4:	6178      	str	r0, [r7, #20]
 8002af6:	e014      	b.n	8002b22 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002af8:	4b25      	ldr	r3, [pc, #148]	@ (8002b90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002afc:	4a24      	ldr	r2, [pc, #144]	@ (8002b90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002afe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b02:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b04:	4b22      	ldr	r3, [pc, #136]	@ (8002b90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b0c:	60fb      	str	r3, [r7, #12]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002b10:	f7ff f9de 	bl	8001ed0 <HAL_PWREx_GetVoltageRange>
 8002b14:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002b16:	4b1e      	ldr	r3, [pc, #120]	@ (8002b90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b1a:	4a1d      	ldr	r2, [pc, #116]	@ (8002b90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b20:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b28:	d10b      	bne.n	8002b42 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2b80      	cmp	r3, #128	@ 0x80
 8002b2e:	d919      	bls.n	8002b64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2ba0      	cmp	r3, #160	@ 0xa0
 8002b34:	d902      	bls.n	8002b3c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b36:	2302      	movs	r3, #2
 8002b38:	613b      	str	r3, [r7, #16]
 8002b3a:	e013      	b.n	8002b64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	613b      	str	r3, [r7, #16]
 8002b40:	e010      	b.n	8002b64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2b80      	cmp	r3, #128	@ 0x80
 8002b46:	d902      	bls.n	8002b4e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002b48:	2303      	movs	r3, #3
 8002b4a:	613b      	str	r3, [r7, #16]
 8002b4c:	e00a      	b.n	8002b64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2b80      	cmp	r3, #128	@ 0x80
 8002b52:	d102      	bne.n	8002b5a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b54:	2302      	movs	r3, #2
 8002b56:	613b      	str	r3, [r7, #16]
 8002b58:	e004      	b.n	8002b64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2b70      	cmp	r3, #112	@ 0x70
 8002b5e:	d101      	bne.n	8002b64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b60:	2301      	movs	r3, #1
 8002b62:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002b64:	4b0b      	ldr	r3, [pc, #44]	@ (8002b94 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f023 0207 	bic.w	r2, r3, #7
 8002b6c:	4909      	ldr	r1, [pc, #36]	@ (8002b94 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002b74:	4b07      	ldr	r3, [pc, #28]	@ (8002b94 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0307 	and.w	r3, r3, #7
 8002b7c:	693a      	ldr	r2, [r7, #16]
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d001      	beq.n	8002b86 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e000      	b.n	8002b88 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002b86:	2300      	movs	r3, #0
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3718      	adds	r7, #24
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	40021000 	.word	0x40021000
 8002b94:	40022000 	.word	0x40022000

08002b98 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b086      	sub	sp, #24
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d041      	beq.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bb8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002bbc:	d02a      	beq.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002bbe:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002bc2:	d824      	bhi.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002bc4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002bc8:	d008      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002bca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002bce:	d81e      	bhi.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d00a      	beq.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002bd4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002bd8:	d010      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002bda:	e018      	b.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002bdc:	4b86      	ldr	r3, [pc, #536]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	4a85      	ldr	r2, [pc, #532]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002be2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002be6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002be8:	e015      	b.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	3304      	adds	r3, #4
 8002bee:	2100      	movs	r1, #0
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f000 fabb 	bl	800316c <RCCEx_PLLSAI1_Config>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bfa:	e00c      	b.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	3320      	adds	r3, #32
 8002c00:	2100      	movs	r1, #0
 8002c02:	4618      	mov	r0, r3
 8002c04:	f000 fba6 	bl	8003354 <RCCEx_PLLSAI2_Config>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c0c:	e003      	b.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	74fb      	strb	r3, [r7, #19]
      break;
 8002c12:	e000      	b.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002c14:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c16:	7cfb      	ldrb	r3, [r7, #19]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d10b      	bne.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c1c:	4b76      	ldr	r3, [pc, #472]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c22:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c2a:	4973      	ldr	r1, [pc, #460]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002c32:	e001      	b.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c34:	7cfb      	ldrb	r3, [r7, #19]
 8002c36:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d041      	beq.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c48:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002c4c:	d02a      	beq.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002c4e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002c52:	d824      	bhi.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002c54:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002c58:	d008      	beq.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002c5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002c5e:	d81e      	bhi.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d00a      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002c64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c68:	d010      	beq.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002c6a:	e018      	b.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002c6c:	4b62      	ldr	r3, [pc, #392]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	4a61      	ldr	r2, [pc, #388]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c76:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c78:	e015      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	3304      	adds	r3, #4
 8002c7e:	2100      	movs	r1, #0
 8002c80:	4618      	mov	r0, r3
 8002c82:	f000 fa73 	bl	800316c <RCCEx_PLLSAI1_Config>
 8002c86:	4603      	mov	r3, r0
 8002c88:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c8a:	e00c      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	3320      	adds	r3, #32
 8002c90:	2100      	movs	r1, #0
 8002c92:	4618      	mov	r0, r3
 8002c94:	f000 fb5e 	bl	8003354 <RCCEx_PLLSAI2_Config>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c9c:	e003      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	74fb      	strb	r3, [r7, #19]
      break;
 8002ca2:	e000      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002ca4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ca6:	7cfb      	ldrb	r3, [r7, #19]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d10b      	bne.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002cac:	4b52      	ldr	r3, [pc, #328]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cb2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002cba:	494f      	ldr	r1, [pc, #316]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002cc2:	e001      	b.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cc4:	7cfb      	ldrb	r3, [r7, #19]
 8002cc6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	f000 80a0 	beq.w	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002cda:	4b47      	ldr	r3, [pc, #284]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d101      	bne.n	8002cea <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e000      	b.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002cea:	2300      	movs	r3, #0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d00d      	beq.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cf0:	4b41      	ldr	r3, [pc, #260]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf4:	4a40      	ldr	r2, [pc, #256]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cf6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cfa:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cfc:	4b3e      	ldr	r3, [pc, #248]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d04:	60bb      	str	r3, [r7, #8]
 8002d06:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d0c:	4b3b      	ldr	r3, [pc, #236]	@ (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a3a      	ldr	r2, [pc, #232]	@ (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d16:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d18:	f7fe fd94 	bl	8001844 <HAL_GetTick>
 8002d1c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d1e:	e009      	b.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d20:	f7fe fd90 	bl	8001844 <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d902      	bls.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	74fb      	strb	r3, [r7, #19]
        break;
 8002d32:	e005      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d34:	4b31      	ldr	r3, [pc, #196]	@ (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d0ef      	beq.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002d40:	7cfb      	ldrb	r3, [r7, #19]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d15c      	bne.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002d46:	4b2c      	ldr	r3, [pc, #176]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d4c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d50:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d01f      	beq.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d5e:	697a      	ldr	r2, [r7, #20]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d019      	beq.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002d64:	4b24      	ldr	r3, [pc, #144]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d6e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d70:	4b21      	ldr	r3, [pc, #132]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d76:	4a20      	ldr	r2, [pc, #128]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d80:	4b1d      	ldr	r3, [pc, #116]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d86:	4a1c      	ldr	r2, [pc, #112]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002d90:	4a19      	ldr	r2, [pc, #100]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	f003 0301 	and.w	r3, r3, #1
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d016      	beq.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da2:	f7fe fd4f 	bl	8001844 <HAL_GetTick>
 8002da6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002da8:	e00b      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002daa:	f7fe fd4b 	bl	8001844 <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d902      	bls.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	74fb      	strb	r3, [r7, #19]
            break;
 8002dc0:	e006      	b.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dc8:	f003 0302 	and.w	r3, r3, #2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d0ec      	beq.n	8002daa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002dd0:	7cfb      	ldrb	r3, [r7, #19]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10c      	bne.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002dd6:	4b08      	ldr	r3, [pc, #32]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ddc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002de6:	4904      	ldr	r1, [pc, #16]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002dee:	e009      	b.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002df0:	7cfb      	ldrb	r3, [r7, #19]
 8002df2:	74bb      	strb	r3, [r7, #18]
 8002df4:	e006      	b.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002df6:	bf00      	nop
 8002df8:	40021000 	.word	0x40021000
 8002dfc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e00:	7cfb      	ldrb	r3, [r7, #19]
 8002e02:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e04:	7c7b      	ldrb	r3, [r7, #17]
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d105      	bne.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e0a:	4b9e      	ldr	r3, [pc, #632]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e0e:	4a9d      	ldr	r2, [pc, #628]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e14:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d00a      	beq.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e22:	4b98      	ldr	r3, [pc, #608]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e28:	f023 0203 	bic.w	r2, r3, #3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e30:	4994      	ldr	r1, [pc, #592]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e32:	4313      	orrs	r3, r2
 8002e34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 0302 	and.w	r3, r3, #2
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d00a      	beq.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e44:	4b8f      	ldr	r3, [pc, #572]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e4a:	f023 020c 	bic.w	r2, r3, #12
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e52:	498c      	ldr	r1, [pc, #560]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e54:	4313      	orrs	r3, r2
 8002e56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0304 	and.w	r3, r3, #4
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d00a      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e66:	4b87      	ldr	r3, [pc, #540]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e6c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e74:	4983      	ldr	r1, [pc, #524]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e76:	4313      	orrs	r3, r2
 8002e78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0308 	and.w	r3, r3, #8
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d00a      	beq.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e88:	4b7e      	ldr	r3, [pc, #504]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e8e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e96:	497b      	ldr	r1, [pc, #492]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0310 	and.w	r3, r3, #16
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d00a      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002eaa:	4b76      	ldr	r3, [pc, #472]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eb0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eb8:	4972      	ldr	r1, [pc, #456]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0320 	and.w	r3, r3, #32
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d00a      	beq.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ecc:	4b6d      	ldr	r3, [pc, #436]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ed2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eda:	496a      	ldr	r1, [pc, #424]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d00a      	beq.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002eee:	4b65      	ldr	r3, [pc, #404]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ef0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ef4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002efc:	4961      	ldr	r1, [pc, #388]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002efe:	4313      	orrs	r3, r2
 8002f00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d00a      	beq.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f10:	4b5c      	ldr	r3, [pc, #368]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f16:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f1e:	4959      	ldr	r1, [pc, #356]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f20:	4313      	orrs	r3, r2
 8002f22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00a      	beq.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f32:	4b54      	ldr	r3, [pc, #336]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f38:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f40:	4950      	ldr	r1, [pc, #320]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d00a      	beq.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002f54:	4b4b      	ldr	r3, [pc, #300]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f5a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f62:	4948      	ldr	r1, [pc, #288]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f64:	4313      	orrs	r3, r2
 8002f66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00a      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f76:	4b43      	ldr	r3, [pc, #268]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f7c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f84:	493f      	ldr	r1, [pc, #252]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f86:	4313      	orrs	r3, r2
 8002f88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d028      	beq.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f98:	4b3a      	ldr	r3, [pc, #232]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f9e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fa6:	4937      	ldr	r1, [pc, #220]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fb6:	d106      	bne.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fb8:	4b32      	ldr	r3, [pc, #200]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	4a31      	ldr	r2, [pc, #196]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002fc2:	60d3      	str	r3, [r2, #12]
 8002fc4:	e011      	b.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002fce:	d10c      	bne.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	3304      	adds	r3, #4
 8002fd4:	2101      	movs	r1, #1
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f000 f8c8 	bl	800316c <RCCEx_PLLSAI1_Config>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002fe0:	7cfb      	ldrb	r3, [r7, #19]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002fe6:	7cfb      	ldrb	r3, [r7, #19]
 8002fe8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d028      	beq.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002ff6:	4b23      	ldr	r3, [pc, #140]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ff8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ffc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003004:	491f      	ldr	r1, [pc, #124]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003006:	4313      	orrs	r3, r2
 8003008:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003010:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003014:	d106      	bne.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003016:	4b1b      	ldr	r3, [pc, #108]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003018:	68db      	ldr	r3, [r3, #12]
 800301a:	4a1a      	ldr	r2, [pc, #104]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800301c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003020:	60d3      	str	r3, [r2, #12]
 8003022:	e011      	b.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003028:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800302c:	d10c      	bne.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	3304      	adds	r3, #4
 8003032:	2101      	movs	r1, #1
 8003034:	4618      	mov	r0, r3
 8003036:	f000 f899 	bl	800316c <RCCEx_PLLSAI1_Config>
 800303a:	4603      	mov	r3, r0
 800303c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800303e:	7cfb      	ldrb	r3, [r7, #19]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d001      	beq.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003044:	7cfb      	ldrb	r3, [r7, #19]
 8003046:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d02b      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003054:	4b0b      	ldr	r3, [pc, #44]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800305a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003062:	4908      	ldr	r1, [pc, #32]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003064:	4313      	orrs	r3, r2
 8003066:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800306e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003072:	d109      	bne.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003074:	4b03      	ldr	r3, [pc, #12]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	4a02      	ldr	r2, [pc, #8]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800307a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800307e:	60d3      	str	r3, [r2, #12]
 8003080:	e014      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003082:	bf00      	nop
 8003084:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800308c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003090:	d10c      	bne.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	3304      	adds	r3, #4
 8003096:	2101      	movs	r1, #1
 8003098:	4618      	mov	r0, r3
 800309a:	f000 f867 	bl	800316c <RCCEx_PLLSAI1_Config>
 800309e:	4603      	mov	r3, r0
 80030a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030a2:	7cfb      	ldrb	r3, [r7, #19]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d001      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80030a8:	7cfb      	ldrb	r3, [r7, #19]
 80030aa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d02f      	beq.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80030b8:	4b2b      	ldr	r3, [pc, #172]	@ (8003168 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030be:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80030c6:	4928      	ldr	r1, [pc, #160]	@ (8003168 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80030d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80030d6:	d10d      	bne.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	3304      	adds	r3, #4
 80030dc:	2102      	movs	r1, #2
 80030de:	4618      	mov	r0, r3
 80030e0:	f000 f844 	bl	800316c <RCCEx_PLLSAI1_Config>
 80030e4:	4603      	mov	r3, r0
 80030e6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030e8:	7cfb      	ldrb	r3, [r7, #19]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d014      	beq.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80030ee:	7cfb      	ldrb	r3, [r7, #19]
 80030f0:	74bb      	strb	r3, [r7, #18]
 80030f2:	e011      	b.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80030f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030fc:	d10c      	bne.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	3320      	adds	r3, #32
 8003102:	2102      	movs	r1, #2
 8003104:	4618      	mov	r0, r3
 8003106:	f000 f925 	bl	8003354 <RCCEx_PLLSAI2_Config>
 800310a:	4603      	mov	r3, r0
 800310c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800310e:	7cfb      	ldrb	r3, [r7, #19]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d001      	beq.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003114:	7cfb      	ldrb	r3, [r7, #19]
 8003116:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d00a      	beq.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003124:	4b10      	ldr	r3, [pc, #64]	@ (8003168 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800312a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003132:	490d      	ldr	r1, [pc, #52]	@ (8003168 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003134:	4313      	orrs	r3, r2
 8003136:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00b      	beq.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003146:	4b08      	ldr	r3, [pc, #32]	@ (8003168 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003148:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800314c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003156:	4904      	ldr	r1, [pc, #16]	@ (8003168 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003158:	4313      	orrs	r3, r2
 800315a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800315e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003160:	4618      	mov	r0, r3
 8003162:	3718      	adds	r7, #24
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}
 8003168:	40021000 	.word	0x40021000

0800316c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003176:	2300      	movs	r3, #0
 8003178:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800317a:	4b75      	ldr	r3, [pc, #468]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	f003 0303 	and.w	r3, r3, #3
 8003182:	2b00      	cmp	r3, #0
 8003184:	d018      	beq.n	80031b8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003186:	4b72      	ldr	r3, [pc, #456]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	f003 0203 	and.w	r2, r3, #3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	429a      	cmp	r2, r3
 8003194:	d10d      	bne.n	80031b2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
       ||
 800319a:	2b00      	cmp	r3, #0
 800319c:	d009      	beq.n	80031b2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800319e:	4b6c      	ldr	r3, [pc, #432]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	091b      	lsrs	r3, r3, #4
 80031a4:	f003 0307 	and.w	r3, r3, #7
 80031a8:	1c5a      	adds	r2, r3, #1
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
       ||
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d047      	beq.n	8003242 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	73fb      	strb	r3, [r7, #15]
 80031b6:	e044      	b.n	8003242 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2b03      	cmp	r3, #3
 80031be:	d018      	beq.n	80031f2 <RCCEx_PLLSAI1_Config+0x86>
 80031c0:	2b03      	cmp	r3, #3
 80031c2:	d825      	bhi.n	8003210 <RCCEx_PLLSAI1_Config+0xa4>
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d002      	beq.n	80031ce <RCCEx_PLLSAI1_Config+0x62>
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d009      	beq.n	80031e0 <RCCEx_PLLSAI1_Config+0x74>
 80031cc:	e020      	b.n	8003210 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80031ce:	4b60      	ldr	r3, [pc, #384]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d11d      	bne.n	8003216 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031de:	e01a      	b.n	8003216 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80031e0:	4b5b      	ldr	r3, [pc, #364]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d116      	bne.n	800321a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031f0:	e013      	b.n	800321a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80031f2:	4b57      	ldr	r3, [pc, #348]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d10f      	bne.n	800321e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80031fe:	4b54      	ldr	r3, [pc, #336]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d109      	bne.n	800321e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800320e:	e006      	b.n	800321e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	73fb      	strb	r3, [r7, #15]
      break;
 8003214:	e004      	b.n	8003220 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003216:	bf00      	nop
 8003218:	e002      	b.n	8003220 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800321a:	bf00      	nop
 800321c:	e000      	b.n	8003220 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800321e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003220:	7bfb      	ldrb	r3, [r7, #15]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d10d      	bne.n	8003242 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003226:	4b4a      	ldr	r3, [pc, #296]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6819      	ldr	r1, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	3b01      	subs	r3, #1
 8003238:	011b      	lsls	r3, r3, #4
 800323a:	430b      	orrs	r3, r1
 800323c:	4944      	ldr	r1, [pc, #272]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 800323e:	4313      	orrs	r3, r2
 8003240:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003242:	7bfb      	ldrb	r3, [r7, #15]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d17d      	bne.n	8003344 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003248:	4b41      	ldr	r3, [pc, #260]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a40      	ldr	r2, [pc, #256]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 800324e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003252:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003254:	f7fe faf6 	bl	8001844 <HAL_GetTick>
 8003258:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800325a:	e009      	b.n	8003270 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800325c:	f7fe faf2 	bl	8001844 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b02      	cmp	r3, #2
 8003268:	d902      	bls.n	8003270 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	73fb      	strb	r3, [r7, #15]
        break;
 800326e:	e005      	b.n	800327c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003270:	4b37      	ldr	r3, [pc, #220]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d1ef      	bne.n	800325c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800327c:	7bfb      	ldrb	r3, [r7, #15]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d160      	bne.n	8003344 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d111      	bne.n	80032ac <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003288:	4b31      	ldr	r3, [pc, #196]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 800328a:	691b      	ldr	r3, [r3, #16]
 800328c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003290:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	6892      	ldr	r2, [r2, #8]
 8003298:	0211      	lsls	r1, r2, #8
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	68d2      	ldr	r2, [r2, #12]
 800329e:	0912      	lsrs	r2, r2, #4
 80032a0:	0452      	lsls	r2, r2, #17
 80032a2:	430a      	orrs	r2, r1
 80032a4:	492a      	ldr	r1, [pc, #168]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	610b      	str	r3, [r1, #16]
 80032aa:	e027      	b.n	80032fc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d112      	bne.n	80032d8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032b2:	4b27      	ldr	r3, [pc, #156]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80032ba:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	6892      	ldr	r2, [r2, #8]
 80032c2:	0211      	lsls	r1, r2, #8
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	6912      	ldr	r2, [r2, #16]
 80032c8:	0852      	lsrs	r2, r2, #1
 80032ca:	3a01      	subs	r2, #1
 80032cc:	0552      	lsls	r2, r2, #21
 80032ce:	430a      	orrs	r2, r1
 80032d0:	491f      	ldr	r1, [pc, #124]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	610b      	str	r3, [r1, #16]
 80032d6:	e011      	b.n	80032fc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032da:	691b      	ldr	r3, [r3, #16]
 80032dc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80032e0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	6892      	ldr	r2, [r2, #8]
 80032e8:	0211      	lsls	r1, r2, #8
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	6952      	ldr	r2, [r2, #20]
 80032ee:	0852      	lsrs	r2, r2, #1
 80032f0:	3a01      	subs	r2, #1
 80032f2:	0652      	lsls	r2, r2, #25
 80032f4:	430a      	orrs	r2, r1
 80032f6:	4916      	ldr	r1, [pc, #88]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80032fc:	4b14      	ldr	r3, [pc, #80]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a13      	ldr	r2, [pc, #76]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003302:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003306:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003308:	f7fe fa9c 	bl	8001844 <HAL_GetTick>
 800330c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800330e:	e009      	b.n	8003324 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003310:	f7fe fa98 	bl	8001844 <HAL_GetTick>
 8003314:	4602      	mov	r2, r0
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	2b02      	cmp	r3, #2
 800331c:	d902      	bls.n	8003324 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800331e:	2303      	movs	r3, #3
 8003320:	73fb      	strb	r3, [r7, #15]
          break;
 8003322:	e005      	b.n	8003330 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003324:	4b0a      	ldr	r3, [pc, #40]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d0ef      	beq.n	8003310 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003330:	7bfb      	ldrb	r3, [r7, #15]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d106      	bne.n	8003344 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003336:	4b06      	ldr	r3, [pc, #24]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003338:	691a      	ldr	r2, [r3, #16]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	4904      	ldr	r1, [pc, #16]	@ (8003350 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003340:	4313      	orrs	r3, r2
 8003342:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003344:	7bfb      	ldrb	r3, [r7, #15]
}
 8003346:	4618      	mov	r0, r3
 8003348:	3710      	adds	r7, #16
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	40021000 	.word	0x40021000

08003354 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800335e:	2300      	movs	r3, #0
 8003360:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003362:	4b6a      	ldr	r3, [pc, #424]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	f003 0303 	and.w	r3, r3, #3
 800336a:	2b00      	cmp	r3, #0
 800336c:	d018      	beq.n	80033a0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800336e:	4b67      	ldr	r3, [pc, #412]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	f003 0203 	and.w	r2, r3, #3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	429a      	cmp	r2, r3
 800337c:	d10d      	bne.n	800339a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
       ||
 8003382:	2b00      	cmp	r3, #0
 8003384:	d009      	beq.n	800339a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003386:	4b61      	ldr	r3, [pc, #388]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	091b      	lsrs	r3, r3, #4
 800338c:	f003 0307 	and.w	r3, r3, #7
 8003390:	1c5a      	adds	r2, r3, #1
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685b      	ldr	r3, [r3, #4]
       ||
 8003396:	429a      	cmp	r2, r3
 8003398:	d047      	beq.n	800342a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	73fb      	strb	r3, [r7, #15]
 800339e:	e044      	b.n	800342a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2b03      	cmp	r3, #3
 80033a6:	d018      	beq.n	80033da <RCCEx_PLLSAI2_Config+0x86>
 80033a8:	2b03      	cmp	r3, #3
 80033aa:	d825      	bhi.n	80033f8 <RCCEx_PLLSAI2_Config+0xa4>
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d002      	beq.n	80033b6 <RCCEx_PLLSAI2_Config+0x62>
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d009      	beq.n	80033c8 <RCCEx_PLLSAI2_Config+0x74>
 80033b4:	e020      	b.n	80033f8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80033b6:	4b55      	ldr	r3, [pc, #340]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d11d      	bne.n	80033fe <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033c6:	e01a      	b.n	80033fe <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80033c8:	4b50      	ldr	r3, [pc, #320]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d116      	bne.n	8003402 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033d8:	e013      	b.n	8003402 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80033da:	4b4c      	ldr	r3, [pc, #304]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d10f      	bne.n	8003406 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80033e6:	4b49      	ldr	r3, [pc, #292]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d109      	bne.n	8003406 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80033f6:	e006      	b.n	8003406 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	73fb      	strb	r3, [r7, #15]
      break;
 80033fc:	e004      	b.n	8003408 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80033fe:	bf00      	nop
 8003400:	e002      	b.n	8003408 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003402:	bf00      	nop
 8003404:	e000      	b.n	8003408 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003406:	bf00      	nop
    }

    if(status == HAL_OK)
 8003408:	7bfb      	ldrb	r3, [r7, #15]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d10d      	bne.n	800342a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800340e:	4b3f      	ldr	r3, [pc, #252]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6819      	ldr	r1, [r3, #0]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	3b01      	subs	r3, #1
 8003420:	011b      	lsls	r3, r3, #4
 8003422:	430b      	orrs	r3, r1
 8003424:	4939      	ldr	r1, [pc, #228]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003426:	4313      	orrs	r3, r2
 8003428:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800342a:	7bfb      	ldrb	r3, [r7, #15]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d167      	bne.n	8003500 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003430:	4b36      	ldr	r3, [pc, #216]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a35      	ldr	r2, [pc, #212]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003436:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800343a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800343c:	f7fe fa02 	bl	8001844 <HAL_GetTick>
 8003440:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003442:	e009      	b.n	8003458 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003444:	f7fe f9fe 	bl	8001844 <HAL_GetTick>
 8003448:	4602      	mov	r2, r0
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	2b02      	cmp	r3, #2
 8003450:	d902      	bls.n	8003458 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	73fb      	strb	r3, [r7, #15]
        break;
 8003456:	e005      	b.n	8003464 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003458:	4b2c      	ldr	r3, [pc, #176]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1ef      	bne.n	8003444 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003464:	7bfb      	ldrb	r3, [r7, #15]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d14a      	bne.n	8003500 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d111      	bne.n	8003494 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003470:	4b26      	ldr	r3, [pc, #152]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003472:	695b      	ldr	r3, [r3, #20]
 8003474:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003478:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	6892      	ldr	r2, [r2, #8]
 8003480:	0211      	lsls	r1, r2, #8
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	68d2      	ldr	r2, [r2, #12]
 8003486:	0912      	lsrs	r2, r2, #4
 8003488:	0452      	lsls	r2, r2, #17
 800348a:	430a      	orrs	r2, r1
 800348c:	491f      	ldr	r1, [pc, #124]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 800348e:	4313      	orrs	r3, r2
 8003490:	614b      	str	r3, [r1, #20]
 8003492:	e011      	b.n	80034b8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003494:	4b1d      	ldr	r3, [pc, #116]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003496:	695b      	ldr	r3, [r3, #20]
 8003498:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800349c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	6892      	ldr	r2, [r2, #8]
 80034a4:	0211      	lsls	r1, r2, #8
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	6912      	ldr	r2, [r2, #16]
 80034aa:	0852      	lsrs	r2, r2, #1
 80034ac:	3a01      	subs	r2, #1
 80034ae:	0652      	lsls	r2, r2, #25
 80034b0:	430a      	orrs	r2, r1
 80034b2:	4916      	ldr	r1, [pc, #88]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80034b8:	4b14      	ldr	r3, [pc, #80]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a13      	ldr	r2, [pc, #76]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034c2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c4:	f7fe f9be 	bl	8001844 <HAL_GetTick>
 80034c8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80034ca:	e009      	b.n	80034e0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80034cc:	f7fe f9ba 	bl	8001844 <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d902      	bls.n	80034e0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	73fb      	strb	r3, [r7, #15]
          break;
 80034de:	e005      	b.n	80034ec <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80034e0:	4b0a      	ldr	r3, [pc, #40]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d0ef      	beq.n	80034cc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80034ec:	7bfb      	ldrb	r3, [r7, #15]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d106      	bne.n	8003500 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80034f2:	4b06      	ldr	r3, [pc, #24]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034f4:	695a      	ldr	r2, [r3, #20]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	695b      	ldr	r3, [r3, #20]
 80034fa:	4904      	ldr	r1, [pc, #16]	@ (800350c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034fc:	4313      	orrs	r3, r2
 80034fe:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003500:	7bfb      	ldrb	r3, [r7, #15]
}
 8003502:	4618      	mov	r0, r3
 8003504:	3710      	adds	r7, #16
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	40021000 	.word	0x40021000

08003510 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d101      	bne.n	8003522 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e049      	b.n	80035b6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003528:	b2db      	uxtb	r3, r3
 800352a:	2b00      	cmp	r3, #0
 800352c:	d106      	bne.n	800353c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f7fd ff12 	bl	8001360 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2202      	movs	r2, #2
 8003540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	3304      	adds	r3, #4
 800354c:	4619      	mov	r1, r3
 800354e:	4610      	mov	r0, r2
 8003550:	f000 fb7a 	bl	8003c48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2201      	movs	r2, #1
 8003570:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3708      	adds	r7, #8
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	b082      	sub	sp, #8
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d101      	bne.n	80035d0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e049      	b.n	8003664 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d106      	bne.n	80035ea <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f000 f841 	bl	800366c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2202      	movs	r2, #2
 80035ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	3304      	adds	r3, #4
 80035fa:	4619      	mov	r1, r3
 80035fc:	4610      	mov	r0, r2
 80035fe:	f000 fb23 	bl	8003c48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2201      	movs	r2, #1
 8003606:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2201      	movs	r2, #1
 800360e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2201      	movs	r2, #1
 8003616:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2201      	movs	r2, #1
 800361e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2201      	movs	r2, #1
 8003626:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2201      	movs	r2, #1
 8003636:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2201      	movs	r2, #1
 800363e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2201      	movs	r2, #1
 8003646:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2201      	movs	r2, #1
 800364e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2201      	movs	r2, #1
 8003656:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2201      	movs	r2, #1
 800365e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003662:	2300      	movs	r3, #0
}
 8003664:	4618      	mov	r0, r3
 8003666:	3708      	adds	r7, #8
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d109      	bne.n	80036a4 <HAL_TIM_PWM_Start+0x24>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003696:	b2db      	uxtb	r3, r3
 8003698:	2b01      	cmp	r3, #1
 800369a:	bf14      	ite	ne
 800369c:	2301      	movne	r3, #1
 800369e:	2300      	moveq	r3, #0
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	e03c      	b.n	800371e <HAL_TIM_PWM_Start+0x9e>
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	2b04      	cmp	r3, #4
 80036a8:	d109      	bne.n	80036be <HAL_TIM_PWM_Start+0x3e>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	bf14      	ite	ne
 80036b6:	2301      	movne	r3, #1
 80036b8:	2300      	moveq	r3, #0
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	e02f      	b.n	800371e <HAL_TIM_PWM_Start+0x9e>
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	2b08      	cmp	r3, #8
 80036c2:	d109      	bne.n	80036d8 <HAL_TIM_PWM_Start+0x58>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	bf14      	ite	ne
 80036d0:	2301      	movne	r3, #1
 80036d2:	2300      	moveq	r3, #0
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	e022      	b.n	800371e <HAL_TIM_PWM_Start+0x9e>
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	2b0c      	cmp	r3, #12
 80036dc:	d109      	bne.n	80036f2 <HAL_TIM_PWM_Start+0x72>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	bf14      	ite	ne
 80036ea:	2301      	movne	r3, #1
 80036ec:	2300      	moveq	r3, #0
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	e015      	b.n	800371e <HAL_TIM_PWM_Start+0x9e>
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	2b10      	cmp	r3, #16
 80036f6:	d109      	bne.n	800370c <HAL_TIM_PWM_Start+0x8c>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	2b01      	cmp	r3, #1
 8003702:	bf14      	ite	ne
 8003704:	2301      	movne	r3, #1
 8003706:	2300      	moveq	r3, #0
 8003708:	b2db      	uxtb	r3, r3
 800370a:	e008      	b.n	800371e <HAL_TIM_PWM_Start+0x9e>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003712:	b2db      	uxtb	r3, r3
 8003714:	2b01      	cmp	r3, #1
 8003716:	bf14      	ite	ne
 8003718:	2301      	movne	r3, #1
 800371a:	2300      	moveq	r3, #0
 800371c:	b2db      	uxtb	r3, r3
 800371e:	2b00      	cmp	r3, #0
 8003720:	d001      	beq.n	8003726 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e09c      	b.n	8003860 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d104      	bne.n	8003736 <HAL_TIM_PWM_Start+0xb6>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2202      	movs	r2, #2
 8003730:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003734:	e023      	b.n	800377e <HAL_TIM_PWM_Start+0xfe>
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	2b04      	cmp	r3, #4
 800373a:	d104      	bne.n	8003746 <HAL_TIM_PWM_Start+0xc6>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2202      	movs	r2, #2
 8003740:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003744:	e01b      	b.n	800377e <HAL_TIM_PWM_Start+0xfe>
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	2b08      	cmp	r3, #8
 800374a:	d104      	bne.n	8003756 <HAL_TIM_PWM_Start+0xd6>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2202      	movs	r2, #2
 8003750:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003754:	e013      	b.n	800377e <HAL_TIM_PWM_Start+0xfe>
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	2b0c      	cmp	r3, #12
 800375a:	d104      	bne.n	8003766 <HAL_TIM_PWM_Start+0xe6>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2202      	movs	r2, #2
 8003760:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003764:	e00b      	b.n	800377e <HAL_TIM_PWM_Start+0xfe>
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	2b10      	cmp	r3, #16
 800376a:	d104      	bne.n	8003776 <HAL_TIM_PWM_Start+0xf6>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2202      	movs	r2, #2
 8003770:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003774:	e003      	b.n	800377e <HAL_TIM_PWM_Start+0xfe>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2202      	movs	r2, #2
 800377a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2201      	movs	r2, #1
 8003784:	6839      	ldr	r1, [r7, #0]
 8003786:	4618      	mov	r0, r3
 8003788:	f000 fe68 	bl	800445c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a35      	ldr	r2, [pc, #212]	@ (8003868 <HAL_TIM_PWM_Start+0x1e8>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d013      	beq.n	80037be <HAL_TIM_PWM_Start+0x13e>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a34      	ldr	r2, [pc, #208]	@ (800386c <HAL_TIM_PWM_Start+0x1ec>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d00e      	beq.n	80037be <HAL_TIM_PWM_Start+0x13e>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a32      	ldr	r2, [pc, #200]	@ (8003870 <HAL_TIM_PWM_Start+0x1f0>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d009      	beq.n	80037be <HAL_TIM_PWM_Start+0x13e>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a31      	ldr	r2, [pc, #196]	@ (8003874 <HAL_TIM_PWM_Start+0x1f4>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d004      	beq.n	80037be <HAL_TIM_PWM_Start+0x13e>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a2f      	ldr	r2, [pc, #188]	@ (8003878 <HAL_TIM_PWM_Start+0x1f8>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d101      	bne.n	80037c2 <HAL_TIM_PWM_Start+0x142>
 80037be:	2301      	movs	r3, #1
 80037c0:	e000      	b.n	80037c4 <HAL_TIM_PWM_Start+0x144>
 80037c2:	2300      	movs	r3, #0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d007      	beq.n	80037d8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037d6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a22      	ldr	r2, [pc, #136]	@ (8003868 <HAL_TIM_PWM_Start+0x1e8>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d01d      	beq.n	800381e <HAL_TIM_PWM_Start+0x19e>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037ea:	d018      	beq.n	800381e <HAL_TIM_PWM_Start+0x19e>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a22      	ldr	r2, [pc, #136]	@ (800387c <HAL_TIM_PWM_Start+0x1fc>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d013      	beq.n	800381e <HAL_TIM_PWM_Start+0x19e>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a21      	ldr	r2, [pc, #132]	@ (8003880 <HAL_TIM_PWM_Start+0x200>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d00e      	beq.n	800381e <HAL_TIM_PWM_Start+0x19e>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a1f      	ldr	r2, [pc, #124]	@ (8003884 <HAL_TIM_PWM_Start+0x204>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d009      	beq.n	800381e <HAL_TIM_PWM_Start+0x19e>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a17      	ldr	r2, [pc, #92]	@ (800386c <HAL_TIM_PWM_Start+0x1ec>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d004      	beq.n	800381e <HAL_TIM_PWM_Start+0x19e>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a15      	ldr	r2, [pc, #84]	@ (8003870 <HAL_TIM_PWM_Start+0x1f0>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d115      	bne.n	800384a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	689a      	ldr	r2, [r3, #8]
 8003824:	4b18      	ldr	r3, [pc, #96]	@ (8003888 <HAL_TIM_PWM_Start+0x208>)
 8003826:	4013      	ands	r3, r2
 8003828:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2b06      	cmp	r3, #6
 800382e:	d015      	beq.n	800385c <HAL_TIM_PWM_Start+0x1dc>
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003836:	d011      	beq.n	800385c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f042 0201 	orr.w	r2, r2, #1
 8003846:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003848:	e008      	b.n	800385c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f042 0201 	orr.w	r2, r2, #1
 8003858:	601a      	str	r2, [r3, #0]
 800385a:	e000      	b.n	800385e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800385c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800385e:	2300      	movs	r3, #0
}
 8003860:	4618      	mov	r0, r3
 8003862:	3710      	adds	r7, #16
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	40012c00 	.word	0x40012c00
 800386c:	40013400 	.word	0x40013400
 8003870:	40014000 	.word	0x40014000
 8003874:	40014400 	.word	0x40014400
 8003878:	40014800 	.word	0x40014800
 800387c:	40000400 	.word	0x40000400
 8003880:	40000800 	.word	0x40000800
 8003884:	40000c00 	.word	0x40000c00
 8003888:	00010007 	.word	0x00010007

0800388c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b086      	sub	sp, #24
 8003890:	af00      	add	r7, sp, #0
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	60b9      	str	r1, [r7, #8]
 8003896:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003898:	2300      	movs	r3, #0
 800389a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d101      	bne.n	80038aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80038a6:	2302      	movs	r3, #2
 80038a8:	e0ff      	b.n	8003aaa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2201      	movs	r2, #1
 80038ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2b14      	cmp	r3, #20
 80038b6:	f200 80f0 	bhi.w	8003a9a <HAL_TIM_PWM_ConfigChannel+0x20e>
 80038ba:	a201      	add	r2, pc, #4	@ (adr r2, 80038c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80038bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038c0:	08003915 	.word	0x08003915
 80038c4:	08003a9b 	.word	0x08003a9b
 80038c8:	08003a9b 	.word	0x08003a9b
 80038cc:	08003a9b 	.word	0x08003a9b
 80038d0:	08003955 	.word	0x08003955
 80038d4:	08003a9b 	.word	0x08003a9b
 80038d8:	08003a9b 	.word	0x08003a9b
 80038dc:	08003a9b 	.word	0x08003a9b
 80038e0:	08003997 	.word	0x08003997
 80038e4:	08003a9b 	.word	0x08003a9b
 80038e8:	08003a9b 	.word	0x08003a9b
 80038ec:	08003a9b 	.word	0x08003a9b
 80038f0:	080039d7 	.word	0x080039d7
 80038f4:	08003a9b 	.word	0x08003a9b
 80038f8:	08003a9b 	.word	0x08003a9b
 80038fc:	08003a9b 	.word	0x08003a9b
 8003900:	08003a19 	.word	0x08003a19
 8003904:	08003a9b 	.word	0x08003a9b
 8003908:	08003a9b 	.word	0x08003a9b
 800390c:	08003a9b 	.word	0x08003a9b
 8003910:	08003a59 	.word	0x08003a59
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68b9      	ldr	r1, [r7, #8]
 800391a:	4618      	mov	r0, r3
 800391c:	f000 fa2e 	bl	8003d7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	699a      	ldr	r2, [r3, #24]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f042 0208 	orr.w	r2, r2, #8
 800392e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	699a      	ldr	r2, [r3, #24]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f022 0204 	bic.w	r2, r2, #4
 800393e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	6999      	ldr	r1, [r3, #24]
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	691a      	ldr	r2, [r3, #16]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	430a      	orrs	r2, r1
 8003950:	619a      	str	r2, [r3, #24]
      break;
 8003952:	e0a5      	b.n	8003aa0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	68b9      	ldr	r1, [r7, #8]
 800395a:	4618      	mov	r0, r3
 800395c:	f000 fa9e 	bl	8003e9c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	699a      	ldr	r2, [r3, #24]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800396e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	699a      	ldr	r2, [r3, #24]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800397e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	6999      	ldr	r1, [r3, #24]
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	021a      	lsls	r2, r3, #8
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	430a      	orrs	r2, r1
 8003992:	619a      	str	r2, [r3, #24]
      break;
 8003994:	e084      	b.n	8003aa0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	68b9      	ldr	r1, [r7, #8]
 800399c:	4618      	mov	r0, r3
 800399e:	f000 fb07 	bl	8003fb0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	69da      	ldr	r2, [r3, #28]
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f042 0208 	orr.w	r2, r2, #8
 80039b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	69da      	ldr	r2, [r3, #28]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 0204 	bic.w	r2, r2, #4
 80039c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	69d9      	ldr	r1, [r3, #28]
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	691a      	ldr	r2, [r3, #16]
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	430a      	orrs	r2, r1
 80039d2:	61da      	str	r2, [r3, #28]
      break;
 80039d4:	e064      	b.n	8003aa0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	68b9      	ldr	r1, [r7, #8]
 80039dc:	4618      	mov	r0, r3
 80039de:	f000 fb6f 	bl	80040c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	69da      	ldr	r2, [r3, #28]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	69da      	ldr	r2, [r3, #28]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	69d9      	ldr	r1, [r3, #28]
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	691b      	ldr	r3, [r3, #16]
 8003a0c:	021a      	lsls	r2, r3, #8
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	430a      	orrs	r2, r1
 8003a14:	61da      	str	r2, [r3, #28]
      break;
 8003a16:	e043      	b.n	8003aa0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68b9      	ldr	r1, [r7, #8]
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f000 fbb8 	bl	8004194 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f042 0208 	orr.w	r2, r2, #8
 8003a32:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f022 0204 	bic.w	r2, r2, #4
 8003a42:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	691a      	ldr	r2, [r3, #16]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	430a      	orrs	r2, r1
 8003a54:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003a56:	e023      	b.n	8003aa0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	68b9      	ldr	r1, [r7, #8]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f000 fbfc 	bl	800425c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a72:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a82:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	691b      	ldr	r3, [r3, #16]
 8003a8e:	021a      	lsls	r2, r3, #8
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	430a      	orrs	r2, r1
 8003a96:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003a98:	e002      	b.n	8003aa0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	75fb      	strb	r3, [r7, #23]
      break;
 8003a9e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003aa8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3718      	adds	r7, #24
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop

08003ab4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d101      	bne.n	8003ad0 <HAL_TIM_ConfigClockSource+0x1c>
 8003acc:	2302      	movs	r3, #2
 8003ace:	e0b6      	b.n	8003c3e <HAL_TIM_ConfigClockSource+0x18a>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2202      	movs	r2, #2
 8003adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003aee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003af2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003afa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	68ba      	ldr	r2, [r7, #8]
 8003b02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b0c:	d03e      	beq.n	8003b8c <HAL_TIM_ConfigClockSource+0xd8>
 8003b0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b12:	f200 8087 	bhi.w	8003c24 <HAL_TIM_ConfigClockSource+0x170>
 8003b16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b1a:	f000 8086 	beq.w	8003c2a <HAL_TIM_ConfigClockSource+0x176>
 8003b1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b22:	d87f      	bhi.n	8003c24 <HAL_TIM_ConfigClockSource+0x170>
 8003b24:	2b70      	cmp	r3, #112	@ 0x70
 8003b26:	d01a      	beq.n	8003b5e <HAL_TIM_ConfigClockSource+0xaa>
 8003b28:	2b70      	cmp	r3, #112	@ 0x70
 8003b2a:	d87b      	bhi.n	8003c24 <HAL_TIM_ConfigClockSource+0x170>
 8003b2c:	2b60      	cmp	r3, #96	@ 0x60
 8003b2e:	d050      	beq.n	8003bd2 <HAL_TIM_ConfigClockSource+0x11e>
 8003b30:	2b60      	cmp	r3, #96	@ 0x60
 8003b32:	d877      	bhi.n	8003c24 <HAL_TIM_ConfigClockSource+0x170>
 8003b34:	2b50      	cmp	r3, #80	@ 0x50
 8003b36:	d03c      	beq.n	8003bb2 <HAL_TIM_ConfigClockSource+0xfe>
 8003b38:	2b50      	cmp	r3, #80	@ 0x50
 8003b3a:	d873      	bhi.n	8003c24 <HAL_TIM_ConfigClockSource+0x170>
 8003b3c:	2b40      	cmp	r3, #64	@ 0x40
 8003b3e:	d058      	beq.n	8003bf2 <HAL_TIM_ConfigClockSource+0x13e>
 8003b40:	2b40      	cmp	r3, #64	@ 0x40
 8003b42:	d86f      	bhi.n	8003c24 <HAL_TIM_ConfigClockSource+0x170>
 8003b44:	2b30      	cmp	r3, #48	@ 0x30
 8003b46:	d064      	beq.n	8003c12 <HAL_TIM_ConfigClockSource+0x15e>
 8003b48:	2b30      	cmp	r3, #48	@ 0x30
 8003b4a:	d86b      	bhi.n	8003c24 <HAL_TIM_ConfigClockSource+0x170>
 8003b4c:	2b20      	cmp	r3, #32
 8003b4e:	d060      	beq.n	8003c12 <HAL_TIM_ConfigClockSource+0x15e>
 8003b50:	2b20      	cmp	r3, #32
 8003b52:	d867      	bhi.n	8003c24 <HAL_TIM_ConfigClockSource+0x170>
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d05c      	beq.n	8003c12 <HAL_TIM_ConfigClockSource+0x15e>
 8003b58:	2b10      	cmp	r3, #16
 8003b5a:	d05a      	beq.n	8003c12 <HAL_TIM_ConfigClockSource+0x15e>
 8003b5c:	e062      	b.n	8003c24 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b6e:	f000 fc55 	bl	800441c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003b80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	68ba      	ldr	r2, [r7, #8]
 8003b88:	609a      	str	r2, [r3, #8]
      break;
 8003b8a:	e04f      	b.n	8003c2c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b9c:	f000 fc3e 	bl	800441c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	689a      	ldr	r2, [r3, #8]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003bae:	609a      	str	r2, [r3, #8]
      break;
 8003bb0:	e03c      	b.n	8003c2c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	f000 fbb2 	bl	8004328 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	2150      	movs	r1, #80	@ 0x50
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f000 fc0b 	bl	80043e6 <TIM_ITRx_SetConfig>
      break;
 8003bd0:	e02c      	b.n	8003c2c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bde:	461a      	mov	r2, r3
 8003be0:	f000 fbd1 	bl	8004386 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2160      	movs	r1, #96	@ 0x60
 8003bea:	4618      	mov	r0, r3
 8003bec:	f000 fbfb 	bl	80043e6 <TIM_ITRx_SetConfig>
      break;
 8003bf0:	e01c      	b.n	8003c2c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bfe:	461a      	mov	r2, r3
 8003c00:	f000 fb92 	bl	8004328 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2140      	movs	r1, #64	@ 0x40
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f000 fbeb 	bl	80043e6 <TIM_ITRx_SetConfig>
      break;
 8003c10:	e00c      	b.n	8003c2c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4619      	mov	r1, r3
 8003c1c:	4610      	mov	r0, r2
 8003c1e:	f000 fbe2 	bl	80043e6 <TIM_ITRx_SetConfig>
      break;
 8003c22:	e003      	b.n	8003c2c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	73fb      	strb	r3, [r7, #15]
      break;
 8003c28:	e000      	b.n	8003c2c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003c2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3710      	adds	r7, #16
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
	...

08003c48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b085      	sub	sp, #20
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	4a40      	ldr	r2, [pc, #256]	@ (8003d5c <TIM_Base_SetConfig+0x114>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d013      	beq.n	8003c88 <TIM_Base_SetConfig+0x40>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c66:	d00f      	beq.n	8003c88 <TIM_Base_SetConfig+0x40>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	4a3d      	ldr	r2, [pc, #244]	@ (8003d60 <TIM_Base_SetConfig+0x118>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d00b      	beq.n	8003c88 <TIM_Base_SetConfig+0x40>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	4a3c      	ldr	r2, [pc, #240]	@ (8003d64 <TIM_Base_SetConfig+0x11c>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d007      	beq.n	8003c88 <TIM_Base_SetConfig+0x40>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	4a3b      	ldr	r2, [pc, #236]	@ (8003d68 <TIM_Base_SetConfig+0x120>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d003      	beq.n	8003c88 <TIM_Base_SetConfig+0x40>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	4a3a      	ldr	r2, [pc, #232]	@ (8003d6c <TIM_Base_SetConfig+0x124>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d108      	bne.n	8003c9a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	68fa      	ldr	r2, [r7, #12]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a2f      	ldr	r2, [pc, #188]	@ (8003d5c <TIM_Base_SetConfig+0x114>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d01f      	beq.n	8003ce2 <TIM_Base_SetConfig+0x9a>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ca8:	d01b      	beq.n	8003ce2 <TIM_Base_SetConfig+0x9a>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a2c      	ldr	r2, [pc, #176]	@ (8003d60 <TIM_Base_SetConfig+0x118>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d017      	beq.n	8003ce2 <TIM_Base_SetConfig+0x9a>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a2b      	ldr	r2, [pc, #172]	@ (8003d64 <TIM_Base_SetConfig+0x11c>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d013      	beq.n	8003ce2 <TIM_Base_SetConfig+0x9a>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4a2a      	ldr	r2, [pc, #168]	@ (8003d68 <TIM_Base_SetConfig+0x120>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d00f      	beq.n	8003ce2 <TIM_Base_SetConfig+0x9a>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	4a29      	ldr	r2, [pc, #164]	@ (8003d6c <TIM_Base_SetConfig+0x124>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d00b      	beq.n	8003ce2 <TIM_Base_SetConfig+0x9a>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a28      	ldr	r2, [pc, #160]	@ (8003d70 <TIM_Base_SetConfig+0x128>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d007      	beq.n	8003ce2 <TIM_Base_SetConfig+0x9a>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a27      	ldr	r2, [pc, #156]	@ (8003d74 <TIM_Base_SetConfig+0x12c>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d003      	beq.n	8003ce2 <TIM_Base_SetConfig+0x9a>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4a26      	ldr	r2, [pc, #152]	@ (8003d78 <TIM_Base_SetConfig+0x130>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d108      	bne.n	8003cf4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ce8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	695b      	ldr	r3, [r3, #20]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	68fa      	ldr	r2, [r7, #12]
 8003d06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	689a      	ldr	r2, [r3, #8]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a10      	ldr	r2, [pc, #64]	@ (8003d5c <TIM_Base_SetConfig+0x114>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d00f      	beq.n	8003d40 <TIM_Base_SetConfig+0xf8>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a12      	ldr	r2, [pc, #72]	@ (8003d6c <TIM_Base_SetConfig+0x124>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d00b      	beq.n	8003d40 <TIM_Base_SetConfig+0xf8>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	4a11      	ldr	r2, [pc, #68]	@ (8003d70 <TIM_Base_SetConfig+0x128>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d007      	beq.n	8003d40 <TIM_Base_SetConfig+0xf8>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a10      	ldr	r2, [pc, #64]	@ (8003d74 <TIM_Base_SetConfig+0x12c>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d003      	beq.n	8003d40 <TIM_Base_SetConfig+0xf8>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a0f      	ldr	r2, [pc, #60]	@ (8003d78 <TIM_Base_SetConfig+0x130>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d103      	bne.n	8003d48 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	691a      	ldr	r2, [r3, #16]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	615a      	str	r2, [r3, #20]
}
 8003d4e:	bf00      	nop
 8003d50:	3714      	adds	r7, #20
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop
 8003d5c:	40012c00 	.word	0x40012c00
 8003d60:	40000400 	.word	0x40000400
 8003d64:	40000800 	.word	0x40000800
 8003d68:	40000c00 	.word	0x40000c00
 8003d6c:	40013400 	.word	0x40013400
 8003d70:	40014000 	.word	0x40014000
 8003d74:	40014400 	.word	0x40014400
 8003d78:	40014800 	.word	0x40014800

08003d7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b087      	sub	sp, #28
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6a1b      	ldr	r3, [r3, #32]
 8003d90:	f023 0201 	bic.w	r2, r3, #1
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	699b      	ldr	r3, [r3, #24]
 8003da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003daa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	f023 0303 	bic.w	r3, r3, #3
 8003db6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68fa      	ldr	r2, [r7, #12]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	f023 0302 	bic.w	r3, r3, #2
 8003dc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	697a      	ldr	r2, [r7, #20]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	4a2c      	ldr	r2, [pc, #176]	@ (8003e88 <TIM_OC1_SetConfig+0x10c>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d00f      	beq.n	8003dfc <TIM_OC1_SetConfig+0x80>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	4a2b      	ldr	r2, [pc, #172]	@ (8003e8c <TIM_OC1_SetConfig+0x110>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d00b      	beq.n	8003dfc <TIM_OC1_SetConfig+0x80>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	4a2a      	ldr	r2, [pc, #168]	@ (8003e90 <TIM_OC1_SetConfig+0x114>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d007      	beq.n	8003dfc <TIM_OC1_SetConfig+0x80>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	4a29      	ldr	r2, [pc, #164]	@ (8003e94 <TIM_OC1_SetConfig+0x118>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d003      	beq.n	8003dfc <TIM_OC1_SetConfig+0x80>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	4a28      	ldr	r2, [pc, #160]	@ (8003e98 <TIM_OC1_SetConfig+0x11c>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d10c      	bne.n	8003e16 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	f023 0308 	bic.w	r3, r3, #8
 8003e02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	697a      	ldr	r2, [r7, #20]
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	f023 0304 	bic.w	r3, r3, #4
 8003e14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a1b      	ldr	r2, [pc, #108]	@ (8003e88 <TIM_OC1_SetConfig+0x10c>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d00f      	beq.n	8003e3e <TIM_OC1_SetConfig+0xc2>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a1a      	ldr	r2, [pc, #104]	@ (8003e8c <TIM_OC1_SetConfig+0x110>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d00b      	beq.n	8003e3e <TIM_OC1_SetConfig+0xc2>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a19      	ldr	r2, [pc, #100]	@ (8003e90 <TIM_OC1_SetConfig+0x114>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d007      	beq.n	8003e3e <TIM_OC1_SetConfig+0xc2>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	4a18      	ldr	r2, [pc, #96]	@ (8003e94 <TIM_OC1_SetConfig+0x118>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d003      	beq.n	8003e3e <TIM_OC1_SetConfig+0xc2>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4a17      	ldr	r2, [pc, #92]	@ (8003e98 <TIM_OC1_SetConfig+0x11c>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d111      	bne.n	8003e62 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003e4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	693a      	ldr	r2, [r7, #16]
 8003e54:	4313      	orrs	r3, r2
 8003e56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	699b      	ldr	r3, [r3, #24]
 8003e5c:	693a      	ldr	r2, [r7, #16]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	68fa      	ldr	r2, [r7, #12]
 8003e6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	685a      	ldr	r2, [r3, #4]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	697a      	ldr	r2, [r7, #20]
 8003e7a:	621a      	str	r2, [r3, #32]
}
 8003e7c:	bf00      	nop
 8003e7e:	371c      	adds	r7, #28
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr
 8003e88:	40012c00 	.word	0x40012c00
 8003e8c:	40013400 	.word	0x40013400
 8003e90:	40014000 	.word	0x40014000
 8003e94:	40014400 	.word	0x40014400
 8003e98:	40014800 	.word	0x40014800

08003e9c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b087      	sub	sp, #28
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a1b      	ldr	r3, [r3, #32]
 8003eaa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6a1b      	ldr	r3, [r3, #32]
 8003eb0:	f023 0210 	bic.w	r2, r3, #16
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003eca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ece:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ed6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	021b      	lsls	r3, r3, #8
 8003ede:	68fa      	ldr	r2, [r7, #12]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	f023 0320 	bic.w	r3, r3, #32
 8003eea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	011b      	lsls	r3, r3, #4
 8003ef2:	697a      	ldr	r2, [r7, #20]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	4a28      	ldr	r2, [pc, #160]	@ (8003f9c <TIM_OC2_SetConfig+0x100>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d003      	beq.n	8003f08 <TIM_OC2_SetConfig+0x6c>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	4a27      	ldr	r2, [pc, #156]	@ (8003fa0 <TIM_OC2_SetConfig+0x104>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d10d      	bne.n	8003f24 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	011b      	lsls	r3, r3, #4
 8003f16:	697a      	ldr	r2, [r7, #20]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f22:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	4a1d      	ldr	r2, [pc, #116]	@ (8003f9c <TIM_OC2_SetConfig+0x100>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d00f      	beq.n	8003f4c <TIM_OC2_SetConfig+0xb0>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	4a1c      	ldr	r2, [pc, #112]	@ (8003fa0 <TIM_OC2_SetConfig+0x104>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d00b      	beq.n	8003f4c <TIM_OC2_SetConfig+0xb0>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	4a1b      	ldr	r2, [pc, #108]	@ (8003fa4 <TIM_OC2_SetConfig+0x108>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d007      	beq.n	8003f4c <TIM_OC2_SetConfig+0xb0>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4a1a      	ldr	r2, [pc, #104]	@ (8003fa8 <TIM_OC2_SetConfig+0x10c>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d003      	beq.n	8003f4c <TIM_OC2_SetConfig+0xb0>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	4a19      	ldr	r2, [pc, #100]	@ (8003fac <TIM_OC2_SetConfig+0x110>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d113      	bne.n	8003f74 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003f52:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003f5a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	695b      	ldr	r3, [r3, #20]
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	693a      	ldr	r2, [r7, #16]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	699b      	ldr	r3, [r3, #24]
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	693a      	ldr	r2, [r7, #16]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	693a      	ldr	r2, [r7, #16]
 8003f78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	68fa      	ldr	r2, [r7, #12]
 8003f7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	685a      	ldr	r2, [r3, #4]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	697a      	ldr	r2, [r7, #20]
 8003f8c:	621a      	str	r2, [r3, #32]
}
 8003f8e:	bf00      	nop
 8003f90:	371c      	adds	r7, #28
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
 8003f9a:	bf00      	nop
 8003f9c:	40012c00 	.word	0x40012c00
 8003fa0:	40013400 	.word	0x40013400
 8003fa4:	40014000 	.word	0x40014000
 8003fa8:	40014400 	.word	0x40014400
 8003fac:	40014800 	.word	0x40014800

08003fb0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b087      	sub	sp, #28
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6a1b      	ldr	r3, [r3, #32]
 8003fc4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	69db      	ldr	r3, [r3, #28]
 8003fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fe2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f023 0303 	bic.w	r3, r3, #3
 8003fea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68fa      	ldr	r2, [r7, #12]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003ffc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	021b      	lsls	r3, r3, #8
 8004004:	697a      	ldr	r2, [r7, #20]
 8004006:	4313      	orrs	r3, r2
 8004008:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a27      	ldr	r2, [pc, #156]	@ (80040ac <TIM_OC3_SetConfig+0xfc>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d003      	beq.n	800401a <TIM_OC3_SetConfig+0x6a>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a26      	ldr	r2, [pc, #152]	@ (80040b0 <TIM_OC3_SetConfig+0x100>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d10d      	bne.n	8004036 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004020:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	68db      	ldr	r3, [r3, #12]
 8004026:	021b      	lsls	r3, r3, #8
 8004028:	697a      	ldr	r2, [r7, #20]
 800402a:	4313      	orrs	r3, r2
 800402c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004034:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a1c      	ldr	r2, [pc, #112]	@ (80040ac <TIM_OC3_SetConfig+0xfc>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d00f      	beq.n	800405e <TIM_OC3_SetConfig+0xae>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a1b      	ldr	r2, [pc, #108]	@ (80040b0 <TIM_OC3_SetConfig+0x100>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d00b      	beq.n	800405e <TIM_OC3_SetConfig+0xae>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a1a      	ldr	r2, [pc, #104]	@ (80040b4 <TIM_OC3_SetConfig+0x104>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d007      	beq.n	800405e <TIM_OC3_SetConfig+0xae>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4a19      	ldr	r2, [pc, #100]	@ (80040b8 <TIM_OC3_SetConfig+0x108>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d003      	beq.n	800405e <TIM_OC3_SetConfig+0xae>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a18      	ldr	r2, [pc, #96]	@ (80040bc <TIM_OC3_SetConfig+0x10c>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d113      	bne.n	8004086 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004064:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800406c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	011b      	lsls	r3, r3, #4
 8004074:	693a      	ldr	r2, [r7, #16]
 8004076:	4313      	orrs	r3, r2
 8004078:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	011b      	lsls	r3, r3, #4
 8004080:	693a      	ldr	r2, [r7, #16]
 8004082:	4313      	orrs	r3, r2
 8004084:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	693a      	ldr	r2, [r7, #16]
 800408a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	685a      	ldr	r2, [r3, #4]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	697a      	ldr	r2, [r7, #20]
 800409e:	621a      	str	r2, [r3, #32]
}
 80040a0:	bf00      	nop
 80040a2:	371c      	adds	r7, #28
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr
 80040ac:	40012c00 	.word	0x40012c00
 80040b0:	40013400 	.word	0x40013400
 80040b4:	40014000 	.word	0x40014000
 80040b8:	40014400 	.word	0x40014400
 80040bc:	40014800 	.word	0x40014800

080040c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b087      	sub	sp, #28
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a1b      	ldr	r3, [r3, #32]
 80040ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a1b      	ldr	r3, [r3, #32]
 80040d4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	69db      	ldr	r3, [r3, #28]
 80040e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	021b      	lsls	r3, r3, #8
 8004102:	68fa      	ldr	r2, [r7, #12]
 8004104:	4313      	orrs	r3, r2
 8004106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800410e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	031b      	lsls	r3, r3, #12
 8004116:	693a      	ldr	r2, [r7, #16]
 8004118:	4313      	orrs	r3, r2
 800411a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4a18      	ldr	r2, [pc, #96]	@ (8004180 <TIM_OC4_SetConfig+0xc0>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d00f      	beq.n	8004144 <TIM_OC4_SetConfig+0x84>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	4a17      	ldr	r2, [pc, #92]	@ (8004184 <TIM_OC4_SetConfig+0xc4>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d00b      	beq.n	8004144 <TIM_OC4_SetConfig+0x84>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	4a16      	ldr	r2, [pc, #88]	@ (8004188 <TIM_OC4_SetConfig+0xc8>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d007      	beq.n	8004144 <TIM_OC4_SetConfig+0x84>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4a15      	ldr	r2, [pc, #84]	@ (800418c <TIM_OC4_SetConfig+0xcc>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d003      	beq.n	8004144 <TIM_OC4_SetConfig+0x84>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	4a14      	ldr	r2, [pc, #80]	@ (8004190 <TIM_OC4_SetConfig+0xd0>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d109      	bne.n	8004158 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800414a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	695b      	ldr	r3, [r3, #20]
 8004150:	019b      	lsls	r3, r3, #6
 8004152:	697a      	ldr	r2, [r7, #20]
 8004154:	4313      	orrs	r3, r2
 8004156:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	697a      	ldr	r2, [r7, #20]
 800415c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	68fa      	ldr	r2, [r7, #12]
 8004162:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	685a      	ldr	r2, [r3, #4]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	693a      	ldr	r2, [r7, #16]
 8004170:	621a      	str	r2, [r3, #32]
}
 8004172:	bf00      	nop
 8004174:	371c      	adds	r7, #28
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	40012c00 	.word	0x40012c00
 8004184:	40013400 	.word	0x40013400
 8004188:	40014000 	.word	0x40014000
 800418c:	40014400 	.word	0x40014400
 8004190:	40014800 	.word	0x40014800

08004194 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004194:	b480      	push	{r7}
 8004196:	b087      	sub	sp, #28
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a1b      	ldr	r3, [r3, #32]
 80041a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6a1b      	ldr	r3, [r3, #32]
 80041a8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80041d8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	041b      	lsls	r3, r3, #16
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a17      	ldr	r2, [pc, #92]	@ (8004248 <TIM_OC5_SetConfig+0xb4>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d00f      	beq.n	800420e <TIM_OC5_SetConfig+0x7a>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a16      	ldr	r2, [pc, #88]	@ (800424c <TIM_OC5_SetConfig+0xb8>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d00b      	beq.n	800420e <TIM_OC5_SetConfig+0x7a>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4a15      	ldr	r2, [pc, #84]	@ (8004250 <TIM_OC5_SetConfig+0xbc>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d007      	beq.n	800420e <TIM_OC5_SetConfig+0x7a>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	4a14      	ldr	r2, [pc, #80]	@ (8004254 <TIM_OC5_SetConfig+0xc0>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d003      	beq.n	800420e <TIM_OC5_SetConfig+0x7a>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4a13      	ldr	r2, [pc, #76]	@ (8004258 <TIM_OC5_SetConfig+0xc4>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d109      	bne.n	8004222 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004214:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	695b      	ldr	r3, [r3, #20]
 800421a:	021b      	lsls	r3, r3, #8
 800421c:	697a      	ldr	r2, [r7, #20]
 800421e:	4313      	orrs	r3, r2
 8004220:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	697a      	ldr	r2, [r7, #20]
 8004226:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	68fa      	ldr	r2, [r7, #12]
 800422c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	685a      	ldr	r2, [r3, #4]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	621a      	str	r2, [r3, #32]
}
 800423c:	bf00      	nop
 800423e:	371c      	adds	r7, #28
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr
 8004248:	40012c00 	.word	0x40012c00
 800424c:	40013400 	.word	0x40013400
 8004250:	40014000 	.word	0x40014000
 8004254:	40014400 	.word	0x40014400
 8004258:	40014800 	.word	0x40014800

0800425c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800425c:	b480      	push	{r7}
 800425e:	b087      	sub	sp, #28
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a1b      	ldr	r3, [r3, #32]
 800426a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a1b      	ldr	r3, [r3, #32]
 8004270:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800428a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800428e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	021b      	lsls	r3, r3, #8
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	4313      	orrs	r3, r2
 800429a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80042a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	051b      	lsls	r3, r3, #20
 80042aa:	693a      	ldr	r2, [r7, #16]
 80042ac:	4313      	orrs	r3, r2
 80042ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a18      	ldr	r2, [pc, #96]	@ (8004314 <TIM_OC6_SetConfig+0xb8>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d00f      	beq.n	80042d8 <TIM_OC6_SetConfig+0x7c>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4a17      	ldr	r2, [pc, #92]	@ (8004318 <TIM_OC6_SetConfig+0xbc>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d00b      	beq.n	80042d8 <TIM_OC6_SetConfig+0x7c>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	4a16      	ldr	r2, [pc, #88]	@ (800431c <TIM_OC6_SetConfig+0xc0>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d007      	beq.n	80042d8 <TIM_OC6_SetConfig+0x7c>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	4a15      	ldr	r2, [pc, #84]	@ (8004320 <TIM_OC6_SetConfig+0xc4>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d003      	beq.n	80042d8 <TIM_OC6_SetConfig+0x7c>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	4a14      	ldr	r2, [pc, #80]	@ (8004324 <TIM_OC6_SetConfig+0xc8>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d109      	bne.n	80042ec <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042de:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	695b      	ldr	r3, [r3, #20]
 80042e4:	029b      	lsls	r3, r3, #10
 80042e6:	697a      	ldr	r2, [r7, #20]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	68fa      	ldr	r2, [r7, #12]
 80042f6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	685a      	ldr	r2, [r3, #4]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	693a      	ldr	r2, [r7, #16]
 8004304:	621a      	str	r2, [r3, #32]
}
 8004306:	bf00      	nop
 8004308:	371c      	adds	r7, #28
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	40012c00 	.word	0x40012c00
 8004318:	40013400 	.word	0x40013400
 800431c:	40014000 	.word	0x40014000
 8004320:	40014400 	.word	0x40014400
 8004324:	40014800 	.word	0x40014800

08004328 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004328:	b480      	push	{r7}
 800432a:	b087      	sub	sp, #28
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6a1b      	ldr	r3, [r3, #32]
 8004338:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6a1b      	ldr	r3, [r3, #32]
 800433e:	f023 0201 	bic.w	r2, r3, #1
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004352:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	011b      	lsls	r3, r3, #4
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	4313      	orrs	r3, r2
 800435c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	f023 030a 	bic.w	r3, r3, #10
 8004364:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	4313      	orrs	r3, r2
 800436c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	693a      	ldr	r2, [r7, #16]
 8004372:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	697a      	ldr	r2, [r7, #20]
 8004378:	621a      	str	r2, [r3, #32]
}
 800437a:	bf00      	nop
 800437c:	371c      	adds	r7, #28
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr

08004386 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004386:	b480      	push	{r7}
 8004388:	b087      	sub	sp, #28
 800438a:	af00      	add	r7, sp, #0
 800438c:	60f8      	str	r0, [r7, #12]
 800438e:	60b9      	str	r1, [r7, #8]
 8004390:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6a1b      	ldr	r3, [r3, #32]
 800439c:	f023 0210 	bic.w	r2, r3, #16
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	699b      	ldr	r3, [r3, #24]
 80043a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80043b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	031b      	lsls	r3, r3, #12
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80043c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	011b      	lsls	r3, r3, #4
 80043c8:	697a      	ldr	r2, [r7, #20]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	693a      	ldr	r2, [r7, #16]
 80043d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	697a      	ldr	r2, [r7, #20]
 80043d8:	621a      	str	r2, [r3, #32]
}
 80043da:	bf00      	nop
 80043dc:	371c      	adds	r7, #28
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr

080043e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80043e6:	b480      	push	{r7}
 80043e8:	b085      	sub	sp, #20
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	6078      	str	r0, [r7, #4]
 80043ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80043fe:	683a      	ldr	r2, [r7, #0]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	4313      	orrs	r3, r2
 8004404:	f043 0307 	orr.w	r3, r3, #7
 8004408:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	609a      	str	r2, [r3, #8]
}
 8004410:	bf00      	nop
 8004412:	3714      	adds	r7, #20
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr

0800441c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800441c:	b480      	push	{r7}
 800441e:	b087      	sub	sp, #28
 8004420:	af00      	add	r7, sp, #0
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	60b9      	str	r1, [r7, #8]
 8004426:	607a      	str	r2, [r7, #4]
 8004428:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004436:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	021a      	lsls	r2, r3, #8
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	431a      	orrs	r2, r3
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	4313      	orrs	r3, r2
 8004444:	697a      	ldr	r2, [r7, #20]
 8004446:	4313      	orrs	r3, r2
 8004448:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	697a      	ldr	r2, [r7, #20]
 800444e:	609a      	str	r2, [r3, #8]
}
 8004450:	bf00      	nop
 8004452:	371c      	adds	r7, #28
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800445c:	b480      	push	{r7}
 800445e:	b087      	sub	sp, #28
 8004460:	af00      	add	r7, sp, #0
 8004462:	60f8      	str	r0, [r7, #12]
 8004464:	60b9      	str	r1, [r7, #8]
 8004466:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	f003 031f 	and.w	r3, r3, #31
 800446e:	2201      	movs	r2, #1
 8004470:	fa02 f303 	lsl.w	r3, r2, r3
 8004474:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6a1a      	ldr	r2, [r3, #32]
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	43db      	mvns	r3, r3
 800447e:	401a      	ands	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6a1a      	ldr	r2, [r3, #32]
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	f003 031f 	and.w	r3, r3, #31
 800448e:	6879      	ldr	r1, [r7, #4]
 8004490:	fa01 f303 	lsl.w	r3, r1, r3
 8004494:	431a      	orrs	r2, r3
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	621a      	str	r2, [r3, #32]
}
 800449a:	bf00      	nop
 800449c:	371c      	adds	r7, #28
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
	...

080044a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b085      	sub	sp, #20
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
 80044b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d101      	bne.n	80044c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044bc:	2302      	movs	r3, #2
 80044be:	e068      	b.n	8004592 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2202      	movs	r2, #2
 80044cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a2e      	ldr	r2, [pc, #184]	@ (80045a0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d004      	beq.n	80044f4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a2d      	ldr	r2, [pc, #180]	@ (80045a4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d108      	bne.n	8004506 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80044fa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	68fa      	ldr	r2, [r7, #12]
 8004502:	4313      	orrs	r3, r2
 8004504:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800450c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	68fa      	ldr	r2, [r7, #12]
 8004514:	4313      	orrs	r3, r2
 8004516:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68fa      	ldr	r2, [r7, #12]
 800451e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a1e      	ldr	r2, [pc, #120]	@ (80045a0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d01d      	beq.n	8004566 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004532:	d018      	beq.n	8004566 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a1b      	ldr	r2, [pc, #108]	@ (80045a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d013      	beq.n	8004566 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a1a      	ldr	r2, [pc, #104]	@ (80045ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d00e      	beq.n	8004566 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a18      	ldr	r2, [pc, #96]	@ (80045b0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d009      	beq.n	8004566 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a13      	ldr	r2, [pc, #76]	@ (80045a4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d004      	beq.n	8004566 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a14      	ldr	r2, [pc, #80]	@ (80045b4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d10c      	bne.n	8004580 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800456c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	68ba      	ldr	r2, [r7, #8]
 8004574:	4313      	orrs	r3, r2
 8004576:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	68ba      	ldr	r2, [r7, #8]
 800457e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004590:	2300      	movs	r3, #0
}
 8004592:	4618      	mov	r0, r3
 8004594:	3714      	adds	r7, #20
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop
 80045a0:	40012c00 	.word	0x40012c00
 80045a4:	40013400 	.word	0x40013400
 80045a8:	40000400 	.word	0x40000400
 80045ac:	40000800 	.word	0x40000800
 80045b0:	40000c00 	.word	0x40000c00
 80045b4:	40014000 	.word	0x40014000

080045b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b082      	sub	sp, #8
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d101      	bne.n	80045ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e040      	b.n	800464c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d106      	bne.n	80045e0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f7fc ff4c 	bl	8001478 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2224      	movs	r2, #36	@ 0x24
 80045e4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f022 0201 	bic.w	r2, r2, #1
 80045f4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d002      	beq.n	8004604 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f000 fec0 	bl	8005384 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	f000 fc05 	bl	8004e14 <UART_SetConfig>
 800460a:	4603      	mov	r3, r0
 800460c:	2b01      	cmp	r3, #1
 800460e:	d101      	bne.n	8004614 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	e01b      	b.n	800464c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	685a      	ldr	r2, [r3, #4]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004622:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	689a      	ldr	r2, [r3, #8]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004632:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f042 0201 	orr.w	r2, r2, #1
 8004642:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	f000 ff3f 	bl	80054c8 <UART_CheckIdleState>
 800464a:	4603      	mov	r3, r0
}
 800464c:	4618      	mov	r0, r3
 800464e:	3708      	adds	r7, #8
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b08a      	sub	sp, #40	@ 0x28
 8004658:	af02      	add	r7, sp, #8
 800465a:	60f8      	str	r0, [r7, #12]
 800465c:	60b9      	str	r1, [r7, #8]
 800465e:	603b      	str	r3, [r7, #0]
 8004660:	4613      	mov	r3, r2
 8004662:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004668:	2b20      	cmp	r3, #32
 800466a:	d177      	bne.n	800475c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d002      	beq.n	8004678 <HAL_UART_Transmit+0x24>
 8004672:	88fb      	ldrh	r3, [r7, #6]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d101      	bne.n	800467c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	e070      	b.n	800475e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2200      	movs	r2, #0
 8004680:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2221      	movs	r2, #33	@ 0x21
 8004688:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800468a:	f7fd f8db 	bl	8001844 <HAL_GetTick>
 800468e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	88fa      	ldrh	r2, [r7, #6]
 8004694:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	88fa      	ldrh	r2, [r7, #6]
 800469c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046a8:	d108      	bne.n	80046bc <HAL_UART_Transmit+0x68>
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	691b      	ldr	r3, [r3, #16]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d104      	bne.n	80046bc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80046b2:	2300      	movs	r3, #0
 80046b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	61bb      	str	r3, [r7, #24]
 80046ba:	e003      	b.n	80046c4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046c0:	2300      	movs	r3, #0
 80046c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80046c4:	e02f      	b.n	8004726 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	9300      	str	r3, [sp, #0]
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	2200      	movs	r2, #0
 80046ce:	2180      	movs	r1, #128	@ 0x80
 80046d0:	68f8      	ldr	r0, [r7, #12]
 80046d2:	f000 ffa1 	bl	8005618 <UART_WaitOnFlagUntilTimeout>
 80046d6:	4603      	mov	r3, r0
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d004      	beq.n	80046e6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2220      	movs	r2, #32
 80046e0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e03b      	b.n	800475e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d10b      	bne.n	8004704 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	881a      	ldrh	r2, [r3, #0]
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046f8:	b292      	uxth	r2, r2
 80046fa:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80046fc:	69bb      	ldr	r3, [r7, #24]
 80046fe:	3302      	adds	r3, #2
 8004700:	61bb      	str	r3, [r7, #24]
 8004702:	e007      	b.n	8004714 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	781a      	ldrb	r2, [r3, #0]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800470e:	69fb      	ldr	r3, [r7, #28]
 8004710:	3301      	adds	r3, #1
 8004712:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800471a:	b29b      	uxth	r3, r3
 800471c:	3b01      	subs	r3, #1
 800471e:	b29a      	uxth	r2, r3
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800472c:	b29b      	uxth	r3, r3
 800472e:	2b00      	cmp	r3, #0
 8004730:	d1c9      	bne.n	80046c6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	9300      	str	r3, [sp, #0]
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	2200      	movs	r2, #0
 800473a:	2140      	movs	r1, #64	@ 0x40
 800473c:	68f8      	ldr	r0, [r7, #12]
 800473e:	f000 ff6b 	bl	8005618 <UART_WaitOnFlagUntilTimeout>
 8004742:	4603      	mov	r3, r0
 8004744:	2b00      	cmp	r3, #0
 8004746:	d004      	beq.n	8004752 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2220      	movs	r2, #32
 800474c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800474e:	2303      	movs	r3, #3
 8004750:	e005      	b.n	800475e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2220      	movs	r2, #32
 8004756:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004758:	2300      	movs	r3, #0
 800475a:	e000      	b.n	800475e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800475c:	2302      	movs	r3, #2
  }
}
 800475e:	4618      	mov	r0, r3
 8004760:	3720      	adds	r7, #32
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
	...

08004768 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b08a      	sub	sp, #40	@ 0x28
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	4613      	mov	r3, r2
 8004774:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800477c:	2b20      	cmp	r3, #32
 800477e:	d137      	bne.n	80047f0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d002      	beq.n	800478c <HAL_UART_Receive_IT+0x24>
 8004786:	88fb      	ldrh	r3, [r7, #6]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d101      	bne.n	8004790 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e030      	b.n	80047f2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2200      	movs	r2, #0
 8004794:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a18      	ldr	r2, [pc, #96]	@ (80047fc <HAL_UART_Receive_IT+0x94>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d01f      	beq.n	80047e0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d018      	beq.n	80047e0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	e853 3f00 	ldrex	r3, [r3]
 80047ba:	613b      	str	r3, [r7, #16]
   return(result);
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80047c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	461a      	mov	r2, r3
 80047ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047cc:	623b      	str	r3, [r7, #32]
 80047ce:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047d0:	69f9      	ldr	r1, [r7, #28]
 80047d2:	6a3a      	ldr	r2, [r7, #32]
 80047d4:	e841 2300 	strex	r3, r2, [r1]
 80047d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d1e6      	bne.n	80047ae <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80047e0:	88fb      	ldrh	r3, [r7, #6]
 80047e2:	461a      	mov	r2, r3
 80047e4:	68b9      	ldr	r1, [r7, #8]
 80047e6:	68f8      	ldr	r0, [r7, #12]
 80047e8:	f000 ff7e 	bl	80056e8 <UART_Start_Receive_IT>
 80047ec:	4603      	mov	r3, r0
 80047ee:	e000      	b.n	80047f2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80047f0:	2302      	movs	r3, #2
  }
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3728      	adds	r7, #40	@ 0x28
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	40008000 	.word	0x40008000

08004800 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b0ba      	sub	sp, #232	@ 0xe8
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	69db      	ldr	r3, [r3, #28]
 800480e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004826:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800482a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800482e:	4013      	ands	r3, r2
 8004830:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004834:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004838:	2b00      	cmp	r3, #0
 800483a:	d115      	bne.n	8004868 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800483c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004840:	f003 0320 	and.w	r3, r3, #32
 8004844:	2b00      	cmp	r3, #0
 8004846:	d00f      	beq.n	8004868 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800484c:	f003 0320 	and.w	r3, r3, #32
 8004850:	2b00      	cmp	r3, #0
 8004852:	d009      	beq.n	8004868 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004858:	2b00      	cmp	r3, #0
 800485a:	f000 82ae 	beq.w	8004dba <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	4798      	blx	r3
      }
      return;
 8004866:	e2a8      	b.n	8004dba <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004868:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800486c:	2b00      	cmp	r3, #0
 800486e:	f000 8117 	beq.w	8004aa0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004872:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004876:	f003 0301 	and.w	r3, r3, #1
 800487a:	2b00      	cmp	r3, #0
 800487c:	d106      	bne.n	800488c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800487e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004882:	4b85      	ldr	r3, [pc, #532]	@ (8004a98 <HAL_UART_IRQHandler+0x298>)
 8004884:	4013      	ands	r3, r2
 8004886:	2b00      	cmp	r3, #0
 8004888:	f000 810a 	beq.w	8004aa0 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800488c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004890:	f003 0301 	and.w	r3, r3, #1
 8004894:	2b00      	cmp	r3, #0
 8004896:	d011      	beq.n	80048bc <HAL_UART_IRQHandler+0xbc>
 8004898:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800489c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00b      	beq.n	80048bc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	2201      	movs	r2, #1
 80048aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048b2:	f043 0201 	orr.w	r2, r3, #1
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048c0:	f003 0302 	and.w	r3, r3, #2
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d011      	beq.n	80048ec <HAL_UART_IRQHandler+0xec>
 80048c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048cc:	f003 0301 	and.w	r3, r3, #1
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d00b      	beq.n	80048ec <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2202      	movs	r2, #2
 80048da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048e2:	f043 0204 	orr.w	r2, r3, #4
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048f0:	f003 0304 	and.w	r3, r3, #4
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d011      	beq.n	800491c <HAL_UART_IRQHandler+0x11c>
 80048f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048fc:	f003 0301 	and.w	r3, r3, #1
 8004900:	2b00      	cmp	r3, #0
 8004902:	d00b      	beq.n	800491c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	2204      	movs	r2, #4
 800490a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004912:	f043 0202 	orr.w	r2, r3, #2
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800491c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004920:	f003 0308 	and.w	r3, r3, #8
 8004924:	2b00      	cmp	r3, #0
 8004926:	d017      	beq.n	8004958 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800492c:	f003 0320 	and.w	r3, r3, #32
 8004930:	2b00      	cmp	r3, #0
 8004932:	d105      	bne.n	8004940 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004934:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004938:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00b      	beq.n	8004958 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2208      	movs	r2, #8
 8004946:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800494e:	f043 0208 	orr.w	r2, r3, #8
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004958:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800495c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004960:	2b00      	cmp	r3, #0
 8004962:	d012      	beq.n	800498a <HAL_UART_IRQHandler+0x18a>
 8004964:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004968:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800496c:	2b00      	cmp	r3, #0
 800496e:	d00c      	beq.n	800498a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004978:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004980:	f043 0220 	orr.w	r2, r3, #32
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004990:	2b00      	cmp	r3, #0
 8004992:	f000 8214 	beq.w	8004dbe <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800499a:	f003 0320 	and.w	r3, r3, #32
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d00d      	beq.n	80049be <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80049a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049a6:	f003 0320 	and.w	r3, r3, #32
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d007      	beq.n	80049be <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d003      	beq.n	80049be <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049c4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049d2:	2b40      	cmp	r3, #64	@ 0x40
 80049d4:	d005      	beq.n	80049e2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80049d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049da:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d04f      	beq.n	8004a82 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f000 ff46 	bl	8005874 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049f2:	2b40      	cmp	r3, #64	@ 0x40
 80049f4:	d141      	bne.n	8004a7a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	3308      	adds	r3, #8
 80049fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a00:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a04:	e853 3f00 	ldrex	r3, [r3]
 8004a08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004a0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	3308      	adds	r3, #8
 8004a1e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004a22:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004a26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a2a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004a2e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004a32:	e841 2300 	strex	r3, r2, [r1]
 8004a36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004a3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d1d9      	bne.n	80049f6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d013      	beq.n	8004a72 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a4e:	4a13      	ldr	r2, [pc, #76]	@ (8004a9c <HAL_UART_IRQHandler+0x29c>)
 8004a50:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a56:	4618      	mov	r0, r3
 8004a58:	f7fd f84f 	bl	8001afa <HAL_DMA_Abort_IT>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d017      	beq.n	8004a92 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a68:	687a      	ldr	r2, [r7, #4]
 8004a6a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004a6c:	4610      	mov	r0, r2
 8004a6e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a70:	e00f      	b.n	8004a92 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f000 f9b8 	bl	8004de8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a78:	e00b      	b.n	8004a92 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f000 f9b4 	bl	8004de8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a80:	e007      	b.n	8004a92 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f000 f9b0 	bl	8004de8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004a90:	e195      	b.n	8004dbe <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a92:	bf00      	nop
    return;
 8004a94:	e193      	b.n	8004dbe <HAL_UART_IRQHandler+0x5be>
 8004a96:	bf00      	nop
 8004a98:	04000120 	.word	0x04000120
 8004a9c:	0800593d 	.word	0x0800593d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	f040 814e 	bne.w	8004d46 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004aaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004aae:	f003 0310 	and.w	r3, r3, #16
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	f000 8147 	beq.w	8004d46 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004ab8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004abc:	f003 0310 	and.w	r3, r3, #16
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f000 8140 	beq.w	8004d46 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	2210      	movs	r2, #16
 8004acc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ad8:	2b40      	cmp	r3, #64	@ 0x40
 8004ada:	f040 80b8 	bne.w	8004c4e <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004aea:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	f000 8167 	beq.w	8004dc2 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004afa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004afe:	429a      	cmp	r2, r3
 8004b00:	f080 815f 	bcs.w	8004dc2 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b0a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 0320 	and.w	r3, r3, #32
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	f040 8086 	bne.w	8004c2c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b28:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b2c:	e853 3f00 	ldrex	r3, [r3]
 8004b30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004b34:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b3c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	461a      	mov	r2, r3
 8004b46:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004b4a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004b4e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b52:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004b56:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004b5a:	e841 2300 	strex	r3, r2, [r1]
 8004b5e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004b62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d1da      	bne.n	8004b20 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	3308      	adds	r3, #8
 8004b70:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b74:	e853 3f00 	ldrex	r3, [r3]
 8004b78:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b7a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b7c:	f023 0301 	bic.w	r3, r3, #1
 8004b80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	3308      	adds	r3, #8
 8004b8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b8e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004b92:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b94:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004b96:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004b9a:	e841 2300 	strex	r3, r2, [r1]
 8004b9e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004ba0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d1e1      	bne.n	8004b6a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	3308      	adds	r3, #8
 8004bac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004bb0:	e853 3f00 	ldrex	r3, [r3]
 8004bb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004bb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bb8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	3308      	adds	r3, #8
 8004bc6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004bca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004bcc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004bd0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004bd2:	e841 2300 	strex	r3, r2, [r1]
 8004bd6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004bd8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d1e3      	bne.n	8004ba6 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2220      	movs	r2, #32
 8004be2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bf4:	e853 3f00 	ldrex	r3, [r3]
 8004bf8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004bfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bfc:	f023 0310 	bic.w	r3, r3, #16
 8004c00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	461a      	mov	r2, r3
 8004c0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c0e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c10:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c12:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c14:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c16:	e841 2300 	strex	r3, r2, [r1]
 8004c1a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004c1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1e4      	bne.n	8004bec <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c26:	4618      	mov	r0, r3
 8004c28:	f7fc ff29 	bl	8001a7e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2202      	movs	r2, #2
 8004c30:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	4619      	mov	r1, r3
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f000 f8d8 	bl	8004dfc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004c4c:	e0b9      	b.n	8004dc2 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004c68:	b29b      	uxth	r3, r3
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 80ab 	beq.w	8004dc6 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8004c70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	f000 80a6 	beq.w	8004dc6 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c82:	e853 3f00 	ldrex	r3, [r3]
 8004c86:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c8a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c8e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	461a      	mov	r2, r3
 8004c98:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004c9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c9e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004ca2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ca4:	e841 2300 	strex	r3, r2, [r1]
 8004ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004caa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d1e4      	bne.n	8004c7a <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	3308      	adds	r3, #8
 8004cb6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cba:	e853 3f00 	ldrex	r3, [r3]
 8004cbe:	623b      	str	r3, [r7, #32]
   return(result);
 8004cc0:	6a3b      	ldr	r3, [r7, #32]
 8004cc2:	f023 0301 	bic.w	r3, r3, #1
 8004cc6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	3308      	adds	r3, #8
 8004cd0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004cd4:	633a      	str	r2, [r7, #48]	@ 0x30
 8004cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004cda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cdc:	e841 2300 	strex	r3, r2, [r1]
 8004ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d1e3      	bne.n	8004cb0 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2220      	movs	r2, #32
 8004cec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	e853 3f00 	ldrex	r3, [r3]
 8004d08:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f023 0310 	bic.w	r3, r3, #16
 8004d10:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	461a      	mov	r2, r3
 8004d1a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004d1e:	61fb      	str	r3, [r7, #28]
 8004d20:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d22:	69b9      	ldr	r1, [r7, #24]
 8004d24:	69fa      	ldr	r2, [r7, #28]
 8004d26:	e841 2300 	strex	r3, r2, [r1]
 8004d2a:	617b      	str	r3, [r7, #20]
   return(result);
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d1e4      	bne.n	8004cfc <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2202      	movs	r2, #2
 8004d36:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 f85c 	bl	8004dfc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004d44:	e03f      	b.n	8004dc6 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004d46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00e      	beq.n	8004d70 <HAL_UART_IRQHandler+0x570>
 8004d52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d008      	beq.n	8004d70 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004d66:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 ffe3 	bl	8005d34 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004d6e:	e02d      	b.n	8004dcc <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004d70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d00e      	beq.n	8004d9a <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004d7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d008      	beq.n	8004d9a <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d01c      	beq.n	8004dca <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	4798      	blx	r3
    }
    return;
 8004d98:	e017      	b.n	8004dca <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004d9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d012      	beq.n	8004dcc <HAL_UART_IRQHandler+0x5cc>
 8004da6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004daa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d00c      	beq.n	8004dcc <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f000 fdd8 	bl	8005968 <UART_EndTransmit_IT>
    return;
 8004db8:	e008      	b.n	8004dcc <HAL_UART_IRQHandler+0x5cc>
      return;
 8004dba:	bf00      	nop
 8004dbc:	e006      	b.n	8004dcc <HAL_UART_IRQHandler+0x5cc>
    return;
 8004dbe:	bf00      	nop
 8004dc0:	e004      	b.n	8004dcc <HAL_UART_IRQHandler+0x5cc>
      return;
 8004dc2:	bf00      	nop
 8004dc4:	e002      	b.n	8004dcc <HAL_UART_IRQHandler+0x5cc>
      return;
 8004dc6:	bf00      	nop
 8004dc8:	e000      	b.n	8004dcc <HAL_UART_IRQHandler+0x5cc>
    return;
 8004dca:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004dcc:	37e8      	adds	r7, #232	@ 0xe8
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop

08004dd4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004ddc:	bf00      	nop
 8004dde:	370c      	adds	r7, #12
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr

08004de8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004df0:	bf00      	nop
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr

08004dfc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b083      	sub	sp, #12
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	460b      	mov	r3, r1
 8004e06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e08:	bf00      	nop
 8004e0a:	370c      	adds	r7, #12
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e18:	b08a      	sub	sp, #40	@ 0x28
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	689a      	ldr	r2, [r3, #8]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	691b      	ldr	r3, [r3, #16]
 8004e2c:	431a      	orrs	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	431a      	orrs	r2, r3
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	69db      	ldr	r3, [r3, #28]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	4ba4      	ldr	r3, [pc, #656]	@ (80050d4 <UART_SetConfig+0x2c0>)
 8004e44:	4013      	ands	r3, r2
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	6812      	ldr	r2, [r2, #0]
 8004e4a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e4c:	430b      	orrs	r3, r1
 8004e4e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	68da      	ldr	r2, [r3, #12]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	430a      	orrs	r2, r1
 8004e64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	699b      	ldr	r3, [r3, #24]
 8004e6a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a99      	ldr	r2, [pc, #612]	@ (80050d8 <UART_SetConfig+0x2c4>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d004      	beq.n	8004e80 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6a1b      	ldr	r3, [r3, #32]
 8004e7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e90:	430a      	orrs	r2, r1
 8004e92:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a90      	ldr	r2, [pc, #576]	@ (80050dc <UART_SetConfig+0x2c8>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d126      	bne.n	8004eec <UART_SetConfig+0xd8>
 8004e9e:	4b90      	ldr	r3, [pc, #576]	@ (80050e0 <UART_SetConfig+0x2cc>)
 8004ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ea4:	f003 0303 	and.w	r3, r3, #3
 8004ea8:	2b03      	cmp	r3, #3
 8004eaa:	d81b      	bhi.n	8004ee4 <UART_SetConfig+0xd0>
 8004eac:	a201      	add	r2, pc, #4	@ (adr r2, 8004eb4 <UART_SetConfig+0xa0>)
 8004eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb2:	bf00      	nop
 8004eb4:	08004ec5 	.word	0x08004ec5
 8004eb8:	08004ed5 	.word	0x08004ed5
 8004ebc:	08004ecd 	.word	0x08004ecd
 8004ec0:	08004edd 	.word	0x08004edd
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004eca:	e116      	b.n	80050fa <UART_SetConfig+0x2e6>
 8004ecc:	2302      	movs	r3, #2
 8004ece:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ed2:	e112      	b.n	80050fa <UART_SetConfig+0x2e6>
 8004ed4:	2304      	movs	r3, #4
 8004ed6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004eda:	e10e      	b.n	80050fa <UART_SetConfig+0x2e6>
 8004edc:	2308      	movs	r3, #8
 8004ede:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ee2:	e10a      	b.n	80050fa <UART_SetConfig+0x2e6>
 8004ee4:	2310      	movs	r3, #16
 8004ee6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004eea:	e106      	b.n	80050fa <UART_SetConfig+0x2e6>
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a7c      	ldr	r2, [pc, #496]	@ (80050e4 <UART_SetConfig+0x2d0>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d138      	bne.n	8004f68 <UART_SetConfig+0x154>
 8004ef6:	4b7a      	ldr	r3, [pc, #488]	@ (80050e0 <UART_SetConfig+0x2cc>)
 8004ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004efc:	f003 030c 	and.w	r3, r3, #12
 8004f00:	2b0c      	cmp	r3, #12
 8004f02:	d82d      	bhi.n	8004f60 <UART_SetConfig+0x14c>
 8004f04:	a201      	add	r2, pc, #4	@ (adr r2, 8004f0c <UART_SetConfig+0xf8>)
 8004f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f0a:	bf00      	nop
 8004f0c:	08004f41 	.word	0x08004f41
 8004f10:	08004f61 	.word	0x08004f61
 8004f14:	08004f61 	.word	0x08004f61
 8004f18:	08004f61 	.word	0x08004f61
 8004f1c:	08004f51 	.word	0x08004f51
 8004f20:	08004f61 	.word	0x08004f61
 8004f24:	08004f61 	.word	0x08004f61
 8004f28:	08004f61 	.word	0x08004f61
 8004f2c:	08004f49 	.word	0x08004f49
 8004f30:	08004f61 	.word	0x08004f61
 8004f34:	08004f61 	.word	0x08004f61
 8004f38:	08004f61 	.word	0x08004f61
 8004f3c:	08004f59 	.word	0x08004f59
 8004f40:	2300      	movs	r3, #0
 8004f42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f46:	e0d8      	b.n	80050fa <UART_SetConfig+0x2e6>
 8004f48:	2302      	movs	r3, #2
 8004f4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f4e:	e0d4      	b.n	80050fa <UART_SetConfig+0x2e6>
 8004f50:	2304      	movs	r3, #4
 8004f52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f56:	e0d0      	b.n	80050fa <UART_SetConfig+0x2e6>
 8004f58:	2308      	movs	r3, #8
 8004f5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f5e:	e0cc      	b.n	80050fa <UART_SetConfig+0x2e6>
 8004f60:	2310      	movs	r3, #16
 8004f62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f66:	e0c8      	b.n	80050fa <UART_SetConfig+0x2e6>
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a5e      	ldr	r2, [pc, #376]	@ (80050e8 <UART_SetConfig+0x2d4>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d125      	bne.n	8004fbe <UART_SetConfig+0x1aa>
 8004f72:	4b5b      	ldr	r3, [pc, #364]	@ (80050e0 <UART_SetConfig+0x2cc>)
 8004f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f78:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004f7c:	2b30      	cmp	r3, #48	@ 0x30
 8004f7e:	d016      	beq.n	8004fae <UART_SetConfig+0x19a>
 8004f80:	2b30      	cmp	r3, #48	@ 0x30
 8004f82:	d818      	bhi.n	8004fb6 <UART_SetConfig+0x1a2>
 8004f84:	2b20      	cmp	r3, #32
 8004f86:	d00a      	beq.n	8004f9e <UART_SetConfig+0x18a>
 8004f88:	2b20      	cmp	r3, #32
 8004f8a:	d814      	bhi.n	8004fb6 <UART_SetConfig+0x1a2>
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d002      	beq.n	8004f96 <UART_SetConfig+0x182>
 8004f90:	2b10      	cmp	r3, #16
 8004f92:	d008      	beq.n	8004fa6 <UART_SetConfig+0x192>
 8004f94:	e00f      	b.n	8004fb6 <UART_SetConfig+0x1a2>
 8004f96:	2300      	movs	r3, #0
 8004f98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f9c:	e0ad      	b.n	80050fa <UART_SetConfig+0x2e6>
 8004f9e:	2302      	movs	r3, #2
 8004fa0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fa4:	e0a9      	b.n	80050fa <UART_SetConfig+0x2e6>
 8004fa6:	2304      	movs	r3, #4
 8004fa8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fac:	e0a5      	b.n	80050fa <UART_SetConfig+0x2e6>
 8004fae:	2308      	movs	r3, #8
 8004fb0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fb4:	e0a1      	b.n	80050fa <UART_SetConfig+0x2e6>
 8004fb6:	2310      	movs	r3, #16
 8004fb8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fbc:	e09d      	b.n	80050fa <UART_SetConfig+0x2e6>
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a4a      	ldr	r2, [pc, #296]	@ (80050ec <UART_SetConfig+0x2d8>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d125      	bne.n	8005014 <UART_SetConfig+0x200>
 8004fc8:	4b45      	ldr	r3, [pc, #276]	@ (80050e0 <UART_SetConfig+0x2cc>)
 8004fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fce:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004fd2:	2bc0      	cmp	r3, #192	@ 0xc0
 8004fd4:	d016      	beq.n	8005004 <UART_SetConfig+0x1f0>
 8004fd6:	2bc0      	cmp	r3, #192	@ 0xc0
 8004fd8:	d818      	bhi.n	800500c <UART_SetConfig+0x1f8>
 8004fda:	2b80      	cmp	r3, #128	@ 0x80
 8004fdc:	d00a      	beq.n	8004ff4 <UART_SetConfig+0x1e0>
 8004fde:	2b80      	cmp	r3, #128	@ 0x80
 8004fe0:	d814      	bhi.n	800500c <UART_SetConfig+0x1f8>
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d002      	beq.n	8004fec <UART_SetConfig+0x1d8>
 8004fe6:	2b40      	cmp	r3, #64	@ 0x40
 8004fe8:	d008      	beq.n	8004ffc <UART_SetConfig+0x1e8>
 8004fea:	e00f      	b.n	800500c <UART_SetConfig+0x1f8>
 8004fec:	2300      	movs	r3, #0
 8004fee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ff2:	e082      	b.n	80050fa <UART_SetConfig+0x2e6>
 8004ff4:	2302      	movs	r3, #2
 8004ff6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ffa:	e07e      	b.n	80050fa <UART_SetConfig+0x2e6>
 8004ffc:	2304      	movs	r3, #4
 8004ffe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005002:	e07a      	b.n	80050fa <UART_SetConfig+0x2e6>
 8005004:	2308      	movs	r3, #8
 8005006:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800500a:	e076      	b.n	80050fa <UART_SetConfig+0x2e6>
 800500c:	2310      	movs	r3, #16
 800500e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005012:	e072      	b.n	80050fa <UART_SetConfig+0x2e6>
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a35      	ldr	r2, [pc, #212]	@ (80050f0 <UART_SetConfig+0x2dc>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d12a      	bne.n	8005074 <UART_SetConfig+0x260>
 800501e:	4b30      	ldr	r3, [pc, #192]	@ (80050e0 <UART_SetConfig+0x2cc>)
 8005020:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005024:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005028:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800502c:	d01a      	beq.n	8005064 <UART_SetConfig+0x250>
 800502e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005032:	d81b      	bhi.n	800506c <UART_SetConfig+0x258>
 8005034:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005038:	d00c      	beq.n	8005054 <UART_SetConfig+0x240>
 800503a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800503e:	d815      	bhi.n	800506c <UART_SetConfig+0x258>
 8005040:	2b00      	cmp	r3, #0
 8005042:	d003      	beq.n	800504c <UART_SetConfig+0x238>
 8005044:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005048:	d008      	beq.n	800505c <UART_SetConfig+0x248>
 800504a:	e00f      	b.n	800506c <UART_SetConfig+0x258>
 800504c:	2300      	movs	r3, #0
 800504e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005052:	e052      	b.n	80050fa <UART_SetConfig+0x2e6>
 8005054:	2302      	movs	r3, #2
 8005056:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800505a:	e04e      	b.n	80050fa <UART_SetConfig+0x2e6>
 800505c:	2304      	movs	r3, #4
 800505e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005062:	e04a      	b.n	80050fa <UART_SetConfig+0x2e6>
 8005064:	2308      	movs	r3, #8
 8005066:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800506a:	e046      	b.n	80050fa <UART_SetConfig+0x2e6>
 800506c:	2310      	movs	r3, #16
 800506e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005072:	e042      	b.n	80050fa <UART_SetConfig+0x2e6>
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a17      	ldr	r2, [pc, #92]	@ (80050d8 <UART_SetConfig+0x2c4>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d13a      	bne.n	80050f4 <UART_SetConfig+0x2e0>
 800507e:	4b18      	ldr	r3, [pc, #96]	@ (80050e0 <UART_SetConfig+0x2cc>)
 8005080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005084:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005088:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800508c:	d01a      	beq.n	80050c4 <UART_SetConfig+0x2b0>
 800508e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005092:	d81b      	bhi.n	80050cc <UART_SetConfig+0x2b8>
 8005094:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005098:	d00c      	beq.n	80050b4 <UART_SetConfig+0x2a0>
 800509a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800509e:	d815      	bhi.n	80050cc <UART_SetConfig+0x2b8>
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d003      	beq.n	80050ac <UART_SetConfig+0x298>
 80050a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050a8:	d008      	beq.n	80050bc <UART_SetConfig+0x2a8>
 80050aa:	e00f      	b.n	80050cc <UART_SetConfig+0x2b8>
 80050ac:	2300      	movs	r3, #0
 80050ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050b2:	e022      	b.n	80050fa <UART_SetConfig+0x2e6>
 80050b4:	2302      	movs	r3, #2
 80050b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ba:	e01e      	b.n	80050fa <UART_SetConfig+0x2e6>
 80050bc:	2304      	movs	r3, #4
 80050be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050c2:	e01a      	b.n	80050fa <UART_SetConfig+0x2e6>
 80050c4:	2308      	movs	r3, #8
 80050c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ca:	e016      	b.n	80050fa <UART_SetConfig+0x2e6>
 80050cc:	2310      	movs	r3, #16
 80050ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050d2:	e012      	b.n	80050fa <UART_SetConfig+0x2e6>
 80050d4:	efff69f3 	.word	0xefff69f3
 80050d8:	40008000 	.word	0x40008000
 80050dc:	40013800 	.word	0x40013800
 80050e0:	40021000 	.word	0x40021000
 80050e4:	40004400 	.word	0x40004400
 80050e8:	40004800 	.word	0x40004800
 80050ec:	40004c00 	.word	0x40004c00
 80050f0:	40005000 	.word	0x40005000
 80050f4:	2310      	movs	r3, #16
 80050f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a9f      	ldr	r2, [pc, #636]	@ (800537c <UART_SetConfig+0x568>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d17a      	bne.n	80051fa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005104:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005108:	2b08      	cmp	r3, #8
 800510a:	d824      	bhi.n	8005156 <UART_SetConfig+0x342>
 800510c:	a201      	add	r2, pc, #4	@ (adr r2, 8005114 <UART_SetConfig+0x300>)
 800510e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005112:	bf00      	nop
 8005114:	08005139 	.word	0x08005139
 8005118:	08005157 	.word	0x08005157
 800511c:	08005141 	.word	0x08005141
 8005120:	08005157 	.word	0x08005157
 8005124:	08005147 	.word	0x08005147
 8005128:	08005157 	.word	0x08005157
 800512c:	08005157 	.word	0x08005157
 8005130:	08005157 	.word	0x08005157
 8005134:	0800514f 	.word	0x0800514f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005138:	f7fd fca2 	bl	8002a80 <HAL_RCC_GetPCLK1Freq>
 800513c:	61f8      	str	r0, [r7, #28]
        break;
 800513e:	e010      	b.n	8005162 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005140:	4b8f      	ldr	r3, [pc, #572]	@ (8005380 <UART_SetConfig+0x56c>)
 8005142:	61fb      	str	r3, [r7, #28]
        break;
 8005144:	e00d      	b.n	8005162 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005146:	f7fd fc03 	bl	8002950 <HAL_RCC_GetSysClockFreq>
 800514a:	61f8      	str	r0, [r7, #28]
        break;
 800514c:	e009      	b.n	8005162 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800514e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005152:	61fb      	str	r3, [r7, #28]
        break;
 8005154:	e005      	b.n	8005162 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005156:	2300      	movs	r3, #0
 8005158:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005160:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005162:	69fb      	ldr	r3, [r7, #28]
 8005164:	2b00      	cmp	r3, #0
 8005166:	f000 80fb 	beq.w	8005360 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	685a      	ldr	r2, [r3, #4]
 800516e:	4613      	mov	r3, r2
 8005170:	005b      	lsls	r3, r3, #1
 8005172:	4413      	add	r3, r2
 8005174:	69fa      	ldr	r2, [r7, #28]
 8005176:	429a      	cmp	r2, r3
 8005178:	d305      	bcc.n	8005186 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005180:	69fa      	ldr	r2, [r7, #28]
 8005182:	429a      	cmp	r2, r3
 8005184:	d903      	bls.n	800518e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800518c:	e0e8      	b.n	8005360 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	2200      	movs	r2, #0
 8005192:	461c      	mov	r4, r3
 8005194:	4615      	mov	r5, r2
 8005196:	f04f 0200 	mov.w	r2, #0
 800519a:	f04f 0300 	mov.w	r3, #0
 800519e:	022b      	lsls	r3, r5, #8
 80051a0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80051a4:	0222      	lsls	r2, r4, #8
 80051a6:	68f9      	ldr	r1, [r7, #12]
 80051a8:	6849      	ldr	r1, [r1, #4]
 80051aa:	0849      	lsrs	r1, r1, #1
 80051ac:	2000      	movs	r0, #0
 80051ae:	4688      	mov	r8, r1
 80051b0:	4681      	mov	r9, r0
 80051b2:	eb12 0a08 	adds.w	sl, r2, r8
 80051b6:	eb43 0b09 	adc.w	fp, r3, r9
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	2200      	movs	r2, #0
 80051c0:	603b      	str	r3, [r7, #0]
 80051c2:	607a      	str	r2, [r7, #4]
 80051c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051c8:	4650      	mov	r0, sl
 80051ca:	4659      	mov	r1, fp
 80051cc:	f7fb f858 	bl	8000280 <__aeabi_uldivmod>
 80051d0:	4602      	mov	r2, r0
 80051d2:	460b      	mov	r3, r1
 80051d4:	4613      	mov	r3, r2
 80051d6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80051d8:	69bb      	ldr	r3, [r7, #24]
 80051da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051de:	d308      	bcc.n	80051f2 <UART_SetConfig+0x3de>
 80051e0:	69bb      	ldr	r3, [r7, #24]
 80051e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051e6:	d204      	bcs.n	80051f2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	69ba      	ldr	r2, [r7, #24]
 80051ee:	60da      	str	r2, [r3, #12]
 80051f0:	e0b6      	b.n	8005360 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80051f8:	e0b2      	b.n	8005360 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	69db      	ldr	r3, [r3, #28]
 80051fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005202:	d15e      	bne.n	80052c2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005204:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005208:	2b08      	cmp	r3, #8
 800520a:	d828      	bhi.n	800525e <UART_SetConfig+0x44a>
 800520c:	a201      	add	r2, pc, #4	@ (adr r2, 8005214 <UART_SetConfig+0x400>)
 800520e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005212:	bf00      	nop
 8005214:	08005239 	.word	0x08005239
 8005218:	08005241 	.word	0x08005241
 800521c:	08005249 	.word	0x08005249
 8005220:	0800525f 	.word	0x0800525f
 8005224:	0800524f 	.word	0x0800524f
 8005228:	0800525f 	.word	0x0800525f
 800522c:	0800525f 	.word	0x0800525f
 8005230:	0800525f 	.word	0x0800525f
 8005234:	08005257 	.word	0x08005257
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005238:	f7fd fc22 	bl	8002a80 <HAL_RCC_GetPCLK1Freq>
 800523c:	61f8      	str	r0, [r7, #28]
        break;
 800523e:	e014      	b.n	800526a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005240:	f7fd fc34 	bl	8002aac <HAL_RCC_GetPCLK2Freq>
 8005244:	61f8      	str	r0, [r7, #28]
        break;
 8005246:	e010      	b.n	800526a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005248:	4b4d      	ldr	r3, [pc, #308]	@ (8005380 <UART_SetConfig+0x56c>)
 800524a:	61fb      	str	r3, [r7, #28]
        break;
 800524c:	e00d      	b.n	800526a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800524e:	f7fd fb7f 	bl	8002950 <HAL_RCC_GetSysClockFreq>
 8005252:	61f8      	str	r0, [r7, #28]
        break;
 8005254:	e009      	b.n	800526a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005256:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800525a:	61fb      	str	r3, [r7, #28]
        break;
 800525c:	e005      	b.n	800526a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800525e:	2300      	movs	r3, #0
 8005260:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005268:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d077      	beq.n	8005360 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005270:	69fb      	ldr	r3, [r7, #28]
 8005272:	005a      	lsls	r2, r3, #1
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	085b      	lsrs	r3, r3, #1
 800527a:	441a      	add	r2, r3
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	fbb2 f3f3 	udiv	r3, r2, r3
 8005284:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	2b0f      	cmp	r3, #15
 800528a:	d916      	bls.n	80052ba <UART_SetConfig+0x4a6>
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005292:	d212      	bcs.n	80052ba <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	b29b      	uxth	r3, r3
 8005298:	f023 030f 	bic.w	r3, r3, #15
 800529c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800529e:	69bb      	ldr	r3, [r7, #24]
 80052a0:	085b      	lsrs	r3, r3, #1
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	f003 0307 	and.w	r3, r3, #7
 80052a8:	b29a      	uxth	r2, r3
 80052aa:	8afb      	ldrh	r3, [r7, #22]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	8afa      	ldrh	r2, [r7, #22]
 80052b6:	60da      	str	r2, [r3, #12]
 80052b8:	e052      	b.n	8005360 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80052c0:	e04e      	b.n	8005360 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80052c2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80052c6:	2b08      	cmp	r3, #8
 80052c8:	d827      	bhi.n	800531a <UART_SetConfig+0x506>
 80052ca:	a201      	add	r2, pc, #4	@ (adr r2, 80052d0 <UART_SetConfig+0x4bc>)
 80052cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052d0:	080052f5 	.word	0x080052f5
 80052d4:	080052fd 	.word	0x080052fd
 80052d8:	08005305 	.word	0x08005305
 80052dc:	0800531b 	.word	0x0800531b
 80052e0:	0800530b 	.word	0x0800530b
 80052e4:	0800531b 	.word	0x0800531b
 80052e8:	0800531b 	.word	0x0800531b
 80052ec:	0800531b 	.word	0x0800531b
 80052f0:	08005313 	.word	0x08005313
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052f4:	f7fd fbc4 	bl	8002a80 <HAL_RCC_GetPCLK1Freq>
 80052f8:	61f8      	str	r0, [r7, #28]
        break;
 80052fa:	e014      	b.n	8005326 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052fc:	f7fd fbd6 	bl	8002aac <HAL_RCC_GetPCLK2Freq>
 8005300:	61f8      	str	r0, [r7, #28]
        break;
 8005302:	e010      	b.n	8005326 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005304:	4b1e      	ldr	r3, [pc, #120]	@ (8005380 <UART_SetConfig+0x56c>)
 8005306:	61fb      	str	r3, [r7, #28]
        break;
 8005308:	e00d      	b.n	8005326 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800530a:	f7fd fb21 	bl	8002950 <HAL_RCC_GetSysClockFreq>
 800530e:	61f8      	str	r0, [r7, #28]
        break;
 8005310:	e009      	b.n	8005326 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005312:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005316:	61fb      	str	r3, [r7, #28]
        break;
 8005318:	e005      	b.n	8005326 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800531a:	2300      	movs	r3, #0
 800531c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005324:	bf00      	nop
    }

    if (pclk != 0U)
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d019      	beq.n	8005360 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	085a      	lsrs	r2, r3, #1
 8005332:	69fb      	ldr	r3, [r7, #28]
 8005334:	441a      	add	r2, r3
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	fbb2 f3f3 	udiv	r3, r2, r3
 800533e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	2b0f      	cmp	r3, #15
 8005344:	d909      	bls.n	800535a <UART_SetConfig+0x546>
 8005346:	69bb      	ldr	r3, [r7, #24]
 8005348:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800534c:	d205      	bcs.n	800535a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	b29a      	uxth	r2, r3
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	60da      	str	r2, [r3, #12]
 8005358:	e002      	b.n	8005360 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2200      	movs	r2, #0
 8005364:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2200      	movs	r2, #0
 800536a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800536c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005370:	4618      	mov	r0, r3
 8005372:	3728      	adds	r7, #40	@ 0x28
 8005374:	46bd      	mov	sp, r7
 8005376:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800537a:	bf00      	nop
 800537c:	40008000 	.word	0x40008000
 8005380:	00f42400 	.word	0x00f42400

08005384 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005390:	f003 0308 	and.w	r3, r3, #8
 8005394:	2b00      	cmp	r3, #0
 8005396:	d00a      	beq.n	80053ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	430a      	orrs	r2, r1
 80053ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b2:	f003 0301 	and.w	r3, r3, #1
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00a      	beq.n	80053d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	430a      	orrs	r2, r1
 80053ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d4:	f003 0302 	and.w	r3, r3, #2
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d00a      	beq.n	80053f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	430a      	orrs	r2, r1
 80053f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f6:	f003 0304 	and.w	r3, r3, #4
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d00a      	beq.n	8005414 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	430a      	orrs	r2, r1
 8005412:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005418:	f003 0310 	and.w	r3, r3, #16
 800541c:	2b00      	cmp	r3, #0
 800541e:	d00a      	beq.n	8005436 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	430a      	orrs	r2, r1
 8005434:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543a:	f003 0320 	and.w	r3, r3, #32
 800543e:	2b00      	cmp	r3, #0
 8005440:	d00a      	beq.n	8005458 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	430a      	orrs	r2, r1
 8005456:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800545c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005460:	2b00      	cmp	r3, #0
 8005462:	d01a      	beq.n	800549a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	430a      	orrs	r2, r1
 8005478:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800547e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005482:	d10a      	bne.n	800549a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	430a      	orrs	r2, r1
 8005498:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00a      	beq.n	80054bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	430a      	orrs	r2, r1
 80054ba:	605a      	str	r2, [r3, #4]
  }
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b098      	sub	sp, #96	@ 0x60
 80054cc:	af02      	add	r7, sp, #8
 80054ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80054d8:	f7fc f9b4 	bl	8001844 <HAL_GetTick>
 80054dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f003 0308 	and.w	r3, r3, #8
 80054e8:	2b08      	cmp	r3, #8
 80054ea:	d12e      	bne.n	800554a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80054f0:	9300      	str	r3, [sp, #0]
 80054f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054f4:	2200      	movs	r2, #0
 80054f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 f88c 	bl	8005618 <UART_WaitOnFlagUntilTimeout>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d021      	beq.n	800554a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800550c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800550e:	e853 3f00 	ldrex	r3, [r3]
 8005512:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005516:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800551a:	653b      	str	r3, [r7, #80]	@ 0x50
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	461a      	mov	r2, r3
 8005522:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005524:	647b      	str	r3, [r7, #68]	@ 0x44
 8005526:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005528:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800552a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800552c:	e841 2300 	strex	r3, r2, [r1]
 8005530:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005532:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1e6      	bne.n	8005506 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2220      	movs	r2, #32
 800553c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2200      	movs	r2, #0
 8005542:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005546:	2303      	movs	r3, #3
 8005548:	e062      	b.n	8005610 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f003 0304 	and.w	r3, r3, #4
 8005554:	2b04      	cmp	r3, #4
 8005556:	d149      	bne.n	80055ec <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005558:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800555c:	9300      	str	r3, [sp, #0]
 800555e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005560:	2200      	movs	r2, #0
 8005562:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 f856 	bl	8005618 <UART_WaitOnFlagUntilTimeout>
 800556c:	4603      	mov	r3, r0
 800556e:	2b00      	cmp	r3, #0
 8005570:	d03c      	beq.n	80055ec <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800557a:	e853 3f00 	ldrex	r3, [r3]
 800557e:	623b      	str	r3, [r7, #32]
   return(result);
 8005580:	6a3b      	ldr	r3, [r7, #32]
 8005582:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005586:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	461a      	mov	r2, r3
 800558e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005590:	633b      	str	r3, [r7, #48]	@ 0x30
 8005592:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005594:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005596:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005598:	e841 2300 	strex	r3, r2, [r1]
 800559c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800559e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d1e6      	bne.n	8005572 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	3308      	adds	r3, #8
 80055aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	e853 3f00 	ldrex	r3, [r3]
 80055b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f023 0301 	bic.w	r3, r3, #1
 80055ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	3308      	adds	r3, #8
 80055c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055c4:	61fa      	str	r2, [r7, #28]
 80055c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c8:	69b9      	ldr	r1, [r7, #24]
 80055ca:	69fa      	ldr	r2, [r7, #28]
 80055cc:	e841 2300 	strex	r3, r2, [r1]
 80055d0:	617b      	str	r3, [r7, #20]
   return(result);
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d1e5      	bne.n	80055a4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2220      	movs	r2, #32
 80055dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055e8:	2303      	movs	r3, #3
 80055ea:	e011      	b.n	8005610 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2220      	movs	r2, #32
 80055f0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2220      	movs	r2, #32
 80055f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2200      	movs	r2, #0
 8005604:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800560e:	2300      	movs	r3, #0
}
 8005610:	4618      	mov	r0, r3
 8005612:	3758      	adds	r7, #88	@ 0x58
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b084      	sub	sp, #16
 800561c:	af00      	add	r7, sp, #0
 800561e:	60f8      	str	r0, [r7, #12]
 8005620:	60b9      	str	r1, [r7, #8]
 8005622:	603b      	str	r3, [r7, #0]
 8005624:	4613      	mov	r3, r2
 8005626:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005628:	e049      	b.n	80056be <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800562a:	69bb      	ldr	r3, [r7, #24]
 800562c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005630:	d045      	beq.n	80056be <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005632:	f7fc f907 	bl	8001844 <HAL_GetTick>
 8005636:	4602      	mov	r2, r0
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	1ad3      	subs	r3, r2, r3
 800563c:	69ba      	ldr	r2, [r7, #24]
 800563e:	429a      	cmp	r2, r3
 8005640:	d302      	bcc.n	8005648 <UART_WaitOnFlagUntilTimeout+0x30>
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d101      	bne.n	800564c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005648:	2303      	movs	r3, #3
 800564a:	e048      	b.n	80056de <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 0304 	and.w	r3, r3, #4
 8005656:	2b00      	cmp	r3, #0
 8005658:	d031      	beq.n	80056be <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	69db      	ldr	r3, [r3, #28]
 8005660:	f003 0308 	and.w	r3, r3, #8
 8005664:	2b08      	cmp	r3, #8
 8005666:	d110      	bne.n	800568a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2208      	movs	r2, #8
 800566e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005670:	68f8      	ldr	r0, [r7, #12]
 8005672:	f000 f8ff 	bl	8005874 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2208      	movs	r2, #8
 800567a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2200      	movs	r2, #0
 8005682:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e029      	b.n	80056de <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	69db      	ldr	r3, [r3, #28]
 8005690:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005694:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005698:	d111      	bne.n	80056be <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80056a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056a4:	68f8      	ldr	r0, [r7, #12]
 80056a6:	f000 f8e5 	bl	8005874 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2220      	movs	r2, #32
 80056ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2200      	movs	r2, #0
 80056b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80056ba:	2303      	movs	r3, #3
 80056bc:	e00f      	b.n	80056de <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	69da      	ldr	r2, [r3, #28]
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	4013      	ands	r3, r2
 80056c8:	68ba      	ldr	r2, [r7, #8]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	bf0c      	ite	eq
 80056ce:	2301      	moveq	r3, #1
 80056d0:	2300      	movne	r3, #0
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	461a      	mov	r2, r3
 80056d6:	79fb      	ldrb	r3, [r7, #7]
 80056d8:	429a      	cmp	r2, r3
 80056da:	d0a6      	beq.n	800562a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056dc:	2300      	movs	r3, #0
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3710      	adds	r7, #16
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
	...

080056e8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b097      	sub	sp, #92	@ 0x5c
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	4613      	mov	r3, r2
 80056f4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	68ba      	ldr	r2, [r7, #8]
 80056fa:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	88fa      	ldrh	r2, [r7, #6]
 8005700:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	88fa      	ldrh	r2, [r7, #6]
 8005708:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2200      	movs	r2, #0
 8005710:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800571a:	d10e      	bne.n	800573a <UART_Start_Receive_IT+0x52>
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	691b      	ldr	r3, [r3, #16]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d105      	bne.n	8005730 <UART_Start_Receive_IT+0x48>
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800572a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800572e:	e02d      	b.n	800578c <UART_Start_Receive_IT+0xa4>
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	22ff      	movs	r2, #255	@ 0xff
 8005734:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005738:	e028      	b.n	800578c <UART_Start_Receive_IT+0xa4>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d10d      	bne.n	800575e <UART_Start_Receive_IT+0x76>
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d104      	bne.n	8005754 <UART_Start_Receive_IT+0x6c>
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	22ff      	movs	r2, #255	@ 0xff
 800574e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005752:	e01b      	b.n	800578c <UART_Start_Receive_IT+0xa4>
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	227f      	movs	r2, #127	@ 0x7f
 8005758:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800575c:	e016      	b.n	800578c <UART_Start_Receive_IT+0xa4>
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005766:	d10d      	bne.n	8005784 <UART_Start_Receive_IT+0x9c>
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	691b      	ldr	r3, [r3, #16]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d104      	bne.n	800577a <UART_Start_Receive_IT+0x92>
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	227f      	movs	r2, #127	@ 0x7f
 8005774:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005778:	e008      	b.n	800578c <UART_Start_Receive_IT+0xa4>
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	223f      	movs	r2, #63	@ 0x3f
 800577e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005782:	e003      	b.n	800578c <UART_Start_Receive_IT+0xa4>
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2200      	movs	r2, #0
 8005788:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2200      	movs	r2, #0
 8005790:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2222      	movs	r2, #34	@ 0x22
 8005798:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	3308      	adds	r3, #8
 80057a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057a6:	e853 3f00 	ldrex	r3, [r3]
 80057aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80057ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057ae:	f043 0301 	orr.w	r3, r3, #1
 80057b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	3308      	adds	r3, #8
 80057ba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80057bc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80057be:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80057c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057c4:	e841 2300 	strex	r3, r2, [r1]
 80057c8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80057ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d1e5      	bne.n	800579c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057d8:	d107      	bne.n	80057ea <UART_Start_Receive_IT+0x102>
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d103      	bne.n	80057ea <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	4a21      	ldr	r2, [pc, #132]	@ (800586c <UART_Start_Receive_IT+0x184>)
 80057e6:	669a      	str	r2, [r3, #104]	@ 0x68
 80057e8:	e002      	b.n	80057f0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	4a20      	ldr	r2, [pc, #128]	@ (8005870 <UART_Start_Receive_IT+0x188>)
 80057ee:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d019      	beq.n	800582c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005800:	e853 3f00 	ldrex	r3, [r3]
 8005804:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005808:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800580c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	461a      	mov	r2, r3
 8005814:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005816:	637b      	str	r3, [r7, #52]	@ 0x34
 8005818:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800581a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800581c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800581e:	e841 2300 	strex	r3, r2, [r1]
 8005822:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005826:	2b00      	cmp	r3, #0
 8005828:	d1e6      	bne.n	80057f8 <UART_Start_Receive_IT+0x110>
 800582a:	e018      	b.n	800585e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	e853 3f00 	ldrex	r3, [r3]
 8005838:	613b      	str	r3, [r7, #16]
   return(result);
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	f043 0320 	orr.w	r3, r3, #32
 8005840:	653b      	str	r3, [r7, #80]	@ 0x50
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	461a      	mov	r2, r3
 8005848:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800584a:	623b      	str	r3, [r7, #32]
 800584c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584e:	69f9      	ldr	r1, [r7, #28]
 8005850:	6a3a      	ldr	r2, [r7, #32]
 8005852:	e841 2300 	strex	r3, r2, [r1]
 8005856:	61bb      	str	r3, [r7, #24]
   return(result);
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d1e6      	bne.n	800582c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800585e:	2300      	movs	r3, #0
}
 8005860:	4618      	mov	r0, r3
 8005862:	375c      	adds	r7, #92	@ 0x5c
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr
 800586c:	08005b79 	.word	0x08005b79
 8005870:	080059bd 	.word	0x080059bd

08005874 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005874:	b480      	push	{r7}
 8005876:	b095      	sub	sp, #84	@ 0x54
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005884:	e853 3f00 	ldrex	r3, [r3]
 8005888:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800588a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800588c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005890:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	461a      	mov	r2, r3
 8005898:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800589a:	643b      	str	r3, [r7, #64]	@ 0x40
 800589c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800589e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80058a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80058a2:	e841 2300 	strex	r3, r2, [r1]
 80058a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d1e6      	bne.n	800587c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	3308      	adds	r3, #8
 80058b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b6:	6a3b      	ldr	r3, [r7, #32]
 80058b8:	e853 3f00 	ldrex	r3, [r3]
 80058bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	f023 0301 	bic.w	r3, r3, #1
 80058c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	3308      	adds	r3, #8
 80058cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058d6:	e841 2300 	strex	r3, r2, [r1]
 80058da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d1e5      	bne.n	80058ae <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d118      	bne.n	800591c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	e853 3f00 	ldrex	r3, [r3]
 80058f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	f023 0310 	bic.w	r3, r3, #16
 80058fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	461a      	mov	r2, r3
 8005906:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005908:	61bb      	str	r3, [r7, #24]
 800590a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800590c:	6979      	ldr	r1, [r7, #20]
 800590e:	69ba      	ldr	r2, [r7, #24]
 8005910:	e841 2300 	strex	r3, r2, [r1]
 8005914:	613b      	str	r3, [r7, #16]
   return(result);
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d1e6      	bne.n	80058ea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2220      	movs	r2, #32
 8005920:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2200      	movs	r2, #0
 8005928:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005930:	bf00      	nop
 8005932:	3754      	adds	r7, #84	@ 0x54
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005948:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f7ff fa44 	bl	8004de8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005960:	bf00      	nop
 8005962:	3710      	adds	r7, #16
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}

08005968 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b088      	sub	sp, #32
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	e853 3f00 	ldrex	r3, [r3]
 800597c:	60bb      	str	r3, [r7, #8]
   return(result);
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005984:	61fb      	str	r3, [r7, #28]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	461a      	mov	r2, r3
 800598c:	69fb      	ldr	r3, [r7, #28]
 800598e:	61bb      	str	r3, [r7, #24]
 8005990:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005992:	6979      	ldr	r1, [r7, #20]
 8005994:	69ba      	ldr	r2, [r7, #24]
 8005996:	e841 2300 	strex	r3, r2, [r1]
 800599a:	613b      	str	r3, [r7, #16]
   return(result);
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1e6      	bne.n	8005970 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2220      	movs	r2, #32
 80059a6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2200      	movs	r2, #0
 80059ac:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f7ff fa10 	bl	8004dd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059b4:	bf00      	nop
 80059b6:	3720      	adds	r7, #32
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b09c      	sub	sp, #112	@ 0x70
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80059ca:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059d4:	2b22      	cmp	r3, #34	@ 0x22
 80059d6:	f040 80be 	bne.w	8005b56 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80059e0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80059e4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80059e8:	b2d9      	uxtb	r1, r3
 80059ea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80059ee:	b2da      	uxtb	r2, r3
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059f4:	400a      	ands	r2, r1
 80059f6:	b2d2      	uxtb	r2, r2
 80059f8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059fe:	1c5a      	adds	r2, r3, #1
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	3b01      	subs	r3, #1
 8005a0e:	b29a      	uxth	r2, r3
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	f040 80a3 	bne.w	8005b6a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a2c:	e853 3f00 	ldrex	r3, [r3]
 8005a30:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005a32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	461a      	mov	r2, r3
 8005a40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a42:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005a44:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a46:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005a48:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005a4a:	e841 2300 	strex	r3, r2, [r1]
 8005a4e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005a50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d1e6      	bne.n	8005a24 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	3308      	adds	r3, #8
 8005a5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a60:	e853 3f00 	ldrex	r3, [r3]
 8005a64:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a68:	f023 0301 	bic.w	r3, r3, #1
 8005a6c:	667b      	str	r3, [r7, #100]	@ 0x64
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	3308      	adds	r3, #8
 8005a74:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005a76:	647a      	str	r2, [r7, #68]	@ 0x44
 8005a78:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a7a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a7e:	e841 2300 	strex	r3, r2, [r1]
 8005a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1e5      	bne.n	8005a56 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2220      	movs	r2, #32
 8005a8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a34      	ldr	r2, [pc, #208]	@ (8005b74 <UART_RxISR_8BIT+0x1b8>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d01f      	beq.n	8005ae8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d018      	beq.n	8005ae8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005abe:	e853 3f00 	ldrex	r3, [r3]
 8005ac2:	623b      	str	r3, [r7, #32]
   return(result);
 8005ac4:	6a3b      	ldr	r3, [r7, #32]
 8005ac6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005aca:	663b      	str	r3, [r7, #96]	@ 0x60
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	461a      	mov	r2, r3
 8005ad2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ad4:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ad6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ad8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ada:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005adc:	e841 2300 	strex	r3, r2, [r1]
 8005ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d1e6      	bne.n	8005ab6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d12e      	bne.n	8005b4e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	e853 3f00 	ldrex	r3, [r3]
 8005b02:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f023 0310 	bic.w	r3, r3, #16
 8005b0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	461a      	mov	r2, r3
 8005b12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b14:	61fb      	str	r3, [r7, #28]
 8005b16:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b18:	69b9      	ldr	r1, [r7, #24]
 8005b1a:	69fa      	ldr	r2, [r7, #28]
 8005b1c:	e841 2300 	strex	r3, r2, [r1]
 8005b20:	617b      	str	r3, [r7, #20]
   return(result);
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d1e6      	bne.n	8005af6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	69db      	ldr	r3, [r3, #28]
 8005b2e:	f003 0310 	and.w	r3, r3, #16
 8005b32:	2b10      	cmp	r3, #16
 8005b34:	d103      	bne.n	8005b3e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	2210      	movs	r2, #16
 8005b3c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005b44:	4619      	mov	r1, r3
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f7ff f958 	bl	8004dfc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005b4c:	e00d      	b.n	8005b6a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f7fb fa32 	bl	8000fb8 <HAL_UART_RxCpltCallback>
}
 8005b54:	e009      	b.n	8005b6a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	8b1b      	ldrh	r3, [r3, #24]
 8005b5c:	b29a      	uxth	r2, r3
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f042 0208 	orr.w	r2, r2, #8
 8005b66:	b292      	uxth	r2, r2
 8005b68:	831a      	strh	r2, [r3, #24]
}
 8005b6a:	bf00      	nop
 8005b6c:	3770      	adds	r7, #112	@ 0x70
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	40008000 	.word	0x40008000

08005b78 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b09c      	sub	sp, #112	@ 0x70
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005b86:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b90:	2b22      	cmp	r3, #34	@ 0x22
 8005b92:	f040 80be 	bne.w	8005d12 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005b9c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ba4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005ba6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005baa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005bae:	4013      	ands	r3, r2
 8005bb0:	b29a      	uxth	r2, r3
 8005bb2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005bb4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bba:	1c9a      	adds	r2, r3, #2
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	3b01      	subs	r3, #1
 8005bca:	b29a      	uxth	r2, r3
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	f040 80a3 	bne.w	8005d26 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005be8:	e853 3f00 	ldrex	r3, [r3]
 8005bec:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005bee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005bf0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005bf4:	667b      	str	r3, [r7, #100]	@ 0x64
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bfe:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c00:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c02:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005c04:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005c06:	e841 2300 	strex	r3, r2, [r1]
 8005c0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005c0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d1e6      	bne.n	8005be0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	3308      	adds	r3, #8
 8005c18:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c1c:	e853 3f00 	ldrex	r3, [r3]
 8005c20:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c24:	f023 0301 	bic.w	r3, r3, #1
 8005c28:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	3308      	adds	r3, #8
 8005c30:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005c32:	643a      	str	r2, [r7, #64]	@ 0x40
 8005c34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c36:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c3a:	e841 2300 	strex	r3, r2, [r1]
 8005c3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d1e5      	bne.n	8005c12 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a34      	ldr	r2, [pc, #208]	@ (8005d30 <UART_RxISR_16BIT+0x1b8>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d01f      	beq.n	8005ca4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d018      	beq.n	8005ca4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c78:	6a3b      	ldr	r3, [r7, #32]
 8005c7a:	e853 3f00 	ldrex	r3, [r3]
 8005c7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005c86:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c92:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c98:	e841 2300 	strex	r3, r2, [r1]
 8005c9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d1e6      	bne.n	8005c72 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d12e      	bne.n	8005d0a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	e853 3f00 	ldrex	r3, [r3]
 8005cbe:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	f023 0310 	bic.w	r3, r3, #16
 8005cc6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	461a      	mov	r2, r3
 8005cce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005cd0:	61bb      	str	r3, [r7, #24]
 8005cd2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd4:	6979      	ldr	r1, [r7, #20]
 8005cd6:	69ba      	ldr	r2, [r7, #24]
 8005cd8:	e841 2300 	strex	r3, r2, [r1]
 8005cdc:	613b      	str	r3, [r7, #16]
   return(result);
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d1e6      	bne.n	8005cb2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	69db      	ldr	r3, [r3, #28]
 8005cea:	f003 0310 	and.w	r3, r3, #16
 8005cee:	2b10      	cmp	r3, #16
 8005cf0:	d103      	bne.n	8005cfa <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	2210      	movs	r2, #16
 8005cf8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005d00:	4619      	mov	r1, r3
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f7ff f87a 	bl	8004dfc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005d08:	e00d      	b.n	8005d26 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f7fb f954 	bl	8000fb8 <HAL_UART_RxCpltCallback>
}
 8005d10:	e009      	b.n	8005d26 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	8b1b      	ldrh	r3, [r3, #24]
 8005d18:	b29a      	uxth	r2, r3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f042 0208 	orr.w	r2, r2, #8
 8005d22:	b292      	uxth	r2, r2
 8005d24:	831a      	strh	r2, [r3, #24]
}
 8005d26:	bf00      	nop
 8005d28:	3770      	adds	r7, #112	@ 0x70
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	bf00      	nop
 8005d30:	40008000 	.word	0x40008000

08005d34 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b083      	sub	sp, #12
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005d3c:	bf00      	nop
 8005d3e:	370c      	adds	r7, #12
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <std>:
 8005d48:	2300      	movs	r3, #0
 8005d4a:	b510      	push	{r4, lr}
 8005d4c:	4604      	mov	r4, r0
 8005d4e:	e9c0 3300 	strd	r3, r3, [r0]
 8005d52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d56:	6083      	str	r3, [r0, #8]
 8005d58:	8181      	strh	r1, [r0, #12]
 8005d5a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005d5c:	81c2      	strh	r2, [r0, #14]
 8005d5e:	6183      	str	r3, [r0, #24]
 8005d60:	4619      	mov	r1, r3
 8005d62:	2208      	movs	r2, #8
 8005d64:	305c      	adds	r0, #92	@ 0x5c
 8005d66:	f000 fa45 	bl	80061f4 <memset>
 8005d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8005da0 <std+0x58>)
 8005d6c:	6263      	str	r3, [r4, #36]	@ 0x24
 8005d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8005da4 <std+0x5c>)
 8005d70:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005d72:	4b0d      	ldr	r3, [pc, #52]	@ (8005da8 <std+0x60>)
 8005d74:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005d76:	4b0d      	ldr	r3, [pc, #52]	@ (8005dac <std+0x64>)
 8005d78:	6323      	str	r3, [r4, #48]	@ 0x30
 8005d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8005db0 <std+0x68>)
 8005d7c:	6224      	str	r4, [r4, #32]
 8005d7e:	429c      	cmp	r4, r3
 8005d80:	d006      	beq.n	8005d90 <std+0x48>
 8005d82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005d86:	4294      	cmp	r4, r2
 8005d88:	d002      	beq.n	8005d90 <std+0x48>
 8005d8a:	33d0      	adds	r3, #208	@ 0xd0
 8005d8c:	429c      	cmp	r4, r3
 8005d8e:	d105      	bne.n	8005d9c <std+0x54>
 8005d90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005d94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d98:	f000 baa4 	b.w	80062e4 <__retarget_lock_init_recursive>
 8005d9c:	bd10      	pop	{r4, pc}
 8005d9e:	bf00      	nop
 8005da0:	08006041 	.word	0x08006041
 8005da4:	08006067 	.word	0x08006067
 8005da8:	0800609f 	.word	0x0800609f
 8005dac:	080060c3 	.word	0x080060c3
 8005db0:	2000033c 	.word	0x2000033c

08005db4 <stdio_exit_handler>:
 8005db4:	4a02      	ldr	r2, [pc, #8]	@ (8005dc0 <stdio_exit_handler+0xc>)
 8005db6:	4903      	ldr	r1, [pc, #12]	@ (8005dc4 <stdio_exit_handler+0x10>)
 8005db8:	4803      	ldr	r0, [pc, #12]	@ (8005dc8 <stdio_exit_handler+0x14>)
 8005dba:	f000 b869 	b.w	8005e90 <_fwalk_sglue>
 8005dbe:	bf00      	nop
 8005dc0:	2000002c 	.word	0x2000002c
 8005dc4:	08007469 	.word	0x08007469
 8005dc8:	2000003c 	.word	0x2000003c

08005dcc <cleanup_stdio>:
 8005dcc:	6841      	ldr	r1, [r0, #4]
 8005dce:	4b0c      	ldr	r3, [pc, #48]	@ (8005e00 <cleanup_stdio+0x34>)
 8005dd0:	4299      	cmp	r1, r3
 8005dd2:	b510      	push	{r4, lr}
 8005dd4:	4604      	mov	r4, r0
 8005dd6:	d001      	beq.n	8005ddc <cleanup_stdio+0x10>
 8005dd8:	f001 fb46 	bl	8007468 <_fflush_r>
 8005ddc:	68a1      	ldr	r1, [r4, #8]
 8005dde:	4b09      	ldr	r3, [pc, #36]	@ (8005e04 <cleanup_stdio+0x38>)
 8005de0:	4299      	cmp	r1, r3
 8005de2:	d002      	beq.n	8005dea <cleanup_stdio+0x1e>
 8005de4:	4620      	mov	r0, r4
 8005de6:	f001 fb3f 	bl	8007468 <_fflush_r>
 8005dea:	68e1      	ldr	r1, [r4, #12]
 8005dec:	4b06      	ldr	r3, [pc, #24]	@ (8005e08 <cleanup_stdio+0x3c>)
 8005dee:	4299      	cmp	r1, r3
 8005df0:	d004      	beq.n	8005dfc <cleanup_stdio+0x30>
 8005df2:	4620      	mov	r0, r4
 8005df4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005df8:	f001 bb36 	b.w	8007468 <_fflush_r>
 8005dfc:	bd10      	pop	{r4, pc}
 8005dfe:	bf00      	nop
 8005e00:	2000033c 	.word	0x2000033c
 8005e04:	200003a4 	.word	0x200003a4
 8005e08:	2000040c 	.word	0x2000040c

08005e0c <global_stdio_init.part.0>:
 8005e0c:	b510      	push	{r4, lr}
 8005e0e:	4b0b      	ldr	r3, [pc, #44]	@ (8005e3c <global_stdio_init.part.0+0x30>)
 8005e10:	4c0b      	ldr	r4, [pc, #44]	@ (8005e40 <global_stdio_init.part.0+0x34>)
 8005e12:	4a0c      	ldr	r2, [pc, #48]	@ (8005e44 <global_stdio_init.part.0+0x38>)
 8005e14:	601a      	str	r2, [r3, #0]
 8005e16:	4620      	mov	r0, r4
 8005e18:	2200      	movs	r2, #0
 8005e1a:	2104      	movs	r1, #4
 8005e1c:	f7ff ff94 	bl	8005d48 <std>
 8005e20:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005e24:	2201      	movs	r2, #1
 8005e26:	2109      	movs	r1, #9
 8005e28:	f7ff ff8e 	bl	8005d48 <std>
 8005e2c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005e30:	2202      	movs	r2, #2
 8005e32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e36:	2112      	movs	r1, #18
 8005e38:	f7ff bf86 	b.w	8005d48 <std>
 8005e3c:	20000474 	.word	0x20000474
 8005e40:	2000033c 	.word	0x2000033c
 8005e44:	08005db5 	.word	0x08005db5

08005e48 <__sfp_lock_acquire>:
 8005e48:	4801      	ldr	r0, [pc, #4]	@ (8005e50 <__sfp_lock_acquire+0x8>)
 8005e4a:	f000 ba4c 	b.w	80062e6 <__retarget_lock_acquire_recursive>
 8005e4e:	bf00      	nop
 8005e50:	2000047d 	.word	0x2000047d

08005e54 <__sfp_lock_release>:
 8005e54:	4801      	ldr	r0, [pc, #4]	@ (8005e5c <__sfp_lock_release+0x8>)
 8005e56:	f000 ba47 	b.w	80062e8 <__retarget_lock_release_recursive>
 8005e5a:	bf00      	nop
 8005e5c:	2000047d 	.word	0x2000047d

08005e60 <__sinit>:
 8005e60:	b510      	push	{r4, lr}
 8005e62:	4604      	mov	r4, r0
 8005e64:	f7ff fff0 	bl	8005e48 <__sfp_lock_acquire>
 8005e68:	6a23      	ldr	r3, [r4, #32]
 8005e6a:	b11b      	cbz	r3, 8005e74 <__sinit+0x14>
 8005e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e70:	f7ff bff0 	b.w	8005e54 <__sfp_lock_release>
 8005e74:	4b04      	ldr	r3, [pc, #16]	@ (8005e88 <__sinit+0x28>)
 8005e76:	6223      	str	r3, [r4, #32]
 8005e78:	4b04      	ldr	r3, [pc, #16]	@ (8005e8c <__sinit+0x2c>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d1f5      	bne.n	8005e6c <__sinit+0xc>
 8005e80:	f7ff ffc4 	bl	8005e0c <global_stdio_init.part.0>
 8005e84:	e7f2      	b.n	8005e6c <__sinit+0xc>
 8005e86:	bf00      	nop
 8005e88:	08005dcd 	.word	0x08005dcd
 8005e8c:	20000474 	.word	0x20000474

08005e90 <_fwalk_sglue>:
 8005e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e94:	4607      	mov	r7, r0
 8005e96:	4688      	mov	r8, r1
 8005e98:	4614      	mov	r4, r2
 8005e9a:	2600      	movs	r6, #0
 8005e9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ea0:	f1b9 0901 	subs.w	r9, r9, #1
 8005ea4:	d505      	bpl.n	8005eb2 <_fwalk_sglue+0x22>
 8005ea6:	6824      	ldr	r4, [r4, #0]
 8005ea8:	2c00      	cmp	r4, #0
 8005eaa:	d1f7      	bne.n	8005e9c <_fwalk_sglue+0xc>
 8005eac:	4630      	mov	r0, r6
 8005eae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005eb2:	89ab      	ldrh	r3, [r5, #12]
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d907      	bls.n	8005ec8 <_fwalk_sglue+0x38>
 8005eb8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	d003      	beq.n	8005ec8 <_fwalk_sglue+0x38>
 8005ec0:	4629      	mov	r1, r5
 8005ec2:	4638      	mov	r0, r7
 8005ec4:	47c0      	blx	r8
 8005ec6:	4306      	orrs	r6, r0
 8005ec8:	3568      	adds	r5, #104	@ 0x68
 8005eca:	e7e9      	b.n	8005ea0 <_fwalk_sglue+0x10>

08005ecc <iprintf>:
 8005ecc:	b40f      	push	{r0, r1, r2, r3}
 8005ece:	b507      	push	{r0, r1, r2, lr}
 8005ed0:	4906      	ldr	r1, [pc, #24]	@ (8005eec <iprintf+0x20>)
 8005ed2:	ab04      	add	r3, sp, #16
 8005ed4:	6808      	ldr	r0, [r1, #0]
 8005ed6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005eda:	6881      	ldr	r1, [r0, #8]
 8005edc:	9301      	str	r3, [sp, #4]
 8005ede:	f000 fe4b 	bl	8006b78 <_vfiprintf_r>
 8005ee2:	b003      	add	sp, #12
 8005ee4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ee8:	b004      	add	sp, #16
 8005eea:	4770      	bx	lr
 8005eec:	20000038 	.word	0x20000038

08005ef0 <_puts_r>:
 8005ef0:	6a03      	ldr	r3, [r0, #32]
 8005ef2:	b570      	push	{r4, r5, r6, lr}
 8005ef4:	6884      	ldr	r4, [r0, #8]
 8005ef6:	4605      	mov	r5, r0
 8005ef8:	460e      	mov	r6, r1
 8005efa:	b90b      	cbnz	r3, 8005f00 <_puts_r+0x10>
 8005efc:	f7ff ffb0 	bl	8005e60 <__sinit>
 8005f00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f02:	07db      	lsls	r3, r3, #31
 8005f04:	d405      	bmi.n	8005f12 <_puts_r+0x22>
 8005f06:	89a3      	ldrh	r3, [r4, #12]
 8005f08:	0598      	lsls	r0, r3, #22
 8005f0a:	d402      	bmi.n	8005f12 <_puts_r+0x22>
 8005f0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f0e:	f000 f9ea 	bl	80062e6 <__retarget_lock_acquire_recursive>
 8005f12:	89a3      	ldrh	r3, [r4, #12]
 8005f14:	0719      	lsls	r1, r3, #28
 8005f16:	d502      	bpl.n	8005f1e <_puts_r+0x2e>
 8005f18:	6923      	ldr	r3, [r4, #16]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d135      	bne.n	8005f8a <_puts_r+0x9a>
 8005f1e:	4621      	mov	r1, r4
 8005f20:	4628      	mov	r0, r5
 8005f22:	f000 f911 	bl	8006148 <__swsetup_r>
 8005f26:	b380      	cbz	r0, 8005f8a <_puts_r+0x9a>
 8005f28:	f04f 35ff 	mov.w	r5, #4294967295
 8005f2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f2e:	07da      	lsls	r2, r3, #31
 8005f30:	d405      	bmi.n	8005f3e <_puts_r+0x4e>
 8005f32:	89a3      	ldrh	r3, [r4, #12]
 8005f34:	059b      	lsls	r3, r3, #22
 8005f36:	d402      	bmi.n	8005f3e <_puts_r+0x4e>
 8005f38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f3a:	f000 f9d5 	bl	80062e8 <__retarget_lock_release_recursive>
 8005f3e:	4628      	mov	r0, r5
 8005f40:	bd70      	pop	{r4, r5, r6, pc}
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	da04      	bge.n	8005f50 <_puts_r+0x60>
 8005f46:	69a2      	ldr	r2, [r4, #24]
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	dc17      	bgt.n	8005f7c <_puts_r+0x8c>
 8005f4c:	290a      	cmp	r1, #10
 8005f4e:	d015      	beq.n	8005f7c <_puts_r+0x8c>
 8005f50:	6823      	ldr	r3, [r4, #0]
 8005f52:	1c5a      	adds	r2, r3, #1
 8005f54:	6022      	str	r2, [r4, #0]
 8005f56:	7019      	strb	r1, [r3, #0]
 8005f58:	68a3      	ldr	r3, [r4, #8]
 8005f5a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005f5e:	3b01      	subs	r3, #1
 8005f60:	60a3      	str	r3, [r4, #8]
 8005f62:	2900      	cmp	r1, #0
 8005f64:	d1ed      	bne.n	8005f42 <_puts_r+0x52>
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	da11      	bge.n	8005f8e <_puts_r+0x9e>
 8005f6a:	4622      	mov	r2, r4
 8005f6c:	210a      	movs	r1, #10
 8005f6e:	4628      	mov	r0, r5
 8005f70:	f000 f8ab 	bl	80060ca <__swbuf_r>
 8005f74:	3001      	adds	r0, #1
 8005f76:	d0d7      	beq.n	8005f28 <_puts_r+0x38>
 8005f78:	250a      	movs	r5, #10
 8005f7a:	e7d7      	b.n	8005f2c <_puts_r+0x3c>
 8005f7c:	4622      	mov	r2, r4
 8005f7e:	4628      	mov	r0, r5
 8005f80:	f000 f8a3 	bl	80060ca <__swbuf_r>
 8005f84:	3001      	adds	r0, #1
 8005f86:	d1e7      	bne.n	8005f58 <_puts_r+0x68>
 8005f88:	e7ce      	b.n	8005f28 <_puts_r+0x38>
 8005f8a:	3e01      	subs	r6, #1
 8005f8c:	e7e4      	b.n	8005f58 <_puts_r+0x68>
 8005f8e:	6823      	ldr	r3, [r4, #0]
 8005f90:	1c5a      	adds	r2, r3, #1
 8005f92:	6022      	str	r2, [r4, #0]
 8005f94:	220a      	movs	r2, #10
 8005f96:	701a      	strb	r2, [r3, #0]
 8005f98:	e7ee      	b.n	8005f78 <_puts_r+0x88>
	...

08005f9c <puts>:
 8005f9c:	4b02      	ldr	r3, [pc, #8]	@ (8005fa8 <puts+0xc>)
 8005f9e:	4601      	mov	r1, r0
 8005fa0:	6818      	ldr	r0, [r3, #0]
 8005fa2:	f7ff bfa5 	b.w	8005ef0 <_puts_r>
 8005fa6:	bf00      	nop
 8005fa8:	20000038 	.word	0x20000038

08005fac <siprintf>:
 8005fac:	b40e      	push	{r1, r2, r3}
 8005fae:	b500      	push	{lr}
 8005fb0:	b09c      	sub	sp, #112	@ 0x70
 8005fb2:	ab1d      	add	r3, sp, #116	@ 0x74
 8005fb4:	9002      	str	r0, [sp, #8]
 8005fb6:	9006      	str	r0, [sp, #24]
 8005fb8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005fbc:	4809      	ldr	r0, [pc, #36]	@ (8005fe4 <siprintf+0x38>)
 8005fbe:	9107      	str	r1, [sp, #28]
 8005fc0:	9104      	str	r1, [sp, #16]
 8005fc2:	4909      	ldr	r1, [pc, #36]	@ (8005fe8 <siprintf+0x3c>)
 8005fc4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fc8:	9105      	str	r1, [sp, #20]
 8005fca:	6800      	ldr	r0, [r0, #0]
 8005fcc:	9301      	str	r3, [sp, #4]
 8005fce:	a902      	add	r1, sp, #8
 8005fd0:	f000 fae0 	bl	8006594 <_svfiprintf_r>
 8005fd4:	9b02      	ldr	r3, [sp, #8]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	701a      	strb	r2, [r3, #0]
 8005fda:	b01c      	add	sp, #112	@ 0x70
 8005fdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fe0:	b003      	add	sp, #12
 8005fe2:	4770      	bx	lr
 8005fe4:	20000038 	.word	0x20000038
 8005fe8:	ffff0208 	.word	0xffff0208

08005fec <siscanf>:
 8005fec:	b40e      	push	{r1, r2, r3}
 8005fee:	b530      	push	{r4, r5, lr}
 8005ff0:	b09c      	sub	sp, #112	@ 0x70
 8005ff2:	ac1f      	add	r4, sp, #124	@ 0x7c
 8005ff4:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8005ff8:	f854 5b04 	ldr.w	r5, [r4], #4
 8005ffc:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006000:	9002      	str	r0, [sp, #8]
 8006002:	9006      	str	r0, [sp, #24]
 8006004:	f7fa f8e4 	bl	80001d0 <strlen>
 8006008:	4b0b      	ldr	r3, [pc, #44]	@ (8006038 <siscanf+0x4c>)
 800600a:	9003      	str	r0, [sp, #12]
 800600c:	9007      	str	r0, [sp, #28]
 800600e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006010:	480a      	ldr	r0, [pc, #40]	@ (800603c <siscanf+0x50>)
 8006012:	9401      	str	r4, [sp, #4]
 8006014:	2300      	movs	r3, #0
 8006016:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006018:	9314      	str	r3, [sp, #80]	@ 0x50
 800601a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800601e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006022:	462a      	mov	r2, r5
 8006024:	4623      	mov	r3, r4
 8006026:	a902      	add	r1, sp, #8
 8006028:	6800      	ldr	r0, [r0, #0]
 800602a:	f000 fc07 	bl	800683c <__ssvfiscanf_r>
 800602e:	b01c      	add	sp, #112	@ 0x70
 8006030:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006034:	b003      	add	sp, #12
 8006036:	4770      	bx	lr
 8006038:	08006063 	.word	0x08006063
 800603c:	20000038 	.word	0x20000038

08006040 <__sread>:
 8006040:	b510      	push	{r4, lr}
 8006042:	460c      	mov	r4, r1
 8006044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006048:	f000 f8fe 	bl	8006248 <_read_r>
 800604c:	2800      	cmp	r0, #0
 800604e:	bfab      	itete	ge
 8006050:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006052:	89a3      	ldrhlt	r3, [r4, #12]
 8006054:	181b      	addge	r3, r3, r0
 8006056:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800605a:	bfac      	ite	ge
 800605c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800605e:	81a3      	strhlt	r3, [r4, #12]
 8006060:	bd10      	pop	{r4, pc}

08006062 <__seofread>:
 8006062:	2000      	movs	r0, #0
 8006064:	4770      	bx	lr

08006066 <__swrite>:
 8006066:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800606a:	461f      	mov	r7, r3
 800606c:	898b      	ldrh	r3, [r1, #12]
 800606e:	05db      	lsls	r3, r3, #23
 8006070:	4605      	mov	r5, r0
 8006072:	460c      	mov	r4, r1
 8006074:	4616      	mov	r6, r2
 8006076:	d505      	bpl.n	8006084 <__swrite+0x1e>
 8006078:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800607c:	2302      	movs	r3, #2
 800607e:	2200      	movs	r2, #0
 8006080:	f000 f8d0 	bl	8006224 <_lseek_r>
 8006084:	89a3      	ldrh	r3, [r4, #12]
 8006086:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800608a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800608e:	81a3      	strh	r3, [r4, #12]
 8006090:	4632      	mov	r2, r6
 8006092:	463b      	mov	r3, r7
 8006094:	4628      	mov	r0, r5
 8006096:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800609a:	f000 b8e7 	b.w	800626c <_write_r>

0800609e <__sseek>:
 800609e:	b510      	push	{r4, lr}
 80060a0:	460c      	mov	r4, r1
 80060a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060a6:	f000 f8bd 	bl	8006224 <_lseek_r>
 80060aa:	1c43      	adds	r3, r0, #1
 80060ac:	89a3      	ldrh	r3, [r4, #12]
 80060ae:	bf15      	itete	ne
 80060b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80060b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80060b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80060ba:	81a3      	strheq	r3, [r4, #12]
 80060bc:	bf18      	it	ne
 80060be:	81a3      	strhne	r3, [r4, #12]
 80060c0:	bd10      	pop	{r4, pc}

080060c2 <__sclose>:
 80060c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060c6:	f000 b89d 	b.w	8006204 <_close_r>

080060ca <__swbuf_r>:
 80060ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060cc:	460e      	mov	r6, r1
 80060ce:	4614      	mov	r4, r2
 80060d0:	4605      	mov	r5, r0
 80060d2:	b118      	cbz	r0, 80060dc <__swbuf_r+0x12>
 80060d4:	6a03      	ldr	r3, [r0, #32]
 80060d6:	b90b      	cbnz	r3, 80060dc <__swbuf_r+0x12>
 80060d8:	f7ff fec2 	bl	8005e60 <__sinit>
 80060dc:	69a3      	ldr	r3, [r4, #24]
 80060de:	60a3      	str	r3, [r4, #8]
 80060e0:	89a3      	ldrh	r3, [r4, #12]
 80060e2:	071a      	lsls	r2, r3, #28
 80060e4:	d501      	bpl.n	80060ea <__swbuf_r+0x20>
 80060e6:	6923      	ldr	r3, [r4, #16]
 80060e8:	b943      	cbnz	r3, 80060fc <__swbuf_r+0x32>
 80060ea:	4621      	mov	r1, r4
 80060ec:	4628      	mov	r0, r5
 80060ee:	f000 f82b 	bl	8006148 <__swsetup_r>
 80060f2:	b118      	cbz	r0, 80060fc <__swbuf_r+0x32>
 80060f4:	f04f 37ff 	mov.w	r7, #4294967295
 80060f8:	4638      	mov	r0, r7
 80060fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060fc:	6823      	ldr	r3, [r4, #0]
 80060fe:	6922      	ldr	r2, [r4, #16]
 8006100:	1a98      	subs	r0, r3, r2
 8006102:	6963      	ldr	r3, [r4, #20]
 8006104:	b2f6      	uxtb	r6, r6
 8006106:	4283      	cmp	r3, r0
 8006108:	4637      	mov	r7, r6
 800610a:	dc05      	bgt.n	8006118 <__swbuf_r+0x4e>
 800610c:	4621      	mov	r1, r4
 800610e:	4628      	mov	r0, r5
 8006110:	f001 f9aa 	bl	8007468 <_fflush_r>
 8006114:	2800      	cmp	r0, #0
 8006116:	d1ed      	bne.n	80060f4 <__swbuf_r+0x2a>
 8006118:	68a3      	ldr	r3, [r4, #8]
 800611a:	3b01      	subs	r3, #1
 800611c:	60a3      	str	r3, [r4, #8]
 800611e:	6823      	ldr	r3, [r4, #0]
 8006120:	1c5a      	adds	r2, r3, #1
 8006122:	6022      	str	r2, [r4, #0]
 8006124:	701e      	strb	r6, [r3, #0]
 8006126:	6962      	ldr	r2, [r4, #20]
 8006128:	1c43      	adds	r3, r0, #1
 800612a:	429a      	cmp	r2, r3
 800612c:	d004      	beq.n	8006138 <__swbuf_r+0x6e>
 800612e:	89a3      	ldrh	r3, [r4, #12]
 8006130:	07db      	lsls	r3, r3, #31
 8006132:	d5e1      	bpl.n	80060f8 <__swbuf_r+0x2e>
 8006134:	2e0a      	cmp	r6, #10
 8006136:	d1df      	bne.n	80060f8 <__swbuf_r+0x2e>
 8006138:	4621      	mov	r1, r4
 800613a:	4628      	mov	r0, r5
 800613c:	f001 f994 	bl	8007468 <_fflush_r>
 8006140:	2800      	cmp	r0, #0
 8006142:	d0d9      	beq.n	80060f8 <__swbuf_r+0x2e>
 8006144:	e7d6      	b.n	80060f4 <__swbuf_r+0x2a>
	...

08006148 <__swsetup_r>:
 8006148:	b538      	push	{r3, r4, r5, lr}
 800614a:	4b29      	ldr	r3, [pc, #164]	@ (80061f0 <__swsetup_r+0xa8>)
 800614c:	4605      	mov	r5, r0
 800614e:	6818      	ldr	r0, [r3, #0]
 8006150:	460c      	mov	r4, r1
 8006152:	b118      	cbz	r0, 800615c <__swsetup_r+0x14>
 8006154:	6a03      	ldr	r3, [r0, #32]
 8006156:	b90b      	cbnz	r3, 800615c <__swsetup_r+0x14>
 8006158:	f7ff fe82 	bl	8005e60 <__sinit>
 800615c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006160:	0719      	lsls	r1, r3, #28
 8006162:	d422      	bmi.n	80061aa <__swsetup_r+0x62>
 8006164:	06da      	lsls	r2, r3, #27
 8006166:	d407      	bmi.n	8006178 <__swsetup_r+0x30>
 8006168:	2209      	movs	r2, #9
 800616a:	602a      	str	r2, [r5, #0]
 800616c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006170:	81a3      	strh	r3, [r4, #12]
 8006172:	f04f 30ff 	mov.w	r0, #4294967295
 8006176:	e033      	b.n	80061e0 <__swsetup_r+0x98>
 8006178:	0758      	lsls	r0, r3, #29
 800617a:	d512      	bpl.n	80061a2 <__swsetup_r+0x5a>
 800617c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800617e:	b141      	cbz	r1, 8006192 <__swsetup_r+0x4a>
 8006180:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006184:	4299      	cmp	r1, r3
 8006186:	d002      	beq.n	800618e <__swsetup_r+0x46>
 8006188:	4628      	mov	r0, r5
 800618a:	f000 f8af 	bl	80062ec <_free_r>
 800618e:	2300      	movs	r3, #0
 8006190:	6363      	str	r3, [r4, #52]	@ 0x34
 8006192:	89a3      	ldrh	r3, [r4, #12]
 8006194:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006198:	81a3      	strh	r3, [r4, #12]
 800619a:	2300      	movs	r3, #0
 800619c:	6063      	str	r3, [r4, #4]
 800619e:	6923      	ldr	r3, [r4, #16]
 80061a0:	6023      	str	r3, [r4, #0]
 80061a2:	89a3      	ldrh	r3, [r4, #12]
 80061a4:	f043 0308 	orr.w	r3, r3, #8
 80061a8:	81a3      	strh	r3, [r4, #12]
 80061aa:	6923      	ldr	r3, [r4, #16]
 80061ac:	b94b      	cbnz	r3, 80061c2 <__swsetup_r+0x7a>
 80061ae:	89a3      	ldrh	r3, [r4, #12]
 80061b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80061b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061b8:	d003      	beq.n	80061c2 <__swsetup_r+0x7a>
 80061ba:	4621      	mov	r1, r4
 80061bc:	4628      	mov	r0, r5
 80061be:	f001 f9a1 	bl	8007504 <__smakebuf_r>
 80061c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061c6:	f013 0201 	ands.w	r2, r3, #1
 80061ca:	d00a      	beq.n	80061e2 <__swsetup_r+0x9a>
 80061cc:	2200      	movs	r2, #0
 80061ce:	60a2      	str	r2, [r4, #8]
 80061d0:	6962      	ldr	r2, [r4, #20]
 80061d2:	4252      	negs	r2, r2
 80061d4:	61a2      	str	r2, [r4, #24]
 80061d6:	6922      	ldr	r2, [r4, #16]
 80061d8:	b942      	cbnz	r2, 80061ec <__swsetup_r+0xa4>
 80061da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80061de:	d1c5      	bne.n	800616c <__swsetup_r+0x24>
 80061e0:	bd38      	pop	{r3, r4, r5, pc}
 80061e2:	0799      	lsls	r1, r3, #30
 80061e4:	bf58      	it	pl
 80061e6:	6962      	ldrpl	r2, [r4, #20]
 80061e8:	60a2      	str	r2, [r4, #8]
 80061ea:	e7f4      	b.n	80061d6 <__swsetup_r+0x8e>
 80061ec:	2000      	movs	r0, #0
 80061ee:	e7f7      	b.n	80061e0 <__swsetup_r+0x98>
 80061f0:	20000038 	.word	0x20000038

080061f4 <memset>:
 80061f4:	4402      	add	r2, r0
 80061f6:	4603      	mov	r3, r0
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d100      	bne.n	80061fe <memset+0xa>
 80061fc:	4770      	bx	lr
 80061fe:	f803 1b01 	strb.w	r1, [r3], #1
 8006202:	e7f9      	b.n	80061f8 <memset+0x4>

08006204 <_close_r>:
 8006204:	b538      	push	{r3, r4, r5, lr}
 8006206:	4d06      	ldr	r5, [pc, #24]	@ (8006220 <_close_r+0x1c>)
 8006208:	2300      	movs	r3, #0
 800620a:	4604      	mov	r4, r0
 800620c:	4608      	mov	r0, r1
 800620e:	602b      	str	r3, [r5, #0]
 8006210:	f7fb fa09 	bl	8001626 <_close>
 8006214:	1c43      	adds	r3, r0, #1
 8006216:	d102      	bne.n	800621e <_close_r+0x1a>
 8006218:	682b      	ldr	r3, [r5, #0]
 800621a:	b103      	cbz	r3, 800621e <_close_r+0x1a>
 800621c:	6023      	str	r3, [r4, #0]
 800621e:	bd38      	pop	{r3, r4, r5, pc}
 8006220:	20000478 	.word	0x20000478

08006224 <_lseek_r>:
 8006224:	b538      	push	{r3, r4, r5, lr}
 8006226:	4d07      	ldr	r5, [pc, #28]	@ (8006244 <_lseek_r+0x20>)
 8006228:	4604      	mov	r4, r0
 800622a:	4608      	mov	r0, r1
 800622c:	4611      	mov	r1, r2
 800622e:	2200      	movs	r2, #0
 8006230:	602a      	str	r2, [r5, #0]
 8006232:	461a      	mov	r2, r3
 8006234:	f7fb fa1e 	bl	8001674 <_lseek>
 8006238:	1c43      	adds	r3, r0, #1
 800623a:	d102      	bne.n	8006242 <_lseek_r+0x1e>
 800623c:	682b      	ldr	r3, [r5, #0]
 800623e:	b103      	cbz	r3, 8006242 <_lseek_r+0x1e>
 8006240:	6023      	str	r3, [r4, #0]
 8006242:	bd38      	pop	{r3, r4, r5, pc}
 8006244:	20000478 	.word	0x20000478

08006248 <_read_r>:
 8006248:	b538      	push	{r3, r4, r5, lr}
 800624a:	4d07      	ldr	r5, [pc, #28]	@ (8006268 <_read_r+0x20>)
 800624c:	4604      	mov	r4, r0
 800624e:	4608      	mov	r0, r1
 8006250:	4611      	mov	r1, r2
 8006252:	2200      	movs	r2, #0
 8006254:	602a      	str	r2, [r5, #0]
 8006256:	461a      	mov	r2, r3
 8006258:	f7fb f9ac 	bl	80015b4 <_read>
 800625c:	1c43      	adds	r3, r0, #1
 800625e:	d102      	bne.n	8006266 <_read_r+0x1e>
 8006260:	682b      	ldr	r3, [r5, #0]
 8006262:	b103      	cbz	r3, 8006266 <_read_r+0x1e>
 8006264:	6023      	str	r3, [r4, #0]
 8006266:	bd38      	pop	{r3, r4, r5, pc}
 8006268:	20000478 	.word	0x20000478

0800626c <_write_r>:
 800626c:	b538      	push	{r3, r4, r5, lr}
 800626e:	4d07      	ldr	r5, [pc, #28]	@ (800628c <_write_r+0x20>)
 8006270:	4604      	mov	r4, r0
 8006272:	4608      	mov	r0, r1
 8006274:	4611      	mov	r1, r2
 8006276:	2200      	movs	r2, #0
 8006278:	602a      	str	r2, [r5, #0]
 800627a:	461a      	mov	r2, r3
 800627c:	f7fb f9b7 	bl	80015ee <_write>
 8006280:	1c43      	adds	r3, r0, #1
 8006282:	d102      	bne.n	800628a <_write_r+0x1e>
 8006284:	682b      	ldr	r3, [r5, #0]
 8006286:	b103      	cbz	r3, 800628a <_write_r+0x1e>
 8006288:	6023      	str	r3, [r4, #0]
 800628a:	bd38      	pop	{r3, r4, r5, pc}
 800628c:	20000478 	.word	0x20000478

08006290 <__errno>:
 8006290:	4b01      	ldr	r3, [pc, #4]	@ (8006298 <__errno+0x8>)
 8006292:	6818      	ldr	r0, [r3, #0]
 8006294:	4770      	bx	lr
 8006296:	bf00      	nop
 8006298:	20000038 	.word	0x20000038

0800629c <__libc_init_array>:
 800629c:	b570      	push	{r4, r5, r6, lr}
 800629e:	4d0d      	ldr	r5, [pc, #52]	@ (80062d4 <__libc_init_array+0x38>)
 80062a0:	4c0d      	ldr	r4, [pc, #52]	@ (80062d8 <__libc_init_array+0x3c>)
 80062a2:	1b64      	subs	r4, r4, r5
 80062a4:	10a4      	asrs	r4, r4, #2
 80062a6:	2600      	movs	r6, #0
 80062a8:	42a6      	cmp	r6, r4
 80062aa:	d109      	bne.n	80062c0 <__libc_init_array+0x24>
 80062ac:	4d0b      	ldr	r5, [pc, #44]	@ (80062dc <__libc_init_array+0x40>)
 80062ae:	4c0c      	ldr	r4, [pc, #48]	@ (80062e0 <__libc_init_array+0x44>)
 80062b0:	f001 fb54 	bl	800795c <_init>
 80062b4:	1b64      	subs	r4, r4, r5
 80062b6:	10a4      	asrs	r4, r4, #2
 80062b8:	2600      	movs	r6, #0
 80062ba:	42a6      	cmp	r6, r4
 80062bc:	d105      	bne.n	80062ca <__libc_init_array+0x2e>
 80062be:	bd70      	pop	{r4, r5, r6, pc}
 80062c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80062c4:	4798      	blx	r3
 80062c6:	3601      	adds	r6, #1
 80062c8:	e7ee      	b.n	80062a8 <__libc_init_array+0xc>
 80062ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80062ce:	4798      	blx	r3
 80062d0:	3601      	adds	r6, #1
 80062d2:	e7f2      	b.n	80062ba <__libc_init_array+0x1e>
 80062d4:	08007dcc 	.word	0x08007dcc
 80062d8:	08007dcc 	.word	0x08007dcc
 80062dc:	08007dcc 	.word	0x08007dcc
 80062e0:	08007dd0 	.word	0x08007dd0

080062e4 <__retarget_lock_init_recursive>:
 80062e4:	4770      	bx	lr

080062e6 <__retarget_lock_acquire_recursive>:
 80062e6:	4770      	bx	lr

080062e8 <__retarget_lock_release_recursive>:
 80062e8:	4770      	bx	lr
	...

080062ec <_free_r>:
 80062ec:	b538      	push	{r3, r4, r5, lr}
 80062ee:	4605      	mov	r5, r0
 80062f0:	2900      	cmp	r1, #0
 80062f2:	d041      	beq.n	8006378 <_free_r+0x8c>
 80062f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062f8:	1f0c      	subs	r4, r1, #4
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	bfb8      	it	lt
 80062fe:	18e4      	addlt	r4, r4, r3
 8006300:	f000 f8e0 	bl	80064c4 <__malloc_lock>
 8006304:	4a1d      	ldr	r2, [pc, #116]	@ (800637c <_free_r+0x90>)
 8006306:	6813      	ldr	r3, [r2, #0]
 8006308:	b933      	cbnz	r3, 8006318 <_free_r+0x2c>
 800630a:	6063      	str	r3, [r4, #4]
 800630c:	6014      	str	r4, [r2, #0]
 800630e:	4628      	mov	r0, r5
 8006310:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006314:	f000 b8dc 	b.w	80064d0 <__malloc_unlock>
 8006318:	42a3      	cmp	r3, r4
 800631a:	d908      	bls.n	800632e <_free_r+0x42>
 800631c:	6820      	ldr	r0, [r4, #0]
 800631e:	1821      	adds	r1, r4, r0
 8006320:	428b      	cmp	r3, r1
 8006322:	bf01      	itttt	eq
 8006324:	6819      	ldreq	r1, [r3, #0]
 8006326:	685b      	ldreq	r3, [r3, #4]
 8006328:	1809      	addeq	r1, r1, r0
 800632a:	6021      	streq	r1, [r4, #0]
 800632c:	e7ed      	b.n	800630a <_free_r+0x1e>
 800632e:	461a      	mov	r2, r3
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	b10b      	cbz	r3, 8006338 <_free_r+0x4c>
 8006334:	42a3      	cmp	r3, r4
 8006336:	d9fa      	bls.n	800632e <_free_r+0x42>
 8006338:	6811      	ldr	r1, [r2, #0]
 800633a:	1850      	adds	r0, r2, r1
 800633c:	42a0      	cmp	r0, r4
 800633e:	d10b      	bne.n	8006358 <_free_r+0x6c>
 8006340:	6820      	ldr	r0, [r4, #0]
 8006342:	4401      	add	r1, r0
 8006344:	1850      	adds	r0, r2, r1
 8006346:	4283      	cmp	r3, r0
 8006348:	6011      	str	r1, [r2, #0]
 800634a:	d1e0      	bne.n	800630e <_free_r+0x22>
 800634c:	6818      	ldr	r0, [r3, #0]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	6053      	str	r3, [r2, #4]
 8006352:	4408      	add	r0, r1
 8006354:	6010      	str	r0, [r2, #0]
 8006356:	e7da      	b.n	800630e <_free_r+0x22>
 8006358:	d902      	bls.n	8006360 <_free_r+0x74>
 800635a:	230c      	movs	r3, #12
 800635c:	602b      	str	r3, [r5, #0]
 800635e:	e7d6      	b.n	800630e <_free_r+0x22>
 8006360:	6820      	ldr	r0, [r4, #0]
 8006362:	1821      	adds	r1, r4, r0
 8006364:	428b      	cmp	r3, r1
 8006366:	bf04      	itt	eq
 8006368:	6819      	ldreq	r1, [r3, #0]
 800636a:	685b      	ldreq	r3, [r3, #4]
 800636c:	6063      	str	r3, [r4, #4]
 800636e:	bf04      	itt	eq
 8006370:	1809      	addeq	r1, r1, r0
 8006372:	6021      	streq	r1, [r4, #0]
 8006374:	6054      	str	r4, [r2, #4]
 8006376:	e7ca      	b.n	800630e <_free_r+0x22>
 8006378:	bd38      	pop	{r3, r4, r5, pc}
 800637a:	bf00      	nop
 800637c:	20000484 	.word	0x20000484

08006380 <sbrk_aligned>:
 8006380:	b570      	push	{r4, r5, r6, lr}
 8006382:	4e0f      	ldr	r6, [pc, #60]	@ (80063c0 <sbrk_aligned+0x40>)
 8006384:	460c      	mov	r4, r1
 8006386:	6831      	ldr	r1, [r6, #0]
 8006388:	4605      	mov	r5, r0
 800638a:	b911      	cbnz	r1, 8006392 <sbrk_aligned+0x12>
 800638c:	f001 f9a6 	bl	80076dc <_sbrk_r>
 8006390:	6030      	str	r0, [r6, #0]
 8006392:	4621      	mov	r1, r4
 8006394:	4628      	mov	r0, r5
 8006396:	f001 f9a1 	bl	80076dc <_sbrk_r>
 800639a:	1c43      	adds	r3, r0, #1
 800639c:	d103      	bne.n	80063a6 <sbrk_aligned+0x26>
 800639e:	f04f 34ff 	mov.w	r4, #4294967295
 80063a2:	4620      	mov	r0, r4
 80063a4:	bd70      	pop	{r4, r5, r6, pc}
 80063a6:	1cc4      	adds	r4, r0, #3
 80063a8:	f024 0403 	bic.w	r4, r4, #3
 80063ac:	42a0      	cmp	r0, r4
 80063ae:	d0f8      	beq.n	80063a2 <sbrk_aligned+0x22>
 80063b0:	1a21      	subs	r1, r4, r0
 80063b2:	4628      	mov	r0, r5
 80063b4:	f001 f992 	bl	80076dc <_sbrk_r>
 80063b8:	3001      	adds	r0, #1
 80063ba:	d1f2      	bne.n	80063a2 <sbrk_aligned+0x22>
 80063bc:	e7ef      	b.n	800639e <sbrk_aligned+0x1e>
 80063be:	bf00      	nop
 80063c0:	20000480 	.word	0x20000480

080063c4 <_malloc_r>:
 80063c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063c8:	1ccd      	adds	r5, r1, #3
 80063ca:	f025 0503 	bic.w	r5, r5, #3
 80063ce:	3508      	adds	r5, #8
 80063d0:	2d0c      	cmp	r5, #12
 80063d2:	bf38      	it	cc
 80063d4:	250c      	movcc	r5, #12
 80063d6:	2d00      	cmp	r5, #0
 80063d8:	4606      	mov	r6, r0
 80063da:	db01      	blt.n	80063e0 <_malloc_r+0x1c>
 80063dc:	42a9      	cmp	r1, r5
 80063de:	d904      	bls.n	80063ea <_malloc_r+0x26>
 80063e0:	230c      	movs	r3, #12
 80063e2:	6033      	str	r3, [r6, #0]
 80063e4:	2000      	movs	r0, #0
 80063e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80064c0 <_malloc_r+0xfc>
 80063ee:	f000 f869 	bl	80064c4 <__malloc_lock>
 80063f2:	f8d8 3000 	ldr.w	r3, [r8]
 80063f6:	461c      	mov	r4, r3
 80063f8:	bb44      	cbnz	r4, 800644c <_malloc_r+0x88>
 80063fa:	4629      	mov	r1, r5
 80063fc:	4630      	mov	r0, r6
 80063fe:	f7ff ffbf 	bl	8006380 <sbrk_aligned>
 8006402:	1c43      	adds	r3, r0, #1
 8006404:	4604      	mov	r4, r0
 8006406:	d158      	bne.n	80064ba <_malloc_r+0xf6>
 8006408:	f8d8 4000 	ldr.w	r4, [r8]
 800640c:	4627      	mov	r7, r4
 800640e:	2f00      	cmp	r7, #0
 8006410:	d143      	bne.n	800649a <_malloc_r+0xd6>
 8006412:	2c00      	cmp	r4, #0
 8006414:	d04b      	beq.n	80064ae <_malloc_r+0xea>
 8006416:	6823      	ldr	r3, [r4, #0]
 8006418:	4639      	mov	r1, r7
 800641a:	4630      	mov	r0, r6
 800641c:	eb04 0903 	add.w	r9, r4, r3
 8006420:	f001 f95c 	bl	80076dc <_sbrk_r>
 8006424:	4581      	cmp	r9, r0
 8006426:	d142      	bne.n	80064ae <_malloc_r+0xea>
 8006428:	6821      	ldr	r1, [r4, #0]
 800642a:	1a6d      	subs	r5, r5, r1
 800642c:	4629      	mov	r1, r5
 800642e:	4630      	mov	r0, r6
 8006430:	f7ff ffa6 	bl	8006380 <sbrk_aligned>
 8006434:	3001      	adds	r0, #1
 8006436:	d03a      	beq.n	80064ae <_malloc_r+0xea>
 8006438:	6823      	ldr	r3, [r4, #0]
 800643a:	442b      	add	r3, r5
 800643c:	6023      	str	r3, [r4, #0]
 800643e:	f8d8 3000 	ldr.w	r3, [r8]
 8006442:	685a      	ldr	r2, [r3, #4]
 8006444:	bb62      	cbnz	r2, 80064a0 <_malloc_r+0xdc>
 8006446:	f8c8 7000 	str.w	r7, [r8]
 800644a:	e00f      	b.n	800646c <_malloc_r+0xa8>
 800644c:	6822      	ldr	r2, [r4, #0]
 800644e:	1b52      	subs	r2, r2, r5
 8006450:	d420      	bmi.n	8006494 <_malloc_r+0xd0>
 8006452:	2a0b      	cmp	r2, #11
 8006454:	d917      	bls.n	8006486 <_malloc_r+0xc2>
 8006456:	1961      	adds	r1, r4, r5
 8006458:	42a3      	cmp	r3, r4
 800645a:	6025      	str	r5, [r4, #0]
 800645c:	bf18      	it	ne
 800645e:	6059      	strne	r1, [r3, #4]
 8006460:	6863      	ldr	r3, [r4, #4]
 8006462:	bf08      	it	eq
 8006464:	f8c8 1000 	streq.w	r1, [r8]
 8006468:	5162      	str	r2, [r4, r5]
 800646a:	604b      	str	r3, [r1, #4]
 800646c:	4630      	mov	r0, r6
 800646e:	f000 f82f 	bl	80064d0 <__malloc_unlock>
 8006472:	f104 000b 	add.w	r0, r4, #11
 8006476:	1d23      	adds	r3, r4, #4
 8006478:	f020 0007 	bic.w	r0, r0, #7
 800647c:	1ac2      	subs	r2, r0, r3
 800647e:	bf1c      	itt	ne
 8006480:	1a1b      	subne	r3, r3, r0
 8006482:	50a3      	strne	r3, [r4, r2]
 8006484:	e7af      	b.n	80063e6 <_malloc_r+0x22>
 8006486:	6862      	ldr	r2, [r4, #4]
 8006488:	42a3      	cmp	r3, r4
 800648a:	bf0c      	ite	eq
 800648c:	f8c8 2000 	streq.w	r2, [r8]
 8006490:	605a      	strne	r2, [r3, #4]
 8006492:	e7eb      	b.n	800646c <_malloc_r+0xa8>
 8006494:	4623      	mov	r3, r4
 8006496:	6864      	ldr	r4, [r4, #4]
 8006498:	e7ae      	b.n	80063f8 <_malloc_r+0x34>
 800649a:	463c      	mov	r4, r7
 800649c:	687f      	ldr	r7, [r7, #4]
 800649e:	e7b6      	b.n	800640e <_malloc_r+0x4a>
 80064a0:	461a      	mov	r2, r3
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	42a3      	cmp	r3, r4
 80064a6:	d1fb      	bne.n	80064a0 <_malloc_r+0xdc>
 80064a8:	2300      	movs	r3, #0
 80064aa:	6053      	str	r3, [r2, #4]
 80064ac:	e7de      	b.n	800646c <_malloc_r+0xa8>
 80064ae:	230c      	movs	r3, #12
 80064b0:	6033      	str	r3, [r6, #0]
 80064b2:	4630      	mov	r0, r6
 80064b4:	f000 f80c 	bl	80064d0 <__malloc_unlock>
 80064b8:	e794      	b.n	80063e4 <_malloc_r+0x20>
 80064ba:	6005      	str	r5, [r0, #0]
 80064bc:	e7d6      	b.n	800646c <_malloc_r+0xa8>
 80064be:	bf00      	nop
 80064c0:	20000484 	.word	0x20000484

080064c4 <__malloc_lock>:
 80064c4:	4801      	ldr	r0, [pc, #4]	@ (80064cc <__malloc_lock+0x8>)
 80064c6:	f7ff bf0e 	b.w	80062e6 <__retarget_lock_acquire_recursive>
 80064ca:	bf00      	nop
 80064cc:	2000047c 	.word	0x2000047c

080064d0 <__malloc_unlock>:
 80064d0:	4801      	ldr	r0, [pc, #4]	@ (80064d8 <__malloc_unlock+0x8>)
 80064d2:	f7ff bf09 	b.w	80062e8 <__retarget_lock_release_recursive>
 80064d6:	bf00      	nop
 80064d8:	2000047c 	.word	0x2000047c

080064dc <__ssputs_r>:
 80064dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064e0:	688e      	ldr	r6, [r1, #8]
 80064e2:	461f      	mov	r7, r3
 80064e4:	42be      	cmp	r6, r7
 80064e6:	680b      	ldr	r3, [r1, #0]
 80064e8:	4682      	mov	sl, r0
 80064ea:	460c      	mov	r4, r1
 80064ec:	4690      	mov	r8, r2
 80064ee:	d82d      	bhi.n	800654c <__ssputs_r+0x70>
 80064f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80064f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80064f8:	d026      	beq.n	8006548 <__ssputs_r+0x6c>
 80064fa:	6965      	ldr	r5, [r4, #20]
 80064fc:	6909      	ldr	r1, [r1, #16]
 80064fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006502:	eba3 0901 	sub.w	r9, r3, r1
 8006506:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800650a:	1c7b      	adds	r3, r7, #1
 800650c:	444b      	add	r3, r9
 800650e:	106d      	asrs	r5, r5, #1
 8006510:	429d      	cmp	r5, r3
 8006512:	bf38      	it	cc
 8006514:	461d      	movcc	r5, r3
 8006516:	0553      	lsls	r3, r2, #21
 8006518:	d527      	bpl.n	800656a <__ssputs_r+0x8e>
 800651a:	4629      	mov	r1, r5
 800651c:	f7ff ff52 	bl	80063c4 <_malloc_r>
 8006520:	4606      	mov	r6, r0
 8006522:	b360      	cbz	r0, 800657e <__ssputs_r+0xa2>
 8006524:	6921      	ldr	r1, [r4, #16]
 8006526:	464a      	mov	r2, r9
 8006528:	f001 f8e8 	bl	80076fc <memcpy>
 800652c:	89a3      	ldrh	r3, [r4, #12]
 800652e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006532:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006536:	81a3      	strh	r3, [r4, #12]
 8006538:	6126      	str	r6, [r4, #16]
 800653a:	6165      	str	r5, [r4, #20]
 800653c:	444e      	add	r6, r9
 800653e:	eba5 0509 	sub.w	r5, r5, r9
 8006542:	6026      	str	r6, [r4, #0]
 8006544:	60a5      	str	r5, [r4, #8]
 8006546:	463e      	mov	r6, r7
 8006548:	42be      	cmp	r6, r7
 800654a:	d900      	bls.n	800654e <__ssputs_r+0x72>
 800654c:	463e      	mov	r6, r7
 800654e:	6820      	ldr	r0, [r4, #0]
 8006550:	4632      	mov	r2, r6
 8006552:	4641      	mov	r1, r8
 8006554:	f001 f885 	bl	8007662 <memmove>
 8006558:	68a3      	ldr	r3, [r4, #8]
 800655a:	1b9b      	subs	r3, r3, r6
 800655c:	60a3      	str	r3, [r4, #8]
 800655e:	6823      	ldr	r3, [r4, #0]
 8006560:	4433      	add	r3, r6
 8006562:	6023      	str	r3, [r4, #0]
 8006564:	2000      	movs	r0, #0
 8006566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800656a:	462a      	mov	r2, r5
 800656c:	f001 f8d4 	bl	8007718 <_realloc_r>
 8006570:	4606      	mov	r6, r0
 8006572:	2800      	cmp	r0, #0
 8006574:	d1e0      	bne.n	8006538 <__ssputs_r+0x5c>
 8006576:	6921      	ldr	r1, [r4, #16]
 8006578:	4650      	mov	r0, sl
 800657a:	f7ff feb7 	bl	80062ec <_free_r>
 800657e:	230c      	movs	r3, #12
 8006580:	f8ca 3000 	str.w	r3, [sl]
 8006584:	89a3      	ldrh	r3, [r4, #12]
 8006586:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800658a:	81a3      	strh	r3, [r4, #12]
 800658c:	f04f 30ff 	mov.w	r0, #4294967295
 8006590:	e7e9      	b.n	8006566 <__ssputs_r+0x8a>
	...

08006594 <_svfiprintf_r>:
 8006594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006598:	4698      	mov	r8, r3
 800659a:	898b      	ldrh	r3, [r1, #12]
 800659c:	061b      	lsls	r3, r3, #24
 800659e:	b09d      	sub	sp, #116	@ 0x74
 80065a0:	4607      	mov	r7, r0
 80065a2:	460d      	mov	r5, r1
 80065a4:	4614      	mov	r4, r2
 80065a6:	d510      	bpl.n	80065ca <_svfiprintf_r+0x36>
 80065a8:	690b      	ldr	r3, [r1, #16]
 80065aa:	b973      	cbnz	r3, 80065ca <_svfiprintf_r+0x36>
 80065ac:	2140      	movs	r1, #64	@ 0x40
 80065ae:	f7ff ff09 	bl	80063c4 <_malloc_r>
 80065b2:	6028      	str	r0, [r5, #0]
 80065b4:	6128      	str	r0, [r5, #16]
 80065b6:	b930      	cbnz	r0, 80065c6 <_svfiprintf_r+0x32>
 80065b8:	230c      	movs	r3, #12
 80065ba:	603b      	str	r3, [r7, #0]
 80065bc:	f04f 30ff 	mov.w	r0, #4294967295
 80065c0:	b01d      	add	sp, #116	@ 0x74
 80065c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065c6:	2340      	movs	r3, #64	@ 0x40
 80065c8:	616b      	str	r3, [r5, #20]
 80065ca:	2300      	movs	r3, #0
 80065cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80065ce:	2320      	movs	r3, #32
 80065d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80065d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80065d8:	2330      	movs	r3, #48	@ 0x30
 80065da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006778 <_svfiprintf_r+0x1e4>
 80065de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80065e2:	f04f 0901 	mov.w	r9, #1
 80065e6:	4623      	mov	r3, r4
 80065e8:	469a      	mov	sl, r3
 80065ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065ee:	b10a      	cbz	r2, 80065f4 <_svfiprintf_r+0x60>
 80065f0:	2a25      	cmp	r2, #37	@ 0x25
 80065f2:	d1f9      	bne.n	80065e8 <_svfiprintf_r+0x54>
 80065f4:	ebba 0b04 	subs.w	fp, sl, r4
 80065f8:	d00b      	beq.n	8006612 <_svfiprintf_r+0x7e>
 80065fa:	465b      	mov	r3, fp
 80065fc:	4622      	mov	r2, r4
 80065fe:	4629      	mov	r1, r5
 8006600:	4638      	mov	r0, r7
 8006602:	f7ff ff6b 	bl	80064dc <__ssputs_r>
 8006606:	3001      	adds	r0, #1
 8006608:	f000 80a7 	beq.w	800675a <_svfiprintf_r+0x1c6>
 800660c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800660e:	445a      	add	r2, fp
 8006610:	9209      	str	r2, [sp, #36]	@ 0x24
 8006612:	f89a 3000 	ldrb.w	r3, [sl]
 8006616:	2b00      	cmp	r3, #0
 8006618:	f000 809f 	beq.w	800675a <_svfiprintf_r+0x1c6>
 800661c:	2300      	movs	r3, #0
 800661e:	f04f 32ff 	mov.w	r2, #4294967295
 8006622:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006626:	f10a 0a01 	add.w	sl, sl, #1
 800662a:	9304      	str	r3, [sp, #16]
 800662c:	9307      	str	r3, [sp, #28]
 800662e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006632:	931a      	str	r3, [sp, #104]	@ 0x68
 8006634:	4654      	mov	r4, sl
 8006636:	2205      	movs	r2, #5
 8006638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800663c:	484e      	ldr	r0, [pc, #312]	@ (8006778 <_svfiprintf_r+0x1e4>)
 800663e:	f7f9 fdcf 	bl	80001e0 <memchr>
 8006642:	9a04      	ldr	r2, [sp, #16]
 8006644:	b9d8      	cbnz	r0, 800667e <_svfiprintf_r+0xea>
 8006646:	06d0      	lsls	r0, r2, #27
 8006648:	bf44      	itt	mi
 800664a:	2320      	movmi	r3, #32
 800664c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006650:	0711      	lsls	r1, r2, #28
 8006652:	bf44      	itt	mi
 8006654:	232b      	movmi	r3, #43	@ 0x2b
 8006656:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800665a:	f89a 3000 	ldrb.w	r3, [sl]
 800665e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006660:	d015      	beq.n	800668e <_svfiprintf_r+0xfa>
 8006662:	9a07      	ldr	r2, [sp, #28]
 8006664:	4654      	mov	r4, sl
 8006666:	2000      	movs	r0, #0
 8006668:	f04f 0c0a 	mov.w	ip, #10
 800666c:	4621      	mov	r1, r4
 800666e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006672:	3b30      	subs	r3, #48	@ 0x30
 8006674:	2b09      	cmp	r3, #9
 8006676:	d94b      	bls.n	8006710 <_svfiprintf_r+0x17c>
 8006678:	b1b0      	cbz	r0, 80066a8 <_svfiprintf_r+0x114>
 800667a:	9207      	str	r2, [sp, #28]
 800667c:	e014      	b.n	80066a8 <_svfiprintf_r+0x114>
 800667e:	eba0 0308 	sub.w	r3, r0, r8
 8006682:	fa09 f303 	lsl.w	r3, r9, r3
 8006686:	4313      	orrs	r3, r2
 8006688:	9304      	str	r3, [sp, #16]
 800668a:	46a2      	mov	sl, r4
 800668c:	e7d2      	b.n	8006634 <_svfiprintf_r+0xa0>
 800668e:	9b03      	ldr	r3, [sp, #12]
 8006690:	1d19      	adds	r1, r3, #4
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	9103      	str	r1, [sp, #12]
 8006696:	2b00      	cmp	r3, #0
 8006698:	bfbb      	ittet	lt
 800669a:	425b      	neglt	r3, r3
 800669c:	f042 0202 	orrlt.w	r2, r2, #2
 80066a0:	9307      	strge	r3, [sp, #28]
 80066a2:	9307      	strlt	r3, [sp, #28]
 80066a4:	bfb8      	it	lt
 80066a6:	9204      	strlt	r2, [sp, #16]
 80066a8:	7823      	ldrb	r3, [r4, #0]
 80066aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80066ac:	d10a      	bne.n	80066c4 <_svfiprintf_r+0x130>
 80066ae:	7863      	ldrb	r3, [r4, #1]
 80066b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80066b2:	d132      	bne.n	800671a <_svfiprintf_r+0x186>
 80066b4:	9b03      	ldr	r3, [sp, #12]
 80066b6:	1d1a      	adds	r2, r3, #4
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	9203      	str	r2, [sp, #12]
 80066bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80066c0:	3402      	adds	r4, #2
 80066c2:	9305      	str	r3, [sp, #20]
 80066c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006788 <_svfiprintf_r+0x1f4>
 80066c8:	7821      	ldrb	r1, [r4, #0]
 80066ca:	2203      	movs	r2, #3
 80066cc:	4650      	mov	r0, sl
 80066ce:	f7f9 fd87 	bl	80001e0 <memchr>
 80066d2:	b138      	cbz	r0, 80066e4 <_svfiprintf_r+0x150>
 80066d4:	9b04      	ldr	r3, [sp, #16]
 80066d6:	eba0 000a 	sub.w	r0, r0, sl
 80066da:	2240      	movs	r2, #64	@ 0x40
 80066dc:	4082      	lsls	r2, r0
 80066de:	4313      	orrs	r3, r2
 80066e0:	3401      	adds	r4, #1
 80066e2:	9304      	str	r3, [sp, #16]
 80066e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066e8:	4824      	ldr	r0, [pc, #144]	@ (800677c <_svfiprintf_r+0x1e8>)
 80066ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80066ee:	2206      	movs	r2, #6
 80066f0:	f7f9 fd76 	bl	80001e0 <memchr>
 80066f4:	2800      	cmp	r0, #0
 80066f6:	d036      	beq.n	8006766 <_svfiprintf_r+0x1d2>
 80066f8:	4b21      	ldr	r3, [pc, #132]	@ (8006780 <_svfiprintf_r+0x1ec>)
 80066fa:	bb1b      	cbnz	r3, 8006744 <_svfiprintf_r+0x1b0>
 80066fc:	9b03      	ldr	r3, [sp, #12]
 80066fe:	3307      	adds	r3, #7
 8006700:	f023 0307 	bic.w	r3, r3, #7
 8006704:	3308      	adds	r3, #8
 8006706:	9303      	str	r3, [sp, #12]
 8006708:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800670a:	4433      	add	r3, r6
 800670c:	9309      	str	r3, [sp, #36]	@ 0x24
 800670e:	e76a      	b.n	80065e6 <_svfiprintf_r+0x52>
 8006710:	fb0c 3202 	mla	r2, ip, r2, r3
 8006714:	460c      	mov	r4, r1
 8006716:	2001      	movs	r0, #1
 8006718:	e7a8      	b.n	800666c <_svfiprintf_r+0xd8>
 800671a:	2300      	movs	r3, #0
 800671c:	3401      	adds	r4, #1
 800671e:	9305      	str	r3, [sp, #20]
 8006720:	4619      	mov	r1, r3
 8006722:	f04f 0c0a 	mov.w	ip, #10
 8006726:	4620      	mov	r0, r4
 8006728:	f810 2b01 	ldrb.w	r2, [r0], #1
 800672c:	3a30      	subs	r2, #48	@ 0x30
 800672e:	2a09      	cmp	r2, #9
 8006730:	d903      	bls.n	800673a <_svfiprintf_r+0x1a6>
 8006732:	2b00      	cmp	r3, #0
 8006734:	d0c6      	beq.n	80066c4 <_svfiprintf_r+0x130>
 8006736:	9105      	str	r1, [sp, #20]
 8006738:	e7c4      	b.n	80066c4 <_svfiprintf_r+0x130>
 800673a:	fb0c 2101 	mla	r1, ip, r1, r2
 800673e:	4604      	mov	r4, r0
 8006740:	2301      	movs	r3, #1
 8006742:	e7f0      	b.n	8006726 <_svfiprintf_r+0x192>
 8006744:	ab03      	add	r3, sp, #12
 8006746:	9300      	str	r3, [sp, #0]
 8006748:	462a      	mov	r2, r5
 800674a:	4b0e      	ldr	r3, [pc, #56]	@ (8006784 <_svfiprintf_r+0x1f0>)
 800674c:	a904      	add	r1, sp, #16
 800674e:	4638      	mov	r0, r7
 8006750:	f3af 8000 	nop.w
 8006754:	1c42      	adds	r2, r0, #1
 8006756:	4606      	mov	r6, r0
 8006758:	d1d6      	bne.n	8006708 <_svfiprintf_r+0x174>
 800675a:	89ab      	ldrh	r3, [r5, #12]
 800675c:	065b      	lsls	r3, r3, #25
 800675e:	f53f af2d 	bmi.w	80065bc <_svfiprintf_r+0x28>
 8006762:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006764:	e72c      	b.n	80065c0 <_svfiprintf_r+0x2c>
 8006766:	ab03      	add	r3, sp, #12
 8006768:	9300      	str	r3, [sp, #0]
 800676a:	462a      	mov	r2, r5
 800676c:	4b05      	ldr	r3, [pc, #20]	@ (8006784 <_svfiprintf_r+0x1f0>)
 800676e:	a904      	add	r1, sp, #16
 8006770:	4638      	mov	r0, r7
 8006772:	f000 fb87 	bl	8006e84 <_printf_i>
 8006776:	e7ed      	b.n	8006754 <_svfiprintf_r+0x1c0>
 8006778:	08007d75 	.word	0x08007d75
 800677c:	08007d7f 	.word	0x08007d7f
 8006780:	00000000 	.word	0x00000000
 8006784:	080064dd 	.word	0x080064dd
 8006788:	08007d7b 	.word	0x08007d7b

0800678c <_sungetc_r>:
 800678c:	b538      	push	{r3, r4, r5, lr}
 800678e:	1c4b      	adds	r3, r1, #1
 8006790:	4614      	mov	r4, r2
 8006792:	d103      	bne.n	800679c <_sungetc_r+0x10>
 8006794:	f04f 35ff 	mov.w	r5, #4294967295
 8006798:	4628      	mov	r0, r5
 800679a:	bd38      	pop	{r3, r4, r5, pc}
 800679c:	8993      	ldrh	r3, [r2, #12]
 800679e:	f023 0320 	bic.w	r3, r3, #32
 80067a2:	8193      	strh	r3, [r2, #12]
 80067a4:	6853      	ldr	r3, [r2, #4]
 80067a6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80067a8:	b2cd      	uxtb	r5, r1
 80067aa:	b18a      	cbz	r2, 80067d0 <_sungetc_r+0x44>
 80067ac:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80067ae:	429a      	cmp	r2, r3
 80067b0:	dd08      	ble.n	80067c4 <_sungetc_r+0x38>
 80067b2:	6823      	ldr	r3, [r4, #0]
 80067b4:	1e5a      	subs	r2, r3, #1
 80067b6:	6022      	str	r2, [r4, #0]
 80067b8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80067bc:	6863      	ldr	r3, [r4, #4]
 80067be:	3301      	adds	r3, #1
 80067c0:	6063      	str	r3, [r4, #4]
 80067c2:	e7e9      	b.n	8006798 <_sungetc_r+0xc>
 80067c4:	4621      	mov	r1, r4
 80067c6:	f000 ff12 	bl	80075ee <__submore>
 80067ca:	2800      	cmp	r0, #0
 80067cc:	d0f1      	beq.n	80067b2 <_sungetc_r+0x26>
 80067ce:	e7e1      	b.n	8006794 <_sungetc_r+0x8>
 80067d0:	6921      	ldr	r1, [r4, #16]
 80067d2:	6822      	ldr	r2, [r4, #0]
 80067d4:	b141      	cbz	r1, 80067e8 <_sungetc_r+0x5c>
 80067d6:	4291      	cmp	r1, r2
 80067d8:	d206      	bcs.n	80067e8 <_sungetc_r+0x5c>
 80067da:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 80067de:	42a9      	cmp	r1, r5
 80067e0:	d102      	bne.n	80067e8 <_sungetc_r+0x5c>
 80067e2:	3a01      	subs	r2, #1
 80067e4:	6022      	str	r2, [r4, #0]
 80067e6:	e7ea      	b.n	80067be <_sungetc_r+0x32>
 80067e8:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 80067ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80067f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80067f2:	2303      	movs	r3, #3
 80067f4:	63a3      	str	r3, [r4, #56]	@ 0x38
 80067f6:	4623      	mov	r3, r4
 80067f8:	f803 5f46 	strb.w	r5, [r3, #70]!
 80067fc:	6023      	str	r3, [r4, #0]
 80067fe:	2301      	movs	r3, #1
 8006800:	e7de      	b.n	80067c0 <_sungetc_r+0x34>

08006802 <__ssrefill_r>:
 8006802:	b510      	push	{r4, lr}
 8006804:	460c      	mov	r4, r1
 8006806:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8006808:	b169      	cbz	r1, 8006826 <__ssrefill_r+0x24>
 800680a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800680e:	4299      	cmp	r1, r3
 8006810:	d001      	beq.n	8006816 <__ssrefill_r+0x14>
 8006812:	f7ff fd6b 	bl	80062ec <_free_r>
 8006816:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006818:	6063      	str	r3, [r4, #4]
 800681a:	2000      	movs	r0, #0
 800681c:	6360      	str	r0, [r4, #52]	@ 0x34
 800681e:	b113      	cbz	r3, 8006826 <__ssrefill_r+0x24>
 8006820:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006822:	6023      	str	r3, [r4, #0]
 8006824:	bd10      	pop	{r4, pc}
 8006826:	6923      	ldr	r3, [r4, #16]
 8006828:	6023      	str	r3, [r4, #0]
 800682a:	2300      	movs	r3, #0
 800682c:	6063      	str	r3, [r4, #4]
 800682e:	89a3      	ldrh	r3, [r4, #12]
 8006830:	f043 0320 	orr.w	r3, r3, #32
 8006834:	81a3      	strh	r3, [r4, #12]
 8006836:	f04f 30ff 	mov.w	r0, #4294967295
 800683a:	e7f3      	b.n	8006824 <__ssrefill_r+0x22>

0800683c <__ssvfiscanf_r>:
 800683c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006840:	460c      	mov	r4, r1
 8006842:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8006846:	2100      	movs	r1, #0
 8006848:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800684c:	49a5      	ldr	r1, [pc, #660]	@ (8006ae4 <__ssvfiscanf_r+0x2a8>)
 800684e:	91a0      	str	r1, [sp, #640]	@ 0x280
 8006850:	f10d 0804 	add.w	r8, sp, #4
 8006854:	49a4      	ldr	r1, [pc, #656]	@ (8006ae8 <__ssvfiscanf_r+0x2ac>)
 8006856:	4fa5      	ldr	r7, [pc, #660]	@ (8006aec <__ssvfiscanf_r+0x2b0>)
 8006858:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800685c:	4606      	mov	r6, r0
 800685e:	91a1      	str	r1, [sp, #644]	@ 0x284
 8006860:	9300      	str	r3, [sp, #0]
 8006862:	7813      	ldrb	r3, [r2, #0]
 8006864:	2b00      	cmp	r3, #0
 8006866:	f000 8158 	beq.w	8006b1a <__ssvfiscanf_r+0x2de>
 800686a:	5cf9      	ldrb	r1, [r7, r3]
 800686c:	f011 0108 	ands.w	r1, r1, #8
 8006870:	f102 0501 	add.w	r5, r2, #1
 8006874:	d019      	beq.n	80068aa <__ssvfiscanf_r+0x6e>
 8006876:	6863      	ldr	r3, [r4, #4]
 8006878:	2b00      	cmp	r3, #0
 800687a:	dd0f      	ble.n	800689c <__ssvfiscanf_r+0x60>
 800687c:	6823      	ldr	r3, [r4, #0]
 800687e:	781a      	ldrb	r2, [r3, #0]
 8006880:	5cba      	ldrb	r2, [r7, r2]
 8006882:	0712      	lsls	r2, r2, #28
 8006884:	d401      	bmi.n	800688a <__ssvfiscanf_r+0x4e>
 8006886:	462a      	mov	r2, r5
 8006888:	e7eb      	b.n	8006862 <__ssvfiscanf_r+0x26>
 800688a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800688c:	3201      	adds	r2, #1
 800688e:	9245      	str	r2, [sp, #276]	@ 0x114
 8006890:	6862      	ldr	r2, [r4, #4]
 8006892:	3301      	adds	r3, #1
 8006894:	3a01      	subs	r2, #1
 8006896:	6062      	str	r2, [r4, #4]
 8006898:	6023      	str	r3, [r4, #0]
 800689a:	e7ec      	b.n	8006876 <__ssvfiscanf_r+0x3a>
 800689c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800689e:	4621      	mov	r1, r4
 80068a0:	4630      	mov	r0, r6
 80068a2:	4798      	blx	r3
 80068a4:	2800      	cmp	r0, #0
 80068a6:	d0e9      	beq.n	800687c <__ssvfiscanf_r+0x40>
 80068a8:	e7ed      	b.n	8006886 <__ssvfiscanf_r+0x4a>
 80068aa:	2b25      	cmp	r3, #37	@ 0x25
 80068ac:	d012      	beq.n	80068d4 <__ssvfiscanf_r+0x98>
 80068ae:	4699      	mov	r9, r3
 80068b0:	6863      	ldr	r3, [r4, #4]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	f340 8093 	ble.w	80069de <__ssvfiscanf_r+0x1a2>
 80068b8:	6822      	ldr	r2, [r4, #0]
 80068ba:	7813      	ldrb	r3, [r2, #0]
 80068bc:	454b      	cmp	r3, r9
 80068be:	f040 812c 	bne.w	8006b1a <__ssvfiscanf_r+0x2de>
 80068c2:	6863      	ldr	r3, [r4, #4]
 80068c4:	3b01      	subs	r3, #1
 80068c6:	6063      	str	r3, [r4, #4]
 80068c8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80068ca:	3201      	adds	r2, #1
 80068cc:	3301      	adds	r3, #1
 80068ce:	6022      	str	r2, [r4, #0]
 80068d0:	9345      	str	r3, [sp, #276]	@ 0x114
 80068d2:	e7d8      	b.n	8006886 <__ssvfiscanf_r+0x4a>
 80068d4:	9141      	str	r1, [sp, #260]	@ 0x104
 80068d6:	9143      	str	r1, [sp, #268]	@ 0x10c
 80068d8:	7853      	ldrb	r3, [r2, #1]
 80068da:	2b2a      	cmp	r3, #42	@ 0x2a
 80068dc:	bf02      	ittt	eq
 80068de:	2310      	moveq	r3, #16
 80068e0:	1c95      	addeq	r5, r2, #2
 80068e2:	9341      	streq	r3, [sp, #260]	@ 0x104
 80068e4:	220a      	movs	r2, #10
 80068e6:	46a9      	mov	r9, r5
 80068e8:	f819 1b01 	ldrb.w	r1, [r9], #1
 80068ec:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80068f0:	2b09      	cmp	r3, #9
 80068f2:	d91e      	bls.n	8006932 <__ssvfiscanf_r+0xf6>
 80068f4:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8006af0 <__ssvfiscanf_r+0x2b4>
 80068f8:	2203      	movs	r2, #3
 80068fa:	4650      	mov	r0, sl
 80068fc:	f7f9 fc70 	bl	80001e0 <memchr>
 8006900:	b138      	cbz	r0, 8006912 <__ssvfiscanf_r+0xd6>
 8006902:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006904:	eba0 000a 	sub.w	r0, r0, sl
 8006908:	2301      	movs	r3, #1
 800690a:	4083      	lsls	r3, r0
 800690c:	4313      	orrs	r3, r2
 800690e:	9341      	str	r3, [sp, #260]	@ 0x104
 8006910:	464d      	mov	r5, r9
 8006912:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006916:	2b78      	cmp	r3, #120	@ 0x78
 8006918:	d806      	bhi.n	8006928 <__ssvfiscanf_r+0xec>
 800691a:	2b57      	cmp	r3, #87	@ 0x57
 800691c:	d810      	bhi.n	8006940 <__ssvfiscanf_r+0x104>
 800691e:	2b25      	cmp	r3, #37	@ 0x25
 8006920:	d0c5      	beq.n	80068ae <__ssvfiscanf_r+0x72>
 8006922:	d857      	bhi.n	80069d4 <__ssvfiscanf_r+0x198>
 8006924:	2b00      	cmp	r3, #0
 8006926:	d065      	beq.n	80069f4 <__ssvfiscanf_r+0x1b8>
 8006928:	2303      	movs	r3, #3
 800692a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800692c:	230a      	movs	r3, #10
 800692e:	9342      	str	r3, [sp, #264]	@ 0x108
 8006930:	e078      	b.n	8006a24 <__ssvfiscanf_r+0x1e8>
 8006932:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8006934:	fb02 1103 	mla	r1, r2, r3, r1
 8006938:	3930      	subs	r1, #48	@ 0x30
 800693a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800693c:	464d      	mov	r5, r9
 800693e:	e7d2      	b.n	80068e6 <__ssvfiscanf_r+0xaa>
 8006940:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8006944:	2a20      	cmp	r2, #32
 8006946:	d8ef      	bhi.n	8006928 <__ssvfiscanf_r+0xec>
 8006948:	a101      	add	r1, pc, #4	@ (adr r1, 8006950 <__ssvfiscanf_r+0x114>)
 800694a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800694e:	bf00      	nop
 8006950:	08006a03 	.word	0x08006a03
 8006954:	08006929 	.word	0x08006929
 8006958:	08006929 	.word	0x08006929
 800695c:	08006a5d 	.word	0x08006a5d
 8006960:	08006929 	.word	0x08006929
 8006964:	08006929 	.word	0x08006929
 8006968:	08006929 	.word	0x08006929
 800696c:	08006929 	.word	0x08006929
 8006970:	08006929 	.word	0x08006929
 8006974:	08006929 	.word	0x08006929
 8006978:	08006929 	.word	0x08006929
 800697c:	08006a73 	.word	0x08006a73
 8006980:	08006a59 	.word	0x08006a59
 8006984:	080069db 	.word	0x080069db
 8006988:	080069db 	.word	0x080069db
 800698c:	080069db 	.word	0x080069db
 8006990:	08006929 	.word	0x08006929
 8006994:	08006a15 	.word	0x08006a15
 8006998:	08006929 	.word	0x08006929
 800699c:	08006929 	.word	0x08006929
 80069a0:	08006929 	.word	0x08006929
 80069a4:	08006929 	.word	0x08006929
 80069a8:	08006a83 	.word	0x08006a83
 80069ac:	08006a1d 	.word	0x08006a1d
 80069b0:	080069fb 	.word	0x080069fb
 80069b4:	08006929 	.word	0x08006929
 80069b8:	08006929 	.word	0x08006929
 80069bc:	08006a7f 	.word	0x08006a7f
 80069c0:	08006929 	.word	0x08006929
 80069c4:	08006a59 	.word	0x08006a59
 80069c8:	08006929 	.word	0x08006929
 80069cc:	08006929 	.word	0x08006929
 80069d0:	08006a03 	.word	0x08006a03
 80069d4:	3b45      	subs	r3, #69	@ 0x45
 80069d6:	2b02      	cmp	r3, #2
 80069d8:	d8a6      	bhi.n	8006928 <__ssvfiscanf_r+0xec>
 80069da:	2305      	movs	r3, #5
 80069dc:	e021      	b.n	8006a22 <__ssvfiscanf_r+0x1e6>
 80069de:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80069e0:	4621      	mov	r1, r4
 80069e2:	4630      	mov	r0, r6
 80069e4:	4798      	blx	r3
 80069e6:	2800      	cmp	r0, #0
 80069e8:	f43f af66 	beq.w	80068b8 <__ssvfiscanf_r+0x7c>
 80069ec:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80069ee:	2800      	cmp	r0, #0
 80069f0:	f040 808b 	bne.w	8006b0a <__ssvfiscanf_r+0x2ce>
 80069f4:	f04f 30ff 	mov.w	r0, #4294967295
 80069f8:	e08b      	b.n	8006b12 <__ssvfiscanf_r+0x2d6>
 80069fa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80069fc:	f042 0220 	orr.w	r2, r2, #32
 8006a00:	9241      	str	r2, [sp, #260]	@ 0x104
 8006a02:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006a04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a08:	9241      	str	r2, [sp, #260]	@ 0x104
 8006a0a:	2210      	movs	r2, #16
 8006a0c:	2b6e      	cmp	r3, #110	@ 0x6e
 8006a0e:	9242      	str	r2, [sp, #264]	@ 0x108
 8006a10:	d902      	bls.n	8006a18 <__ssvfiscanf_r+0x1dc>
 8006a12:	e005      	b.n	8006a20 <__ssvfiscanf_r+0x1e4>
 8006a14:	2300      	movs	r3, #0
 8006a16:	9342      	str	r3, [sp, #264]	@ 0x108
 8006a18:	2303      	movs	r3, #3
 8006a1a:	e002      	b.n	8006a22 <__ssvfiscanf_r+0x1e6>
 8006a1c:	2308      	movs	r3, #8
 8006a1e:	9342      	str	r3, [sp, #264]	@ 0x108
 8006a20:	2304      	movs	r3, #4
 8006a22:	9347      	str	r3, [sp, #284]	@ 0x11c
 8006a24:	6863      	ldr	r3, [r4, #4]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	dd39      	ble.n	8006a9e <__ssvfiscanf_r+0x262>
 8006a2a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006a2c:	0659      	lsls	r1, r3, #25
 8006a2e:	d404      	bmi.n	8006a3a <__ssvfiscanf_r+0x1fe>
 8006a30:	6823      	ldr	r3, [r4, #0]
 8006a32:	781a      	ldrb	r2, [r3, #0]
 8006a34:	5cba      	ldrb	r2, [r7, r2]
 8006a36:	0712      	lsls	r2, r2, #28
 8006a38:	d438      	bmi.n	8006aac <__ssvfiscanf_r+0x270>
 8006a3a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8006a3c:	2b02      	cmp	r3, #2
 8006a3e:	dc47      	bgt.n	8006ad0 <__ssvfiscanf_r+0x294>
 8006a40:	466b      	mov	r3, sp
 8006a42:	4622      	mov	r2, r4
 8006a44:	a941      	add	r1, sp, #260	@ 0x104
 8006a46:	4630      	mov	r0, r6
 8006a48:	f000 fb3c 	bl	80070c4 <_scanf_chars>
 8006a4c:	2801      	cmp	r0, #1
 8006a4e:	d064      	beq.n	8006b1a <__ssvfiscanf_r+0x2de>
 8006a50:	2802      	cmp	r0, #2
 8006a52:	f47f af18 	bne.w	8006886 <__ssvfiscanf_r+0x4a>
 8006a56:	e7c9      	b.n	80069ec <__ssvfiscanf_r+0x1b0>
 8006a58:	220a      	movs	r2, #10
 8006a5a:	e7d7      	b.n	8006a0c <__ssvfiscanf_r+0x1d0>
 8006a5c:	4629      	mov	r1, r5
 8006a5e:	4640      	mov	r0, r8
 8006a60:	f000 fd8c 	bl	800757c <__sccl>
 8006a64:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006a66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a6a:	9341      	str	r3, [sp, #260]	@ 0x104
 8006a6c:	4605      	mov	r5, r0
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e7d7      	b.n	8006a22 <__ssvfiscanf_r+0x1e6>
 8006a72:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006a74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a78:	9341      	str	r3, [sp, #260]	@ 0x104
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	e7d1      	b.n	8006a22 <__ssvfiscanf_r+0x1e6>
 8006a7e:	2302      	movs	r3, #2
 8006a80:	e7cf      	b.n	8006a22 <__ssvfiscanf_r+0x1e6>
 8006a82:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8006a84:	06c3      	lsls	r3, r0, #27
 8006a86:	f53f aefe 	bmi.w	8006886 <__ssvfiscanf_r+0x4a>
 8006a8a:	9b00      	ldr	r3, [sp, #0]
 8006a8c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006a8e:	1d19      	adds	r1, r3, #4
 8006a90:	9100      	str	r1, [sp, #0]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	07c0      	lsls	r0, r0, #31
 8006a96:	bf4c      	ite	mi
 8006a98:	801a      	strhmi	r2, [r3, #0]
 8006a9a:	601a      	strpl	r2, [r3, #0]
 8006a9c:	e6f3      	b.n	8006886 <__ssvfiscanf_r+0x4a>
 8006a9e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006aa0:	4621      	mov	r1, r4
 8006aa2:	4630      	mov	r0, r6
 8006aa4:	4798      	blx	r3
 8006aa6:	2800      	cmp	r0, #0
 8006aa8:	d0bf      	beq.n	8006a2a <__ssvfiscanf_r+0x1ee>
 8006aaa:	e79f      	b.n	80069ec <__ssvfiscanf_r+0x1b0>
 8006aac:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006aae:	3201      	adds	r2, #1
 8006ab0:	9245      	str	r2, [sp, #276]	@ 0x114
 8006ab2:	6862      	ldr	r2, [r4, #4]
 8006ab4:	3a01      	subs	r2, #1
 8006ab6:	2a00      	cmp	r2, #0
 8006ab8:	6062      	str	r2, [r4, #4]
 8006aba:	dd02      	ble.n	8006ac2 <__ssvfiscanf_r+0x286>
 8006abc:	3301      	adds	r3, #1
 8006abe:	6023      	str	r3, [r4, #0]
 8006ac0:	e7b6      	b.n	8006a30 <__ssvfiscanf_r+0x1f4>
 8006ac2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006ac4:	4621      	mov	r1, r4
 8006ac6:	4630      	mov	r0, r6
 8006ac8:	4798      	blx	r3
 8006aca:	2800      	cmp	r0, #0
 8006acc:	d0b0      	beq.n	8006a30 <__ssvfiscanf_r+0x1f4>
 8006ace:	e78d      	b.n	80069ec <__ssvfiscanf_r+0x1b0>
 8006ad0:	2b04      	cmp	r3, #4
 8006ad2:	dc0f      	bgt.n	8006af4 <__ssvfiscanf_r+0x2b8>
 8006ad4:	466b      	mov	r3, sp
 8006ad6:	4622      	mov	r2, r4
 8006ad8:	a941      	add	r1, sp, #260	@ 0x104
 8006ada:	4630      	mov	r0, r6
 8006adc:	f000 fb4c 	bl	8007178 <_scanf_i>
 8006ae0:	e7b4      	b.n	8006a4c <__ssvfiscanf_r+0x210>
 8006ae2:	bf00      	nop
 8006ae4:	0800678d 	.word	0x0800678d
 8006ae8:	08006803 	.word	0x08006803
 8006aec:	08007c75 	.word	0x08007c75
 8006af0:	08007d7b 	.word	0x08007d7b
 8006af4:	4b0a      	ldr	r3, [pc, #40]	@ (8006b20 <__ssvfiscanf_r+0x2e4>)
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	f43f aec5 	beq.w	8006886 <__ssvfiscanf_r+0x4a>
 8006afc:	466b      	mov	r3, sp
 8006afe:	4622      	mov	r2, r4
 8006b00:	a941      	add	r1, sp, #260	@ 0x104
 8006b02:	4630      	mov	r0, r6
 8006b04:	f3af 8000 	nop.w
 8006b08:	e7a0      	b.n	8006a4c <__ssvfiscanf_r+0x210>
 8006b0a:	89a3      	ldrh	r3, [r4, #12]
 8006b0c:	065b      	lsls	r3, r3, #25
 8006b0e:	f53f af71 	bmi.w	80069f4 <__ssvfiscanf_r+0x1b8>
 8006b12:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8006b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b1a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8006b1c:	e7f9      	b.n	8006b12 <__ssvfiscanf_r+0x2d6>
 8006b1e:	bf00      	nop
 8006b20:	00000000 	.word	0x00000000

08006b24 <__sfputc_r>:
 8006b24:	6893      	ldr	r3, [r2, #8]
 8006b26:	3b01      	subs	r3, #1
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	b410      	push	{r4}
 8006b2c:	6093      	str	r3, [r2, #8]
 8006b2e:	da08      	bge.n	8006b42 <__sfputc_r+0x1e>
 8006b30:	6994      	ldr	r4, [r2, #24]
 8006b32:	42a3      	cmp	r3, r4
 8006b34:	db01      	blt.n	8006b3a <__sfputc_r+0x16>
 8006b36:	290a      	cmp	r1, #10
 8006b38:	d103      	bne.n	8006b42 <__sfputc_r+0x1e>
 8006b3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b3e:	f7ff bac4 	b.w	80060ca <__swbuf_r>
 8006b42:	6813      	ldr	r3, [r2, #0]
 8006b44:	1c58      	adds	r0, r3, #1
 8006b46:	6010      	str	r0, [r2, #0]
 8006b48:	7019      	strb	r1, [r3, #0]
 8006b4a:	4608      	mov	r0, r1
 8006b4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b50:	4770      	bx	lr

08006b52 <__sfputs_r>:
 8006b52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b54:	4606      	mov	r6, r0
 8006b56:	460f      	mov	r7, r1
 8006b58:	4614      	mov	r4, r2
 8006b5a:	18d5      	adds	r5, r2, r3
 8006b5c:	42ac      	cmp	r4, r5
 8006b5e:	d101      	bne.n	8006b64 <__sfputs_r+0x12>
 8006b60:	2000      	movs	r0, #0
 8006b62:	e007      	b.n	8006b74 <__sfputs_r+0x22>
 8006b64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b68:	463a      	mov	r2, r7
 8006b6a:	4630      	mov	r0, r6
 8006b6c:	f7ff ffda 	bl	8006b24 <__sfputc_r>
 8006b70:	1c43      	adds	r3, r0, #1
 8006b72:	d1f3      	bne.n	8006b5c <__sfputs_r+0xa>
 8006b74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006b78 <_vfiprintf_r>:
 8006b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b7c:	460d      	mov	r5, r1
 8006b7e:	b09d      	sub	sp, #116	@ 0x74
 8006b80:	4614      	mov	r4, r2
 8006b82:	4698      	mov	r8, r3
 8006b84:	4606      	mov	r6, r0
 8006b86:	b118      	cbz	r0, 8006b90 <_vfiprintf_r+0x18>
 8006b88:	6a03      	ldr	r3, [r0, #32]
 8006b8a:	b90b      	cbnz	r3, 8006b90 <_vfiprintf_r+0x18>
 8006b8c:	f7ff f968 	bl	8005e60 <__sinit>
 8006b90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b92:	07d9      	lsls	r1, r3, #31
 8006b94:	d405      	bmi.n	8006ba2 <_vfiprintf_r+0x2a>
 8006b96:	89ab      	ldrh	r3, [r5, #12]
 8006b98:	059a      	lsls	r2, r3, #22
 8006b9a:	d402      	bmi.n	8006ba2 <_vfiprintf_r+0x2a>
 8006b9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b9e:	f7ff fba2 	bl	80062e6 <__retarget_lock_acquire_recursive>
 8006ba2:	89ab      	ldrh	r3, [r5, #12]
 8006ba4:	071b      	lsls	r3, r3, #28
 8006ba6:	d501      	bpl.n	8006bac <_vfiprintf_r+0x34>
 8006ba8:	692b      	ldr	r3, [r5, #16]
 8006baa:	b99b      	cbnz	r3, 8006bd4 <_vfiprintf_r+0x5c>
 8006bac:	4629      	mov	r1, r5
 8006bae:	4630      	mov	r0, r6
 8006bb0:	f7ff faca 	bl	8006148 <__swsetup_r>
 8006bb4:	b170      	cbz	r0, 8006bd4 <_vfiprintf_r+0x5c>
 8006bb6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006bb8:	07dc      	lsls	r4, r3, #31
 8006bba:	d504      	bpl.n	8006bc6 <_vfiprintf_r+0x4e>
 8006bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc0:	b01d      	add	sp, #116	@ 0x74
 8006bc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bc6:	89ab      	ldrh	r3, [r5, #12]
 8006bc8:	0598      	lsls	r0, r3, #22
 8006bca:	d4f7      	bmi.n	8006bbc <_vfiprintf_r+0x44>
 8006bcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006bce:	f7ff fb8b 	bl	80062e8 <__retarget_lock_release_recursive>
 8006bd2:	e7f3      	b.n	8006bbc <_vfiprintf_r+0x44>
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bd8:	2320      	movs	r3, #32
 8006bda:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006bde:	f8cd 800c 	str.w	r8, [sp, #12]
 8006be2:	2330      	movs	r3, #48	@ 0x30
 8006be4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006d94 <_vfiprintf_r+0x21c>
 8006be8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006bec:	f04f 0901 	mov.w	r9, #1
 8006bf0:	4623      	mov	r3, r4
 8006bf2:	469a      	mov	sl, r3
 8006bf4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bf8:	b10a      	cbz	r2, 8006bfe <_vfiprintf_r+0x86>
 8006bfa:	2a25      	cmp	r2, #37	@ 0x25
 8006bfc:	d1f9      	bne.n	8006bf2 <_vfiprintf_r+0x7a>
 8006bfe:	ebba 0b04 	subs.w	fp, sl, r4
 8006c02:	d00b      	beq.n	8006c1c <_vfiprintf_r+0xa4>
 8006c04:	465b      	mov	r3, fp
 8006c06:	4622      	mov	r2, r4
 8006c08:	4629      	mov	r1, r5
 8006c0a:	4630      	mov	r0, r6
 8006c0c:	f7ff ffa1 	bl	8006b52 <__sfputs_r>
 8006c10:	3001      	adds	r0, #1
 8006c12:	f000 80a7 	beq.w	8006d64 <_vfiprintf_r+0x1ec>
 8006c16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c18:	445a      	add	r2, fp
 8006c1a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c1c:	f89a 3000 	ldrb.w	r3, [sl]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f000 809f 	beq.w	8006d64 <_vfiprintf_r+0x1ec>
 8006c26:	2300      	movs	r3, #0
 8006c28:	f04f 32ff 	mov.w	r2, #4294967295
 8006c2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c30:	f10a 0a01 	add.w	sl, sl, #1
 8006c34:	9304      	str	r3, [sp, #16]
 8006c36:	9307      	str	r3, [sp, #28]
 8006c38:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c3c:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c3e:	4654      	mov	r4, sl
 8006c40:	2205      	movs	r2, #5
 8006c42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c46:	4853      	ldr	r0, [pc, #332]	@ (8006d94 <_vfiprintf_r+0x21c>)
 8006c48:	f7f9 faca 	bl	80001e0 <memchr>
 8006c4c:	9a04      	ldr	r2, [sp, #16]
 8006c4e:	b9d8      	cbnz	r0, 8006c88 <_vfiprintf_r+0x110>
 8006c50:	06d1      	lsls	r1, r2, #27
 8006c52:	bf44      	itt	mi
 8006c54:	2320      	movmi	r3, #32
 8006c56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c5a:	0713      	lsls	r3, r2, #28
 8006c5c:	bf44      	itt	mi
 8006c5e:	232b      	movmi	r3, #43	@ 0x2b
 8006c60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c64:	f89a 3000 	ldrb.w	r3, [sl]
 8006c68:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c6a:	d015      	beq.n	8006c98 <_vfiprintf_r+0x120>
 8006c6c:	9a07      	ldr	r2, [sp, #28]
 8006c6e:	4654      	mov	r4, sl
 8006c70:	2000      	movs	r0, #0
 8006c72:	f04f 0c0a 	mov.w	ip, #10
 8006c76:	4621      	mov	r1, r4
 8006c78:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c7c:	3b30      	subs	r3, #48	@ 0x30
 8006c7e:	2b09      	cmp	r3, #9
 8006c80:	d94b      	bls.n	8006d1a <_vfiprintf_r+0x1a2>
 8006c82:	b1b0      	cbz	r0, 8006cb2 <_vfiprintf_r+0x13a>
 8006c84:	9207      	str	r2, [sp, #28]
 8006c86:	e014      	b.n	8006cb2 <_vfiprintf_r+0x13a>
 8006c88:	eba0 0308 	sub.w	r3, r0, r8
 8006c8c:	fa09 f303 	lsl.w	r3, r9, r3
 8006c90:	4313      	orrs	r3, r2
 8006c92:	9304      	str	r3, [sp, #16]
 8006c94:	46a2      	mov	sl, r4
 8006c96:	e7d2      	b.n	8006c3e <_vfiprintf_r+0xc6>
 8006c98:	9b03      	ldr	r3, [sp, #12]
 8006c9a:	1d19      	adds	r1, r3, #4
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	9103      	str	r1, [sp, #12]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	bfbb      	ittet	lt
 8006ca4:	425b      	neglt	r3, r3
 8006ca6:	f042 0202 	orrlt.w	r2, r2, #2
 8006caa:	9307      	strge	r3, [sp, #28]
 8006cac:	9307      	strlt	r3, [sp, #28]
 8006cae:	bfb8      	it	lt
 8006cb0:	9204      	strlt	r2, [sp, #16]
 8006cb2:	7823      	ldrb	r3, [r4, #0]
 8006cb4:	2b2e      	cmp	r3, #46	@ 0x2e
 8006cb6:	d10a      	bne.n	8006cce <_vfiprintf_r+0x156>
 8006cb8:	7863      	ldrb	r3, [r4, #1]
 8006cba:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cbc:	d132      	bne.n	8006d24 <_vfiprintf_r+0x1ac>
 8006cbe:	9b03      	ldr	r3, [sp, #12]
 8006cc0:	1d1a      	adds	r2, r3, #4
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	9203      	str	r2, [sp, #12]
 8006cc6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006cca:	3402      	adds	r4, #2
 8006ccc:	9305      	str	r3, [sp, #20]
 8006cce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006da4 <_vfiprintf_r+0x22c>
 8006cd2:	7821      	ldrb	r1, [r4, #0]
 8006cd4:	2203      	movs	r2, #3
 8006cd6:	4650      	mov	r0, sl
 8006cd8:	f7f9 fa82 	bl	80001e0 <memchr>
 8006cdc:	b138      	cbz	r0, 8006cee <_vfiprintf_r+0x176>
 8006cde:	9b04      	ldr	r3, [sp, #16]
 8006ce0:	eba0 000a 	sub.w	r0, r0, sl
 8006ce4:	2240      	movs	r2, #64	@ 0x40
 8006ce6:	4082      	lsls	r2, r0
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	3401      	adds	r4, #1
 8006cec:	9304      	str	r3, [sp, #16]
 8006cee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cf2:	4829      	ldr	r0, [pc, #164]	@ (8006d98 <_vfiprintf_r+0x220>)
 8006cf4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006cf8:	2206      	movs	r2, #6
 8006cfa:	f7f9 fa71 	bl	80001e0 <memchr>
 8006cfe:	2800      	cmp	r0, #0
 8006d00:	d03f      	beq.n	8006d82 <_vfiprintf_r+0x20a>
 8006d02:	4b26      	ldr	r3, [pc, #152]	@ (8006d9c <_vfiprintf_r+0x224>)
 8006d04:	bb1b      	cbnz	r3, 8006d4e <_vfiprintf_r+0x1d6>
 8006d06:	9b03      	ldr	r3, [sp, #12]
 8006d08:	3307      	adds	r3, #7
 8006d0a:	f023 0307 	bic.w	r3, r3, #7
 8006d0e:	3308      	adds	r3, #8
 8006d10:	9303      	str	r3, [sp, #12]
 8006d12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d14:	443b      	add	r3, r7
 8006d16:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d18:	e76a      	b.n	8006bf0 <_vfiprintf_r+0x78>
 8006d1a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d1e:	460c      	mov	r4, r1
 8006d20:	2001      	movs	r0, #1
 8006d22:	e7a8      	b.n	8006c76 <_vfiprintf_r+0xfe>
 8006d24:	2300      	movs	r3, #0
 8006d26:	3401      	adds	r4, #1
 8006d28:	9305      	str	r3, [sp, #20]
 8006d2a:	4619      	mov	r1, r3
 8006d2c:	f04f 0c0a 	mov.w	ip, #10
 8006d30:	4620      	mov	r0, r4
 8006d32:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d36:	3a30      	subs	r2, #48	@ 0x30
 8006d38:	2a09      	cmp	r2, #9
 8006d3a:	d903      	bls.n	8006d44 <_vfiprintf_r+0x1cc>
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d0c6      	beq.n	8006cce <_vfiprintf_r+0x156>
 8006d40:	9105      	str	r1, [sp, #20]
 8006d42:	e7c4      	b.n	8006cce <_vfiprintf_r+0x156>
 8006d44:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d48:	4604      	mov	r4, r0
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e7f0      	b.n	8006d30 <_vfiprintf_r+0x1b8>
 8006d4e:	ab03      	add	r3, sp, #12
 8006d50:	9300      	str	r3, [sp, #0]
 8006d52:	462a      	mov	r2, r5
 8006d54:	4b12      	ldr	r3, [pc, #72]	@ (8006da0 <_vfiprintf_r+0x228>)
 8006d56:	a904      	add	r1, sp, #16
 8006d58:	4630      	mov	r0, r6
 8006d5a:	f3af 8000 	nop.w
 8006d5e:	4607      	mov	r7, r0
 8006d60:	1c78      	adds	r0, r7, #1
 8006d62:	d1d6      	bne.n	8006d12 <_vfiprintf_r+0x19a>
 8006d64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d66:	07d9      	lsls	r1, r3, #31
 8006d68:	d405      	bmi.n	8006d76 <_vfiprintf_r+0x1fe>
 8006d6a:	89ab      	ldrh	r3, [r5, #12]
 8006d6c:	059a      	lsls	r2, r3, #22
 8006d6e:	d402      	bmi.n	8006d76 <_vfiprintf_r+0x1fe>
 8006d70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d72:	f7ff fab9 	bl	80062e8 <__retarget_lock_release_recursive>
 8006d76:	89ab      	ldrh	r3, [r5, #12]
 8006d78:	065b      	lsls	r3, r3, #25
 8006d7a:	f53f af1f 	bmi.w	8006bbc <_vfiprintf_r+0x44>
 8006d7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d80:	e71e      	b.n	8006bc0 <_vfiprintf_r+0x48>
 8006d82:	ab03      	add	r3, sp, #12
 8006d84:	9300      	str	r3, [sp, #0]
 8006d86:	462a      	mov	r2, r5
 8006d88:	4b05      	ldr	r3, [pc, #20]	@ (8006da0 <_vfiprintf_r+0x228>)
 8006d8a:	a904      	add	r1, sp, #16
 8006d8c:	4630      	mov	r0, r6
 8006d8e:	f000 f879 	bl	8006e84 <_printf_i>
 8006d92:	e7e4      	b.n	8006d5e <_vfiprintf_r+0x1e6>
 8006d94:	08007d75 	.word	0x08007d75
 8006d98:	08007d7f 	.word	0x08007d7f
 8006d9c:	00000000 	.word	0x00000000
 8006da0:	08006b53 	.word	0x08006b53
 8006da4:	08007d7b 	.word	0x08007d7b

08006da8 <_printf_common>:
 8006da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dac:	4616      	mov	r6, r2
 8006dae:	4698      	mov	r8, r3
 8006db0:	688a      	ldr	r2, [r1, #8]
 8006db2:	690b      	ldr	r3, [r1, #16]
 8006db4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006db8:	4293      	cmp	r3, r2
 8006dba:	bfb8      	it	lt
 8006dbc:	4613      	movlt	r3, r2
 8006dbe:	6033      	str	r3, [r6, #0]
 8006dc0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006dc4:	4607      	mov	r7, r0
 8006dc6:	460c      	mov	r4, r1
 8006dc8:	b10a      	cbz	r2, 8006dce <_printf_common+0x26>
 8006dca:	3301      	adds	r3, #1
 8006dcc:	6033      	str	r3, [r6, #0]
 8006dce:	6823      	ldr	r3, [r4, #0]
 8006dd0:	0699      	lsls	r1, r3, #26
 8006dd2:	bf42      	ittt	mi
 8006dd4:	6833      	ldrmi	r3, [r6, #0]
 8006dd6:	3302      	addmi	r3, #2
 8006dd8:	6033      	strmi	r3, [r6, #0]
 8006dda:	6825      	ldr	r5, [r4, #0]
 8006ddc:	f015 0506 	ands.w	r5, r5, #6
 8006de0:	d106      	bne.n	8006df0 <_printf_common+0x48>
 8006de2:	f104 0a19 	add.w	sl, r4, #25
 8006de6:	68e3      	ldr	r3, [r4, #12]
 8006de8:	6832      	ldr	r2, [r6, #0]
 8006dea:	1a9b      	subs	r3, r3, r2
 8006dec:	42ab      	cmp	r3, r5
 8006dee:	dc26      	bgt.n	8006e3e <_printf_common+0x96>
 8006df0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006df4:	6822      	ldr	r2, [r4, #0]
 8006df6:	3b00      	subs	r3, #0
 8006df8:	bf18      	it	ne
 8006dfa:	2301      	movne	r3, #1
 8006dfc:	0692      	lsls	r2, r2, #26
 8006dfe:	d42b      	bmi.n	8006e58 <_printf_common+0xb0>
 8006e00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006e04:	4641      	mov	r1, r8
 8006e06:	4638      	mov	r0, r7
 8006e08:	47c8      	blx	r9
 8006e0a:	3001      	adds	r0, #1
 8006e0c:	d01e      	beq.n	8006e4c <_printf_common+0xa4>
 8006e0e:	6823      	ldr	r3, [r4, #0]
 8006e10:	6922      	ldr	r2, [r4, #16]
 8006e12:	f003 0306 	and.w	r3, r3, #6
 8006e16:	2b04      	cmp	r3, #4
 8006e18:	bf02      	ittt	eq
 8006e1a:	68e5      	ldreq	r5, [r4, #12]
 8006e1c:	6833      	ldreq	r3, [r6, #0]
 8006e1e:	1aed      	subeq	r5, r5, r3
 8006e20:	68a3      	ldr	r3, [r4, #8]
 8006e22:	bf0c      	ite	eq
 8006e24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e28:	2500      	movne	r5, #0
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	bfc4      	itt	gt
 8006e2e:	1a9b      	subgt	r3, r3, r2
 8006e30:	18ed      	addgt	r5, r5, r3
 8006e32:	2600      	movs	r6, #0
 8006e34:	341a      	adds	r4, #26
 8006e36:	42b5      	cmp	r5, r6
 8006e38:	d11a      	bne.n	8006e70 <_printf_common+0xc8>
 8006e3a:	2000      	movs	r0, #0
 8006e3c:	e008      	b.n	8006e50 <_printf_common+0xa8>
 8006e3e:	2301      	movs	r3, #1
 8006e40:	4652      	mov	r2, sl
 8006e42:	4641      	mov	r1, r8
 8006e44:	4638      	mov	r0, r7
 8006e46:	47c8      	blx	r9
 8006e48:	3001      	adds	r0, #1
 8006e4a:	d103      	bne.n	8006e54 <_printf_common+0xac>
 8006e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e54:	3501      	adds	r5, #1
 8006e56:	e7c6      	b.n	8006de6 <_printf_common+0x3e>
 8006e58:	18e1      	adds	r1, r4, r3
 8006e5a:	1c5a      	adds	r2, r3, #1
 8006e5c:	2030      	movs	r0, #48	@ 0x30
 8006e5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006e62:	4422      	add	r2, r4
 8006e64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006e68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006e6c:	3302      	adds	r3, #2
 8006e6e:	e7c7      	b.n	8006e00 <_printf_common+0x58>
 8006e70:	2301      	movs	r3, #1
 8006e72:	4622      	mov	r2, r4
 8006e74:	4641      	mov	r1, r8
 8006e76:	4638      	mov	r0, r7
 8006e78:	47c8      	blx	r9
 8006e7a:	3001      	adds	r0, #1
 8006e7c:	d0e6      	beq.n	8006e4c <_printf_common+0xa4>
 8006e7e:	3601      	adds	r6, #1
 8006e80:	e7d9      	b.n	8006e36 <_printf_common+0x8e>
	...

08006e84 <_printf_i>:
 8006e84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e88:	7e0f      	ldrb	r7, [r1, #24]
 8006e8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006e8c:	2f78      	cmp	r7, #120	@ 0x78
 8006e8e:	4691      	mov	r9, r2
 8006e90:	4680      	mov	r8, r0
 8006e92:	460c      	mov	r4, r1
 8006e94:	469a      	mov	sl, r3
 8006e96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006e9a:	d807      	bhi.n	8006eac <_printf_i+0x28>
 8006e9c:	2f62      	cmp	r7, #98	@ 0x62
 8006e9e:	d80a      	bhi.n	8006eb6 <_printf_i+0x32>
 8006ea0:	2f00      	cmp	r7, #0
 8006ea2:	f000 80d2 	beq.w	800704a <_printf_i+0x1c6>
 8006ea6:	2f58      	cmp	r7, #88	@ 0x58
 8006ea8:	f000 80b9 	beq.w	800701e <_printf_i+0x19a>
 8006eac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006eb0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006eb4:	e03a      	b.n	8006f2c <_printf_i+0xa8>
 8006eb6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006eba:	2b15      	cmp	r3, #21
 8006ebc:	d8f6      	bhi.n	8006eac <_printf_i+0x28>
 8006ebe:	a101      	add	r1, pc, #4	@ (adr r1, 8006ec4 <_printf_i+0x40>)
 8006ec0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ec4:	08006f1d 	.word	0x08006f1d
 8006ec8:	08006f31 	.word	0x08006f31
 8006ecc:	08006ead 	.word	0x08006ead
 8006ed0:	08006ead 	.word	0x08006ead
 8006ed4:	08006ead 	.word	0x08006ead
 8006ed8:	08006ead 	.word	0x08006ead
 8006edc:	08006f31 	.word	0x08006f31
 8006ee0:	08006ead 	.word	0x08006ead
 8006ee4:	08006ead 	.word	0x08006ead
 8006ee8:	08006ead 	.word	0x08006ead
 8006eec:	08006ead 	.word	0x08006ead
 8006ef0:	08007031 	.word	0x08007031
 8006ef4:	08006f5b 	.word	0x08006f5b
 8006ef8:	08006feb 	.word	0x08006feb
 8006efc:	08006ead 	.word	0x08006ead
 8006f00:	08006ead 	.word	0x08006ead
 8006f04:	08007053 	.word	0x08007053
 8006f08:	08006ead 	.word	0x08006ead
 8006f0c:	08006f5b 	.word	0x08006f5b
 8006f10:	08006ead 	.word	0x08006ead
 8006f14:	08006ead 	.word	0x08006ead
 8006f18:	08006ff3 	.word	0x08006ff3
 8006f1c:	6833      	ldr	r3, [r6, #0]
 8006f1e:	1d1a      	adds	r2, r3, #4
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	6032      	str	r2, [r6, #0]
 8006f24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e09d      	b.n	800706c <_printf_i+0x1e8>
 8006f30:	6833      	ldr	r3, [r6, #0]
 8006f32:	6820      	ldr	r0, [r4, #0]
 8006f34:	1d19      	adds	r1, r3, #4
 8006f36:	6031      	str	r1, [r6, #0]
 8006f38:	0606      	lsls	r6, r0, #24
 8006f3a:	d501      	bpl.n	8006f40 <_printf_i+0xbc>
 8006f3c:	681d      	ldr	r5, [r3, #0]
 8006f3e:	e003      	b.n	8006f48 <_printf_i+0xc4>
 8006f40:	0645      	lsls	r5, r0, #25
 8006f42:	d5fb      	bpl.n	8006f3c <_printf_i+0xb8>
 8006f44:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006f48:	2d00      	cmp	r5, #0
 8006f4a:	da03      	bge.n	8006f54 <_printf_i+0xd0>
 8006f4c:	232d      	movs	r3, #45	@ 0x2d
 8006f4e:	426d      	negs	r5, r5
 8006f50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f54:	4859      	ldr	r0, [pc, #356]	@ (80070bc <_printf_i+0x238>)
 8006f56:	230a      	movs	r3, #10
 8006f58:	e011      	b.n	8006f7e <_printf_i+0xfa>
 8006f5a:	6821      	ldr	r1, [r4, #0]
 8006f5c:	6833      	ldr	r3, [r6, #0]
 8006f5e:	0608      	lsls	r0, r1, #24
 8006f60:	f853 5b04 	ldr.w	r5, [r3], #4
 8006f64:	d402      	bmi.n	8006f6c <_printf_i+0xe8>
 8006f66:	0649      	lsls	r1, r1, #25
 8006f68:	bf48      	it	mi
 8006f6a:	b2ad      	uxthmi	r5, r5
 8006f6c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006f6e:	4853      	ldr	r0, [pc, #332]	@ (80070bc <_printf_i+0x238>)
 8006f70:	6033      	str	r3, [r6, #0]
 8006f72:	bf14      	ite	ne
 8006f74:	230a      	movne	r3, #10
 8006f76:	2308      	moveq	r3, #8
 8006f78:	2100      	movs	r1, #0
 8006f7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006f7e:	6866      	ldr	r6, [r4, #4]
 8006f80:	60a6      	str	r6, [r4, #8]
 8006f82:	2e00      	cmp	r6, #0
 8006f84:	bfa2      	ittt	ge
 8006f86:	6821      	ldrge	r1, [r4, #0]
 8006f88:	f021 0104 	bicge.w	r1, r1, #4
 8006f8c:	6021      	strge	r1, [r4, #0]
 8006f8e:	b90d      	cbnz	r5, 8006f94 <_printf_i+0x110>
 8006f90:	2e00      	cmp	r6, #0
 8006f92:	d04b      	beq.n	800702c <_printf_i+0x1a8>
 8006f94:	4616      	mov	r6, r2
 8006f96:	fbb5 f1f3 	udiv	r1, r5, r3
 8006f9a:	fb03 5711 	mls	r7, r3, r1, r5
 8006f9e:	5dc7      	ldrb	r7, [r0, r7]
 8006fa0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006fa4:	462f      	mov	r7, r5
 8006fa6:	42bb      	cmp	r3, r7
 8006fa8:	460d      	mov	r5, r1
 8006faa:	d9f4      	bls.n	8006f96 <_printf_i+0x112>
 8006fac:	2b08      	cmp	r3, #8
 8006fae:	d10b      	bne.n	8006fc8 <_printf_i+0x144>
 8006fb0:	6823      	ldr	r3, [r4, #0]
 8006fb2:	07df      	lsls	r7, r3, #31
 8006fb4:	d508      	bpl.n	8006fc8 <_printf_i+0x144>
 8006fb6:	6923      	ldr	r3, [r4, #16]
 8006fb8:	6861      	ldr	r1, [r4, #4]
 8006fba:	4299      	cmp	r1, r3
 8006fbc:	bfde      	ittt	le
 8006fbe:	2330      	movle	r3, #48	@ 0x30
 8006fc0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006fc4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006fc8:	1b92      	subs	r2, r2, r6
 8006fca:	6122      	str	r2, [r4, #16]
 8006fcc:	f8cd a000 	str.w	sl, [sp]
 8006fd0:	464b      	mov	r3, r9
 8006fd2:	aa03      	add	r2, sp, #12
 8006fd4:	4621      	mov	r1, r4
 8006fd6:	4640      	mov	r0, r8
 8006fd8:	f7ff fee6 	bl	8006da8 <_printf_common>
 8006fdc:	3001      	adds	r0, #1
 8006fde:	d14a      	bne.n	8007076 <_printf_i+0x1f2>
 8006fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8006fe4:	b004      	add	sp, #16
 8006fe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fea:	6823      	ldr	r3, [r4, #0]
 8006fec:	f043 0320 	orr.w	r3, r3, #32
 8006ff0:	6023      	str	r3, [r4, #0]
 8006ff2:	4833      	ldr	r0, [pc, #204]	@ (80070c0 <_printf_i+0x23c>)
 8006ff4:	2778      	movs	r7, #120	@ 0x78
 8006ff6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006ffa:	6823      	ldr	r3, [r4, #0]
 8006ffc:	6831      	ldr	r1, [r6, #0]
 8006ffe:	061f      	lsls	r7, r3, #24
 8007000:	f851 5b04 	ldr.w	r5, [r1], #4
 8007004:	d402      	bmi.n	800700c <_printf_i+0x188>
 8007006:	065f      	lsls	r7, r3, #25
 8007008:	bf48      	it	mi
 800700a:	b2ad      	uxthmi	r5, r5
 800700c:	6031      	str	r1, [r6, #0]
 800700e:	07d9      	lsls	r1, r3, #31
 8007010:	bf44      	itt	mi
 8007012:	f043 0320 	orrmi.w	r3, r3, #32
 8007016:	6023      	strmi	r3, [r4, #0]
 8007018:	b11d      	cbz	r5, 8007022 <_printf_i+0x19e>
 800701a:	2310      	movs	r3, #16
 800701c:	e7ac      	b.n	8006f78 <_printf_i+0xf4>
 800701e:	4827      	ldr	r0, [pc, #156]	@ (80070bc <_printf_i+0x238>)
 8007020:	e7e9      	b.n	8006ff6 <_printf_i+0x172>
 8007022:	6823      	ldr	r3, [r4, #0]
 8007024:	f023 0320 	bic.w	r3, r3, #32
 8007028:	6023      	str	r3, [r4, #0]
 800702a:	e7f6      	b.n	800701a <_printf_i+0x196>
 800702c:	4616      	mov	r6, r2
 800702e:	e7bd      	b.n	8006fac <_printf_i+0x128>
 8007030:	6833      	ldr	r3, [r6, #0]
 8007032:	6825      	ldr	r5, [r4, #0]
 8007034:	6961      	ldr	r1, [r4, #20]
 8007036:	1d18      	adds	r0, r3, #4
 8007038:	6030      	str	r0, [r6, #0]
 800703a:	062e      	lsls	r6, r5, #24
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	d501      	bpl.n	8007044 <_printf_i+0x1c0>
 8007040:	6019      	str	r1, [r3, #0]
 8007042:	e002      	b.n	800704a <_printf_i+0x1c6>
 8007044:	0668      	lsls	r0, r5, #25
 8007046:	d5fb      	bpl.n	8007040 <_printf_i+0x1bc>
 8007048:	8019      	strh	r1, [r3, #0]
 800704a:	2300      	movs	r3, #0
 800704c:	6123      	str	r3, [r4, #16]
 800704e:	4616      	mov	r6, r2
 8007050:	e7bc      	b.n	8006fcc <_printf_i+0x148>
 8007052:	6833      	ldr	r3, [r6, #0]
 8007054:	1d1a      	adds	r2, r3, #4
 8007056:	6032      	str	r2, [r6, #0]
 8007058:	681e      	ldr	r6, [r3, #0]
 800705a:	6862      	ldr	r2, [r4, #4]
 800705c:	2100      	movs	r1, #0
 800705e:	4630      	mov	r0, r6
 8007060:	f7f9 f8be 	bl	80001e0 <memchr>
 8007064:	b108      	cbz	r0, 800706a <_printf_i+0x1e6>
 8007066:	1b80      	subs	r0, r0, r6
 8007068:	6060      	str	r0, [r4, #4]
 800706a:	6863      	ldr	r3, [r4, #4]
 800706c:	6123      	str	r3, [r4, #16]
 800706e:	2300      	movs	r3, #0
 8007070:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007074:	e7aa      	b.n	8006fcc <_printf_i+0x148>
 8007076:	6923      	ldr	r3, [r4, #16]
 8007078:	4632      	mov	r2, r6
 800707a:	4649      	mov	r1, r9
 800707c:	4640      	mov	r0, r8
 800707e:	47d0      	blx	sl
 8007080:	3001      	adds	r0, #1
 8007082:	d0ad      	beq.n	8006fe0 <_printf_i+0x15c>
 8007084:	6823      	ldr	r3, [r4, #0]
 8007086:	079b      	lsls	r3, r3, #30
 8007088:	d413      	bmi.n	80070b2 <_printf_i+0x22e>
 800708a:	68e0      	ldr	r0, [r4, #12]
 800708c:	9b03      	ldr	r3, [sp, #12]
 800708e:	4298      	cmp	r0, r3
 8007090:	bfb8      	it	lt
 8007092:	4618      	movlt	r0, r3
 8007094:	e7a6      	b.n	8006fe4 <_printf_i+0x160>
 8007096:	2301      	movs	r3, #1
 8007098:	4632      	mov	r2, r6
 800709a:	4649      	mov	r1, r9
 800709c:	4640      	mov	r0, r8
 800709e:	47d0      	blx	sl
 80070a0:	3001      	adds	r0, #1
 80070a2:	d09d      	beq.n	8006fe0 <_printf_i+0x15c>
 80070a4:	3501      	adds	r5, #1
 80070a6:	68e3      	ldr	r3, [r4, #12]
 80070a8:	9903      	ldr	r1, [sp, #12]
 80070aa:	1a5b      	subs	r3, r3, r1
 80070ac:	42ab      	cmp	r3, r5
 80070ae:	dcf2      	bgt.n	8007096 <_printf_i+0x212>
 80070b0:	e7eb      	b.n	800708a <_printf_i+0x206>
 80070b2:	2500      	movs	r5, #0
 80070b4:	f104 0619 	add.w	r6, r4, #25
 80070b8:	e7f5      	b.n	80070a6 <_printf_i+0x222>
 80070ba:	bf00      	nop
 80070bc:	08007d86 	.word	0x08007d86
 80070c0:	08007d97 	.word	0x08007d97

080070c4 <_scanf_chars>:
 80070c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070c8:	4615      	mov	r5, r2
 80070ca:	688a      	ldr	r2, [r1, #8]
 80070cc:	4680      	mov	r8, r0
 80070ce:	460c      	mov	r4, r1
 80070d0:	b932      	cbnz	r2, 80070e0 <_scanf_chars+0x1c>
 80070d2:	698a      	ldr	r2, [r1, #24]
 80070d4:	2a00      	cmp	r2, #0
 80070d6:	bf14      	ite	ne
 80070d8:	f04f 32ff 	movne.w	r2, #4294967295
 80070dc:	2201      	moveq	r2, #1
 80070de:	608a      	str	r2, [r1, #8]
 80070e0:	6822      	ldr	r2, [r4, #0]
 80070e2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8007174 <_scanf_chars+0xb0>
 80070e6:	06d1      	lsls	r1, r2, #27
 80070e8:	bf5f      	itttt	pl
 80070ea:	681a      	ldrpl	r2, [r3, #0]
 80070ec:	1d11      	addpl	r1, r2, #4
 80070ee:	6019      	strpl	r1, [r3, #0]
 80070f0:	6816      	ldrpl	r6, [r2, #0]
 80070f2:	2700      	movs	r7, #0
 80070f4:	69a0      	ldr	r0, [r4, #24]
 80070f6:	b188      	cbz	r0, 800711c <_scanf_chars+0x58>
 80070f8:	2801      	cmp	r0, #1
 80070fa:	d107      	bne.n	800710c <_scanf_chars+0x48>
 80070fc:	682b      	ldr	r3, [r5, #0]
 80070fe:	781a      	ldrb	r2, [r3, #0]
 8007100:	6963      	ldr	r3, [r4, #20]
 8007102:	5c9b      	ldrb	r3, [r3, r2]
 8007104:	b953      	cbnz	r3, 800711c <_scanf_chars+0x58>
 8007106:	2f00      	cmp	r7, #0
 8007108:	d031      	beq.n	800716e <_scanf_chars+0xaa>
 800710a:	e022      	b.n	8007152 <_scanf_chars+0x8e>
 800710c:	2802      	cmp	r0, #2
 800710e:	d120      	bne.n	8007152 <_scanf_chars+0x8e>
 8007110:	682b      	ldr	r3, [r5, #0]
 8007112:	781b      	ldrb	r3, [r3, #0]
 8007114:	f819 3003 	ldrb.w	r3, [r9, r3]
 8007118:	071b      	lsls	r3, r3, #28
 800711a:	d41a      	bmi.n	8007152 <_scanf_chars+0x8e>
 800711c:	6823      	ldr	r3, [r4, #0]
 800711e:	06da      	lsls	r2, r3, #27
 8007120:	bf5e      	ittt	pl
 8007122:	682b      	ldrpl	r3, [r5, #0]
 8007124:	781b      	ldrbpl	r3, [r3, #0]
 8007126:	f806 3b01 	strbpl.w	r3, [r6], #1
 800712a:	682a      	ldr	r2, [r5, #0]
 800712c:	686b      	ldr	r3, [r5, #4]
 800712e:	3201      	adds	r2, #1
 8007130:	602a      	str	r2, [r5, #0]
 8007132:	68a2      	ldr	r2, [r4, #8]
 8007134:	3b01      	subs	r3, #1
 8007136:	3a01      	subs	r2, #1
 8007138:	606b      	str	r3, [r5, #4]
 800713a:	3701      	adds	r7, #1
 800713c:	60a2      	str	r2, [r4, #8]
 800713e:	b142      	cbz	r2, 8007152 <_scanf_chars+0x8e>
 8007140:	2b00      	cmp	r3, #0
 8007142:	dcd7      	bgt.n	80070f4 <_scanf_chars+0x30>
 8007144:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007148:	4629      	mov	r1, r5
 800714a:	4640      	mov	r0, r8
 800714c:	4798      	blx	r3
 800714e:	2800      	cmp	r0, #0
 8007150:	d0d0      	beq.n	80070f4 <_scanf_chars+0x30>
 8007152:	6823      	ldr	r3, [r4, #0]
 8007154:	f013 0310 	ands.w	r3, r3, #16
 8007158:	d105      	bne.n	8007166 <_scanf_chars+0xa2>
 800715a:	68e2      	ldr	r2, [r4, #12]
 800715c:	3201      	adds	r2, #1
 800715e:	60e2      	str	r2, [r4, #12]
 8007160:	69a2      	ldr	r2, [r4, #24]
 8007162:	b102      	cbz	r2, 8007166 <_scanf_chars+0xa2>
 8007164:	7033      	strb	r3, [r6, #0]
 8007166:	6923      	ldr	r3, [r4, #16]
 8007168:	443b      	add	r3, r7
 800716a:	6123      	str	r3, [r4, #16]
 800716c:	2000      	movs	r0, #0
 800716e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007172:	bf00      	nop
 8007174:	08007c75 	.word	0x08007c75

08007178 <_scanf_i>:
 8007178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800717c:	4698      	mov	r8, r3
 800717e:	4b74      	ldr	r3, [pc, #464]	@ (8007350 <_scanf_i+0x1d8>)
 8007180:	460c      	mov	r4, r1
 8007182:	4682      	mov	sl, r0
 8007184:	4616      	mov	r6, r2
 8007186:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800718a:	b087      	sub	sp, #28
 800718c:	ab03      	add	r3, sp, #12
 800718e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8007192:	4b70      	ldr	r3, [pc, #448]	@ (8007354 <_scanf_i+0x1dc>)
 8007194:	69a1      	ldr	r1, [r4, #24]
 8007196:	4a70      	ldr	r2, [pc, #448]	@ (8007358 <_scanf_i+0x1e0>)
 8007198:	2903      	cmp	r1, #3
 800719a:	bf08      	it	eq
 800719c:	461a      	moveq	r2, r3
 800719e:	68a3      	ldr	r3, [r4, #8]
 80071a0:	9201      	str	r2, [sp, #4]
 80071a2:	1e5a      	subs	r2, r3, #1
 80071a4:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80071a8:	bf88      	it	hi
 80071aa:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80071ae:	4627      	mov	r7, r4
 80071b0:	bf82      	ittt	hi
 80071b2:	eb03 0905 	addhi.w	r9, r3, r5
 80071b6:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80071ba:	60a3      	strhi	r3, [r4, #8]
 80071bc:	f857 3b1c 	ldr.w	r3, [r7], #28
 80071c0:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80071c4:	bf98      	it	ls
 80071c6:	f04f 0900 	movls.w	r9, #0
 80071ca:	6023      	str	r3, [r4, #0]
 80071cc:	463d      	mov	r5, r7
 80071ce:	f04f 0b00 	mov.w	fp, #0
 80071d2:	6831      	ldr	r1, [r6, #0]
 80071d4:	ab03      	add	r3, sp, #12
 80071d6:	7809      	ldrb	r1, [r1, #0]
 80071d8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80071dc:	2202      	movs	r2, #2
 80071de:	f7f8 ffff 	bl	80001e0 <memchr>
 80071e2:	b328      	cbz	r0, 8007230 <_scanf_i+0xb8>
 80071e4:	f1bb 0f01 	cmp.w	fp, #1
 80071e8:	d159      	bne.n	800729e <_scanf_i+0x126>
 80071ea:	6862      	ldr	r2, [r4, #4]
 80071ec:	b92a      	cbnz	r2, 80071fa <_scanf_i+0x82>
 80071ee:	6822      	ldr	r2, [r4, #0]
 80071f0:	2108      	movs	r1, #8
 80071f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80071f6:	6061      	str	r1, [r4, #4]
 80071f8:	6022      	str	r2, [r4, #0]
 80071fa:	6822      	ldr	r2, [r4, #0]
 80071fc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8007200:	6022      	str	r2, [r4, #0]
 8007202:	68a2      	ldr	r2, [r4, #8]
 8007204:	1e51      	subs	r1, r2, #1
 8007206:	60a1      	str	r1, [r4, #8]
 8007208:	b192      	cbz	r2, 8007230 <_scanf_i+0xb8>
 800720a:	6832      	ldr	r2, [r6, #0]
 800720c:	1c51      	adds	r1, r2, #1
 800720e:	6031      	str	r1, [r6, #0]
 8007210:	7812      	ldrb	r2, [r2, #0]
 8007212:	f805 2b01 	strb.w	r2, [r5], #1
 8007216:	6872      	ldr	r2, [r6, #4]
 8007218:	3a01      	subs	r2, #1
 800721a:	2a00      	cmp	r2, #0
 800721c:	6072      	str	r2, [r6, #4]
 800721e:	dc07      	bgt.n	8007230 <_scanf_i+0xb8>
 8007220:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8007224:	4631      	mov	r1, r6
 8007226:	4650      	mov	r0, sl
 8007228:	4790      	blx	r2
 800722a:	2800      	cmp	r0, #0
 800722c:	f040 8085 	bne.w	800733a <_scanf_i+0x1c2>
 8007230:	f10b 0b01 	add.w	fp, fp, #1
 8007234:	f1bb 0f03 	cmp.w	fp, #3
 8007238:	d1cb      	bne.n	80071d2 <_scanf_i+0x5a>
 800723a:	6863      	ldr	r3, [r4, #4]
 800723c:	b90b      	cbnz	r3, 8007242 <_scanf_i+0xca>
 800723e:	230a      	movs	r3, #10
 8007240:	6063      	str	r3, [r4, #4]
 8007242:	6863      	ldr	r3, [r4, #4]
 8007244:	4945      	ldr	r1, [pc, #276]	@ (800735c <_scanf_i+0x1e4>)
 8007246:	6960      	ldr	r0, [r4, #20]
 8007248:	1ac9      	subs	r1, r1, r3
 800724a:	f000 f997 	bl	800757c <__sccl>
 800724e:	f04f 0b00 	mov.w	fp, #0
 8007252:	68a3      	ldr	r3, [r4, #8]
 8007254:	6822      	ldr	r2, [r4, #0]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d03d      	beq.n	80072d6 <_scanf_i+0x15e>
 800725a:	6831      	ldr	r1, [r6, #0]
 800725c:	6960      	ldr	r0, [r4, #20]
 800725e:	f891 c000 	ldrb.w	ip, [r1]
 8007262:	f810 000c 	ldrb.w	r0, [r0, ip]
 8007266:	2800      	cmp	r0, #0
 8007268:	d035      	beq.n	80072d6 <_scanf_i+0x15e>
 800726a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800726e:	d124      	bne.n	80072ba <_scanf_i+0x142>
 8007270:	0510      	lsls	r0, r2, #20
 8007272:	d522      	bpl.n	80072ba <_scanf_i+0x142>
 8007274:	f10b 0b01 	add.w	fp, fp, #1
 8007278:	f1b9 0f00 	cmp.w	r9, #0
 800727c:	d003      	beq.n	8007286 <_scanf_i+0x10e>
 800727e:	3301      	adds	r3, #1
 8007280:	f109 39ff 	add.w	r9, r9, #4294967295
 8007284:	60a3      	str	r3, [r4, #8]
 8007286:	6873      	ldr	r3, [r6, #4]
 8007288:	3b01      	subs	r3, #1
 800728a:	2b00      	cmp	r3, #0
 800728c:	6073      	str	r3, [r6, #4]
 800728e:	dd1b      	ble.n	80072c8 <_scanf_i+0x150>
 8007290:	6833      	ldr	r3, [r6, #0]
 8007292:	3301      	adds	r3, #1
 8007294:	6033      	str	r3, [r6, #0]
 8007296:	68a3      	ldr	r3, [r4, #8]
 8007298:	3b01      	subs	r3, #1
 800729a:	60a3      	str	r3, [r4, #8]
 800729c:	e7d9      	b.n	8007252 <_scanf_i+0xda>
 800729e:	f1bb 0f02 	cmp.w	fp, #2
 80072a2:	d1ae      	bne.n	8007202 <_scanf_i+0x8a>
 80072a4:	6822      	ldr	r2, [r4, #0]
 80072a6:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80072aa:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80072ae:	d1bf      	bne.n	8007230 <_scanf_i+0xb8>
 80072b0:	2110      	movs	r1, #16
 80072b2:	6061      	str	r1, [r4, #4]
 80072b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80072b8:	e7a2      	b.n	8007200 <_scanf_i+0x88>
 80072ba:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80072be:	6022      	str	r2, [r4, #0]
 80072c0:	780b      	ldrb	r3, [r1, #0]
 80072c2:	f805 3b01 	strb.w	r3, [r5], #1
 80072c6:	e7de      	b.n	8007286 <_scanf_i+0x10e>
 80072c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80072cc:	4631      	mov	r1, r6
 80072ce:	4650      	mov	r0, sl
 80072d0:	4798      	blx	r3
 80072d2:	2800      	cmp	r0, #0
 80072d4:	d0df      	beq.n	8007296 <_scanf_i+0x11e>
 80072d6:	6823      	ldr	r3, [r4, #0]
 80072d8:	05d9      	lsls	r1, r3, #23
 80072da:	d50d      	bpl.n	80072f8 <_scanf_i+0x180>
 80072dc:	42bd      	cmp	r5, r7
 80072de:	d909      	bls.n	80072f4 <_scanf_i+0x17c>
 80072e0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80072e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80072e8:	4632      	mov	r2, r6
 80072ea:	4650      	mov	r0, sl
 80072ec:	4798      	blx	r3
 80072ee:	f105 39ff 	add.w	r9, r5, #4294967295
 80072f2:	464d      	mov	r5, r9
 80072f4:	42bd      	cmp	r5, r7
 80072f6:	d028      	beq.n	800734a <_scanf_i+0x1d2>
 80072f8:	6822      	ldr	r2, [r4, #0]
 80072fa:	f012 0210 	ands.w	r2, r2, #16
 80072fe:	d113      	bne.n	8007328 <_scanf_i+0x1b0>
 8007300:	702a      	strb	r2, [r5, #0]
 8007302:	6863      	ldr	r3, [r4, #4]
 8007304:	9e01      	ldr	r6, [sp, #4]
 8007306:	4639      	mov	r1, r7
 8007308:	4650      	mov	r0, sl
 800730a:	47b0      	blx	r6
 800730c:	f8d8 3000 	ldr.w	r3, [r8]
 8007310:	6821      	ldr	r1, [r4, #0]
 8007312:	1d1a      	adds	r2, r3, #4
 8007314:	f8c8 2000 	str.w	r2, [r8]
 8007318:	f011 0f20 	tst.w	r1, #32
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	d00f      	beq.n	8007340 <_scanf_i+0x1c8>
 8007320:	6018      	str	r0, [r3, #0]
 8007322:	68e3      	ldr	r3, [r4, #12]
 8007324:	3301      	adds	r3, #1
 8007326:	60e3      	str	r3, [r4, #12]
 8007328:	6923      	ldr	r3, [r4, #16]
 800732a:	1bed      	subs	r5, r5, r7
 800732c:	445d      	add	r5, fp
 800732e:	442b      	add	r3, r5
 8007330:	6123      	str	r3, [r4, #16]
 8007332:	2000      	movs	r0, #0
 8007334:	b007      	add	sp, #28
 8007336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800733a:	f04f 0b00 	mov.w	fp, #0
 800733e:	e7ca      	b.n	80072d6 <_scanf_i+0x15e>
 8007340:	07ca      	lsls	r2, r1, #31
 8007342:	bf4c      	ite	mi
 8007344:	8018      	strhmi	r0, [r3, #0]
 8007346:	6018      	strpl	r0, [r3, #0]
 8007348:	e7eb      	b.n	8007322 <_scanf_i+0x1aa>
 800734a:	2001      	movs	r0, #1
 800734c:	e7f2      	b.n	8007334 <_scanf_i+0x1bc>
 800734e:	bf00      	nop
 8007350:	08007c20 	.word	0x08007c20
 8007354:	08007869 	.word	0x08007869
 8007358:	08007949 	.word	0x08007949
 800735c:	08007db8 	.word	0x08007db8

08007360 <__sflush_r>:
 8007360:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007368:	0716      	lsls	r6, r2, #28
 800736a:	4605      	mov	r5, r0
 800736c:	460c      	mov	r4, r1
 800736e:	d454      	bmi.n	800741a <__sflush_r+0xba>
 8007370:	684b      	ldr	r3, [r1, #4]
 8007372:	2b00      	cmp	r3, #0
 8007374:	dc02      	bgt.n	800737c <__sflush_r+0x1c>
 8007376:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007378:	2b00      	cmp	r3, #0
 800737a:	dd48      	ble.n	800740e <__sflush_r+0xae>
 800737c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800737e:	2e00      	cmp	r6, #0
 8007380:	d045      	beq.n	800740e <__sflush_r+0xae>
 8007382:	2300      	movs	r3, #0
 8007384:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007388:	682f      	ldr	r7, [r5, #0]
 800738a:	6a21      	ldr	r1, [r4, #32]
 800738c:	602b      	str	r3, [r5, #0]
 800738e:	d030      	beq.n	80073f2 <__sflush_r+0x92>
 8007390:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007392:	89a3      	ldrh	r3, [r4, #12]
 8007394:	0759      	lsls	r1, r3, #29
 8007396:	d505      	bpl.n	80073a4 <__sflush_r+0x44>
 8007398:	6863      	ldr	r3, [r4, #4]
 800739a:	1ad2      	subs	r2, r2, r3
 800739c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800739e:	b10b      	cbz	r3, 80073a4 <__sflush_r+0x44>
 80073a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80073a2:	1ad2      	subs	r2, r2, r3
 80073a4:	2300      	movs	r3, #0
 80073a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80073a8:	6a21      	ldr	r1, [r4, #32]
 80073aa:	4628      	mov	r0, r5
 80073ac:	47b0      	blx	r6
 80073ae:	1c43      	adds	r3, r0, #1
 80073b0:	89a3      	ldrh	r3, [r4, #12]
 80073b2:	d106      	bne.n	80073c2 <__sflush_r+0x62>
 80073b4:	6829      	ldr	r1, [r5, #0]
 80073b6:	291d      	cmp	r1, #29
 80073b8:	d82b      	bhi.n	8007412 <__sflush_r+0xb2>
 80073ba:	4a2a      	ldr	r2, [pc, #168]	@ (8007464 <__sflush_r+0x104>)
 80073bc:	410a      	asrs	r2, r1
 80073be:	07d6      	lsls	r6, r2, #31
 80073c0:	d427      	bmi.n	8007412 <__sflush_r+0xb2>
 80073c2:	2200      	movs	r2, #0
 80073c4:	6062      	str	r2, [r4, #4]
 80073c6:	04d9      	lsls	r1, r3, #19
 80073c8:	6922      	ldr	r2, [r4, #16]
 80073ca:	6022      	str	r2, [r4, #0]
 80073cc:	d504      	bpl.n	80073d8 <__sflush_r+0x78>
 80073ce:	1c42      	adds	r2, r0, #1
 80073d0:	d101      	bne.n	80073d6 <__sflush_r+0x76>
 80073d2:	682b      	ldr	r3, [r5, #0]
 80073d4:	b903      	cbnz	r3, 80073d8 <__sflush_r+0x78>
 80073d6:	6560      	str	r0, [r4, #84]	@ 0x54
 80073d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80073da:	602f      	str	r7, [r5, #0]
 80073dc:	b1b9      	cbz	r1, 800740e <__sflush_r+0xae>
 80073de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80073e2:	4299      	cmp	r1, r3
 80073e4:	d002      	beq.n	80073ec <__sflush_r+0x8c>
 80073e6:	4628      	mov	r0, r5
 80073e8:	f7fe ff80 	bl	80062ec <_free_r>
 80073ec:	2300      	movs	r3, #0
 80073ee:	6363      	str	r3, [r4, #52]	@ 0x34
 80073f0:	e00d      	b.n	800740e <__sflush_r+0xae>
 80073f2:	2301      	movs	r3, #1
 80073f4:	4628      	mov	r0, r5
 80073f6:	47b0      	blx	r6
 80073f8:	4602      	mov	r2, r0
 80073fa:	1c50      	adds	r0, r2, #1
 80073fc:	d1c9      	bne.n	8007392 <__sflush_r+0x32>
 80073fe:	682b      	ldr	r3, [r5, #0]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d0c6      	beq.n	8007392 <__sflush_r+0x32>
 8007404:	2b1d      	cmp	r3, #29
 8007406:	d001      	beq.n	800740c <__sflush_r+0xac>
 8007408:	2b16      	cmp	r3, #22
 800740a:	d11e      	bne.n	800744a <__sflush_r+0xea>
 800740c:	602f      	str	r7, [r5, #0]
 800740e:	2000      	movs	r0, #0
 8007410:	e022      	b.n	8007458 <__sflush_r+0xf8>
 8007412:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007416:	b21b      	sxth	r3, r3
 8007418:	e01b      	b.n	8007452 <__sflush_r+0xf2>
 800741a:	690f      	ldr	r7, [r1, #16]
 800741c:	2f00      	cmp	r7, #0
 800741e:	d0f6      	beq.n	800740e <__sflush_r+0xae>
 8007420:	0793      	lsls	r3, r2, #30
 8007422:	680e      	ldr	r6, [r1, #0]
 8007424:	bf08      	it	eq
 8007426:	694b      	ldreq	r3, [r1, #20]
 8007428:	600f      	str	r7, [r1, #0]
 800742a:	bf18      	it	ne
 800742c:	2300      	movne	r3, #0
 800742e:	eba6 0807 	sub.w	r8, r6, r7
 8007432:	608b      	str	r3, [r1, #8]
 8007434:	f1b8 0f00 	cmp.w	r8, #0
 8007438:	dde9      	ble.n	800740e <__sflush_r+0xae>
 800743a:	6a21      	ldr	r1, [r4, #32]
 800743c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800743e:	4643      	mov	r3, r8
 8007440:	463a      	mov	r2, r7
 8007442:	4628      	mov	r0, r5
 8007444:	47b0      	blx	r6
 8007446:	2800      	cmp	r0, #0
 8007448:	dc08      	bgt.n	800745c <__sflush_r+0xfc>
 800744a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800744e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007452:	81a3      	strh	r3, [r4, #12]
 8007454:	f04f 30ff 	mov.w	r0, #4294967295
 8007458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800745c:	4407      	add	r7, r0
 800745e:	eba8 0800 	sub.w	r8, r8, r0
 8007462:	e7e7      	b.n	8007434 <__sflush_r+0xd4>
 8007464:	dfbffffe 	.word	0xdfbffffe

08007468 <_fflush_r>:
 8007468:	b538      	push	{r3, r4, r5, lr}
 800746a:	690b      	ldr	r3, [r1, #16]
 800746c:	4605      	mov	r5, r0
 800746e:	460c      	mov	r4, r1
 8007470:	b913      	cbnz	r3, 8007478 <_fflush_r+0x10>
 8007472:	2500      	movs	r5, #0
 8007474:	4628      	mov	r0, r5
 8007476:	bd38      	pop	{r3, r4, r5, pc}
 8007478:	b118      	cbz	r0, 8007482 <_fflush_r+0x1a>
 800747a:	6a03      	ldr	r3, [r0, #32]
 800747c:	b90b      	cbnz	r3, 8007482 <_fflush_r+0x1a>
 800747e:	f7fe fcef 	bl	8005e60 <__sinit>
 8007482:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d0f3      	beq.n	8007472 <_fflush_r+0xa>
 800748a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800748c:	07d0      	lsls	r0, r2, #31
 800748e:	d404      	bmi.n	800749a <_fflush_r+0x32>
 8007490:	0599      	lsls	r1, r3, #22
 8007492:	d402      	bmi.n	800749a <_fflush_r+0x32>
 8007494:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007496:	f7fe ff26 	bl	80062e6 <__retarget_lock_acquire_recursive>
 800749a:	4628      	mov	r0, r5
 800749c:	4621      	mov	r1, r4
 800749e:	f7ff ff5f 	bl	8007360 <__sflush_r>
 80074a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80074a4:	07da      	lsls	r2, r3, #31
 80074a6:	4605      	mov	r5, r0
 80074a8:	d4e4      	bmi.n	8007474 <_fflush_r+0xc>
 80074aa:	89a3      	ldrh	r3, [r4, #12]
 80074ac:	059b      	lsls	r3, r3, #22
 80074ae:	d4e1      	bmi.n	8007474 <_fflush_r+0xc>
 80074b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80074b2:	f7fe ff19 	bl	80062e8 <__retarget_lock_release_recursive>
 80074b6:	e7dd      	b.n	8007474 <_fflush_r+0xc>

080074b8 <__swhatbuf_r>:
 80074b8:	b570      	push	{r4, r5, r6, lr}
 80074ba:	460c      	mov	r4, r1
 80074bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074c0:	2900      	cmp	r1, #0
 80074c2:	b096      	sub	sp, #88	@ 0x58
 80074c4:	4615      	mov	r5, r2
 80074c6:	461e      	mov	r6, r3
 80074c8:	da0d      	bge.n	80074e6 <__swhatbuf_r+0x2e>
 80074ca:	89a3      	ldrh	r3, [r4, #12]
 80074cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80074d0:	f04f 0100 	mov.w	r1, #0
 80074d4:	bf14      	ite	ne
 80074d6:	2340      	movne	r3, #64	@ 0x40
 80074d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80074dc:	2000      	movs	r0, #0
 80074de:	6031      	str	r1, [r6, #0]
 80074e0:	602b      	str	r3, [r5, #0]
 80074e2:	b016      	add	sp, #88	@ 0x58
 80074e4:	bd70      	pop	{r4, r5, r6, pc}
 80074e6:	466a      	mov	r2, sp
 80074e8:	f000 f8d6 	bl	8007698 <_fstat_r>
 80074ec:	2800      	cmp	r0, #0
 80074ee:	dbec      	blt.n	80074ca <__swhatbuf_r+0x12>
 80074f0:	9901      	ldr	r1, [sp, #4]
 80074f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80074f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80074fa:	4259      	negs	r1, r3
 80074fc:	4159      	adcs	r1, r3
 80074fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007502:	e7eb      	b.n	80074dc <__swhatbuf_r+0x24>

08007504 <__smakebuf_r>:
 8007504:	898b      	ldrh	r3, [r1, #12]
 8007506:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007508:	079d      	lsls	r5, r3, #30
 800750a:	4606      	mov	r6, r0
 800750c:	460c      	mov	r4, r1
 800750e:	d507      	bpl.n	8007520 <__smakebuf_r+0x1c>
 8007510:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007514:	6023      	str	r3, [r4, #0]
 8007516:	6123      	str	r3, [r4, #16]
 8007518:	2301      	movs	r3, #1
 800751a:	6163      	str	r3, [r4, #20]
 800751c:	b003      	add	sp, #12
 800751e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007520:	ab01      	add	r3, sp, #4
 8007522:	466a      	mov	r2, sp
 8007524:	f7ff ffc8 	bl	80074b8 <__swhatbuf_r>
 8007528:	9f00      	ldr	r7, [sp, #0]
 800752a:	4605      	mov	r5, r0
 800752c:	4639      	mov	r1, r7
 800752e:	4630      	mov	r0, r6
 8007530:	f7fe ff48 	bl	80063c4 <_malloc_r>
 8007534:	b948      	cbnz	r0, 800754a <__smakebuf_r+0x46>
 8007536:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800753a:	059a      	lsls	r2, r3, #22
 800753c:	d4ee      	bmi.n	800751c <__smakebuf_r+0x18>
 800753e:	f023 0303 	bic.w	r3, r3, #3
 8007542:	f043 0302 	orr.w	r3, r3, #2
 8007546:	81a3      	strh	r3, [r4, #12]
 8007548:	e7e2      	b.n	8007510 <__smakebuf_r+0xc>
 800754a:	89a3      	ldrh	r3, [r4, #12]
 800754c:	6020      	str	r0, [r4, #0]
 800754e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007552:	81a3      	strh	r3, [r4, #12]
 8007554:	9b01      	ldr	r3, [sp, #4]
 8007556:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800755a:	b15b      	cbz	r3, 8007574 <__smakebuf_r+0x70>
 800755c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007560:	4630      	mov	r0, r6
 8007562:	f000 f8ab 	bl	80076bc <_isatty_r>
 8007566:	b128      	cbz	r0, 8007574 <__smakebuf_r+0x70>
 8007568:	89a3      	ldrh	r3, [r4, #12]
 800756a:	f023 0303 	bic.w	r3, r3, #3
 800756e:	f043 0301 	orr.w	r3, r3, #1
 8007572:	81a3      	strh	r3, [r4, #12]
 8007574:	89a3      	ldrh	r3, [r4, #12]
 8007576:	431d      	orrs	r5, r3
 8007578:	81a5      	strh	r5, [r4, #12]
 800757a:	e7cf      	b.n	800751c <__smakebuf_r+0x18>

0800757c <__sccl>:
 800757c:	b570      	push	{r4, r5, r6, lr}
 800757e:	780b      	ldrb	r3, [r1, #0]
 8007580:	4604      	mov	r4, r0
 8007582:	2b5e      	cmp	r3, #94	@ 0x5e
 8007584:	bf0b      	itete	eq
 8007586:	784b      	ldrbeq	r3, [r1, #1]
 8007588:	1c4a      	addne	r2, r1, #1
 800758a:	1c8a      	addeq	r2, r1, #2
 800758c:	2100      	movne	r1, #0
 800758e:	bf08      	it	eq
 8007590:	2101      	moveq	r1, #1
 8007592:	3801      	subs	r0, #1
 8007594:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8007598:	f800 1f01 	strb.w	r1, [r0, #1]!
 800759c:	42a8      	cmp	r0, r5
 800759e:	d1fb      	bne.n	8007598 <__sccl+0x1c>
 80075a0:	b90b      	cbnz	r3, 80075a6 <__sccl+0x2a>
 80075a2:	1e50      	subs	r0, r2, #1
 80075a4:	bd70      	pop	{r4, r5, r6, pc}
 80075a6:	f081 0101 	eor.w	r1, r1, #1
 80075aa:	54e1      	strb	r1, [r4, r3]
 80075ac:	4610      	mov	r0, r2
 80075ae:	4602      	mov	r2, r0
 80075b0:	f812 5b01 	ldrb.w	r5, [r2], #1
 80075b4:	2d2d      	cmp	r5, #45	@ 0x2d
 80075b6:	d005      	beq.n	80075c4 <__sccl+0x48>
 80075b8:	2d5d      	cmp	r5, #93	@ 0x5d
 80075ba:	d016      	beq.n	80075ea <__sccl+0x6e>
 80075bc:	2d00      	cmp	r5, #0
 80075be:	d0f1      	beq.n	80075a4 <__sccl+0x28>
 80075c0:	462b      	mov	r3, r5
 80075c2:	e7f2      	b.n	80075aa <__sccl+0x2e>
 80075c4:	7846      	ldrb	r6, [r0, #1]
 80075c6:	2e5d      	cmp	r6, #93	@ 0x5d
 80075c8:	d0fa      	beq.n	80075c0 <__sccl+0x44>
 80075ca:	42b3      	cmp	r3, r6
 80075cc:	dcf8      	bgt.n	80075c0 <__sccl+0x44>
 80075ce:	3002      	adds	r0, #2
 80075d0:	461a      	mov	r2, r3
 80075d2:	3201      	adds	r2, #1
 80075d4:	4296      	cmp	r6, r2
 80075d6:	54a1      	strb	r1, [r4, r2]
 80075d8:	dcfb      	bgt.n	80075d2 <__sccl+0x56>
 80075da:	1af2      	subs	r2, r6, r3
 80075dc:	3a01      	subs	r2, #1
 80075de:	1c5d      	adds	r5, r3, #1
 80075e0:	42b3      	cmp	r3, r6
 80075e2:	bfa8      	it	ge
 80075e4:	2200      	movge	r2, #0
 80075e6:	18ab      	adds	r3, r5, r2
 80075e8:	e7e1      	b.n	80075ae <__sccl+0x32>
 80075ea:	4610      	mov	r0, r2
 80075ec:	e7da      	b.n	80075a4 <__sccl+0x28>

080075ee <__submore>:
 80075ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075f2:	460c      	mov	r4, r1
 80075f4:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80075f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80075fa:	4299      	cmp	r1, r3
 80075fc:	d11d      	bne.n	800763a <__submore+0x4c>
 80075fe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007602:	f7fe fedf 	bl	80063c4 <_malloc_r>
 8007606:	b918      	cbnz	r0, 8007610 <__submore+0x22>
 8007608:	f04f 30ff 	mov.w	r0, #4294967295
 800760c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007610:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007614:	63a3      	str	r3, [r4, #56]	@ 0x38
 8007616:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800761a:	6360      	str	r0, [r4, #52]	@ 0x34
 800761c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8007620:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007624:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8007628:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800762c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8007630:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8007634:	6020      	str	r0, [r4, #0]
 8007636:	2000      	movs	r0, #0
 8007638:	e7e8      	b.n	800760c <__submore+0x1e>
 800763a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800763c:	0077      	lsls	r7, r6, #1
 800763e:	463a      	mov	r2, r7
 8007640:	f000 f86a 	bl	8007718 <_realloc_r>
 8007644:	4605      	mov	r5, r0
 8007646:	2800      	cmp	r0, #0
 8007648:	d0de      	beq.n	8007608 <__submore+0x1a>
 800764a:	eb00 0806 	add.w	r8, r0, r6
 800764e:	4601      	mov	r1, r0
 8007650:	4632      	mov	r2, r6
 8007652:	4640      	mov	r0, r8
 8007654:	f000 f852 	bl	80076fc <memcpy>
 8007658:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800765c:	f8c4 8000 	str.w	r8, [r4]
 8007660:	e7e9      	b.n	8007636 <__submore+0x48>

08007662 <memmove>:
 8007662:	4288      	cmp	r0, r1
 8007664:	b510      	push	{r4, lr}
 8007666:	eb01 0402 	add.w	r4, r1, r2
 800766a:	d902      	bls.n	8007672 <memmove+0x10>
 800766c:	4284      	cmp	r4, r0
 800766e:	4623      	mov	r3, r4
 8007670:	d807      	bhi.n	8007682 <memmove+0x20>
 8007672:	1e43      	subs	r3, r0, #1
 8007674:	42a1      	cmp	r1, r4
 8007676:	d008      	beq.n	800768a <memmove+0x28>
 8007678:	f811 2b01 	ldrb.w	r2, [r1], #1
 800767c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007680:	e7f8      	b.n	8007674 <memmove+0x12>
 8007682:	4402      	add	r2, r0
 8007684:	4601      	mov	r1, r0
 8007686:	428a      	cmp	r2, r1
 8007688:	d100      	bne.n	800768c <memmove+0x2a>
 800768a:	bd10      	pop	{r4, pc}
 800768c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007690:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007694:	e7f7      	b.n	8007686 <memmove+0x24>
	...

08007698 <_fstat_r>:
 8007698:	b538      	push	{r3, r4, r5, lr}
 800769a:	4d07      	ldr	r5, [pc, #28]	@ (80076b8 <_fstat_r+0x20>)
 800769c:	2300      	movs	r3, #0
 800769e:	4604      	mov	r4, r0
 80076a0:	4608      	mov	r0, r1
 80076a2:	4611      	mov	r1, r2
 80076a4:	602b      	str	r3, [r5, #0]
 80076a6:	f7f9 ffca 	bl	800163e <_fstat>
 80076aa:	1c43      	adds	r3, r0, #1
 80076ac:	d102      	bne.n	80076b4 <_fstat_r+0x1c>
 80076ae:	682b      	ldr	r3, [r5, #0]
 80076b0:	b103      	cbz	r3, 80076b4 <_fstat_r+0x1c>
 80076b2:	6023      	str	r3, [r4, #0]
 80076b4:	bd38      	pop	{r3, r4, r5, pc}
 80076b6:	bf00      	nop
 80076b8:	20000478 	.word	0x20000478

080076bc <_isatty_r>:
 80076bc:	b538      	push	{r3, r4, r5, lr}
 80076be:	4d06      	ldr	r5, [pc, #24]	@ (80076d8 <_isatty_r+0x1c>)
 80076c0:	2300      	movs	r3, #0
 80076c2:	4604      	mov	r4, r0
 80076c4:	4608      	mov	r0, r1
 80076c6:	602b      	str	r3, [r5, #0]
 80076c8:	f7f9 ffc9 	bl	800165e <_isatty>
 80076cc:	1c43      	adds	r3, r0, #1
 80076ce:	d102      	bne.n	80076d6 <_isatty_r+0x1a>
 80076d0:	682b      	ldr	r3, [r5, #0]
 80076d2:	b103      	cbz	r3, 80076d6 <_isatty_r+0x1a>
 80076d4:	6023      	str	r3, [r4, #0]
 80076d6:	bd38      	pop	{r3, r4, r5, pc}
 80076d8:	20000478 	.word	0x20000478

080076dc <_sbrk_r>:
 80076dc:	b538      	push	{r3, r4, r5, lr}
 80076de:	4d06      	ldr	r5, [pc, #24]	@ (80076f8 <_sbrk_r+0x1c>)
 80076e0:	2300      	movs	r3, #0
 80076e2:	4604      	mov	r4, r0
 80076e4:	4608      	mov	r0, r1
 80076e6:	602b      	str	r3, [r5, #0]
 80076e8:	f7f9 ffd2 	bl	8001690 <_sbrk>
 80076ec:	1c43      	adds	r3, r0, #1
 80076ee:	d102      	bne.n	80076f6 <_sbrk_r+0x1a>
 80076f0:	682b      	ldr	r3, [r5, #0]
 80076f2:	b103      	cbz	r3, 80076f6 <_sbrk_r+0x1a>
 80076f4:	6023      	str	r3, [r4, #0]
 80076f6:	bd38      	pop	{r3, r4, r5, pc}
 80076f8:	20000478 	.word	0x20000478

080076fc <memcpy>:
 80076fc:	440a      	add	r2, r1
 80076fe:	4291      	cmp	r1, r2
 8007700:	f100 33ff 	add.w	r3, r0, #4294967295
 8007704:	d100      	bne.n	8007708 <memcpy+0xc>
 8007706:	4770      	bx	lr
 8007708:	b510      	push	{r4, lr}
 800770a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800770e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007712:	4291      	cmp	r1, r2
 8007714:	d1f9      	bne.n	800770a <memcpy+0xe>
 8007716:	bd10      	pop	{r4, pc}

08007718 <_realloc_r>:
 8007718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800771c:	4680      	mov	r8, r0
 800771e:	4615      	mov	r5, r2
 8007720:	460c      	mov	r4, r1
 8007722:	b921      	cbnz	r1, 800772e <_realloc_r+0x16>
 8007724:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007728:	4611      	mov	r1, r2
 800772a:	f7fe be4b 	b.w	80063c4 <_malloc_r>
 800772e:	b92a      	cbnz	r2, 800773c <_realloc_r+0x24>
 8007730:	f7fe fddc 	bl	80062ec <_free_r>
 8007734:	2400      	movs	r4, #0
 8007736:	4620      	mov	r0, r4
 8007738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800773c:	f000 f906 	bl	800794c <_malloc_usable_size_r>
 8007740:	4285      	cmp	r5, r0
 8007742:	4606      	mov	r6, r0
 8007744:	d802      	bhi.n	800774c <_realloc_r+0x34>
 8007746:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800774a:	d8f4      	bhi.n	8007736 <_realloc_r+0x1e>
 800774c:	4629      	mov	r1, r5
 800774e:	4640      	mov	r0, r8
 8007750:	f7fe fe38 	bl	80063c4 <_malloc_r>
 8007754:	4607      	mov	r7, r0
 8007756:	2800      	cmp	r0, #0
 8007758:	d0ec      	beq.n	8007734 <_realloc_r+0x1c>
 800775a:	42b5      	cmp	r5, r6
 800775c:	462a      	mov	r2, r5
 800775e:	4621      	mov	r1, r4
 8007760:	bf28      	it	cs
 8007762:	4632      	movcs	r2, r6
 8007764:	f7ff ffca 	bl	80076fc <memcpy>
 8007768:	4621      	mov	r1, r4
 800776a:	4640      	mov	r0, r8
 800776c:	f7fe fdbe 	bl	80062ec <_free_r>
 8007770:	463c      	mov	r4, r7
 8007772:	e7e0      	b.n	8007736 <_realloc_r+0x1e>

08007774 <_strtol_l.constprop.0>:
 8007774:	2b24      	cmp	r3, #36	@ 0x24
 8007776:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800777a:	4686      	mov	lr, r0
 800777c:	4690      	mov	r8, r2
 800777e:	d801      	bhi.n	8007784 <_strtol_l.constprop.0+0x10>
 8007780:	2b01      	cmp	r3, #1
 8007782:	d106      	bne.n	8007792 <_strtol_l.constprop.0+0x1e>
 8007784:	f7fe fd84 	bl	8006290 <__errno>
 8007788:	2316      	movs	r3, #22
 800778a:	6003      	str	r3, [r0, #0]
 800778c:	2000      	movs	r0, #0
 800778e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007792:	4834      	ldr	r0, [pc, #208]	@ (8007864 <_strtol_l.constprop.0+0xf0>)
 8007794:	460d      	mov	r5, r1
 8007796:	462a      	mov	r2, r5
 8007798:	f815 4b01 	ldrb.w	r4, [r5], #1
 800779c:	5d06      	ldrb	r6, [r0, r4]
 800779e:	f016 0608 	ands.w	r6, r6, #8
 80077a2:	d1f8      	bne.n	8007796 <_strtol_l.constprop.0+0x22>
 80077a4:	2c2d      	cmp	r4, #45	@ 0x2d
 80077a6:	d12d      	bne.n	8007804 <_strtol_l.constprop.0+0x90>
 80077a8:	782c      	ldrb	r4, [r5, #0]
 80077aa:	2601      	movs	r6, #1
 80077ac:	1c95      	adds	r5, r2, #2
 80077ae:	f033 0210 	bics.w	r2, r3, #16
 80077b2:	d109      	bne.n	80077c8 <_strtol_l.constprop.0+0x54>
 80077b4:	2c30      	cmp	r4, #48	@ 0x30
 80077b6:	d12a      	bne.n	800780e <_strtol_l.constprop.0+0x9a>
 80077b8:	782a      	ldrb	r2, [r5, #0]
 80077ba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80077be:	2a58      	cmp	r2, #88	@ 0x58
 80077c0:	d125      	bne.n	800780e <_strtol_l.constprop.0+0x9a>
 80077c2:	786c      	ldrb	r4, [r5, #1]
 80077c4:	2310      	movs	r3, #16
 80077c6:	3502      	adds	r5, #2
 80077c8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80077cc:	f10c 3cff 	add.w	ip, ip, #4294967295
 80077d0:	2200      	movs	r2, #0
 80077d2:	fbbc f9f3 	udiv	r9, ip, r3
 80077d6:	4610      	mov	r0, r2
 80077d8:	fb03 ca19 	mls	sl, r3, r9, ip
 80077dc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80077e0:	2f09      	cmp	r7, #9
 80077e2:	d81b      	bhi.n	800781c <_strtol_l.constprop.0+0xa8>
 80077e4:	463c      	mov	r4, r7
 80077e6:	42a3      	cmp	r3, r4
 80077e8:	dd27      	ble.n	800783a <_strtol_l.constprop.0+0xc6>
 80077ea:	1c57      	adds	r7, r2, #1
 80077ec:	d007      	beq.n	80077fe <_strtol_l.constprop.0+0x8a>
 80077ee:	4581      	cmp	r9, r0
 80077f0:	d320      	bcc.n	8007834 <_strtol_l.constprop.0+0xc0>
 80077f2:	d101      	bne.n	80077f8 <_strtol_l.constprop.0+0x84>
 80077f4:	45a2      	cmp	sl, r4
 80077f6:	db1d      	blt.n	8007834 <_strtol_l.constprop.0+0xc0>
 80077f8:	fb00 4003 	mla	r0, r0, r3, r4
 80077fc:	2201      	movs	r2, #1
 80077fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007802:	e7eb      	b.n	80077dc <_strtol_l.constprop.0+0x68>
 8007804:	2c2b      	cmp	r4, #43	@ 0x2b
 8007806:	bf04      	itt	eq
 8007808:	782c      	ldrbeq	r4, [r5, #0]
 800780a:	1c95      	addeq	r5, r2, #2
 800780c:	e7cf      	b.n	80077ae <_strtol_l.constprop.0+0x3a>
 800780e:	2b00      	cmp	r3, #0
 8007810:	d1da      	bne.n	80077c8 <_strtol_l.constprop.0+0x54>
 8007812:	2c30      	cmp	r4, #48	@ 0x30
 8007814:	bf0c      	ite	eq
 8007816:	2308      	moveq	r3, #8
 8007818:	230a      	movne	r3, #10
 800781a:	e7d5      	b.n	80077c8 <_strtol_l.constprop.0+0x54>
 800781c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007820:	2f19      	cmp	r7, #25
 8007822:	d801      	bhi.n	8007828 <_strtol_l.constprop.0+0xb4>
 8007824:	3c37      	subs	r4, #55	@ 0x37
 8007826:	e7de      	b.n	80077e6 <_strtol_l.constprop.0+0x72>
 8007828:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800782c:	2f19      	cmp	r7, #25
 800782e:	d804      	bhi.n	800783a <_strtol_l.constprop.0+0xc6>
 8007830:	3c57      	subs	r4, #87	@ 0x57
 8007832:	e7d8      	b.n	80077e6 <_strtol_l.constprop.0+0x72>
 8007834:	f04f 32ff 	mov.w	r2, #4294967295
 8007838:	e7e1      	b.n	80077fe <_strtol_l.constprop.0+0x8a>
 800783a:	1c53      	adds	r3, r2, #1
 800783c:	d108      	bne.n	8007850 <_strtol_l.constprop.0+0xdc>
 800783e:	2322      	movs	r3, #34	@ 0x22
 8007840:	f8ce 3000 	str.w	r3, [lr]
 8007844:	4660      	mov	r0, ip
 8007846:	f1b8 0f00 	cmp.w	r8, #0
 800784a:	d0a0      	beq.n	800778e <_strtol_l.constprop.0+0x1a>
 800784c:	1e69      	subs	r1, r5, #1
 800784e:	e006      	b.n	800785e <_strtol_l.constprop.0+0xea>
 8007850:	b106      	cbz	r6, 8007854 <_strtol_l.constprop.0+0xe0>
 8007852:	4240      	negs	r0, r0
 8007854:	f1b8 0f00 	cmp.w	r8, #0
 8007858:	d099      	beq.n	800778e <_strtol_l.constprop.0+0x1a>
 800785a:	2a00      	cmp	r2, #0
 800785c:	d1f6      	bne.n	800784c <_strtol_l.constprop.0+0xd8>
 800785e:	f8c8 1000 	str.w	r1, [r8]
 8007862:	e794      	b.n	800778e <_strtol_l.constprop.0+0x1a>
 8007864:	08007c75 	.word	0x08007c75

08007868 <_strtol_r>:
 8007868:	f7ff bf84 	b.w	8007774 <_strtol_l.constprop.0>

0800786c <_strtoul_l.constprop.0>:
 800786c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007870:	4e34      	ldr	r6, [pc, #208]	@ (8007944 <_strtoul_l.constprop.0+0xd8>)
 8007872:	4686      	mov	lr, r0
 8007874:	460d      	mov	r5, r1
 8007876:	4628      	mov	r0, r5
 8007878:	f815 4b01 	ldrb.w	r4, [r5], #1
 800787c:	5d37      	ldrb	r7, [r6, r4]
 800787e:	f017 0708 	ands.w	r7, r7, #8
 8007882:	d1f8      	bne.n	8007876 <_strtoul_l.constprop.0+0xa>
 8007884:	2c2d      	cmp	r4, #45	@ 0x2d
 8007886:	d12f      	bne.n	80078e8 <_strtoul_l.constprop.0+0x7c>
 8007888:	782c      	ldrb	r4, [r5, #0]
 800788a:	2701      	movs	r7, #1
 800788c:	1c85      	adds	r5, r0, #2
 800788e:	f033 0010 	bics.w	r0, r3, #16
 8007892:	d109      	bne.n	80078a8 <_strtoul_l.constprop.0+0x3c>
 8007894:	2c30      	cmp	r4, #48	@ 0x30
 8007896:	d12c      	bne.n	80078f2 <_strtoul_l.constprop.0+0x86>
 8007898:	7828      	ldrb	r0, [r5, #0]
 800789a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800789e:	2858      	cmp	r0, #88	@ 0x58
 80078a0:	d127      	bne.n	80078f2 <_strtoul_l.constprop.0+0x86>
 80078a2:	786c      	ldrb	r4, [r5, #1]
 80078a4:	2310      	movs	r3, #16
 80078a6:	3502      	adds	r5, #2
 80078a8:	f04f 38ff 	mov.w	r8, #4294967295
 80078ac:	2600      	movs	r6, #0
 80078ae:	fbb8 f8f3 	udiv	r8, r8, r3
 80078b2:	fb03 f908 	mul.w	r9, r3, r8
 80078b6:	ea6f 0909 	mvn.w	r9, r9
 80078ba:	4630      	mov	r0, r6
 80078bc:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80078c0:	f1bc 0f09 	cmp.w	ip, #9
 80078c4:	d81c      	bhi.n	8007900 <_strtoul_l.constprop.0+0x94>
 80078c6:	4664      	mov	r4, ip
 80078c8:	42a3      	cmp	r3, r4
 80078ca:	dd2a      	ble.n	8007922 <_strtoul_l.constprop.0+0xb6>
 80078cc:	f1b6 3fff 	cmp.w	r6, #4294967295
 80078d0:	d007      	beq.n	80078e2 <_strtoul_l.constprop.0+0x76>
 80078d2:	4580      	cmp	r8, r0
 80078d4:	d322      	bcc.n	800791c <_strtoul_l.constprop.0+0xb0>
 80078d6:	d101      	bne.n	80078dc <_strtoul_l.constprop.0+0x70>
 80078d8:	45a1      	cmp	r9, r4
 80078da:	db1f      	blt.n	800791c <_strtoul_l.constprop.0+0xb0>
 80078dc:	fb00 4003 	mla	r0, r0, r3, r4
 80078e0:	2601      	movs	r6, #1
 80078e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80078e6:	e7e9      	b.n	80078bc <_strtoul_l.constprop.0+0x50>
 80078e8:	2c2b      	cmp	r4, #43	@ 0x2b
 80078ea:	bf04      	itt	eq
 80078ec:	782c      	ldrbeq	r4, [r5, #0]
 80078ee:	1c85      	addeq	r5, r0, #2
 80078f0:	e7cd      	b.n	800788e <_strtoul_l.constprop.0+0x22>
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d1d8      	bne.n	80078a8 <_strtoul_l.constprop.0+0x3c>
 80078f6:	2c30      	cmp	r4, #48	@ 0x30
 80078f8:	bf0c      	ite	eq
 80078fa:	2308      	moveq	r3, #8
 80078fc:	230a      	movne	r3, #10
 80078fe:	e7d3      	b.n	80078a8 <_strtoul_l.constprop.0+0x3c>
 8007900:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8007904:	f1bc 0f19 	cmp.w	ip, #25
 8007908:	d801      	bhi.n	800790e <_strtoul_l.constprop.0+0xa2>
 800790a:	3c37      	subs	r4, #55	@ 0x37
 800790c:	e7dc      	b.n	80078c8 <_strtoul_l.constprop.0+0x5c>
 800790e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8007912:	f1bc 0f19 	cmp.w	ip, #25
 8007916:	d804      	bhi.n	8007922 <_strtoul_l.constprop.0+0xb6>
 8007918:	3c57      	subs	r4, #87	@ 0x57
 800791a:	e7d5      	b.n	80078c8 <_strtoul_l.constprop.0+0x5c>
 800791c:	f04f 36ff 	mov.w	r6, #4294967295
 8007920:	e7df      	b.n	80078e2 <_strtoul_l.constprop.0+0x76>
 8007922:	1c73      	adds	r3, r6, #1
 8007924:	d106      	bne.n	8007934 <_strtoul_l.constprop.0+0xc8>
 8007926:	2322      	movs	r3, #34	@ 0x22
 8007928:	f8ce 3000 	str.w	r3, [lr]
 800792c:	4630      	mov	r0, r6
 800792e:	b932      	cbnz	r2, 800793e <_strtoul_l.constprop.0+0xd2>
 8007930:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007934:	b107      	cbz	r7, 8007938 <_strtoul_l.constprop.0+0xcc>
 8007936:	4240      	negs	r0, r0
 8007938:	2a00      	cmp	r2, #0
 800793a:	d0f9      	beq.n	8007930 <_strtoul_l.constprop.0+0xc4>
 800793c:	b106      	cbz	r6, 8007940 <_strtoul_l.constprop.0+0xd4>
 800793e:	1e69      	subs	r1, r5, #1
 8007940:	6011      	str	r1, [r2, #0]
 8007942:	e7f5      	b.n	8007930 <_strtoul_l.constprop.0+0xc4>
 8007944:	08007c75 	.word	0x08007c75

08007948 <_strtoul_r>:
 8007948:	f7ff bf90 	b.w	800786c <_strtoul_l.constprop.0>

0800794c <_malloc_usable_size_r>:
 800794c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007950:	1f18      	subs	r0, r3, #4
 8007952:	2b00      	cmp	r3, #0
 8007954:	bfbc      	itt	lt
 8007956:	580b      	ldrlt	r3, [r1, r0]
 8007958:	18c0      	addlt	r0, r0, r3
 800795a:	4770      	bx	lr

0800795c <_init>:
 800795c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800795e:	bf00      	nop
 8007960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007962:	bc08      	pop	{r3}
 8007964:	469e      	mov	lr, r3
 8007966:	4770      	bx	lr

08007968 <_fini>:
 8007968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800796a:	bf00      	nop
 800796c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800796e:	bc08      	pop	{r3}
 8007970:	469e      	mov	lr, r3
 8007972:	4770      	bx	lr
