===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 17.9518 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.7787 ( 17.6%)    3.7787 ( 21.0%)  FIR Parser
    6.7626 ( 31.5%)    4.9544 ( 27.6%)  'firrtl.circuit' Pipeline
    1.2242 (  5.7%)    0.6121 (  3.4%)    'firrtl.module' Pipeline
    1.0607 (  4.9%)    0.5328 (  3.0%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1596 (  0.7%)    0.0823 (  0.5%)      LowerCHIRRTLPass
    0.1476 (  0.7%)    0.1476 (  0.8%)    InferWidths
    0.4881 (  2.3%)    0.4881 (  2.7%)    InferResets
    0.0505 (  0.2%)    0.0505 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0495 (  0.2%)    0.0495 (  0.3%)    PrefixModules
    0.3674 (  1.7%)    0.3674 (  2.0%)    LowerFIRRTLTypes
    1.6494 (  7.7%)    0.8250 (  4.6%)    'firrtl.module' Pipeline
    0.5594 (  2.6%)    0.2865 (  1.6%)      ExpandWhens
    0.0172 (  0.1%)    0.0092 (  0.1%)      RemoveResets
    1.0679 (  5.0%)    0.5397 (  3.0%)      Canonicalizer
    0.2164 (  1.0%)    0.2164 (  1.2%)    Inliner
    1.5692 (  7.3%)    1.5692 (  8.7%)    IMConstProp
    0.0457 (  0.2%)    0.0457 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.0%)    0.0005 (  0.0%)    BlackBoxReader
    0.7442 (  3.5%)    0.3724 (  2.1%)    'firrtl.module' Pipeline
    0.7421 (  3.5%)    0.3717 (  2.1%)      Canonicalizer
    0.1688 (  0.8%)    0.1688 (  0.9%)    CreateSiFiveMetadata
    0.1325 (  0.6%)    0.1325 (  0.7%)    EmitOMIR
    0.0484 (  0.2%)    0.0484 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.1830 (  5.5%)    1.1830 (  6.6%)  LowerFIRRTLToHW
    0.2782 (  1.3%)    0.2782 (  1.5%)  HWMemSimImpl
    3.4031 ( 15.9%)    1.7018 (  9.5%)  'hw.module' Pipeline
    0.3510 (  1.6%)    0.1756 (  1.0%)    HWCleanup
    0.6781 (  3.2%)    0.3460 (  1.9%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    1.9766 (  9.2%)    0.9947 (  5.5%)    Canonicalizer
    0.0122 (  0.1%)    0.0064 (  0.0%)    HWLegalizeModules
    0.3755 (  1.7%)    0.2006 (  1.1%)    PrettifyVerilog
    6.0462 ( 28.2%)    6.0462 ( 33.7%)  ExportVerilog
    0.0064 (  0.0%)    0.0064 (  0.0%)  Rest
   21.4614 (100.0%)   17.9518 (100.0%)  Total

{
  totalTime: 17.987,
  maxMemory: 829091840
}
