// Seed: 4223031771
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout reg id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  final begin : LABEL_0
    id_4 = 1;
  end
  nor primCall (id_2, id_3, id_4, id_5, id_6, id_7, id_8);
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1
);
  logic [7:0][1 : -1] id_3;
  assign id_3[1] = id_1;
  module_0 modCall_1 ();
  logic id_4;
  ;
  wire [-1 'b0 : -1] id_5;
  logic id_6;
  ;
endmodule
