C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/tb_spi.sv {1 {vlog -work work -sv -stats=none C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/tb_spi.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_spi

Top level modules:
	tb_spi

} {} {}} C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/spi.sv {1 {vlog -work work -sv -stats=none C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/spi.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module spi

Top level modules:
	spi

} {} {}}
