// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xcde_emc_bench.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XCde_emc_bench_CfgInitialize(XCde_emc_bench *InstancePtr, XCde_emc_bench_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Ctrl_BaseAddress = ConfigPtr->Ctrl_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XCde_emc_bench_Start(XCde_emc_bench *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCde_emc_bench_ReadReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_AP_CTRL) & 0x80;
    XCde_emc_bench_WriteReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XCde_emc_bench_IsDone(XCde_emc_bench *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCde_emc_bench_ReadReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XCde_emc_bench_IsIdle(XCde_emc_bench *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCde_emc_bench_ReadReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XCde_emc_bench_IsReady(XCde_emc_bench *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCde_emc_bench_ReadReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XCde_emc_bench_EnableAutoRestart(XCde_emc_bench *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCde_emc_bench_WriteReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_AP_CTRL, 0x80);
}

void XCde_emc_bench_DisableAutoRestart(XCde_emc_bench *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCde_emc_bench_WriteReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_AP_CTRL, 0);
}

void XCde_emc_bench_Set_A(XCde_emc_bench *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCde_emc_bench_WriteReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_A_DATA, Data);
}

u32 XCde_emc_bench_Get_A(XCde_emc_bench *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCde_emc_bench_ReadReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_A_DATA);
    return Data;
}

void XCde_emc_bench_Set_B(XCde_emc_bench *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCde_emc_bench_WriteReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_B_DATA, Data);
}

u32 XCde_emc_bench_Get_B(XCde_emc_bench *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCde_emc_bench_ReadReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_B_DATA);
    return Data;
}

void XCde_emc_bench_InterruptGlobalEnable(XCde_emc_bench *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCde_emc_bench_WriteReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_GIE, 1);
}

void XCde_emc_bench_InterruptGlobalDisable(XCde_emc_bench *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCde_emc_bench_WriteReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_GIE, 0);
}

void XCde_emc_bench_InterruptEnable(XCde_emc_bench *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XCde_emc_bench_ReadReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_IER);
    XCde_emc_bench_WriteReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_IER, Register | Mask);
}

void XCde_emc_bench_InterruptDisable(XCde_emc_bench *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XCde_emc_bench_ReadReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_IER);
    XCde_emc_bench_WriteReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_IER, Register & (~Mask));
}

void XCde_emc_bench_InterruptClear(XCde_emc_bench *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCde_emc_bench_WriteReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_ISR, Mask);
}

u32 XCde_emc_bench_InterruptGetEnabled(XCde_emc_bench *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XCde_emc_bench_ReadReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_IER);
}

u32 XCde_emc_bench_InterruptGetStatus(XCde_emc_bench *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XCde_emc_bench_ReadReg(InstancePtr->Ctrl_BaseAddress, XCDE_EMC_BENCH_CTRL_ADDR_ISR);
}

