$date
	Tue Jul  6 16:54:36 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bancoMux4x1 $end
$var wire 2 ! select [1:0] $end
$var wire 1 " reset $end
$var wire 10 # muxOut [9:0] $end
$var wire 1 $ clk $end
$var wire 10 % FIFO_3 [9:0] $end
$var wire 10 & FIFO_2 [9:0] $end
$var wire 10 ' FIFO_1 [9:0] $end
$var wire 10 ( FIFO_0 [9:0] $end
$scope module multiplexor $end
$var wire 2 ) select [1:0] $end
$var wire 1 " reset $end
$var wire 10 * in_3 [9:0] $end
$var wire 10 + in_2 [9:0] $end
$var wire 10 , in_1 [9:0] $end
$var wire 10 - in_0 [9:0] $end
$var wire 1 $ clk $end
$var reg 10 . out_conductual [9:0] $end
$upscope $end
$scope module test $end
$var wire 10 / muxOut [9:0] $end
$var reg 10 0 FIFO_0 [9:0] $end
$var reg 10 1 FIFO_1 [9:0] $end
$var reg 10 2 FIFO_2 [9:0] $end
$var reg 10 3 FIFO_3 [9:0] $end
$var reg 1 $ clk $end
$var reg 1 " reset $end
$var reg 2 4 select [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
1$
b0 #
1"
b0 !
$end
#1
0$
#2
b1 !
b1 )
b1 4
b1011100111 %
b1011100111 *
b1011100111 3
b1100011011 &
b1100011011 +
b1100011011 2
b11100100 '
b11100100 ,
b11100100 1
b1111000000 (
b1111000000 -
b1111000000 0
0"
1$
#3
0$
#4
1"
1$
#5
0$
#6
b11100100 #
b11100100 .
b11100100 /
b10 !
b10 )
b10 4
1$
#7
0$
#8
b0 !
b0 )
b0 4
b1100011011 #
b1100011011 .
b1100011011 /
1$
#9
0$
#10
b1111000000 #
b1111000000 .
b1111000000 /
b11 !
b11 )
b11 4
1$
#11
0$
#12
b1011100111 #
b1011100111 .
b1011100111 /
1$
#13
0$
#14
1$
#15
0$
#16
1$
#17
0$
#18
1$
#19
0$
#20
1$
#21
0$
#22
1$
#23
0$
#24
1$
#25
0$
#26
1$
