Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar 16 07:02:22 2025
| Host         : parkjiho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (7)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_DB_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_DB_MIN/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_DB_RUN/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_DB_SEC/r_1khz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_FND_CTRL/U_clk_divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.726        0.000                      0                  314        0.179        0.000                      0                  314        4.500        0.000                       0                   248  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.726        0.000                      0                  314        0.179        0.000                      0                  314        4.500        0.000                       0                   248  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_msec_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 1.076ns (21.487%)  route 3.932ns (78.513%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.635     5.156    U_CLOCK/CLK
    SLICE_X5Y3           FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.290    U_CLOCK/clk_counter_reg[7]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.414 f  U_CLOCK/o_sec[5]_i_11/O
                         net (fo=2, routed)           0.570     6.984    U_CLOCK/o_sec[5]_i_11_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  U_CLOCK/o_sec[5]_i_6/O
                         net (fo=1, routed)           0.642     7.750    U_CLOCK/o_sec[5]_i_6_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  U_CLOCK/o_sec[5]_i_3/O
                         net (fo=3, routed)           1.010     8.885    U_Btn_DB_SEC/o_sec_reg[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.124     9.009 f  U_Btn_DB_SEC/o_msec[6]_i_5/O
                         net (fo=8, routed)           0.507     9.516    U_CLOCK/o_msec_reg[0]_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.640 r  U_CLOCK/o_msec[6]_i_1/O
                         net (fo=7, routed)           0.524    10.164    U_CLOCK/o_msec[6]_i_1_n_0
    SLICE_X4Y8           FDCE                                         r  U_CLOCK/o_msec_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.516    14.857    U_CLOCK/CLK
    SLICE_X4Y8           FDCE                                         r  U_CLOCK/o_msec_reg[3]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X4Y8           FDCE (Setup_fdce_C_CE)      -0.205    14.890    U_CLOCK/o_msec_reg[3]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_msec_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 1.076ns (21.487%)  route 3.932ns (78.513%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.635     5.156    U_CLOCK/CLK
    SLICE_X5Y3           FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.290    U_CLOCK/clk_counter_reg[7]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.414 f  U_CLOCK/o_sec[5]_i_11/O
                         net (fo=2, routed)           0.570     6.984    U_CLOCK/o_sec[5]_i_11_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  U_CLOCK/o_sec[5]_i_6/O
                         net (fo=1, routed)           0.642     7.750    U_CLOCK/o_sec[5]_i_6_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  U_CLOCK/o_sec[5]_i_3/O
                         net (fo=3, routed)           1.010     8.885    U_Btn_DB_SEC/o_sec_reg[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.124     9.009 f  U_Btn_DB_SEC/o_msec[6]_i_5/O
                         net (fo=8, routed)           0.507     9.516    U_CLOCK/o_msec_reg[0]_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.640 r  U_CLOCK/o_msec[6]_i_1/O
                         net (fo=7, routed)           0.524    10.164    U_CLOCK/o_msec[6]_i_1_n_0
    SLICE_X4Y8           FDCE                                         r  U_CLOCK/o_msec_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.516    14.857    U_CLOCK/CLK
    SLICE_X4Y8           FDCE                                         r  U_CLOCK/o_msec_reg[4]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X4Y8           FDCE (Setup_fdce_C_CE)      -0.205    14.890    U_CLOCK/o_msec_reg[4]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_msec_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 1.076ns (21.487%)  route 3.932ns (78.513%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.635     5.156    U_CLOCK/CLK
    SLICE_X5Y3           FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.290    U_CLOCK/clk_counter_reg[7]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.414 f  U_CLOCK/o_sec[5]_i_11/O
                         net (fo=2, routed)           0.570     6.984    U_CLOCK/o_sec[5]_i_11_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  U_CLOCK/o_sec[5]_i_6/O
                         net (fo=1, routed)           0.642     7.750    U_CLOCK/o_sec[5]_i_6_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  U_CLOCK/o_sec[5]_i_3/O
                         net (fo=3, routed)           1.010     8.885    U_Btn_DB_SEC/o_sec_reg[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.124     9.009 f  U_Btn_DB_SEC/o_msec[6]_i_5/O
                         net (fo=8, routed)           0.507     9.516    U_CLOCK/o_msec_reg[0]_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.640 r  U_CLOCK/o_msec[6]_i_1/O
                         net (fo=7, routed)           0.524    10.164    U_CLOCK/o_msec[6]_i_1_n_0
    SLICE_X4Y8           FDCE                                         r  U_CLOCK/o_msec_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.516    14.857    U_CLOCK/CLK
    SLICE_X4Y8           FDCE                                         r  U_CLOCK/o_msec_reg[5]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X4Y8           FDCE (Setup_fdce_C_CE)      -0.205    14.890    U_CLOCK/o_msec_reg[5]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_msec_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.076ns (22.072%)  route 3.799ns (77.927%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.635     5.156    U_CLOCK/CLK
    SLICE_X5Y3           FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.290    U_CLOCK/clk_counter_reg[7]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.414 f  U_CLOCK/o_sec[5]_i_11/O
                         net (fo=2, routed)           0.570     6.984    U_CLOCK/o_sec[5]_i_11_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  U_CLOCK/o_sec[5]_i_6/O
                         net (fo=1, routed)           0.642     7.750    U_CLOCK/o_sec[5]_i_6_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  U_CLOCK/o_sec[5]_i_3/O
                         net (fo=3, routed)           1.010     8.885    U_Btn_DB_SEC/o_sec_reg[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.124     9.009 f  U_Btn_DB_SEC/o_msec[6]_i_5/O
                         net (fo=8, routed)           0.507     9.516    U_CLOCK/o_msec_reg[0]_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.640 r  U_CLOCK/o_msec[6]_i_1/O
                         net (fo=7, routed)           0.391    10.031    U_CLOCK/o_msec[6]_i_1_n_0
    SLICE_X6Y8           FDCE                                         r  U_CLOCK/o_msec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.516    14.857    U_CLOCK/CLK
    SLICE_X6Y8           FDCE                                         r  U_CLOCK/o_msec_reg[0]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y8           FDCE (Setup_fdce_C_CE)      -0.169    14.926    U_CLOCK/o_msec_reg[0]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_msec_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.076ns (22.072%)  route 3.799ns (77.927%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.635     5.156    U_CLOCK/CLK
    SLICE_X5Y3           FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.290    U_CLOCK/clk_counter_reg[7]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.414 f  U_CLOCK/o_sec[5]_i_11/O
                         net (fo=2, routed)           0.570     6.984    U_CLOCK/o_sec[5]_i_11_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  U_CLOCK/o_sec[5]_i_6/O
                         net (fo=1, routed)           0.642     7.750    U_CLOCK/o_sec[5]_i_6_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  U_CLOCK/o_sec[5]_i_3/O
                         net (fo=3, routed)           1.010     8.885    U_Btn_DB_SEC/o_sec_reg[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.124     9.009 f  U_Btn_DB_SEC/o_msec[6]_i_5/O
                         net (fo=8, routed)           0.507     9.516    U_CLOCK/o_msec_reg[0]_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.640 r  U_CLOCK/o_msec[6]_i_1/O
                         net (fo=7, routed)           0.391    10.031    U_CLOCK/o_msec[6]_i_1_n_0
    SLICE_X6Y8           FDCE                                         r  U_CLOCK/o_msec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.516    14.857    U_CLOCK/CLK
    SLICE_X6Y8           FDCE                                         r  U_CLOCK/o_msec_reg[1]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y8           FDCE (Setup_fdce_C_CE)      -0.169    14.926    U_CLOCK/o_msec_reg[1]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_msec_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.076ns (22.072%)  route 3.799ns (77.927%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.635     5.156    U_CLOCK/CLK
    SLICE_X5Y3           FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.290    U_CLOCK/clk_counter_reg[7]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.414 f  U_CLOCK/o_sec[5]_i_11/O
                         net (fo=2, routed)           0.570     6.984    U_CLOCK/o_sec[5]_i_11_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  U_CLOCK/o_sec[5]_i_6/O
                         net (fo=1, routed)           0.642     7.750    U_CLOCK/o_sec[5]_i_6_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  U_CLOCK/o_sec[5]_i_3/O
                         net (fo=3, routed)           1.010     8.885    U_Btn_DB_SEC/o_sec_reg[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.124     9.009 f  U_Btn_DB_SEC/o_msec[6]_i_5/O
                         net (fo=8, routed)           0.507     9.516    U_CLOCK/o_msec_reg[0]_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.640 r  U_CLOCK/o_msec[6]_i_1/O
                         net (fo=7, routed)           0.391    10.031    U_CLOCK/o_msec[6]_i_1_n_0
    SLICE_X6Y8           FDCE                                         r  U_CLOCK/o_msec_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.516    14.857    U_CLOCK/CLK
    SLICE_X6Y8           FDCE                                         r  U_CLOCK/o_msec_reg[2]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y8           FDCE (Setup_fdce_C_CE)      -0.169    14.926    U_CLOCK/o_msec_reg[2]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_msec_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.076ns (22.072%)  route 3.799ns (77.927%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.635     5.156    U_CLOCK/CLK
    SLICE_X5Y3           FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.290    U_CLOCK/clk_counter_reg[7]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.414 f  U_CLOCK/o_sec[5]_i_11/O
                         net (fo=2, routed)           0.570     6.984    U_CLOCK/o_sec[5]_i_11_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  U_CLOCK/o_sec[5]_i_6/O
                         net (fo=1, routed)           0.642     7.750    U_CLOCK/o_sec[5]_i_6_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  U_CLOCK/o_sec[5]_i_3/O
                         net (fo=3, routed)           1.010     8.885    U_Btn_DB_SEC/o_sec_reg[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.124     9.009 f  U_Btn_DB_SEC/o_msec[6]_i_5/O
                         net (fo=8, routed)           0.507     9.516    U_CLOCK/o_msec_reg[0]_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.640 r  U_CLOCK/o_msec[6]_i_1/O
                         net (fo=7, routed)           0.391    10.031    U_CLOCK/o_msec[6]_i_1_n_0
    SLICE_X6Y8           FDCE                                         r  U_CLOCK/o_msec_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.516    14.857    U_CLOCK/CLK
    SLICE_X6Y8           FDCE                                         r  U_CLOCK/o_msec_reg[6]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y8           FDCE (Setup_fdce_C_CE)      -0.169    14.926    U_CLOCK/o_msec_reg[6]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_min_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 1.076ns (22.401%)  route 3.727ns (77.599%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.635     5.156    U_CLOCK/CLK
    SLICE_X5Y3           FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.290    U_CLOCK/clk_counter_reg[7]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.414 f  U_CLOCK/o_sec[5]_i_11/O
                         net (fo=2, routed)           0.570     6.984    U_CLOCK/o_sec[5]_i_11_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  U_CLOCK/o_sec[5]_i_6/O
                         net (fo=1, routed)           0.642     7.750    U_CLOCK/o_sec[5]_i_6_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  U_CLOCK/o_sec[5]_i_3/O
                         net (fo=3, routed)           0.719     8.594    U_Btn_DB_SEC/o_sec_reg[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I3_O)        0.124     8.718 r  U_Btn_DB_SEC/o_min[5]_i_3/O
                         net (fo=2, routed)           0.546     9.263    U_Btn_DB_RUN/o_min_reg[0]
    SLICE_X5Y12          LUT5 (Prop_lut5_I2_O)        0.124     9.387 r  U_Btn_DB_RUN/o_min[5]_i_1/O
                         net (fo=6, routed)           0.572     9.960    U_CLOCK/o_min_reg[0]_0[0]
    SLICE_X4Y12          FDCE                                         r  U_CLOCK/o_min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.513    14.854    U_CLOCK/CLK
    SLICE_X4Y12          FDCE                                         r  U_CLOCK/o_min_reg[2]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y12          FDCE (Setup_fdce_C_CE)      -0.205    14.887    U_CLOCK/o_min_reg[2]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_min_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 1.076ns (22.401%)  route 3.727ns (77.599%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.635     5.156    U_CLOCK/CLK
    SLICE_X5Y3           FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.290    U_CLOCK/clk_counter_reg[7]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.414 f  U_CLOCK/o_sec[5]_i_11/O
                         net (fo=2, routed)           0.570     6.984    U_CLOCK/o_sec[5]_i_11_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  U_CLOCK/o_sec[5]_i_6/O
                         net (fo=1, routed)           0.642     7.750    U_CLOCK/o_sec[5]_i_6_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  U_CLOCK/o_sec[5]_i_3/O
                         net (fo=3, routed)           0.719     8.594    U_Btn_DB_SEC/o_sec_reg[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I3_O)        0.124     8.718 r  U_Btn_DB_SEC/o_min[5]_i_3/O
                         net (fo=2, routed)           0.546     9.263    U_Btn_DB_RUN/o_min_reg[0]
    SLICE_X5Y12          LUT5 (Prop_lut5_I2_O)        0.124     9.387 r  U_Btn_DB_RUN/o_min[5]_i_1/O
                         net (fo=6, routed)           0.572     9.960    U_CLOCK/o_min_reg[0]_0[0]
    SLICE_X4Y12          FDCE                                         r  U_CLOCK/o_min_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.513    14.854    U_CLOCK/CLK
    SLICE_X4Y12          FDCE                                         r  U_CLOCK/o_min_reg[3]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y12          FDCE (Setup_fdce_C_CE)      -0.205    14.887    U_CLOCK/o_min_reg[3]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.388ns (47.511%)  route 2.638ns (52.489%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.635     5.156    U_CLOCK/CLK
    SLICE_X5Y4           FDCE                                         r  U_CLOCK/clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  U_CLOCK/clk_counter_reg[11]/Q
                         net (fo=2, routed)           0.678     6.290    U_CLOCK/clk_counter_reg[11]
    SLICE_X4Y4           LUT3 (Prop_lut3_I2_O)        0.124     6.414 f  U_CLOCK/o_sec[5]_i_9/O
                         net (fo=2, routed)           0.902     7.317    U_CLOCK/o_sec[5]_i_9_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.441 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.417     7.858    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I2_O)        0.124     7.982 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.641     8.623    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.124     8.747 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.747    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.279 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.279    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.393    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  U_CLOCK/clk_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    U_CLOCK/clk_counter_reg[20]_i_1_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.183 r  U_CLOCK/clk_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.183    U_CLOCK/clk_counter_reg[24]_i_1_n_6
    SLICE_X5Y8           FDCE                                         r  U_CLOCK/clk_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.516    14.857    U_CLOCK/CLK
    SLICE_X5Y8           FDCE                                         r  U_CLOCK/clk_counter_reg[25]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y8           FDCE (Setup_fdce_C_D)        0.062    15.157    U_CLOCK/clk_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  4.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_STOPWATCH_DP/U_time_min/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DP/U_time_min/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.401%)  route 0.098ns (34.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.474    U_STOPWATCH_DP/U_time_min/CLK
    SLICE_X0Y13          FDCE                                         r  U_STOPWATCH_DP/U_time_min/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_STOPWATCH_DP/U_time_min/count_reg_reg[3]/Q
                         net (fo=6, routed)           0.098     1.714    U_STOPWATCH_DP/U_time_min/Q[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.759 r  U_STOPWATCH_DP/U_time_min/count_reg[5]_i_2__1/O
                         net (fo=1, routed)           0.000     1.759    U_STOPWATCH_DP/U_time_min/count_reg[5]_i_2__1_n_0
    SLICE_X1Y13          FDCE                                         r  U_STOPWATCH_DP/U_time_min/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.861     1.988    U_STOPWATCH_DP/U_time_min/CLK
    SLICE_X1Y13          FDCE                                         r  U_STOPWATCH_DP/U_time_min/count_reg_reg[5]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X1Y13          FDCE (Hold_fdce_C_D)         0.092     1.579    U_STOPWATCH_DP/U_time_min/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_STOPWATCH_DP/U_time_min/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DP/U_time_min/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.171%)  route 0.099ns (34.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.474    U_STOPWATCH_DP/U_time_min/CLK
    SLICE_X0Y13          FDCE                                         r  U_STOPWATCH_DP/U_time_min/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_STOPWATCH_DP/U_time_min/count_reg_reg[3]/Q
                         net (fo=6, routed)           0.099     1.715    U_STOPWATCH_DP/U_time_min/Q[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.045     1.760 r  U_STOPWATCH_DP/U_time_min/count_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000     1.760    U_STOPWATCH_DP/U_time_min/count_reg[4]_i_1__3_n_0
    SLICE_X1Y13          FDCE                                         r  U_STOPWATCH_DP/U_time_min/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.861     1.988    U_STOPWATCH_DP/U_time_min/CLK
    SLICE_X1Y13          FDCE                                         r  U_STOPWATCH_DP/U_time_min/count_reg_reg[4]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X1Y13          FDCE (Hold_fdce_C_D)         0.091     1.578    U_STOPWATCH_DP/U_time_min/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_STOPWATCH_DP/U_time_sec/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DP/U_time_sec/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.593     1.476    U_STOPWATCH_DP/U_time_sec/CLK
    SLICE_X1Y11          FDCE                                         r  U_STOPWATCH_DP/U_time_sec/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  U_STOPWATCH_DP/U_time_sec/count_reg_reg[2]/Q
                         net (fo=6, routed)           0.069     1.673    U_STOPWATCH_DP/U_time_sec/Q[2]
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.099     1.772 r  U_STOPWATCH_DP/U_time_sec/count_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.772    U_STOPWATCH_DP/U_time_sec/count_reg[3]_i_1__2_n_0
    SLICE_X1Y11          FDCE                                         r  U_STOPWATCH_DP/U_time_sec/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.864     1.991    U_STOPWATCH_DP/U_time_sec/CLK
    SLICE_X1Y11          FDCE                                         r  U_STOPWATCH_DP/U_time_sec/count_reg_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.092     1.568    U_STOPWATCH_DP/U_time_sec/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_CLOCK/o_sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_sec_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.098%)  route 0.164ns (46.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.474    U_CLOCK/CLK
    SLICE_X4Y10          FDCE                                         r  U_CLOCK/o_sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_CLOCK/o_sec_reg[0]/Q
                         net (fo=8, routed)           0.164     1.779    U_CLOCK/c_sec[0]
    SLICE_X6Y10          LUT6 (Prop_lut6_I3_O)        0.045     1.824 r  U_CLOCK/o_sec[5]_i_2/O
                         net (fo=1, routed)           0.000     1.824    U_CLOCK/o_sec[5]_i_2_n_0
    SLICE_X6Y10          FDCE                                         r  U_CLOCK/o_sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.862     1.989    U_CLOCK/CLK
    SLICE_X6Y10          FDCE                                         r  U_CLOCK/o_sec_reg[5]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.121     1.611    U_CLOCK/o_sec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_CLOCK/o_sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_sec_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.796%)  route 0.166ns (47.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.474    U_CLOCK/CLK
    SLICE_X4Y10          FDCE                                         r  U_CLOCK/o_sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_CLOCK/o_sec_reg[0]/Q
                         net (fo=8, routed)           0.166     1.781    U_CLOCK/c_sec[0]
    SLICE_X6Y10          LUT6 (Prop_lut6_I3_O)        0.045     1.826 r  U_CLOCK/o_sec[4]_i_1/O
                         net (fo=1, routed)           0.000     1.826    U_CLOCK/o_sec[4]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  U_CLOCK/o_sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.862     1.989    U_CLOCK/CLK
    SLICE_X6Y10          FDCE                                         r  U_CLOCK/o_sec_reg[4]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.121     1.611    U_CLOCK/o_sec_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_STOPWATCH_DP/U_time_msec/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DP/U_time_msec/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.137%)  route 0.145ns (43.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.594     1.477    U_STOPWATCH_DP/U_time_msec/CLK
    SLICE_X1Y9           FDCE                                         r  U_STOPWATCH_DP/U_time_msec/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_STOPWATCH_DP/U_time_msec/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.145     1.763    U_STOPWATCH_DP/U_time_msec/Q[0]
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  U_STOPWATCH_DP/U_time_msec/count_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.808    U_STOPWATCH_DP/U_time_msec/count_reg[4]_i_1__0_n_0
    SLICE_X3Y9           FDCE                                         r  U_STOPWATCH_DP/U_time_msec/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.865     1.992    U_STOPWATCH_DP/U_time_msec/CLK
    SLICE_X3Y9           FDCE                                         r  U_STOPWATCH_DP/U_time_msec/count_reg_reg[4]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y9           FDCE (Hold_fdce_C_D)         0.092     1.585    U_STOPWATCH_DP/U_time_msec/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_CLOCK/o_min_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_min_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.589%)  route 0.168ns (47.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.592     1.475    U_CLOCK/CLK
    SLICE_X3Y12          FDCE                                         r  U_CLOCK/o_min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_CLOCK/o_min_reg[1]/Q
                         net (fo=8, routed)           0.168     1.784    U_CLOCK/c_min[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.829 r  U_CLOCK/o_min[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    U_CLOCK/o_min[2]
    SLICE_X4Y12          FDCE                                         r  U_CLOCK/o_min_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.860     1.987    U_CLOCK/CLK
    SLICE_X4Y12          FDCE                                         r  U_CLOCK/o_min_reg[2]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.091     1.600    U_CLOCK/o_min_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_CLOCK/o_sec_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_sec_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.075%)  route 0.185ns (49.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.474    U_CLOCK/CLK
    SLICE_X4Y10          FDCE                                         r  U_CLOCK/o_sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_CLOCK/o_sec_reg[1]/Q
                         net (fo=7, routed)           0.185     1.801    U_CLOCK/c_sec[1]
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.045     1.846 r  U_CLOCK/o_sec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U_CLOCK/o_sec[2]
    SLICE_X6Y10          FDCE                                         r  U_CLOCK/o_sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.862     1.989    U_CLOCK/CLK
    SLICE_X6Y10          FDCE                                         r  U_CLOCK/o_sec_reg[2]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.120     1.610    U_CLOCK/o_sec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_STOPWATCH_CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_CU/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.179%)  route 0.101ns (30.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.474    U_STOPWATCH_CU/CLK
    SLICE_X3Y13          FDCE                                         r  U_STOPWATCH_CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  U_STOPWATCH_CU/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.101     1.703    U_STOPWATCH_CU/led_OBUF[0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.099     1.802 r  U_STOPWATCH_CU/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    U_STOPWATCH_CU/FSM_onehot_state[0]_i_1_n_0
    SLICE_X3Y13          FDPE                                         r  U_STOPWATCH_CU/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.861     1.988    U_STOPWATCH_CU/CLK
    SLICE_X3Y13          FDPE                                         r  U_STOPWATCH_CU/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDPE (Hold_fdpe_C_D)         0.092     1.566    U_STOPWATCH_CU/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_CLOCK/o_sec_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_sec_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.541%)  route 0.189ns (50.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.474    U_CLOCK/CLK
    SLICE_X4Y10          FDCE                                         r  U_CLOCK/o_sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_CLOCK/o_sec_reg[1]/Q
                         net (fo=7, routed)           0.189     1.805    U_CLOCK/c_sec[1]
    SLICE_X6Y10          LUT6 (Prop_lut6_I4_O)        0.045     1.850 r  U_CLOCK/o_sec[3]_i_1/O
                         net (fo=1, routed)           0.000     1.850    U_CLOCK/o_sec[3]
    SLICE_X6Y10          FDCE                                         r  U_CLOCK/o_sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.862     1.989    U_CLOCK/CLK
    SLICE_X6Y10          FDCE                                         r  U_CLOCK/o_sec_reg[3]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.121     1.611    U_CLOCK/o_sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y18    U_Btn_DB_CLEAR/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y20    U_Btn_DB_CLEAR/counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y13    U_Btn_DB_CLEAR/edge_detect_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y18    U_Btn_DB_CLEAR/r_1khz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y12   U_Btn_DB_MIN/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y12   U_Btn_DB_MIN/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y13   U_Btn_DB_MIN/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y13   U_Btn_DB_MIN/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y13   U_Btn_DB_MIN/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y12   U_Btn_DB_MIN/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y12   U_Btn_DB_MIN/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   U_Btn_DB_MIN/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   U_Btn_DB_MIN/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   U_Btn_DB_MIN/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   U_Btn_DB_MIN/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   U_Btn_DB_MIN/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   U_Btn_DB_MIN/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    U_Btn_DB_SEC/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    U_Btn_DB_SEC/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y18    U_Btn_DB_CLEAR/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y20    U_Btn_DB_CLEAR/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    U_Btn_DB_CLEAR/edge_detect_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    U_Btn_DB_CLEAR/r_1khz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    U_Btn_DB_MIN/edge_detect_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    U_FND_CTRL/U_clk_divider/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    U_FND_CTRL/U_clk_divider/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    U_FND_CTRL/U_clk_divider/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    U_STOPWATCH_DP/U_clk_div/clk_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    U_STOPWATCH_DP/U_clk_div/count_reg_reg[10]/C



