WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

CPU 0 PAg branch predictor
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1397390 cumulative IPC: 3.578 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1397390 cumulative IPC: 3.578 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 21653387 heartbeat IPC: 0.4618 cumulative IPC: 0.2468 (Simulation time: 00 hr 05 min 28 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 64744848 heartbeat IPC: 0.2321 cumulative IPC: 0.2368 (Simulation time: 00 hr 12 min 10 sec)
Simulation finished CPU 0 instructions: 20000002 cycles: 85302115 cumulative IPC: 0.2345 (Simulation time: 00 hr 15 min 02 sec)
Simulation complete CPU 0 instructions: 20000002 cycles: 85302115 cumulative IPC: 0.2345 (Simulation time: 00 hr 15 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/619.lbm_s-2676B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2345 instructions: 20000002 cycles: 85302115
CPU 0 Branch Prediction Accuracy: 96.32% MPKI: 0.6278 Average ROB Occupancy at Mispredict: 278.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.628
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    1565238 HIT:     677425 MISS:     887813
LLC LOAD         ACCESS:     221943 HIT:          3 MISS:     221940
LLC RFO          ACCESS:     671195 HIT:       5423 MISS:     665772
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     672003 HIT:     671999 MISS:          4
LLC TRANSLATION  ACCESS:         97 HIT:          0 MISS:         97
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1229 cycles
cpu0_DTLB TOTAL        ACCESS:    4104560 HIT:    4059872 MISS:      44688
cpu0_DTLB LOAD         ACCESS:    4104560 HIT:    4059872 MISS:      44688
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 83.03 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    5063473 HIT:    3060444 MISS:    2003029
cpu0_L1D LOAD         ACCESS:    1465880 HIT:     793741 MISS:     672139
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    3583705 HIT:    2266693 MISS:    1317012
cpu0_L1D TRANSLATION  ACCESS:      13888 HIT:         10 MISS:      13878
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 527.6 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    2738805 HIT:    1845570 MISS:     893235
cpu0_L2C LOAD         ACCESS:     221951 HIT:          8 MISS:     221943
cpu0_L2C RFO          ACCESS:    1251487 HIT:     580292 MISS:     671195
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    1251489 HIT:    1251489 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      13878 HIT:      13781 MISS:         97
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1243 cycles
cpu0_STLB TOTAL        ACCESS:      25568 HIT:      11694 MISS:      13874
cpu0_STLB LOAD         ACCESS:      25568 HIT:      11694 MISS:      13874
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 342.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      96862
  ROW_BUFFER_MISS:     790932
 AVG DBUS CONGESTED CYCLE: 3.992
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      46850
  FULL:     622547
