<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ADAS Graduation Project: ID options</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ADAS Graduation Project
   </div>
   <div id="projectbrief">ADAS Graduation Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">ID options</div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7a721fdc5a0025a67fca6b9eb44194aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga7a721fdc5a0025a67fca6b9eb44194aa">AHB1ENR_DMA2EN</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga7a721fdc5a0025a67fca6b9eb44194aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on DMA2 peripheral.  <a href="group___peripheral.html#ga7a721fdc5a0025a67fca6b9eb44194aa">More...</a><br /></td></tr>
<tr class="separator:ga7a721fdc5a0025a67fca6b9eb44194aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad95f60833921687c23111862efbffb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gaad95f60833921687c23111862efbffb6">AHB1ENR_DMA1EN</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:gaad95f60833921687c23111862efbffb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on DMA1 peripheral.  <a href="group___peripheral.html#gaad95f60833921687c23111862efbffb6">More...</a><br /></td></tr>
<tr class="separator:gaad95f60833921687c23111862efbffb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59346763a519edae2f1f46f4e9c30c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga59346763a519edae2f1f46f4e9c30c3a">AHB1ENR_CRCEN</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga59346763a519edae2f1f46f4e9c30c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on CRC peripheral.  <a href="group___peripheral.html#ga59346763a519edae2f1f46f4e9c30c3a">More...</a><br /></td></tr>
<tr class="separator:ga59346763a519edae2f1f46f4e9c30c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4047d48c8468f1ac3056ba8a5d00a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gaa4047d48c8468f1ac3056ba8a5d00a20">AHB1ENR_GPIOHEN</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gaa4047d48c8468f1ac3056ba8a5d00a20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on GPIOH peripheral.  <a href="group___peripheral.html#gaa4047d48c8468f1ac3056ba8a5d00a20">More...</a><br /></td></tr>
<tr class="separator:gaa4047d48c8468f1ac3056ba8a5d00a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94d88d814e85c4e2d06862c95f8b78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gab94d88d814e85c4e2d06862c95f8b78e">AHB1ENR_GPIOEEN</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gab94d88d814e85c4e2d06862c95f8b78e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on GPIOE peripheral.  <a href="group___peripheral.html#gab94d88d814e85c4e2d06862c95f8b78e">More...</a><br /></td></tr>
<tr class="separator:gab94d88d814e85c4e2d06862c95f8b78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae65d475454a6d8d7e606691e30a9db7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gae65d475454a6d8d7e606691e30a9db7a">AHB1ENR_GPIODEN</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gae65d475454a6d8d7e606691e30a9db7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on GPIOD peripheral.  <a href="group___peripheral.html#gae65d475454a6d8d7e606691e30a9db7a">More...</a><br /></td></tr>
<tr class="separator:gae65d475454a6d8d7e606691e30a9db7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a484def9262a6814dd66ccc689ce6ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga3a484def9262a6814dd66ccc689ce6ca">AHB1ENR_GPIOCEN</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga3a484def9262a6814dd66ccc689ce6ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on GPIOC peripheral.  <a href="group___peripheral.html#ga3a484def9262a6814dd66ccc689ce6ca">More...</a><br /></td></tr>
<tr class="separator:ga3a484def9262a6814dd66ccc689ce6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9eb580ac91566870a67f3b6796793e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gaf9eb580ac91566870a67f3b6796793e8">AHB1ENR_GPIOBEN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaf9eb580ac91566870a67f3b6796793e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on GPIOB peripheral.  <a href="group___peripheral.html#gaf9eb580ac91566870a67f3b6796793e8">More...</a><br /></td></tr>
<tr class="separator:gaf9eb580ac91566870a67f3b6796793e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49ad13d00bcc4499854bf16cdaa6838b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga49ad13d00bcc4499854bf16cdaa6838b">AHB1ENR_GPIOAEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga49ad13d00bcc4499854bf16cdaa6838b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on GPIOA peripheral.  <a href="group___peripheral.html#ga49ad13d00bcc4499854bf16cdaa6838b">More...</a><br /></td></tr>
<tr class="separator:ga49ad13d00bcc4499854bf16cdaa6838b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff180d4e53ade982c118b7627550a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga7ff180d4e53ade982c118b7627550a21">AHB2ENR_OTGFSEN</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga7ff180d4e53ade982c118b7627550a21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on OTGFS peripheral.  <a href="group___peripheral.html#ga7ff180d4e53ade982c118b7627550a21">More...</a><br /></td></tr>
<tr class="separator:ga7ff180d4e53ade982c118b7627550a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0905ca5c593bda98120d231dad473de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga0905ca5c593bda98120d231dad473de9">APB1ENR_PWREN</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga0905ca5c593bda98120d231dad473de9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on PWR peripheral.  <a href="group___peripheral.html#ga0905ca5c593bda98120d231dad473de9">More...</a><br /></td></tr>
<tr class="separator:ga0905ca5c593bda98120d231dad473de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bbe7e058d32561ada259f30672cb06f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga6bbe7e058d32561ada259f30672cb06f">APB1ENR_I2C3EN</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga6bbe7e058d32561ada259f30672cb06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on I2C3 peripheral.  <a href="group___peripheral.html#ga6bbe7e058d32561ada259f30672cb06f">More...</a><br /></td></tr>
<tr class="separator:ga6bbe7e058d32561ada259f30672cb06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e85416e23d65e3463f9f65561c4de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga54e85416e23d65e3463f9f65561c4de5">APB1ENR_I2C2EN</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga54e85416e23d65e3463f9f65561c4de5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on I2C2 peripheral.  <a href="group___peripheral.html#ga54e85416e23d65e3463f9f65561c4de5">More...</a><br /></td></tr>
<tr class="separator:ga54e85416e23d65e3463f9f65561c4de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga030f7e6c7e6b5b89968fc8d9d7d779a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga030f7e6c7e6b5b89968fc8d9d7d779a9">APB1ENR_I2C1EN</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga030f7e6c7e6b5b89968fc8d9d7d779a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on I2C1 peripheral.  <a href="group___peripheral.html#ga030f7e6c7e6b5b89968fc8d9d7d779a9">More...</a><br /></td></tr>
<tr class="separator:ga030f7e6c7e6b5b89968fc8d9d7d779a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9485c3e161e4c625e95e5a8f1aa05b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga9485c3e161e4c625e95e5a8f1aa05b30">APB1ENR_USART2EN</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga9485c3e161e4c625e95e5a8f1aa05b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on USART2 peripheral.  <a href="group___peripheral.html#ga9485c3e161e4c625e95e5a8f1aa05b30">More...</a><br /></td></tr>
<tr class="separator:ga9485c3e161e4c625e95e5a8f1aa05b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe93de200c69752ce593d903295fedd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gafe93de200c69752ce593d903295fedd9">APB1ENR_SPI3EN</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gafe93de200c69752ce593d903295fedd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on SPI3 peripheral.  <a href="group___peripheral.html#gafe93de200c69752ce593d903295fedd9">More...</a><br /></td></tr>
<tr class="separator:gafe93de200c69752ce593d903295fedd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc2938b5527086eca53544c47e92fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga4fc2938b5527086eca53544c47e92fdb">APB1ENR_SPI2EN</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga4fc2938b5527086eca53544c47e92fdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on SPI2 peripheral.  <a href="group___peripheral.html#ga4fc2938b5527086eca53544c47e92fdb">More...</a><br /></td></tr>
<tr class="separator:ga4fc2938b5527086eca53544c47e92fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a74f8aa922de58bcead2f87f72f5a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga1a74f8aa922de58bcead2f87f72f5a2d">APB1ENR_WWDGEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga1a74f8aa922de58bcead2f87f72f5a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on WWD peripheral.  <a href="group___peripheral.html#ga1a74f8aa922de58bcead2f87f72f5a2d">More...</a><br /></td></tr>
<tr class="separator:ga1a74f8aa922de58bcead2f87f72f5a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea0aa66ce069673b3c743b9835af8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gaaea0aa66ce069673b3c743b9835af8df">APB1ENR_TIM5EN</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaaea0aa66ce069673b3c743b9835af8df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on TIM5 peripheral.  <a href="group___peripheral.html#gaaea0aa66ce069673b3c743b9835af8df">More...</a><br /></td></tr>
<tr class="separator:gaaea0aa66ce069673b3c743b9835af8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae88e12ffdcd0a8c7168b9dc49937c97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gae88e12ffdcd0a8c7168b9dc49937c97d">APB1ENR_TIM4EN</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gae88e12ffdcd0a8c7168b9dc49937c97d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on TIM4 peripheral.  <a href="group___peripheral.html#gae88e12ffdcd0a8c7168b9dc49937c97d">More...</a><br /></td></tr>
<tr class="separator:gae88e12ffdcd0a8c7168b9dc49937c97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5d502d28dc158fe67deb91ab2407cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga4f5d502d28dc158fe67deb91ab2407cb">APB1ENR_TIM3EN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga4f5d502d28dc158fe67deb91ab2407cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on TIM3 peripheral.  <a href="group___peripheral.html#ga4f5d502d28dc158fe67deb91ab2407cb">More...</a><br /></td></tr>
<tr class="separator:ga4f5d502d28dc158fe67deb91ab2407cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a6f5b9a60087384dacd25a3206c86b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga69a6f5b9a60087384dacd25a3206c86b">APB1ENR_TIM2EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga69a6f5b9a60087384dacd25a3206c86b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on TIM2 peripheral.  <a href="group___peripheral.html#ga69a6f5b9a60087384dacd25a3206c86b">More...</a><br /></td></tr>
<tr class="separator:ga69a6f5b9a60087384dacd25a3206c86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedea507497eae88c70dc102b21825020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gaedea507497eae88c70dc102b21825020">APB2ENR_TIM11EN</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gaedea507497eae88c70dc102b21825020"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on TIM11 peripheral.  <a href="group___peripheral.html#gaedea507497eae88c70dc102b21825020">More...</a><br /></td></tr>
<tr class="separator:gaedea507497eae88c70dc102b21825020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77cfb0767d9a734df37528948bb77f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gaa77cfb0767d9a734df37528948bb77f0">APB2ENR_TIM10EN</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gaa77cfb0767d9a734df37528948bb77f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on TIM10 peripheral.  <a href="group___peripheral.html#gaa77cfb0767d9a734df37528948bb77f0">More...</a><br /></td></tr>
<tr class="separator:gaa77cfb0767d9a734df37528948bb77f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d401b5b382d4d0413b0626ef9e3b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga67d401b5b382d4d0413b0626ef9e3b0b">APB2ENR_TIM9EN</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga67d401b5b382d4d0413b0626ef9e3b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on TIM9 peripheral.  <a href="group___peripheral.html#ga67d401b5b382d4d0413b0626ef9e3b0b">More...</a><br /></td></tr>
<tr class="separator:ga67d401b5b382d4d0413b0626ef9e3b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cce85c8f4a347ad79308d1c4512e187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga5cce85c8f4a347ad79308d1c4512e187">APB2ENR_SYSCFGEN</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga5cce85c8f4a347ad79308d1c4512e187"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on SYSCFG peripheral.  <a href="group___peripheral.html#ga5cce85c8f4a347ad79308d1c4512e187">More...</a><br /></td></tr>
<tr class="separator:ga5cce85c8f4a347ad79308d1c4512e187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadafb4f6a2565de12a9e5236a6097c6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gadafb4f6a2565de12a9e5236a6097c6e9">APB2ENR_SPI4EN</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gadafb4f6a2565de12a9e5236a6097c6e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on SPI4 peripheral.  <a href="group___peripheral.html#gadafb4f6a2565de12a9e5236a6097c6e9">More...</a><br /></td></tr>
<tr class="separator:gadafb4f6a2565de12a9e5236a6097c6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b7b881b7bc6f120d878a12b847860b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga6b7b881b7bc6f120d878a12b847860b8">APB2ENR_SPI1EN</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga6b7b881b7bc6f120d878a12b847860b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on SPI1 peripheral.  <a href="group___peripheral.html#ga6b7b881b7bc6f120d878a12b847860b8">More...</a><br /></td></tr>
<tr class="separator:ga6b7b881b7bc6f120d878a12b847860b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e59bb5270105cabad74f971c1f6dd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga9e59bb5270105cabad74f971c1f6dd48">APB2ENR_SDIOEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga9e59bb5270105cabad74f971c1f6dd48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on SDIO peripheral.  <a href="group___peripheral.html#ga9e59bb5270105cabad74f971c1f6dd48">More...</a><br /></td></tr>
<tr class="separator:ga9e59bb5270105cabad74f971c1f6dd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfcc0e3cd7a1bdafb109192c4a4b34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga3cfcc0e3cd7a1bdafb109192c4a4b34b">APB2ENR_ADC1EN</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga3cfcc0e3cd7a1bdafb109192c4a4b34b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on ADC1 peripheral.  <a href="group___peripheral.html#ga3cfcc0e3cd7a1bdafb109192c4a4b34b">More...</a><br /></td></tr>
<tr class="separator:ga3cfcc0e3cd7a1bdafb109192c4a4b34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b80e93e2a2d9aa77ede6763f2f6ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga84b80e93e2a2d9aa77ede6763f2f6ba1">APB2ENR_USART6EN</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga84b80e93e2a2d9aa77ede6763f2f6ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on USART6 peripheral.  <a href="group___peripheral.html#ga84b80e93e2a2d9aa77ede6763f2f6ba1">More...</a><br /></td></tr>
<tr class="separator:ga84b80e93e2a2d9aa77ede6763f2f6ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420f9a41acd93e242601bb3a43fbd0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga420f9a41acd93e242601bb3a43fbd0f8">APB2ENR_USART1EN</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga420f9a41acd93e242601bb3a43fbd0f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on USART1 peripheral.  <a href="group___peripheral.html#ga420f9a41acd93e242601bb3a43fbd0f8">More...</a><br /></td></tr>
<tr class="separator:ga420f9a41acd93e242601bb3a43fbd0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560aa79d145ce9ea781a56a33015b5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga560aa79d145ce9ea781a56a33015b5ab">APB2ENR_TIM1EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga560aa79d145ce9ea781a56a33015b5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on TIM1 peripheral.  <a href="group___peripheral.html#ga560aa79d145ce9ea781a56a33015b5ab">More...</a><br /></td></tr>
<tr class="separator:ga560aa79d145ce9ea781a56a33015b5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e266752804fcf69f7e9918dc2c73aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga4e266752804fcf69f7e9918dc2c73aac">AHB1LPENR_FLITFLPEN</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga4e266752804fcf69f7e9918dc2c73aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on FLITFLP peripheral.  <a href="group___peripheral.html#ga4e266752804fcf69f7e9918dc2c73aac">More...</a><br /></td></tr>
<tr class="separator:ga4e266752804fcf69f7e9918dc2c73aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga7a721fdc5a0025a67fca6b9eb44194aa" name="ga7a721fdc5a0025a67fca6b9eb44194aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a721fdc5a0025a67fca6b9eb44194aa">&#9670;&#160;</a></span>AHB1ENR_DMA2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB1ENR_DMA2EN&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on DMA2 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00103">103</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="gaad95f60833921687c23111862efbffb6" name="gaad95f60833921687c23111862efbffb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad95f60833921687c23111862efbffb6">&#9670;&#160;</a></span>AHB1ENR_DMA1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB1ENR_DMA1EN&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on DMA1 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00110">110</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga59346763a519edae2f1f46f4e9c30c3a" name="ga59346763a519edae2f1f46f4e9c30c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59346763a519edae2f1f46f4e9c30c3a">&#9670;&#160;</a></span>AHB1ENR_CRCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB1ENR_CRCEN&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on CRC peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00117">117</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="gaa4047d48c8468f1ac3056ba8a5d00a20" name="gaa4047d48c8468f1ac3056ba8a5d00a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4047d48c8468f1ac3056ba8a5d00a20">&#9670;&#160;</a></span>AHB1ENR_GPIOHEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB1ENR_GPIOHEN&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on GPIOH peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00124">124</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="gab94d88d814e85c4e2d06862c95f8b78e" name="gab94d88d814e85c4e2d06862c95f8b78e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab94d88d814e85c4e2d06862c95f8b78e">&#9670;&#160;</a></span>AHB1ENR_GPIOEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB1ENR_GPIOEEN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on GPIOE peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00131">131</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="gae65d475454a6d8d7e606691e30a9db7a" name="gae65d475454a6d8d7e606691e30a9db7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae65d475454a6d8d7e606691e30a9db7a">&#9670;&#160;</a></span>AHB1ENR_GPIODEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB1ENR_GPIODEN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on GPIOD peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00138">138</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga3a484def9262a6814dd66ccc689ce6ca" name="ga3a484def9262a6814dd66ccc689ce6ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a484def9262a6814dd66ccc689ce6ca">&#9670;&#160;</a></span>AHB1ENR_GPIOCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB1ENR_GPIOCEN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on GPIOC peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00145">145</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="gaf9eb580ac91566870a67f3b6796793e8" name="gaf9eb580ac91566870a67f3b6796793e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9eb580ac91566870a67f3b6796793e8">&#9670;&#160;</a></span>AHB1ENR_GPIOBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB1ENR_GPIOBEN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on GPIOB peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00152">152</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga49ad13d00bcc4499854bf16cdaa6838b" name="ga49ad13d00bcc4499854bf16cdaa6838b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49ad13d00bcc4499854bf16cdaa6838b">&#9670;&#160;</a></span>AHB1ENR_GPIOAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB1ENR_GPIOAEN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on GPIOA peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00159">159</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga7ff180d4e53ade982c118b7627550a21" name="ga7ff180d4e53ade982c118b7627550a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ff180d4e53ade982c118b7627550a21">&#9670;&#160;</a></span>AHB2ENR_OTGFSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB2ENR_OTGFSEN&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on OTGFS peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00166">166</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga0905ca5c593bda98120d231dad473de9" name="ga0905ca5c593bda98120d231dad473de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0905ca5c593bda98120d231dad473de9">&#9670;&#160;</a></span>APB1ENR_PWREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1ENR_PWREN&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on PWR peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00173">173</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga6bbe7e058d32561ada259f30672cb06f" name="ga6bbe7e058d32561ada259f30672cb06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bbe7e058d32561ada259f30672cb06f">&#9670;&#160;</a></span>APB1ENR_I2C3EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1ENR_I2C3EN&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on I2C3 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00180">180</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga54e85416e23d65e3463f9f65561c4de5" name="ga54e85416e23d65e3463f9f65561c4de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54e85416e23d65e3463f9f65561c4de5">&#9670;&#160;</a></span>APB1ENR_I2C2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1ENR_I2C2EN&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on I2C2 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00187">187</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga030f7e6c7e6b5b89968fc8d9d7d779a9" name="ga030f7e6c7e6b5b89968fc8d9d7d779a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga030f7e6c7e6b5b89968fc8d9d7d779a9">&#9670;&#160;</a></span>APB1ENR_I2C1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1ENR_I2C1EN&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on I2C1 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00194">194</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga9485c3e161e4c625e95e5a8f1aa05b30" name="ga9485c3e161e4c625e95e5a8f1aa05b30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9485c3e161e4c625e95e5a8f1aa05b30">&#9670;&#160;</a></span>APB1ENR_USART2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1ENR_USART2EN&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on USART2 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00201">201</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="gafe93de200c69752ce593d903295fedd9" name="gafe93de200c69752ce593d903295fedd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe93de200c69752ce593d903295fedd9">&#9670;&#160;</a></span>APB1ENR_SPI3EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1ENR_SPI3EN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on SPI3 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00208">208</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga4fc2938b5527086eca53544c47e92fdb" name="ga4fc2938b5527086eca53544c47e92fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fc2938b5527086eca53544c47e92fdb">&#9670;&#160;</a></span>APB1ENR_SPI2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1ENR_SPI2EN&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on SPI2 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00215">215</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga1a74f8aa922de58bcead2f87f72f5a2d" name="ga1a74f8aa922de58bcead2f87f72f5a2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a74f8aa922de58bcead2f87f72f5a2d">&#9670;&#160;</a></span>APB1ENR_WWDGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1ENR_WWDGEN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on WWD peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00222">222</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="gaaea0aa66ce069673b3c743b9835af8df" name="gaaea0aa66ce069673b3c743b9835af8df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaea0aa66ce069673b3c743b9835af8df">&#9670;&#160;</a></span>APB1ENR_TIM5EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1ENR_TIM5EN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on TIM5 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00229">229</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="gae88e12ffdcd0a8c7168b9dc49937c97d" name="gae88e12ffdcd0a8c7168b9dc49937c97d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae88e12ffdcd0a8c7168b9dc49937c97d">&#9670;&#160;</a></span>APB1ENR_TIM4EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1ENR_TIM4EN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on TIM4 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00236">236</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga4f5d502d28dc158fe67deb91ab2407cb" name="ga4f5d502d28dc158fe67deb91ab2407cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f5d502d28dc158fe67deb91ab2407cb">&#9670;&#160;</a></span>APB1ENR_TIM3EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1ENR_TIM3EN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on TIM3 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00243">243</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga69a6f5b9a60087384dacd25a3206c86b" name="ga69a6f5b9a60087384dacd25a3206c86b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69a6f5b9a60087384dacd25a3206c86b">&#9670;&#160;</a></span>APB1ENR_TIM2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1ENR_TIM2EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on TIM2 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00250">250</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="gaedea507497eae88c70dc102b21825020" name="gaedea507497eae88c70dc102b21825020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedea507497eae88c70dc102b21825020">&#9670;&#160;</a></span>APB2ENR_TIM11EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB2ENR_TIM11EN&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on TIM11 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00257">257</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="gaa77cfb0767d9a734df37528948bb77f0" name="gaa77cfb0767d9a734df37528948bb77f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa77cfb0767d9a734df37528948bb77f0">&#9670;&#160;</a></span>APB2ENR_TIM10EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB2ENR_TIM10EN&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on TIM10 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00264">264</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga67d401b5b382d4d0413b0626ef9e3b0b" name="ga67d401b5b382d4d0413b0626ef9e3b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67d401b5b382d4d0413b0626ef9e3b0b">&#9670;&#160;</a></span>APB2ENR_TIM9EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB2ENR_TIM9EN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on TIM9 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00271">271</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga5cce85c8f4a347ad79308d1c4512e187" name="ga5cce85c8f4a347ad79308d1c4512e187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cce85c8f4a347ad79308d1c4512e187">&#9670;&#160;</a></span>APB2ENR_SYSCFGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB2ENR_SYSCFGEN&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on SYSCFG peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00278">278</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="gadafb4f6a2565de12a9e5236a6097c6e9" name="gadafb4f6a2565de12a9e5236a6097c6e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadafb4f6a2565de12a9e5236a6097c6e9">&#9670;&#160;</a></span>APB2ENR_SPI4EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB2ENR_SPI4EN&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on SPI4 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00285">285</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga6b7b881b7bc6f120d878a12b847860b8" name="ga6b7b881b7bc6f120d878a12b847860b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b7b881b7bc6f120d878a12b847860b8">&#9670;&#160;</a></span>APB2ENR_SPI1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB2ENR_SPI1EN&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on SPI1 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00292">292</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga9e59bb5270105cabad74f971c1f6dd48" name="ga9e59bb5270105cabad74f971c1f6dd48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e59bb5270105cabad74f971c1f6dd48">&#9670;&#160;</a></span>APB2ENR_SDIOEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB2ENR_SDIOEN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on SDIO peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00299">299</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga3cfcc0e3cd7a1bdafb109192c4a4b34b" name="ga3cfcc0e3cd7a1bdafb109192c4a4b34b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfcc0e3cd7a1bdafb109192c4a4b34b">&#9670;&#160;</a></span>APB2ENR_ADC1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB2ENR_ADC1EN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on ADC1 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00306">306</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga84b80e93e2a2d9aa77ede6763f2f6ba1" name="ga84b80e93e2a2d9aa77ede6763f2f6ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84b80e93e2a2d9aa77ede6763f2f6ba1">&#9670;&#160;</a></span>APB2ENR_USART6EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB2ENR_USART6EN&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on USART6 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00313">313</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga420f9a41acd93e242601bb3a43fbd0f8" name="ga420f9a41acd93e242601bb3a43fbd0f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga420f9a41acd93e242601bb3a43fbd0f8">&#9670;&#160;</a></span>APB2ENR_USART1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB2ENR_USART1EN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on USART1 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00320">320</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga560aa79d145ce9ea781a56a33015b5ab" name="ga560aa79d145ce9ea781a56a33015b5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga560aa79d145ce9ea781a56a33015b5ab">&#9670;&#160;</a></span>APB2ENR_TIM1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB2ENR_TIM1EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on TIM1 peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00327">327</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
<a id="ga4e266752804fcf69f7e9918dc2c73aac" name="ga4e266752804fcf69f7e9918dc2c73aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e266752804fcf69f7e9918dc2c73aac">&#9670;&#160;</a></span>AHB1LPENR_FLITFLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB1LPENR_FLITFLPEN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_m_r_c_c__interface_8h.html">COTS/MCAL/RCC/MRCC_interface.h</a>&gt;</code></p>

<p>Enable CLK on FLITFLP peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__interface_8h_source.html#l00334">334</a> of file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Dec 8 2022 17:04:48 for ADAS Graduation Project by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
