// Seed: 3978921807
module module_0 (
    output tri0 id_0,
    output wor  id_1
);
  wire id_4;
  wire id_5;
  assign id_5 = id_4;
  wire id_6;
  module_2(
      id_5
  );
endmodule
module module_1 (
    output tri1 id_0
);
  specify
    if (id_2.id_2) (posedge id_3 => (id_4 +: 1)) = (id_4  : (id_2): 1 - 1);
    (id_5 => id_6) = (id_2);
    $width(posedge id_7, 1);
  endspecify module_0(
      id_0, id_0
  );
endmodule
module module_2 (
    id_1
);
  input wire id_1;
endmodule
