// Seed: 264779785
module module_0 #(
    parameter id_4 = 32'd68
) (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri0 _id_4,
    input tri id_5,
    input tri module_0,
    output wor id_7
);
  logic [7:0] id_9 = id_9;
  parameter id_10 = 1;
  assign id_9[id_4] = id_9;
  logic id_11;
  ;
  wire id_12 = id_9;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    output tri1 id_2,
    input tri id_3,
    output tri0 id_4,
    input supply1 id_5,
    output tri0 id_6
);
  localparam  id_8  =  1  ,  id_9  =  id_9  ,  id_10  =  1  ,  id_11  =  id_8  ?  id_5  :  id_3  ,  id_12  =  id_9  &  id_5  ,  id_13  =  id_3  ;
  always @(posedge (id_8 == 1 & 1)) release id_2;
  logic [-1 : -1] id_14;
  ;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_3,
      id_9,
      id_0,
      id_5,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
