// Seed: 283657937
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output uwire id_2,
    output uwire id_3,
    input tri0 id_4,
    input wand id_5,
    output wire id_6,
    input uwire id_7,
    output wand id_8,
    input wand id_9,
    input uwire id_10,
    output wire id_11,
    input wor id_12,
    output tri1 id_13,
    output supply0 id_14,
    input tri1 id_15,
    input tri id_16,
    input wand id_17,
    inout tri id_18,
    input supply1 id_19,
    input tri id_20,
    output tri id_21,
    input uwire id_22,
    output supply1 id_23,
    input supply1 id_24,
    output tri1 id_25
);
  always @(id_15 or negedge !1) assume (1);
endmodule
program module_1 (
    input supply1 id_0,
    output wire id_1,
    input wire id_2,
    output tri0 id_3,
    input uwire id_4,
    input wire id_5,
    input tri id_6,
    output supply1 id_7,
    output wor id_8,
    output tri0 id_9
);
  tri id_11;
  assign id_3 = id_11;
  assign id_1 = 1;
  module_0(
      id_2,
      id_2,
      id_1,
      id_9,
      id_4,
      id_2,
      id_11,
      id_6,
      id_3,
      id_11,
      id_11,
      id_8,
      id_6,
      id_3,
      id_8,
      id_4,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_9,
      id_11,
      id_3,
      id_6,
      id_1
  );
endprogram
