

================================================================
== Vivado HLS Report for 'Loop_memcpy_Ainputs_7'
================================================================
* Date:           Wed May  9 20:09:55 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        ANN
* Solution:       MASTERAXI
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   12|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.Ainputs.addr.inputs.V  |    4|    4|         3|          1|          1|     3|    yes   |
        +--------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	11  / (exitcond_i_i)
	9  / (!exitcond_i_i)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 

* FSM state operations: 

 <State 1> : 8.75ns
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%inputs_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs_V_offset)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%inputs_V_offset1_i_i = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %inputs_V_offset_read, i32 2, i32 31)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_i_i = zext i30 %inputs_V_offset1_i_i to i64"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inputs_V_addr = getelementptr i32* %inputs_V, i64 %tmp_i_i"
ST_1 : Operation 16 [7/7] (8.75ns)   --->   "%inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 2> : 8.75ns
ST_2 : Operation 17 [6/7] (8.75ns)   --->   "%inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 8.75ns
ST_3 : Operation 18 [5/7] (8.75ns)   --->   "%inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 8.75ns
ST_4 : Operation 19 [4/7] (8.75ns)   --->   "%inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 8.75ns
ST_5 : Operation 20 [3/7] (8.75ns)   --->   "%inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 8.75ns
ST_6 : Operation 21 [2/7] (8.75ns)   --->   "%inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 8.75ns
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 3, [7 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 3, [7 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%result_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %result_V)"
ST_7 : Operation 26 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %result_V_out, i32 %result_V_read)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 3, [7 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 3, [7 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 29 [1/7] (8.75ns)   --->   "%inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 30 [1/1] (1.76ns)   --->   "br label %burst.rd.header.i.i"

 <State 8> : 1.89ns
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%Ainputs_2_out_i_i = phi i32 [ undef, %entry ], [ %Ainputs_2_1_i_i, %burst.rd.body_ifconv.i.i ]" [ANN/ANN.cpp:10]
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%Ainputs_1_out_i_i = phi i32 [ undef, %entry ], [ %Ainputs_1_1_i_i, %burst.rd.body_ifconv.i.i ]" [ANN/ANN.cpp:10]
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%Ainputs_0_out_i_i = phi i32 [ undef, %entry ], [ %Ainputs_0_1_i_i, %burst.rd.body_ifconv.i.i ]" [ANN/ANN.cpp:10]
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_i_i = phi i2 [ 0, %entry ], [ %indvar_next_i_i, %burst.rd.body_ifconv.i.i ]"
ST_8 : Operation 35 [1/1] (0.95ns)   --->   "%exitcond_i_i = icmp eq i2 %indvar_i_i, -1"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 36 [1/1] (1.56ns)   --->   "%indvar_next_i_i = add i2 %indvar_i_i, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %.exit, label %burst.rd.body_ifconv.i.i"
ST_8 : Operation 38 [1/1] (0.95ns)   --->   "%sel_tmp_i_i = icmp eq i2 %indvar_i_i, 1"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 39 [1/1] (0.95ns)   --->   "%sel_tmp2_i_i = icmp eq i2 %indvar_i_i, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 8.75ns
ST_9 : Operation 40 [1/1] (8.75ns)   --->   "%inputs_V_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %inputs_V_addr)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 1.37ns
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%burstread_rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)"
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)"
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @memcpy_OC_Ainputs_OC)"
ST_10 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node Ainputs_2_1_i_i)   --->   "%sel_tmp1_i_i = select i1 %sel_tmp_i_i, i32 %Ainputs_2_out_i_i, i32 %inputs_V_addr_read" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 46 [1/1] (1.37ns) (out node of the LUT)   --->   "%Ainputs_2_1_i_i = select i1 %sel_tmp2_i_i, i32 %Ainputs_2_out_i_i, i32 %sel_tmp1_i_i" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node Ainputs_1_1_i_i)   --->   "%sel_tmp5_i_i = select i1 %sel_tmp_i_i, i32 %inputs_V_addr_read, i32 %Ainputs_1_out_i_i" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (1.37ns) (out node of the LUT)   --->   "%Ainputs_1_1_i_i = select i1 %sel_tmp2_i_i, i32 %Ainputs_1_out_i_i, i32 %sel_tmp5_i_i" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 49 [1/1] (1.37ns)   --->   "%Ainputs_0_1_i_i = select i1 %sel_tmp2_i_i, i32 %inputs_V_addr_read, i32 %Ainputs_0_out_i_i" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%burstread_rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin_i_i)"
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "br label %burst.rd.header.i.i"

 <State 11> : 0.00ns
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_i_i = insertvalue { i32, i32, i32 } undef, i32 %Ainputs_2_out_i_i, 0" [ANN/ANN.cpp:10]
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%mrv_1_i_i = insertvalue { i32, i32, i32 } %mrv_i_i, i32 %Ainputs_1_out_i_i, 1" [ANN/ANN.cpp:10]
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%mrv_2_i_i = insertvalue { i32, i32, i32 } %mrv_1_i_i, i32 %Ainputs_0_out_i_i, 2" [ANN/ANN.cpp:10]
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "ret { i32, i32, i32 } %mrv_2_i_i" [ANN/ANN.cpp:10]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inputs_V_offset_read (read             ) [ 000000000000]
inputs_V_offset1_i_i (partselect       ) [ 000000000000]
tmp_i_i              (zext             ) [ 000000000000]
inputs_V_addr        (getelementptr    ) [ 001111111110]
StgValue_22          (specinterface    ) [ 000000000000]
StgValue_23          (specinterface    ) [ 000000000000]
StgValue_24          (specinterface    ) [ 000000000000]
result_V_read        (read             ) [ 000000000000]
StgValue_26          (write            ) [ 000000000000]
StgValue_27          (specinterface    ) [ 000000000000]
StgValue_28          (specinterface    ) [ 000000000000]
inputs_V_addr_i_i_rd (readreq          ) [ 000000000000]
StgValue_30          (br               ) [ 000000011110]
Ainputs_2_out_i_i    (phi              ) [ 000000001111]
Ainputs_1_out_i_i    (phi              ) [ 000000001111]
Ainputs_0_out_i_i    (phi              ) [ 000000001111]
indvar_i_i           (phi              ) [ 000000001000]
exitcond_i_i         (icmp             ) [ 000000001110]
indvar_next_i_i      (add              ) [ 000000011110]
StgValue_37          (br               ) [ 000000000000]
sel_tmp_i_i          (icmp             ) [ 000000001110]
sel_tmp2_i_i         (icmp             ) [ 000000001110]
inputs_V_addr_read   (read             ) [ 000000001010]
empty                (speclooptripcount) [ 000000000000]
burstread_rbegin_i_i (specregionbegin  ) [ 000000000000]
StgValue_43          (specpipeline     ) [ 000000000000]
StgValue_44          (specloopname     ) [ 000000000000]
sel_tmp1_i_i         (select           ) [ 000000000000]
Ainputs_2_1_i_i      (select           ) [ 000000011110]
sel_tmp5_i_i         (select           ) [ 000000000000]
Ainputs_1_1_i_i      (select           ) [ 000000011110]
Ainputs_0_1_i_i      (select           ) [ 000000011110]
burstread_rend_i_i   (specregionend    ) [ 000000000000]
StgValue_51          (br               ) [ 000000011110]
mrv_i_i              (insertvalue      ) [ 000000000000]
mrv_1_i_i            (insertvalue      ) [ 000000000000]
mrv_2_i_i            (insertvalue      ) [ 000000000000]
StgValue_55          (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_V_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_Ainputs_OC"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="inputs_V_offset_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_V_offset_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_readreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="3" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="inputs_V_addr_i_i_rd/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="result_V_read_read_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_V_read/7 "/>
</bind>
</comp>

<comp id="87" class="1004" name="StgValue_26_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_26/7 "/>
</bind>
</comp>

<comp id="95" class="1004" name="inputs_V_addr_read_read_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="8"/>
<pin id="98" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_V_addr_read/9 "/>
</bind>
</comp>

<comp id="100" class="1005" name="Ainputs_2_out_i_i_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_2_out_i_i (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="Ainputs_2_out_i_i_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="32" slack="1"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Ainputs_2_out_i_i/8 "/>
</bind>
</comp>

<comp id="112" class="1005" name="Ainputs_1_out_i_i_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_1_out_i_i (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="Ainputs_1_out_i_i_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="32" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Ainputs_1_out_i_i/8 "/>
</bind>
</comp>

<comp id="124" class="1005" name="Ainputs_0_out_i_i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_0_out_i_i (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="Ainputs_0_out_i_i_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="32" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Ainputs_0_out_i_i/8 "/>
</bind>
</comp>

<comp id="136" class="1005" name="indvar_i_i_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="1"/>
<pin id="138" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvar_i_i (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_i_i_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="2" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_i_i/8 "/>
</bind>
</comp>

<comp id="147" class="1004" name="inputs_V_offset1_i_i_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="30" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="0" index="3" bw="6" slack="0"/>
<pin id="152" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="inputs_V_offset1_i_i/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_i_i_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="30" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="inputs_V_addr_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="30" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_V_addr/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="exitcond_i_i_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/8 "/>
</bind>
</comp>

<comp id="174" class="1004" name="indvar_next_i_i_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next_i_i/8 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sel_tmp_i_i_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp_i_i/8 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sel_tmp2_i_i_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2_i_i/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sel_tmp1_i_i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="2"/>
<pin id="194" dir="0" index="1" bw="32" slack="2"/>
<pin id="195" dir="0" index="2" bw="32" slack="1"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1_i_i/10 "/>
</bind>
</comp>

<comp id="198" class="1004" name="Ainputs_2_1_i_i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="2"/>
<pin id="200" dir="0" index="1" bw="32" slack="2"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ainputs_2_1_i_i/10 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sel_tmp5_i_i_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="2"/>
<pin id="207" dir="0" index="1" bw="32" slack="1"/>
<pin id="208" dir="0" index="2" bw="32" slack="2"/>
<pin id="209" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5_i_i/10 "/>
</bind>
</comp>

<comp id="211" class="1004" name="Ainputs_1_1_i_i_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="2"/>
<pin id="213" dir="0" index="1" bw="32" slack="2"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ainputs_1_1_i_i/10 "/>
</bind>
</comp>

<comp id="218" class="1004" name="Ainputs_0_1_i_i_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="2"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="0" index="2" bw="32" slack="2"/>
<pin id="222" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ainputs_0_1_i_i/10 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mrv_i_i_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="96" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i_i/11 "/>
</bind>
</comp>

<comp id="230" class="1004" name="mrv_1_i_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="96" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i_i/11 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mrv_2_i_i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="96" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i_i/11 "/>
</bind>
</comp>

<comp id="242" class="1005" name="inputs_V_addr_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputs_V_addr "/>
</bind>
</comp>

<comp id="248" class="1005" name="exitcond_i_i_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i_i "/>
</bind>
</comp>

<comp id="252" class="1005" name="indvar_next_i_i_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next_i_i "/>
</bind>
</comp>

<comp id="257" class="1005" name="sel_tmp_i_i_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="2"/>
<pin id="259" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp_i_i "/>
</bind>
</comp>

<comp id="263" class="1005" name="sel_tmp2_i_i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="2"/>
<pin id="265" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp2_i_i "/>
</bind>
</comp>

<comp id="270" class="1005" name="inputs_V_addr_read_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputs_V_addr_read "/>
</bind>
</comp>

<comp id="277" class="1005" name="Ainputs_2_1_i_i_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_2_1_i_i "/>
</bind>
</comp>

<comp id="282" class="1005" name="Ainputs_1_1_i_i_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_1_1_i_i "/>
</bind>
</comp>

<comp id="287" class="1005" name="Ainputs_0_1_i_i_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_0_1_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="81" pin="2"/><net_sink comp="87" pin=2"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="68" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="160"><net_src comp="147" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="161" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="172"><net_src comp="140" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="140" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="140" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="140" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="100" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="100" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="112" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="216"><net_src comp="112" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="223"><net_src comp="124" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="66" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="100" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="112" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="124" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="161" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="251"><net_src comp="168" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="174" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="260"><net_src comp="180" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="266"><net_src comp="186" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="273"><net_src comp="95" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="280"><net_src comp="198" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="285"><net_src comp="211" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="290"><net_src comp="218" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="128" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V_out | {7 }
 - Input state : 
	Port: Loop_memcpy.Ainputs.7 : inputs_V | {1 2 3 4 5 6 7 9 }
	Port: Loop_memcpy.Ainputs.7 : inputs_V_offset | {1 }
	Port: Loop_memcpy.Ainputs.7 : result_V | {7 }
  - Chain level:
	State 1
		tmp_i_i : 1
		inputs_V_addr : 2
		inputs_V_addr_i_i_rd : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		exitcond_i_i : 1
		indvar_next_i_i : 1
		StgValue_37 : 2
		sel_tmp_i_i : 1
		sel_tmp2_i_i : 1
	State 9
	State 10
		Ainputs_2_1_i_i : 1
		Ainputs_1_1_i_i : 1
		burstread_rend_i_i : 1
	State 11
		mrv_1_i_i : 1
		mrv_2_i_i : 2
		StgValue_55 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |       sel_tmp1_i_i_fu_192       |    0    |    32   |
|          |      Ainputs_2_1_i_i_fu_198     |    0    |    32   |
|  select  |       sel_tmp5_i_i_fu_205       |    0    |    32   |
|          |      Ainputs_1_1_i_i_fu_211     |    0    |    32   |
|          |      Ainputs_0_1_i_i_fu_218     |    0    |    32   |
|----------|---------------------------------|---------|---------|
|          |       exitcond_i_i_fu_168       |    0    |    8    |
|   icmp   |        sel_tmp_i_i_fu_180       |    0    |    8    |
|          |       sel_tmp2_i_i_fu_186       |    0    |    8    |
|----------|---------------------------------|---------|---------|
|    add   |      indvar_next_i_i_fu_174     |    0    |    10   |
|----------|---------------------------------|---------|---------|
|          | inputs_V_offset_read_read_fu_68 |    0    |    0    |
|   read   |     result_V_read_read_fu_81    |    0    |    0    |
|          |  inputs_V_addr_read_read_fu_95  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_74        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     StgValue_26_write_fu_87     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|   inputs_V_offset1_i_i_fu_147   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |          tmp_i_i_fu_157         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |          mrv_i_i_fu_224         |    0    |    0    |
|insertvalue|         mrv_1_i_i_fu_230        |    0    |    0    |
|          |         mrv_2_i_i_fu_236        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   194   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  Ainputs_0_1_i_i_reg_287 |   32   |
| Ainputs_0_out_i_i_reg_124|   32   |
|  Ainputs_1_1_i_i_reg_282 |   32   |
| Ainputs_1_out_i_i_reg_112|   32   |
|  Ainputs_2_1_i_i_reg_277 |   32   |
| Ainputs_2_out_i_i_reg_100|   32   |
|   exitcond_i_i_reg_248   |    1   |
|    indvar_i_i_reg_136    |    2   |
|  indvar_next_i_i_reg_252 |    2   |
|inputs_V_addr_read_reg_270|   32   |
|   inputs_V_addr_reg_242  |   32   |
|   sel_tmp2_i_i_reg_263   |    1   |
|    sel_tmp_i_i_reg_257   |    1   |
+--------------------------+--------+
|           Total          |   263  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|     grp_readreq_fu_74     |  p1  |   2  |  32  |   64   ||    9    |
| Ainputs_2_out_i_i_reg_100 |  p0  |   2  |  32  |   64   ||    9    |
| Ainputs_1_out_i_i_reg_112 |  p0  |   2  |  32  |   64   ||    9    |
| Ainputs_0_out_i_i_reg_124 |  p0  |   2  |  32  |   64   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   256  ||  7.076  ||    36   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   194  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   263  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   263  |   230  |
+-----------+--------+--------+--------+
