Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 18 18:38:28 2019
| Host         : LAPTOP-8P9O5NTA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FIFO_control_sets_placed.rpt
| Design       : FIFO
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |           12 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |            8 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              98 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+----------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG |                             |                      |                1 |              4 |
|  clk_IBUF_BUFG | FIFO/rd0[3]_i_1_n_0         |                      |                2 |              8 |
|  clk_IBUF_BUFG | FIFO/register[4][3]_i_1_n_0 | rst_IBUF             |                2 |              8 |
|  clk_IBUF_BUFG | FIFO/register[5][3]_i_1_n_0 | rst_IBUF             |                1 |              8 |
|  clk_IBUF_BUFG | FIFO/register[1][3]_i_1_n_0 | rst_IBUF             |                1 |              8 |
|  clk_IBUF_BUFG | FIFO/register[3][3]_i_1_n_0 | rst_IBUF             |                1 |              8 |
|  clk_IBUF_BUFG | FIFO/register[7][3]_i_1_n_0 | rst_IBUF             |                1 |              8 |
|  clk_IBUF_BUFG | FIFO/register[2][3]_i_1_n_0 | rst_IBUF             |                1 |              8 |
|  clk_IBUF_BUFG | FIFO/register[6][3]_i_1_n_0 | rst_IBUF             |                1 |              8 |
|  clk_IBUF_BUFG | FIFO/register[0][3]_i_1_n_0 | rst_IBUF             |                1 |              8 |
|  clk_IBUF_BUFG | FIFO/seg_in_0               | FIFO/seg_sel         |                2 |              8 |
|  clk_IBUF_BUFG | out0                        | rst_IBUF             |                1 |              8 |
|  clk_IBUF_BUFG | wd                          |                      |                1 |              8 |
|  clk_IBUF_BUFG |                             | rst_IBUF             |                1 |             12 |
|  clk_IBUF_BUFG | FIFO/dp_i_1_n_0             | FIFO/seg_sel         |                2 |             18 |
|  clk_IBUF_BUFG |                             | FIFO/cnt[23]_i_1_n_0 |                7 |             48 |
+----------------+-----------------------------+----------------------+------------------+----------------+


