
practicaLeds_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000045a8  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  080046e8  080046e8  000146e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004820  08004820  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08004820  08004820  00014820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004828  08004828  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004828  08004828  00014828  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800482c  0800482c  0001482c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08004830  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  2000005c  0800488c  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000328  0800488c  00020328  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020086  2**0
                  CONTENTS, READONLY
 13 .debug_info   000101db  00000000  00000000  000200c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000241d  00000000  00000000  000302a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001118  00000000  00000000  000326c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cfb  00000000  00000000  000337e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c8f6  00000000  00000000  000344db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000fed3  00000000  00000000  00050dd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b8090  00000000  00000000  00060ca4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004ca8  00000000  00000000  00118d34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0011d9dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000005c 	.word	0x2000005c
 800015c:	00000000 	.word	0x00000000
 8000160:	080046d0 	.word	0x080046d0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000060 	.word	0x20000060
 800017c:	080046d0 	.word	0x080046d0

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295
 8000240:	f04f 30ff 	movne.w	r0, #4294967295
 8000244:	f000 b970 	b.w	8000528 <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9e08      	ldr	r6, [sp, #32]
 8000266:	460d      	mov	r5, r1
 8000268:	4604      	mov	r4, r0
 800026a:	460f      	mov	r7, r1
 800026c:	2b00      	cmp	r3, #0
 800026e:	d14a      	bne.n	8000306 <__udivmoddi4+0xa6>
 8000270:	428a      	cmp	r2, r1
 8000272:	4694      	mov	ip, r2
 8000274:	d965      	bls.n	8000342 <__udivmoddi4+0xe2>
 8000276:	fab2 f382 	clz	r3, r2
 800027a:	b143      	cbz	r3, 800028e <__udivmoddi4+0x2e>
 800027c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000280:	f1c3 0220 	rsb	r2, r3, #32
 8000284:	409f      	lsls	r7, r3
 8000286:	fa20 f202 	lsr.w	r2, r0, r2
 800028a:	4317      	orrs	r7, r2
 800028c:	409c      	lsls	r4, r3
 800028e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000292:	fa1f f58c 	uxth.w	r5, ip
 8000296:	fbb7 f1fe 	udiv	r1, r7, lr
 800029a:	0c22      	lsrs	r2, r4, #16
 800029c:	fb0e 7711 	mls	r7, lr, r1, r7
 80002a0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002a4:	fb01 f005 	mul.w	r0, r1, r5
 80002a8:	4290      	cmp	r0, r2
 80002aa:	d90a      	bls.n	80002c2 <__udivmoddi4+0x62>
 80002ac:	eb1c 0202 	adds.w	r2, ip, r2
 80002b0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002b4:	f080 811b 	bcs.w	80004ee <__udivmoddi4+0x28e>
 80002b8:	4290      	cmp	r0, r2
 80002ba:	f240 8118 	bls.w	80004ee <__udivmoddi4+0x28e>
 80002be:	3902      	subs	r1, #2
 80002c0:	4462      	add	r2, ip
 80002c2:	1a12      	subs	r2, r2, r0
 80002c4:	b2a4      	uxth	r4, r4
 80002c6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ca:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002d2:	fb00 f505 	mul.w	r5, r0, r5
 80002d6:	42a5      	cmp	r5, r4
 80002d8:	d90a      	bls.n	80002f0 <__udivmoddi4+0x90>
 80002da:	eb1c 0404 	adds.w	r4, ip, r4
 80002de:	f100 32ff 	add.w	r2, r0, #4294967295
 80002e2:	f080 8106 	bcs.w	80004f2 <__udivmoddi4+0x292>
 80002e6:	42a5      	cmp	r5, r4
 80002e8:	f240 8103 	bls.w	80004f2 <__udivmoddi4+0x292>
 80002ec:	4464      	add	r4, ip
 80002ee:	3802      	subs	r0, #2
 80002f0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002f4:	1b64      	subs	r4, r4, r5
 80002f6:	2100      	movs	r1, #0
 80002f8:	b11e      	cbz	r6, 8000302 <__udivmoddi4+0xa2>
 80002fa:	40dc      	lsrs	r4, r3
 80002fc:	2300      	movs	r3, #0
 80002fe:	e9c6 4300 	strd	r4, r3, [r6]
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	428b      	cmp	r3, r1
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0xbc>
 800030a:	2e00      	cmp	r6, #0
 800030c:	f000 80ec 	beq.w	80004e8 <__udivmoddi4+0x288>
 8000310:	2100      	movs	r1, #0
 8000312:	e9c6 0500 	strd	r0, r5, [r6]
 8000316:	4608      	mov	r0, r1
 8000318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031c:	fab3 f183 	clz	r1, r3
 8000320:	2900      	cmp	r1, #0
 8000322:	d149      	bne.n	80003b8 <__udivmoddi4+0x158>
 8000324:	42ab      	cmp	r3, r5
 8000326:	d302      	bcc.n	800032e <__udivmoddi4+0xce>
 8000328:	4282      	cmp	r2, r0
 800032a:	f200 80f7 	bhi.w	800051c <__udivmoddi4+0x2bc>
 800032e:	1a84      	subs	r4, r0, r2
 8000330:	eb65 0203 	sbc.w	r2, r5, r3
 8000334:	2001      	movs	r0, #1
 8000336:	4617      	mov	r7, r2
 8000338:	2e00      	cmp	r6, #0
 800033a:	d0e2      	beq.n	8000302 <__udivmoddi4+0xa2>
 800033c:	e9c6 4700 	strd	r4, r7, [r6]
 8000340:	e7df      	b.n	8000302 <__udivmoddi4+0xa2>
 8000342:	b902      	cbnz	r2, 8000346 <__udivmoddi4+0xe6>
 8000344:	deff      	udf	#255	; 0xff
 8000346:	fab2 f382 	clz	r3, r2
 800034a:	2b00      	cmp	r3, #0
 800034c:	f040 808f 	bne.w	800046e <__udivmoddi4+0x20e>
 8000350:	1a8a      	subs	r2, r1, r2
 8000352:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000356:	fa1f fe8c 	uxth.w	lr, ip
 800035a:	2101      	movs	r1, #1
 800035c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000360:	fb07 2015 	mls	r0, r7, r5, r2
 8000364:	0c22      	lsrs	r2, r4, #16
 8000366:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800036a:	fb0e f005 	mul.w	r0, lr, r5
 800036e:	4290      	cmp	r0, r2
 8000370:	d908      	bls.n	8000384 <__udivmoddi4+0x124>
 8000372:	eb1c 0202 	adds.w	r2, ip, r2
 8000376:	f105 38ff 	add.w	r8, r5, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x122>
 800037c:	4290      	cmp	r0, r2
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2b6>
 8000382:	4645      	mov	r5, r8
 8000384:	1a12      	subs	r2, r2, r0
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb2 f0f7 	udiv	r0, r2, r7
 800038c:	fb07 2210 	mls	r2, r7, r0, r2
 8000390:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000394:	fb0e fe00 	mul.w	lr, lr, r0
 8000398:	45a6      	cmp	lr, r4
 800039a:	d908      	bls.n	80003ae <__udivmoddi4+0x14e>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a4:	d202      	bcs.n	80003ac <__udivmoddi4+0x14c>
 80003a6:	45a6      	cmp	lr, r4
 80003a8:	f200 80ba 	bhi.w	8000520 <__udivmoddi4+0x2c0>
 80003ac:	4610      	mov	r0, r2
 80003ae:	eba4 040e 	sub.w	r4, r4, lr
 80003b2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003b6:	e79f      	b.n	80002f8 <__udivmoddi4+0x98>
 80003b8:	f1c1 0720 	rsb	r7, r1, #32
 80003bc:	408b      	lsls	r3, r1
 80003be:	fa22 fc07 	lsr.w	ip, r2, r7
 80003c2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003c6:	fa05 f401 	lsl.w	r4, r5, r1
 80003ca:	fa20 f307 	lsr.w	r3, r0, r7
 80003ce:	40fd      	lsrs	r5, r7
 80003d0:	4323      	orrs	r3, r4
 80003d2:	fa00 f901 	lsl.w	r9, r0, r1
 80003d6:	ea4f 401c 	mov.w	r0, ip, lsr #16
 80003da:	fa1f fe8c 	uxth.w	lr, ip
 80003de:	fbb5 f8f0 	udiv	r8, r5, r0
 80003e2:	0c1c      	lsrs	r4, r3, #16
 80003e4:	fb00 5518 	mls	r5, r0, r8, r5
 80003e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003ec:	fb08 f50e 	mul.w	r5, r8, lr
 80003f0:	42a5      	cmp	r5, r4
 80003f2:	fa02 f201 	lsl.w	r2, r2, r1
 80003f6:	d90b      	bls.n	8000410 <__udivmoddi4+0x1b0>
 80003f8:	eb1c 0404 	adds.w	r4, ip, r4
 80003fc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000400:	f080 8087 	bcs.w	8000512 <__udivmoddi4+0x2b2>
 8000404:	42a5      	cmp	r5, r4
 8000406:	f240 8084 	bls.w	8000512 <__udivmoddi4+0x2b2>
 800040a:	f1a8 0802 	sub.w	r8, r8, #2
 800040e:	4464      	add	r4, ip
 8000410:	1b64      	subs	r4, r4, r5
 8000412:	b29d      	uxth	r5, r3
 8000414:	fbb4 f3f0 	udiv	r3, r4, r0
 8000418:	fb00 4413 	mls	r4, r0, r3, r4
 800041c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000420:	fb03 fe0e 	mul.w	lr, r3, lr
 8000424:	45a6      	cmp	lr, r4
 8000426:	d908      	bls.n	800043a <__udivmoddi4+0x1da>
 8000428:	eb1c 0404 	adds.w	r4, ip, r4
 800042c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000430:	d26b      	bcs.n	800050a <__udivmoddi4+0x2aa>
 8000432:	45a6      	cmp	lr, r4
 8000434:	d969      	bls.n	800050a <__udivmoddi4+0x2aa>
 8000436:	3b02      	subs	r3, #2
 8000438:	4464      	add	r4, ip
 800043a:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800043e:	fba0 8302 	umull	r8, r3, r0, r2
 8000442:	eba4 040e 	sub.w	r4, r4, lr
 8000446:	429c      	cmp	r4, r3
 8000448:	46c6      	mov	lr, r8
 800044a:	461d      	mov	r5, r3
 800044c:	d355      	bcc.n	80004fa <__udivmoddi4+0x29a>
 800044e:	d052      	beq.n	80004f6 <__udivmoddi4+0x296>
 8000450:	b156      	cbz	r6, 8000468 <__udivmoddi4+0x208>
 8000452:	ebb9 030e 	subs.w	r3, r9, lr
 8000456:	eb64 0405 	sbc.w	r4, r4, r5
 800045a:	fa04 f707 	lsl.w	r7, r4, r7
 800045e:	40cb      	lsrs	r3, r1
 8000460:	40cc      	lsrs	r4, r1
 8000462:	431f      	orrs	r7, r3
 8000464:	e9c6 7400 	strd	r7, r4, [r6]
 8000468:	2100      	movs	r1, #0
 800046a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046e:	f1c3 0120 	rsb	r1, r3, #32
 8000472:	fa02 fc03 	lsl.w	ip, r2, r3
 8000476:	fa20 f201 	lsr.w	r2, r0, r1
 800047a:	fa25 f101 	lsr.w	r1, r5, r1
 800047e:	409d      	lsls	r5, r3
 8000480:	432a      	orrs	r2, r5
 8000482:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000486:	fa1f fe8c 	uxth.w	lr, ip
 800048a:	fbb1 f0f7 	udiv	r0, r1, r7
 800048e:	fb07 1510 	mls	r5, r7, r0, r1
 8000492:	0c11      	lsrs	r1, r2, #16
 8000494:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000498:	fb00 f50e 	mul.w	r5, r0, lr
 800049c:	428d      	cmp	r5, r1
 800049e:	fa04 f403 	lsl.w	r4, r4, r3
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x256>
 80004a4:	eb1c 0101 	adds.w	r1, ip, r1
 80004a8:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ac:	d22f      	bcs.n	800050e <__udivmoddi4+0x2ae>
 80004ae:	428d      	cmp	r5, r1
 80004b0:	d92d      	bls.n	800050e <__udivmoddi4+0x2ae>
 80004b2:	3802      	subs	r0, #2
 80004b4:	4461      	add	r1, ip
 80004b6:	1b49      	subs	r1, r1, r5
 80004b8:	b292      	uxth	r2, r2
 80004ba:	fbb1 f5f7 	udiv	r5, r1, r7
 80004be:	fb07 1115 	mls	r1, r7, r5, r1
 80004c2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c6:	fb05 f10e 	mul.w	r1, r5, lr
 80004ca:	4291      	cmp	r1, r2
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x280>
 80004ce:	eb1c 0202 	adds.w	r2, ip, r2
 80004d2:	f105 38ff 	add.w	r8, r5, #4294967295
 80004d6:	d216      	bcs.n	8000506 <__udivmoddi4+0x2a6>
 80004d8:	4291      	cmp	r1, r2
 80004da:	d914      	bls.n	8000506 <__udivmoddi4+0x2a6>
 80004dc:	3d02      	subs	r5, #2
 80004de:	4462      	add	r2, ip
 80004e0:	1a52      	subs	r2, r2, r1
 80004e2:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004e6:	e739      	b.n	800035c <__udivmoddi4+0xfc>
 80004e8:	4631      	mov	r1, r6
 80004ea:	4630      	mov	r0, r6
 80004ec:	e709      	b.n	8000302 <__udivmoddi4+0xa2>
 80004ee:	4639      	mov	r1, r7
 80004f0:	e6e7      	b.n	80002c2 <__udivmoddi4+0x62>
 80004f2:	4610      	mov	r0, r2
 80004f4:	e6fc      	b.n	80002f0 <__udivmoddi4+0x90>
 80004f6:	45c1      	cmp	r9, r8
 80004f8:	d2aa      	bcs.n	8000450 <__udivmoddi4+0x1f0>
 80004fa:	ebb8 0e02 	subs.w	lr, r8, r2
 80004fe:	eb63 050c 	sbc.w	r5, r3, ip
 8000502:	3801      	subs	r0, #1
 8000504:	e7a4      	b.n	8000450 <__udivmoddi4+0x1f0>
 8000506:	4645      	mov	r5, r8
 8000508:	e7ea      	b.n	80004e0 <__udivmoddi4+0x280>
 800050a:	4603      	mov	r3, r0
 800050c:	e795      	b.n	800043a <__udivmoddi4+0x1da>
 800050e:	4640      	mov	r0, r8
 8000510:	e7d1      	b.n	80004b6 <__udivmoddi4+0x256>
 8000512:	46d0      	mov	r8, sl
 8000514:	e77c      	b.n	8000410 <__udivmoddi4+0x1b0>
 8000516:	3d02      	subs	r5, #2
 8000518:	4462      	add	r2, ip
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x124>
 800051c:	4608      	mov	r0, r1
 800051e:	e70b      	b.n	8000338 <__udivmoddi4+0xd8>
 8000520:	4464      	add	r4, ip
 8000522:	3802      	subs	r0, #2
 8000524:	e743      	b.n	80003ae <__udivmoddi4+0x14e>
 8000526:	bf00      	nop

08000528 <__aeabi_idiv0>:
 8000528:	4770      	bx	lr
 800052a:	bf00      	nop

0800052c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	bc80      	pop	{r7}
 8000536:	4770      	bx	lr

08000538 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000538:	b480      	push	{r7}
 800053a:	b083      	sub	sp, #12
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000540:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000544:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000548:	f023 0218 	bic.w	r2, r3, #24
 800054c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	4313      	orrs	r3, r2
 8000554:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000558:	bf00      	nop
 800055a:	370c      	adds	r7, #12
 800055c:	46bd      	mov	sp, r7
 800055e:	bc80      	pop	{r7}
 8000560:	4770      	bx	lr

08000562 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000562:	b480      	push	{r7}
 8000564:	b085      	sub	sp, #20
 8000566:	af00      	add	r7, sp, #0
 8000568:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800056a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800056e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000570:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	4313      	orrs	r3, r2
 8000578:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800057a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800057e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	4013      	ands	r3, r2
 8000584:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000586:	68fb      	ldr	r3, [r7, #12]
}
 8000588:	bf00      	nop
 800058a:	3714      	adds	r7, #20
 800058c:	46bd      	mov	sp, r7
 800058e:	bc80      	pop	{r7}
 8000590:	4770      	bx	lr
	...

08000594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b090      	sub	sp, #64	; 0x40
 8000598:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800059a:	f000 fb15 	bl	8000bc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059e:	f000 f859 	bl	8000654 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a2:	f000 f94b 	bl	800083c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005a6:	f000 f8fd 	bl	80007a4 <MX_USART2_UART_Init>
  MX_ADC_Init();
 80005aa:	f000 f8ad 	bl	8000708 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Boot CPU2 */
  HAL_PWREx_ReleaseCore(PWR_CORE_CPU2);
 80005ae:	2001      	movs	r0, #1
 80005b0:	f001 faaa 	bl	8001b08 <HAL_PWREx_ReleaseCore>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  int potentiometer_value = 0;
 80005b4:	2300      	movs	r3, #0
 80005b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  int previous_value = 0;
 80005b8:	2300      	movs	r3, #0
 80005ba:	63bb      	str	r3, [r7, #56]	; 0x38
  int threshold = 10; // Ajusta este valor según sea necesario
 80005bc:	230a      	movs	r3, #10
 80005be:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_PWREx_ReleaseCore(PWR_CORE_CPU2);
 80005c0:	2001      	movs	r0, #1
 80005c2:	f001 faa1 	bl	8001b08 <HAL_PWREx_ReleaseCore>
  while (1)
  {
      // Leer el valor analógico del potenciómetro
      if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 80005c6:	f04f 31ff 	mov.w	r1, #4294967295
 80005ca:	481d      	ldr	r0, [pc, #116]	; (8000640 <main+0xac>)
 80005cc:	f000 fe3e 	bl	800124c <HAL_ADC_PollForConversion>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d104      	bne.n	80005e0 <main+0x4c>
          potentiometer_value = HAL_ADC_GetValue(&hadc1);
 80005d6:	481a      	ldr	r0, [pc, #104]	; (8000640 <main+0xac>)
 80005d8:	f000 fecf 	bl	800137a <HAL_ADC_GetValue>
 80005dc:	4603      	mov	r3, r0
 80005de:	63fb      	str	r3, [r7, #60]	; 0x3c
      }

      // Si la diferencia entre la lectura actual y la anterior es mayor que el umbral
      if (abs(potentiometer_value - previous_potentiometer_value) > 10)
 80005e0:	4b18      	ldr	r3, [pc, #96]	; (8000644 <main+0xb0>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80005e6:	1ad3      	subs	r3, r2, r3
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	bfb8      	it	lt
 80005ec:	425b      	neglt	r3, r3
 80005ee:	2b0a      	cmp	r3, #10
 80005f0:	dd06      	ble.n	8000600 <main+0x6c>
      {
          // Encender el LED
          HAL_GPIO_WritePin(GPIOB, LED_PIN_11, GPIO_PIN_SET);
 80005f2:	2201      	movs	r2, #1
 80005f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005f8:	4813      	ldr	r0, [pc, #76]	; (8000648 <main+0xb4>)
 80005fa:	f001 fa45 	bl	8001a88 <HAL_GPIO_WritePin>
 80005fe:	e005      	b.n	800060c <main+0x78>
      }
      else
      {
          // Apagar el LED
          HAL_GPIO_WritePin(GPIOB, LED_PIN_11, GPIO_PIN_RESET);
 8000600:	2200      	movs	r2, #0
 8000602:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000606:	4810      	ldr	r0, [pc, #64]	; (8000648 <main+0xb4>)
 8000608:	f001 fa3e 	bl	8001a88 <HAL_GPIO_WritePin>
      }

      // Actualizar el valor anterior con la lectura actual
      previous_potentiometer_value = potentiometer_value;
 800060c:	4a0d      	ldr	r2, [pc, #52]	; (8000644 <main+0xb0>)
 800060e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000610:	6013      	str	r3, [r2, #0]

      // Imprimir el valor en la terminal (puedes usar UART para esto)
      char buffer[50];
      sprintf(buffer, "Valor del potenciómetro: %d\r\n", potentiometer_value);
 8000612:	463b      	mov	r3, r7
 8000614:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000616:	490d      	ldr	r1, [pc, #52]	; (800064c <main+0xb8>)
 8000618:	4618      	mov	r0, r3
 800061a:	f003 fbb7 	bl	8003d8c <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 800061e:	463b      	mov	r3, r7
 8000620:	4618      	mov	r0, r3
 8000622:	f7ff fdad 	bl	8000180 <strlen>
 8000626:	4603      	mov	r3, r0
 8000628:	b29a      	uxth	r2, r3
 800062a:	4639      	mov	r1, r7
 800062c:	f04f 33ff 	mov.w	r3, #4294967295
 8000630:	4807      	ldr	r0, [pc, #28]	; (8000650 <main+0xbc>)
 8000632:	f002 fdf8 	bl	8003226 <HAL_UART_Transmit>

      HAL_Delay(100);
 8000636:	2064      	movs	r0, #100	; 0x64
 8000638:	f000 fb3c 	bl	8000cb4 <HAL_Delay>
  {
 800063c:	e7c3      	b.n	80005c6 <main+0x32>
 800063e:	bf00      	nop
 8000640:	20000170 	.word	0x20000170
 8000644:	200001d4 	.word	0x200001d4
 8000648:	48000400 	.word	0x48000400
 800064c:	080046e8 	.word	0x080046e8
 8000650:	200000dc 	.word	0x200000dc

08000654 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b09a      	sub	sp, #104	; 0x68
 8000658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065a:	f107 0320 	add.w	r3, r7, #32
 800065e:	2248      	movs	r2, #72	; 0x48
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f003 fbb2 	bl	8003dcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000668:	1d3b      	adds	r3, r7, #4
 800066a:	2200      	movs	r2, #0
 800066c:	601a      	str	r2, [r3, #0]
 800066e:	605a      	str	r2, [r3, #4]
 8000670:	609a      	str	r2, [r3, #8]
 8000672:	60da      	str	r2, [r3, #12]
 8000674:	611a      	str	r2, [r3, #16]
 8000676:	615a      	str	r2, [r3, #20]
 8000678:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800067a:	f001 fa1d 	bl	8001ab8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800067e:	2000      	movs	r0, #0
 8000680:	f7ff ff5a 	bl	8000538 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000684:	4b1f      	ldr	r3, [pc, #124]	; (8000704 <SystemClock_Config+0xb0>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800068c:	4a1d      	ldr	r2, [pc, #116]	; (8000704 <SystemClock_Config+0xb0>)
 800068e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000692:	6013      	str	r3, [r2, #0]
 8000694:	4b1b      	ldr	r3, [pc, #108]	; (8000704 <SystemClock_Config+0xb0>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800069c:	603b      	str	r3, [r7, #0]
 800069e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80006a0:	2324      	movs	r3, #36	; 0x24
 80006a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80006a4:	2381      	movs	r3, #129	; 0x81
 80006a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006a8:	2301      	movs	r3, #1
 80006aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80006ac:	2300      	movs	r3, #0
 80006ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006b0:	2360      	movs	r3, #96	; 0x60
 80006b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006b4:	2300      	movs	r3, #0
 80006b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b8:	f107 0320 	add.w	r3, r7, #32
 80006bc:	4618      	mov	r0, r3
 80006be:	f001 fce5 	bl	800208c <HAL_RCC_OscConfig>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <SystemClock_Config+0x78>
  {
    Error_Handler();
 80006c8:	f000 f930 	bl	800092c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK2
 80006cc:	236f      	movs	r3, #111	; 0x6f
 80006ce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80006d0:	2300      	movs	r3, #0
 80006d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d8:	2300      	movs	r3, #0
 80006da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006dc:	2300      	movs	r3, #0
 80006de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80006e0:	2300      	movs	r3, #0
 80006e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80006e4:	2300      	movs	r3, #0
 80006e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006e8:	1d3b      	adds	r3, r7, #4
 80006ea:	2100      	movs	r1, #0
 80006ec:	4618      	mov	r0, r3
 80006ee:	f002 f84f 	bl	8002790 <HAL_RCC_ClockConfig>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80006f8:	f000 f918 	bl	800092c <Error_Handler>
  }
}
 80006fc:	bf00      	nop
 80006fe:	3768      	adds	r7, #104	; 0x68
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	58000400 	.word	0x58000400

08000708 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 800070c:	4b23      	ldr	r3, [pc, #140]	; (800079c <MX_ADC_Init+0x94>)
 800070e:	4a24      	ldr	r2, [pc, #144]	; (80007a0 <MX_ADC_Init+0x98>)
 8000710:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000712:	4b22      	ldr	r3, [pc, #136]	; (800079c <MX_ADC_Init+0x94>)
 8000714:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
 8000718:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800071a:	4b20      	ldr	r3, [pc, #128]	; (800079c <MX_ADC_Init+0x94>)
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000720:	4b1e      	ldr	r3, [pc, #120]	; (800079c <MX_ADC_Init+0x94>)
 8000722:	2200      	movs	r2, #0
 8000724:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000726:	4b1d      	ldr	r3, [pc, #116]	; (800079c <MX_ADC_Init+0x94>)
 8000728:	2200      	movs	r2, #0
 800072a:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800072c:	4b1b      	ldr	r3, [pc, #108]	; (800079c <MX_ADC_Init+0x94>)
 800072e:	2204      	movs	r2, #4
 8000730:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000732:	4b1a      	ldr	r3, [pc, #104]	; (800079c <MX_ADC_Init+0x94>)
 8000734:	2200      	movs	r2, #0
 8000736:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000738:	4b18      	ldr	r3, [pc, #96]	; (800079c <MX_ADC_Init+0x94>)
 800073a:	2200      	movs	r2, #0
 800073c:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 800073e:	4b17      	ldr	r3, [pc, #92]	; (800079c <MX_ADC_Init+0x94>)
 8000740:	2200      	movs	r2, #0
 8000742:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8000744:	4b15      	ldr	r3, [pc, #84]	; (800079c <MX_ADC_Init+0x94>)
 8000746:	2201      	movs	r2, #1
 8000748:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800074a:	4b14      	ldr	r3, [pc, #80]	; (800079c <MX_ADC_Init+0x94>)
 800074c:	2200      	movs	r2, #0
 800074e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000752:	4b12      	ldr	r3, [pc, #72]	; (800079c <MX_ADC_Init+0x94>)
 8000754:	2200      	movs	r2, #0
 8000756:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000758:	4b10      	ldr	r3, [pc, #64]	; (800079c <MX_ADC_Init+0x94>)
 800075a:	2200      	movs	r2, #0
 800075c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 800075e:	4b0f      	ldr	r3, [pc, #60]	; (800079c <MX_ADC_Init+0x94>)
 8000760:	2200      	movs	r2, #0
 8000762:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000766:	4b0d      	ldr	r3, [pc, #52]	; (800079c <MX_ADC_Init+0x94>)
 8000768:	2200      	movs	r2, #0
 800076a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800076c:	4b0b      	ldr	r3, [pc, #44]	; (800079c <MX_ADC_Init+0x94>)
 800076e:	2200      	movs	r2, #0
 8000770:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000772:	4b0a      	ldr	r3, [pc, #40]	; (800079c <MX_ADC_Init+0x94>)
 8000774:	2200      	movs	r2, #0
 8000776:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8000778:	4b08      	ldr	r3, [pc, #32]	; (800079c <MX_ADC_Init+0x94>)
 800077a:	2200      	movs	r2, #0
 800077c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000780:	4b06      	ldr	r3, [pc, #24]	; (800079c <MX_ADC_Init+0x94>)
 8000782:	2200      	movs	r2, #0
 8000784:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000786:	4805      	ldr	r0, [pc, #20]	; (800079c <MX_ADC_Init+0x94>)
 8000788:	f000 fbcc 	bl	8000f24 <HAL_ADC_Init>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_ADC_Init+0x8e>
  {
    Error_Handler();
 8000792:	f000 f8cb 	bl	800092c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000796:	bf00      	nop
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	20000078 	.word	0x20000078
 80007a0:	40012400 	.word	0x40012400

080007a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007a8:	4b22      	ldr	r3, [pc, #136]	; (8000834 <MX_USART2_UART_Init+0x90>)
 80007aa:	4a23      	ldr	r2, [pc, #140]	; (8000838 <MX_USART2_UART_Init+0x94>)
 80007ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007ae:	4b21      	ldr	r3, [pc, #132]	; (8000834 <MX_USART2_UART_Init+0x90>)
 80007b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007b6:	4b1f      	ldr	r3, [pc, #124]	; (8000834 <MX_USART2_UART_Init+0x90>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007bc:	4b1d      	ldr	r3, [pc, #116]	; (8000834 <MX_USART2_UART_Init+0x90>)
 80007be:	2200      	movs	r2, #0
 80007c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007c2:	4b1c      	ldr	r3, [pc, #112]	; (8000834 <MX_USART2_UART_Init+0x90>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007c8:	4b1a      	ldr	r3, [pc, #104]	; (8000834 <MX_USART2_UART_Init+0x90>)
 80007ca:	220c      	movs	r2, #12
 80007cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ce:	4b19      	ldr	r3, [pc, #100]	; (8000834 <MX_USART2_UART_Init+0x90>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d4:	4b17      	ldr	r3, [pc, #92]	; (8000834 <MX_USART2_UART_Init+0x90>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007da:	4b16      	ldr	r3, [pc, #88]	; (8000834 <MX_USART2_UART_Init+0x90>)
 80007dc:	2200      	movs	r2, #0
 80007de:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007e0:	4b14      	ldr	r3, [pc, #80]	; (8000834 <MX_USART2_UART_Init+0x90>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007e6:	4b13      	ldr	r3, [pc, #76]	; (8000834 <MX_USART2_UART_Init+0x90>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007ec:	4811      	ldr	r0, [pc, #68]	; (8000834 <MX_USART2_UART_Init+0x90>)
 80007ee:	f002 fcca 	bl	8003186 <HAL_UART_Init>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80007f8:	f000 f898 	bl	800092c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007fc:	2100      	movs	r1, #0
 80007fe:	480d      	ldr	r0, [pc, #52]	; (8000834 <MX_USART2_UART_Init+0x90>)
 8000800:	f003 f9fb 	bl	8003bfa <HAL_UARTEx_SetTxFifoThreshold>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800080a:	f000 f88f 	bl	800092c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800080e:	2100      	movs	r1, #0
 8000810:	4808      	ldr	r0, [pc, #32]	; (8000834 <MX_USART2_UART_Init+0x90>)
 8000812:	f003 fa30 	bl	8003c76 <HAL_UARTEx_SetRxFifoThreshold>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800081c:	f000 f886 	bl	800092c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000820:	4804      	ldr	r0, [pc, #16]	; (8000834 <MX_USART2_UART_Init+0x90>)
 8000822:	f003 f9b2 	bl	8003b8a <HAL_UARTEx_DisableFifoMode>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800082c:	f000 f87e 	bl	800092c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000830:	bf00      	nop
 8000832:	bd80      	pop	{r7, pc}
 8000834:	200000dc 	.word	0x200000dc
 8000838:	40004400 	.word	0x40004400

0800083c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b088      	sub	sp, #32
 8000840:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000842:	2001      	movs	r0, #1
 8000844:	f7ff fe8d 	bl	8000562 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000848:	2004      	movs	r0, #4
 800084a:	f7ff fe8a 	bl	8000562 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800084e:	2002      	movs	r0, #2
 8000850:	f7ff fe87 	bl	8000562 <LL_AHB2_GRP1_EnableClock>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000854:	f107 030c 	add.w	r3, r7, #12
 8000858:	2200      	movs	r2, #0
 800085a:	601a      	str	r2, [r3, #0]
 800085c:	605a      	str	r2, [r3, #4]
 800085e:	609a      	str	r2, [r3, #8]
 8000860:	60da      	str	r2, [r3, #12]
 8000862:	611a      	str	r2, [r3, #16]

  GPIO_InitStruct.Pin = LED_PIN_11 | LED_PIN_9;
 8000864:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8000868:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800086a:	2301      	movs	r3, #1
 800086c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086e:	2300      	movs	r3, #0
 8000870:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000872:	2300      	movs	r3, #0
 8000874:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000876:	f107 030c 	add.w	r3, r7, #12
 800087a:	4619      	mov	r1, r3
 800087c:	4826      	ldr	r0, [pc, #152]	; (8000918 <MX_GPIO_Init+0xdc>)
 800087e:	f000 ffa3 	bl	80017c8 <HAL_GPIO_Init>

  /* Configurar el pin B2 como entrada analógica */
  GPIO_InitStruct.Pin = POTENTIOMETER_PIN;
 8000882:	2304      	movs	r3, #4
 8000884:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000886:	2303      	movs	r3, #3
 8000888:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800088a:	f107 030c 	add.w	r3, r7, #12
 800088e:	4619      	mov	r1, r3
 8000890:	4821      	ldr	r0, [pc, #132]	; (8000918 <MX_GPIO_Init+0xdc>)
 8000892:	f000 ff99 	bl	80017c8 <HAL_GPIO_Init>

  ADC_ChannelConfTypeDef sConfig = {0};
 8000896:	463b      	mov	r3, r7
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	605a      	str	r2, [r3, #4]
 800089e:	609a      	str	r2, [r3, #8]

  /* Configurar el ADC1 según tus necesidades */
  hadc.Instance = ADC;
 80008a0:	4b1e      	ldr	r3, [pc, #120]	; (800091c <MX_GPIO_Init+0xe0>)
 80008a2:	4a1f      	ldr	r2, [pc, #124]	; (8000920 <MX_GPIO_Init+0xe4>)
 80008a4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80008a6:	4b1d      	ldr	r3, [pc, #116]	; (800091c <MX_GPIO_Init+0xe0>)
 80008a8:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
 80008ac:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80008ae:	4b1b      	ldr	r3, [pc, #108]	; (800091c <MX_GPIO_Init+0xe0>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008b4:	4b19      	ldr	r3, [pc, #100]	; (800091c <MX_GPIO_Init+0xe0>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008ba:	4b18      	ldr	r3, [pc, #96]	; (800091c <MX_GPIO_Init+0xe0>)
 80008bc:	2200      	movs	r2, #0
 80008be:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008c0:	4b16      	ldr	r3, [pc, #88]	; (800091c <MX_GPIO_Init+0xe0>)
 80008c2:	2204      	movs	r2, #4
 80008c4:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80008c6:	4b15      	ldr	r3, [pc, #84]	; (800091c <MX_GPIO_Init+0xe0>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80008cc:	4b13      	ldr	r3, [pc, #76]	; (800091c <MX_GPIO_Init+0xe0>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80008d2:	4b12      	ldr	r3, [pc, #72]	; (800091c <MX_GPIO_Init+0xe0>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 80008d8:	4b10      	ldr	r3, [pc, #64]	; (800091c <MX_GPIO_Init+0xe0>)
 80008da:	2201      	movs	r2, #1
 80008dc:	61da      	str	r2, [r3, #28]

    sConfig.Channel = ADC_CHANNEL_1; // Elige el canal ADC correcto para tu hardware
 80008de:	4b11      	ldr	r3, [pc, #68]	; (8000924 <MX_GPIO_Init+0xe8>)
 80008e0:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 1;
 80008e2:	2301      	movs	r3, #1
 80008e4:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 80008e6:	2303      	movs	r3, #3
 80008e8:	60bb      	str	r3, [r7, #8]


    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008ea:	480f      	ldr	r0, [pc, #60]	; (8000928 <MX_GPIO_Init+0xec>)
 80008ec:	f000 fb1a 	bl	8000f24 <HAL_ADC_Init>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_GPIO_Init+0xbe>
    {
      Error_Handler();
 80008f6:	f000 f819 	bl	800092c <Error_Handler>
    }

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008fa:	463b      	mov	r3, r7
 80008fc:	4619      	mov	r1, r3
 80008fe:	480a      	ldr	r0, [pc, #40]	; (8000928 <MX_GPIO_Init+0xec>)
 8000900:	f000 fd48 	bl	8001394 <HAL_ADC_ConfigChannel>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <MX_GPIO_Init+0xd2>
    {
      Error_Handler();
 800090a:	f000 f80f 	bl	800092c <Error_Handler>
    }
/* USER CODE END MX_GPIO_Init_2 */
}
 800090e:	bf00      	nop
 8000910:	3720      	adds	r7, #32
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	48000400 	.word	0x48000400
 800091c:	20000078 	.word	0x20000078
 8000920:	40012400 	.word	0x40012400
 8000924:	04000002 	.word	0x04000002
 8000928:	20000170 	.word	0x20000170

0800092c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000930:	b672      	cpsid	i
}
 8000932:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000934:	e7fe      	b.n	8000934 <Error_Handler+0x8>

08000936 <LL_AHB2_GRP1_EnableClock>:
{
 8000936:	b480      	push	{r7}
 8000938:	b085      	sub	sp, #20
 800093a:	af00      	add	r7, sp, #0
 800093c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800093e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000942:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000944:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	4313      	orrs	r3, r2
 800094c:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800094e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000952:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	4013      	ands	r3, r2
 8000958:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800095a:	68fb      	ldr	r3, [r7, #12]
}
 800095c:	bf00      	nop
 800095e:	3714      	adds	r7, #20
 8000960:	46bd      	mov	sp, r7
 8000962:	bc80      	pop	{r7}
 8000964:	4770      	bx	lr

08000966 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000966:	b480      	push	{r7}
 8000968:	b085      	sub	sp, #20
 800096a:	af00      	add	r7, sp, #0
 800096c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800096e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000972:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000974:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	4313      	orrs	r3, r2
 800097c:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800097e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000982:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	4013      	ands	r3, r2
 8000988:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800098a:	68fb      	ldr	r3, [r7, #12]
}
 800098c:	bf00      	nop
 800098e:	3714      	adds	r7, #20
 8000990:	46bd      	mov	sp, r7
 8000992:	bc80      	pop	{r7}
 8000994:	4770      	bx	lr

08000996 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000996:	b480      	push	{r7}
 8000998:	b085      	sub	sp, #20
 800099a:	af00      	add	r7, sp, #0
 800099c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800099e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80009a2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80009a4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	4313      	orrs	r3, r2
 80009ac:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80009ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80009b2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	4013      	ands	r3, r2
 80009b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009ba:	68fb      	ldr	r3, [r7, #12]
}
 80009bc:	bf00      	nop
 80009be:	3714      	adds	r7, #20
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bc80      	pop	{r7}
 80009c4:	4770      	bx	lr

080009c6 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009c6:	b480      	push	{r7}
 80009c8:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ca:	bf00      	nop
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bc80      	pop	{r7}
 80009d0:	4770      	bx	lr
	...

080009d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b088      	sub	sp, #32
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009dc:	f107 030c 	add.w	r3, r7, #12
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]
 80009e4:	605a      	str	r2, [r3, #4]
 80009e6:	609a      	str	r2, [r3, #8]
 80009e8:	60da      	str	r2, [r3, #12]
 80009ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a0c      	ldr	r2, [pc, #48]	; (8000a24 <HAL_ADC_MspInit+0x50>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d112      	bne.n	8000a1c <HAL_ADC_MspInit+0x48>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80009f6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80009fa:	f7ff ffcc 	bl	8000996 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009fe:	2002      	movs	r0, #2
 8000a00:	f7ff ff99 	bl	8000936 <LL_AHB2_GRP1_EnableClock>
    /**ADC GPIO Configuration
    PB2     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a04:	2304      	movs	r3, #4
 8000a06:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a08:	2303      	movs	r3, #3
 8000a0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a10:	f107 030c 	add.w	r3, r7, #12
 8000a14:	4619      	mov	r1, r3
 8000a16:	4804      	ldr	r0, [pc, #16]	; (8000a28 <HAL_ADC_MspInit+0x54>)
 8000a18:	f000 fed6 	bl	80017c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }

}
 8000a1c:	bf00      	nop
 8000a1e:	3720      	adds	r7, #32
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	40012400 	.word	0x40012400
 8000a28:	48000400 	.word	0x48000400

08000a2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b096      	sub	sp, #88	; 0x58
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a34:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
 8000a3c:	605a      	str	r2, [r3, #4]
 8000a3e:	609a      	str	r2, [r3, #8]
 8000a40:	60da      	str	r2, [r3, #12]
 8000a42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a44:	f107 030c 	add.w	r3, r7, #12
 8000a48:	2238      	movs	r2, #56	; 0x38
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f003 f9bd 	bl	8003dcc <memset>
  if(huart->Instance==USART2)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a17      	ldr	r2, [pc, #92]	; (8000ab4 <HAL_UART_MspInit+0x88>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d126      	bne.n	8000aaa <HAL_UART_MspInit+0x7e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a60:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8000a64:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a66:	f107 030c 	add.w	r3, r7, #12
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f002 fa50 	bl	8002f10 <HAL_RCCEx_PeriphCLKConfig>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000a76:	f7ff ff59 	bl	800092c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a7a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000a7e:	f7ff ff72 	bl	8000966 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a82:	2001      	movs	r0, #1
 8000a84:	f7ff ff57 	bl	8000936 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_RXA2_Pin;
 8000a88:	230c      	movs	r3, #12
 8000a8a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a8c:	2302      	movs	r3, #2
 8000a8e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a90:	2300      	movs	r3, #0
 8000a92:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a94:	2300      	movs	r3, #0
 8000a96:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a98:	2307      	movs	r3, #7
 8000a9a:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a9c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000aa6:	f000 fe8f 	bl	80017c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000aaa:	bf00      	nop
 8000aac:	3758      	adds	r7, #88	; 0x58
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	40004400 	.word	0x40004400

08000ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000abc:	e7fe      	b.n	8000abc <NMI_Handler+0x4>

08000abe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000abe:	b480      	push	{r7}
 8000ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ac2:	e7fe      	b.n	8000ac2 <HardFault_Handler+0x4>

08000ac4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ac8:	e7fe      	b.n	8000ac8 <MemManage_Handler+0x4>

08000aca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aca:	b480      	push	{r7}
 8000acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ace:	e7fe      	b.n	8000ace <BusFault_Handler+0x4>

08000ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ad4:	e7fe      	b.n	8000ad4 <UsageFault_Handler+0x4>

08000ad6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ad6:	b480      	push	{r7}
 8000ad8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ada:	bf00      	nop
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bc80      	pop	{r7}
 8000ae0:	4770      	bx	lr

08000ae2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ae2:	b480      	push	{r7}
 8000ae4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bc80      	pop	{r7}
 8000aec:	4770      	bx	lr

08000aee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aee:	b480      	push	{r7}
 8000af0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000af2:	bf00      	nop
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bc80      	pop	{r7}
 8000af8:	4770      	bx	lr

08000afa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000afa:	b580      	push	{r7, lr}
 8000afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000afe:	f000 f8bd 	bl	8000c7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b02:	bf00      	nop
 8000b04:	bd80      	pop	{r7, pc}
	...

08000b08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b086      	sub	sp, #24
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b10:	4a14      	ldr	r2, [pc, #80]	; (8000b64 <_sbrk+0x5c>)
 8000b12:	4b15      	ldr	r3, [pc, #84]	; (8000b68 <_sbrk+0x60>)
 8000b14:	1ad3      	subs	r3, r2, r3
 8000b16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b1c:	4b13      	ldr	r3, [pc, #76]	; (8000b6c <_sbrk+0x64>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d102      	bne.n	8000b2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b24:	4b11      	ldr	r3, [pc, #68]	; (8000b6c <_sbrk+0x64>)
 8000b26:	4a12      	ldr	r2, [pc, #72]	; (8000b70 <_sbrk+0x68>)
 8000b28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b2a:	4b10      	ldr	r3, [pc, #64]	; (8000b6c <_sbrk+0x64>)
 8000b2c:	681a      	ldr	r2, [r3, #0]
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	4413      	add	r3, r2
 8000b32:	693a      	ldr	r2, [r7, #16]
 8000b34:	429a      	cmp	r2, r3
 8000b36:	d207      	bcs.n	8000b48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b38:	f003 f950 	bl	8003ddc <__errno>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	220c      	movs	r2, #12
 8000b40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b42:	f04f 33ff 	mov.w	r3, #4294967295
 8000b46:	e009      	b.n	8000b5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b48:	4b08      	ldr	r3, [pc, #32]	; (8000b6c <_sbrk+0x64>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b4e:	4b07      	ldr	r3, [pc, #28]	; (8000b6c <_sbrk+0x64>)
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	4413      	add	r3, r2
 8000b56:	4a05      	ldr	r2, [pc, #20]	; (8000b6c <_sbrk+0x64>)
 8000b58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b5a:	68fb      	ldr	r3, [r7, #12]
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	3718      	adds	r7, #24
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	20008000 	.word	0x20008000
 8000b68:	00000400 	.word	0x00000400
 8000b6c:	200001d8 	.word	0x200001d8
 8000b70:	20000328 	.word	0x20000328

08000b74 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b74:	480d      	ldr	r0, [pc, #52]	; (8000bac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b76:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b78:	f7ff fcd8 	bl	800052c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b7c:	480c      	ldr	r0, [pc, #48]	; (8000bb0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b7e:	490d      	ldr	r1, [pc, #52]	; (8000bb4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b80:	4a0d      	ldr	r2, [pc, #52]	; (8000bb8 <LoopForever+0xe>)
  movs r3, #0
 8000b82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b84:	e002      	b.n	8000b8c <LoopCopyDataInit>

08000b86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b8a:	3304      	adds	r3, #4

08000b8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b90:	d3f9      	bcc.n	8000b86 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b92:	4a0a      	ldr	r2, [pc, #40]	; (8000bbc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b94:	4c0a      	ldr	r4, [pc, #40]	; (8000bc0 <LoopForever+0x16>)
  movs r3, #0
 8000b96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b98:	e001      	b.n	8000b9e <LoopFillZerobss>

08000b9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b9c:	3204      	adds	r2, #4

08000b9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ba0:	d3fb      	bcc.n	8000b9a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ba2:	f003 f921 	bl	8003de8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ba6:	f7ff fcf5 	bl	8000594 <main>

08000baa <LoopForever>:

LoopForever:
    b LoopForever
 8000baa:	e7fe      	b.n	8000baa <LoopForever>
  ldr   r0, =_estack
 8000bac:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000bb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bb4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000bb8:	08004830 	.word	0x08004830
  ldr r2, =_sbss
 8000bbc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000bc0:	20000328 	.word	0x20000328

08000bc4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bc4:	e7fe      	b.n	8000bc4 <ADC_IRQHandler>
	...

08000bc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bd2:	2003      	movs	r0, #3
 8000bd4:	f000 fdc6 	bl	8001764 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000bd8:	f001 ffbc 	bl	8002b54 <HAL_RCC_GetHCLKFreq>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	4a09      	ldr	r2, [pc, #36]	; (8000c04 <HAL_Init+0x3c>)
 8000be0:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000be2:	2000      	movs	r0, #0
 8000be4:	f000 f810 	bl	8000c08 <HAL_InitTick>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d002      	beq.n	8000bf4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	71fb      	strb	r3, [r7, #7]
 8000bf2:	e001      	b.n	8000bf8 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bf4:	f7ff fee7 	bl	80009c6 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bf8:	79fb      	ldrb	r3, [r7, #7]
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	20000000 	.word	0x20000000

08000c08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b084      	sub	sp, #16
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c10:	2300      	movs	r3, #0
 8000c12:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000c14:	4b17      	ldr	r3, [pc, #92]	; (8000c74 <HAL_InitTick+0x6c>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d024      	beq.n	8000c66 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c1c:	f001 ff9a 	bl	8002b54 <HAL_RCC_GetHCLKFreq>
 8000c20:	4602      	mov	r2, r0
 8000c22:	4b14      	ldr	r3, [pc, #80]	; (8000c74 <HAL_InitTick+0x6c>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	4619      	mov	r1, r3
 8000c28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c2c:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c34:	4618      	mov	r0, r3
 8000c36:	f000 fdba 	bl	80017ae <HAL_SYSTICK_Config>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d10f      	bne.n	8000c60 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	2b0f      	cmp	r3, #15
 8000c44:	d809      	bhi.n	8000c5a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c46:	2200      	movs	r2, #0
 8000c48:	6879      	ldr	r1, [r7, #4]
 8000c4a:	f04f 30ff 	mov.w	r0, #4294967295
 8000c4e:	f000 fd94 	bl	800177a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c52:	4a09      	ldr	r2, [pc, #36]	; (8000c78 <HAL_InitTick+0x70>)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	6013      	str	r3, [r2, #0]
 8000c58:	e007      	b.n	8000c6a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	73fb      	strb	r3, [r7, #15]
 8000c5e:	e004      	b.n	8000c6a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c60:	2301      	movs	r3, #1
 8000c62:	73fb      	strb	r3, [r7, #15]
 8000c64:	e001      	b.n	8000c6a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c66:	2301      	movs	r3, #1
 8000c68:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	3710      	adds	r7, #16
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	20000008 	.word	0x20000008
 8000c78:	20000004 	.word	0x20000004

08000c7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c80:	4b05      	ldr	r3, [pc, #20]	; (8000c98 <HAL_IncTick+0x1c>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	461a      	mov	r2, r3
 8000c86:	4b05      	ldr	r3, [pc, #20]	; (8000c9c <HAL_IncTick+0x20>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4413      	add	r3, r2
 8000c8c:	4a03      	ldr	r2, [pc, #12]	; (8000c9c <HAL_IncTick+0x20>)
 8000c8e:	6013      	str	r3, [r2, #0]
}
 8000c90:	bf00      	nop
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bc80      	pop	{r7}
 8000c96:	4770      	bx	lr
 8000c98:	20000008 	.word	0x20000008
 8000c9c:	200001dc 	.word	0x200001dc

08000ca0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ca4:	4b02      	ldr	r3, [pc, #8]	; (8000cb0 <HAL_GetTick+0x10>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bc80      	pop	{r7}
 8000cae:	4770      	bx	lr
 8000cb0:	200001dc 	.word	0x200001dc

08000cb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b084      	sub	sp, #16
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cbc:	f7ff fff0 	bl	8000ca0 <HAL_GetTick>
 8000cc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ccc:	d005      	beq.n	8000cda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cce:	4b0a      	ldr	r3, [pc, #40]	; (8000cf8 <HAL_Delay+0x44>)
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	461a      	mov	r2, r3
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	4413      	add	r3, r2
 8000cd8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cda:	bf00      	nop
 8000cdc:	f7ff ffe0 	bl	8000ca0 <HAL_GetTick>
 8000ce0:	4602      	mov	r2, r0
 8000ce2:	68bb      	ldr	r3, [r7, #8]
 8000ce4:	1ad3      	subs	r3, r2, r3
 8000ce6:	68fa      	ldr	r2, [r7, #12]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d8f7      	bhi.n	8000cdc <HAL_Delay+0x28>
  {
  }
}
 8000cec:	bf00      	nop
 8000cee:	bf00      	nop
 8000cf0:	3710      	adds	r7, #16
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	20000008 	.word	0x20000008

08000cfc <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	431a      	orrs	r2, r3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	601a      	str	r2, [r3, #0]
}
 8000d16:	bf00      	nop
 8000d18:	370c      	adds	r7, #12
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bc80      	pop	{r7}
 8000d1e:	4770      	bx	lr

08000d20 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	370c      	adds	r7, #12
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bc80      	pop	{r7}
 8000d38:	4770      	bx	lr

08000d3a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	b085      	sub	sp, #20
 8000d3e:	af00      	add	r7, sp, #0
 8000d40:	60f8      	str	r0, [r7, #12]
 8000d42:	60b9      	str	r1, [r7, #8]
 8000d44:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	695a      	ldr	r2, [r3, #20]
 8000d4a:	68bb      	ldr	r3, [r7, #8]
 8000d4c:	f003 0304 	and.w	r3, r3, #4
 8000d50:	2107      	movs	r1, #7
 8000d52:	fa01 f303 	lsl.w	r3, r1, r3
 8000d56:	43db      	mvns	r3, r3
 8000d58:	401a      	ands	r2, r3
 8000d5a:	68bb      	ldr	r3, [r7, #8]
 8000d5c:	f003 0304 	and.w	r3, r3, #4
 8000d60:	6879      	ldr	r1, [r7, #4]
 8000d62:	fa01 f303 	lsl.w	r3, r1, r3
 8000d66:	431a      	orrs	r2, r3
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000d6c:	bf00      	nop
 8000d6e:	3714      	adds	r7, #20
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bc80      	pop	{r7}
 8000d74:	4770      	bx	lr

08000d76 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000d76:	b480      	push	{r7}
 8000d78:	b083      	sub	sp, #12
 8000d7a:	af00      	add	r7, sp, #0
 8000d7c:	6078      	str	r0, [r7, #4]
 8000d7e:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	695a      	ldr	r2, [r3, #20]
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	f003 0304 	and.w	r3, r3, #4
 8000d8a:	2107      	movs	r1, #7
 8000d8c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d90:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000d98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bc80      	pop	{r7}
 8000da4:	4770      	bx	lr

08000da6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000da6:	b480      	push	{r7}
 8000da8:	b083      	sub	sp, #12
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	68db      	ldr	r3, [r3, #12]
 8000db2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d101      	bne.n	8000dbe <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000dba:	2301      	movs	r3, #1
 8000dbc:	e000      	b.n	8000dc0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000dbe:	2300      	movs	r3, #0
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	370c      	adds	r7, #12
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bc80      	pop	{r7}
 8000dc8:	4770      	bx	lr

08000dca <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000dca:	b480      	push	{r7}
 8000dcc:	b085      	sub	sp, #20
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	60f8      	str	r0, [r7, #12]
 8000dd2:	60b9      	str	r1, [r7, #8]
 8000dd4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	f003 031f 	and.w	r3, r3, #31
 8000de0:	210f      	movs	r1, #15
 8000de2:	fa01 f303 	lsl.w	r3, r1, r3
 8000de6:	43db      	mvns	r3, r3
 8000de8:	401a      	ands	r2, r3
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	0e9b      	lsrs	r3, r3, #26
 8000dee:	f003 010f 	and.w	r1, r3, #15
 8000df2:	68bb      	ldr	r3, [r7, #8]
 8000df4:	f003 031f 	and.w	r3, r3, #31
 8000df8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfc:	431a      	orrs	r2, r3
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000e02:	bf00      	nop
 8000e04:	3714      	adds	r7, #20
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bc80      	pop	{r7}
 8000e0a:	4770      	bx	lr

08000e0c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8000e20:	431a      	orrs	r2, r3
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e26:	bf00      	nop
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr

08000e30 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b083      	sub	sp, #12
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
 8000e38:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8000e44:	43db      	mvns	r3, r3
 8000e46:	401a      	ands	r2, r3
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e4c:	bf00      	nop
 8000e4e:	370c      	adds	r7, #12
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bc80      	pop	{r7}
 8000e54:	4770      	bx	lr

08000e56 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000e56:	b480      	push	{r7}
 8000e58:	b085      	sub	sp, #20
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	60f8      	str	r0, [r7, #12]
 8000e5e:	60b9      	str	r1, [r7, #8]
 8000e60:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	695a      	ldr	r2, [r3, #20]
 8000e66:	68bb      	ldr	r3, [r7, #8]
 8000e68:	021b      	lsls	r3, r3, #8
 8000e6a:	43db      	mvns	r3, r3
 8000e6c:	401a      	ands	r2, r3
 8000e6e:	68bb      	ldr	r3, [r7, #8]
 8000e70:	0219      	lsls	r1, r3, #8
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	400b      	ands	r3, r1
 8000e76:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8000e7a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000e7e:	431a      	orrs	r2, r3
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8000e84:	bf00      	nop
 8000e86:	3714      	adds	r7, #20
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bc80      	pop	{r7}
 8000e8c:	4770      	bx	lr

08000e8e <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000e9e:	f023 0317 	bic.w	r3, r3, #23
 8000ea2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000eaa:	bf00      	nop
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bc80      	pop	{r7}
 8000eb2:	4770      	bx	lr

08000eb4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	689b      	ldr	r3, [r3, #8]
 8000ec0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ec4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000ec8:	d101      	bne.n	8000ece <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000eca:	2301      	movs	r3, #1
 8000ecc:	e000      	b.n	8000ed0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000ece:	2300      	movs	r3, #0
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bc80      	pop	{r7}
 8000ed8:	4770      	bx	lr

08000eda <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8000eda:	b480      	push	{r7}
 8000edc:	b083      	sub	sp, #12
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	689b      	ldr	r3, [r3, #8]
 8000ee6:	f003 0301 	and.w	r3, r3, #1
 8000eea:	2b01      	cmp	r3, #1
 8000eec:	d101      	bne.n	8000ef2 <LL_ADC_IsEnabled+0x18>
 8000eee:	2301      	movs	r3, #1
 8000ef0:	e000      	b.n	8000ef4 <LL_ADC_IsEnabled+0x1a>
 8000ef2:	2300      	movs	r3, #0
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bc80      	pop	{r7}
 8000efc:	4770      	bx	lr

08000efe <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8000efe:	b480      	push	{r7}
 8000f00:	b083      	sub	sp, #12
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	689b      	ldr	r3, [r3, #8]
 8000f0a:	f003 0304 	and.w	r3, r3, #4
 8000f0e:	2b04      	cmp	r3, #4
 8000f10:	d101      	bne.n	8000f16 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000f12:	2301      	movs	r3, #1
 8000f14:	e000      	b.n	8000f18 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000f16:	2300      	movs	r3, #0
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	370c      	adds	r7, #12
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bc80      	pop	{r7}
 8000f20:	4770      	bx	lr
	...

08000f24 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b088      	sub	sp, #32
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8000f30:	2300      	movs	r3, #0
 8000f32:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8000f34:	2300      	movs	r3, #0
 8000f36:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d101      	bne.n	8000f46 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000f42:	2301      	movs	r3, #1
 8000f44:	e17e      	b.n	8001244 <HAL_ADC_Init+0x320>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	691b      	ldr	r3, [r3, #16]
 8000f4a:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d109      	bne.n	8000f68 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	f7ff fd3d 	bl	80009d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2200      	movs	r2, #0
 8000f64:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff ffa1 	bl	8000eb4 <LL_ADC_IsInternalRegulatorEnabled>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d115      	bne.n	8000fa4 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff ff86 	bl	8000e8e <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000f82:	4b9e      	ldr	r3, [pc, #632]	; (80011fc <HAL_ADC_Init+0x2d8>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	099b      	lsrs	r3, r3, #6
 8000f88:	4a9d      	ldr	r2, [pc, #628]	; (8001200 <HAL_ADC_Init+0x2dc>)
 8000f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f8e:	099b      	lsrs	r3, r3, #6
 8000f90:	3301      	adds	r3, #1
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000f96:	e002      	b.n	8000f9e <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	3b01      	subs	r3, #1
 8000f9c:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d1f9      	bne.n	8000f98 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff ff83 	bl	8000eb4 <LL_ADC_IsInternalRegulatorEnabled>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d10d      	bne.n	8000fd0 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fb8:	f043 0210 	orr.w	r2, r3, #16
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000fc4:	f043 0201 	orr.w	r2, r3, #1
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff ff92 	bl	8000efe <LL_ADC_REG_IsConversionOngoing>
 8000fda:	6138      	str	r0, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fe0:	f003 0310 	and.w	r3, r3, #16
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	f040 8124 	bne.w	8001232 <HAL_ADC_Init+0x30e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	f040 8120 	bne.w	8001232 <HAL_ADC_Init+0x30e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ff6:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000ffa:	f043 0202 	orr.w	r2, r3, #2
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4618      	mov	r0, r3
 8001008:	f7ff ff67 	bl	8000eda <LL_ADC_IsEnabled>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	f040 80a7 	bne.w	8001162 <HAL_ADC_Init+0x23e>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	7e1b      	ldrb	r3, [r3, #24]
 800101c:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800101e:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	7e5b      	ldrb	r3, [r3, #25]
 8001024:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001026:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	7e9b      	ldrb	r3, [r3, #26]
 800102c:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800102e:	4313      	orrs	r3, r2
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001030:	687a      	ldr	r2, [r7, #4]
 8001032:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001034:	2a00      	cmp	r2, #0
 8001036:	d002      	beq.n	800103e <HAL_ADC_Init+0x11a>
 8001038:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800103c:	e000      	b.n	8001040 <HAL_ADC_Init+0x11c>
 800103e:	2200      	movs	r2, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001040:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001046:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	691b      	ldr	r3, [r3, #16]
 800104c:	2b00      	cmp	r3, #0
 800104e:	da04      	bge.n	800105a <HAL_ADC_Init+0x136>
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	691b      	ldr	r3, [r3, #16]
 8001054:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001058:	e001      	b.n	800105e <HAL_ADC_Init+0x13a>
 800105a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                   hadc->Init.DataAlign                                           |
 800105e:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001066:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001068:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800106a:	69ba      	ldr	r2, [r7, #24]
 800106c:	4313      	orrs	r3, r2
 800106e:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d114      	bne.n	80010a4 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	7e9b      	ldrb	r3, [r3, #26]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d104      	bne.n	800108c <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001088:	61bb      	str	r3, [r7, #24]
 800108a:	e00b      	b.n	80010a4 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001090:	f043 0220 	orr.w	r2, r3, #32
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800109c:	f043 0201 	orr.w	r2, r3, #1
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d009      	beq.n	80010c0 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010b0:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                     hadc->Init.ExternalTrigConvEdge);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80010b8:	4313      	orrs	r3, r2
 80010ba:	69ba      	ldr	r2, [r7, #24]
 80010bc:	4313      	orrs	r3, r2
 80010be:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	68db      	ldr	r3, [r3, #12]
 80010c6:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 80010ca:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80010ce:	687a      	ldr	r2, [r7, #4]
 80010d0:	6812      	ldr	r2, [r2, #0]
 80010d2:	69b9      	ldr	r1, [r7, #24]
 80010d4:	430b      	orrs	r3, r1
 80010d6:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80010e4:	4313      	orrs	r3, r2
 80010e6:	697a      	ldr	r2, [r7, #20]
 80010e8:	4313      	orrs	r3, r2
 80010ea:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d111      	bne.n	800111a <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001102:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8001108:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800110e:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	4313      	orrs	r3, r2
 8001114:	f043 0301 	orr.w	r3, r3, #1
 8001118:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	691a      	ldr	r2, [r3, #16]
 8001120:	4b38      	ldr	r3, [pc, #224]	; (8001204 <HAL_ADC_Init+0x2e0>)
 8001122:	4013      	ands	r3, r2
 8001124:	687a      	ldr	r2, [r7, #4]
 8001126:	6812      	ldr	r2, [r2, #0]
 8001128:	6979      	ldr	r1, [r7, #20]
 800112a:	430b      	orrs	r3, r1
 800112c:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8001136:	d014      	beq.n	8001162 <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800113c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001140:	d00f      	beq.n	8001162 <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001146:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800114a:	d00a      	beq.n	8001162 <HAL_ADC_Init+0x23e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 800114c:	4b2e      	ldr	r3, [pc, #184]	; (8001208 <HAL_ADC_Init+0x2e4>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800115c:	492a      	ldr	r1, [pc, #168]	; (8001208 <HAL_ADC_Init+0x2e4>)
 800115e:	4313      	orrs	r3, r2
 8001160:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6818      	ldr	r0, [r3, #0]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800116a:	461a      	mov	r2, r3
 800116c:	2100      	movs	r1, #0
 800116e:	f7ff fde4 	bl	8000d3a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6818      	ldr	r0, [r3, #0]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800117a:	461a      	mov	r2, r3
 800117c:	4923      	ldr	r1, [pc, #140]	; (800120c <HAL_ADC_Init+0x2e8>)
 800117e:	f7ff fddc 	bl	8000d3a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	691b      	ldr	r3, [r3, #16]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d108      	bne.n	800119c <HAL_ADC_Init+0x278>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f062 020f 	orn	r2, r2, #15
 8001198:	629a      	str	r2, [r3, #40]	; 0x28
 800119a:	e017      	b.n	80011cc <HAL_ADC_Init+0x2a8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	691b      	ldr	r3, [r3, #16]
 80011a0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80011a4:	d112      	bne.n	80011cc <HAL_ADC_Init+0x2a8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	69db      	ldr	r3, [r3, #28]
 80011b0:	3b01      	subs	r3, #1
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	f003 031c 	and.w	r3, r3, #28
 80011b8:	f06f 020f 	mvn.w	r2, #15
 80011bc:	fa02 f103 	lsl.w	r1, r2, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	430a      	orrs	r2, r1
 80011ca:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2100      	movs	r1, #0
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff fdcf 	bl	8000d76 <LL_ADC_GetSamplingTimeCommonChannels>
 80011d8:	4602      	mov	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80011de:	429a      	cmp	r2, r3
 80011e0:	d116      	bne.n	8001210 <HAL_ADC_Init+0x2ec>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2200      	movs	r2, #0
 80011e6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ec:	f023 0303 	bic.w	r3, r3, #3
 80011f0:	f043 0201 	orr.w	r2, r3, #1
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80011f8:	e023      	b.n	8001242 <HAL_ADC_Init+0x31e>
 80011fa:	bf00      	nop
 80011fc:	20000000 	.word	0x20000000
 8001200:	053e2d63 	.word	0x053e2d63
 8001204:	1ffffc02 	.word	0x1ffffc02
 8001208:	40012708 	.word	0x40012708
 800120c:	03ffff04 	.word	0x03ffff04
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001214:	f023 0312 	bic.w	r3, r3, #18
 8001218:	f043 0210 	orr.w	r2, r3, #16
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001224:	f043 0201 	orr.w	r2, r3, #1
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800122c:	2301      	movs	r3, #1
 800122e:	77fb      	strb	r3, [r7, #31]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001230:	e007      	b.n	8001242 <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001236:	f043 0210 	orr.w	r2, r3, #16
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 8001242:	7ffb      	ldrb	r3, [r7, #31]
}
 8001244:	4618      	mov	r0, r3
 8001246:	3720      	adds	r7, #32
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}

0800124c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	695b      	ldr	r3, [r3, #20]
 800125a:	2b08      	cmp	r3, #8
 800125c:	d102      	bne.n	8001264 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800125e:	2308      	movs	r3, #8
 8001260:	60fb      	str	r3, [r7, #12]
 8001262:	e010      	b.n	8001286 <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	68db      	ldr	r3, [r3, #12]
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	2b00      	cmp	r3, #0
 8001270:	d007      	beq.n	8001282 <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001276:	f043 0220 	orr.w	r2, r3, #32
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800127e:	2301      	movs	r3, #1
 8001280:	e077      	b.n	8001372 <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8001282:	2304      	movs	r3, #4
 8001284:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001286:	f7ff fd0b 	bl	8000ca0 <HAL_GetTick>
 800128a:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800128c:	e021      	b.n	80012d2 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001294:	d01d      	beq.n	80012d2 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001296:	f7ff fd03 	bl	8000ca0 <HAL_GetTick>
 800129a:	4602      	mov	r2, r0
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	683a      	ldr	r2, [r7, #0]
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d302      	bcc.n	80012ac <HAL_ADC_PollForConversion+0x60>
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d112      	bne.n	80012d2 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	4013      	ands	r3, r2
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d10b      	bne.n	80012d2 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012be:	f043 0204 	orr.w	r2, r3, #4
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2200      	movs	r2, #0
 80012ca:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_TIMEOUT;
 80012ce:	2303      	movs	r3, #3
 80012d0:	e04f      	b.n	8001372 <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	4013      	ands	r3, r2
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d0d6      	beq.n	800128e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012e4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff fd58 	bl	8000da6 <LL_ADC_REG_IsTriggerSourceSWStart>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d031      	beq.n	8001360 <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	7e9b      	ldrb	r3, [r3, #26]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d12d      	bne.n	8001360 <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f003 0308 	and.w	r3, r3, #8
 800130e:	2b08      	cmp	r3, #8
 8001310:	d126      	bne.n	8001360 <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff fdf1 	bl	8000efe <LL_ADC_REG_IsConversionOngoing>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d112      	bne.n	8001348 <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	685a      	ldr	r2, [r3, #4]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f022 020c 	bic.w	r2, r2, #12
 8001330:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001336:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800133a:	f023 0301 	bic.w	r3, r3, #1
 800133e:	f043 0201 	orr.w	r2, r3, #1
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	659a      	str	r2, [r3, #88]	; 0x58
 8001346:	e00b      	b.n	8001360 <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800134c:	f043 0220 	orr.w	r2, r3, #32
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001358:	f043 0201 	orr.w	r2, r3, #1
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	7e1b      	ldrb	r3, [r3, #24]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d103      	bne.n	8001370 <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	220c      	movs	r2, #12
 800136e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001370:	2300      	movs	r3, #0
}
 8001372:	4618      	mov	r0, r3
 8001374:	3710      	adds	r7, #16
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800137a:	b480      	push	{r7}
 800137c:	b083      	sub	sp, #12
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001388:	4618      	mov	r0, r3
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	bc80      	pop	{r7}
 8001390:	4770      	bx	lr
	...

08001394 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b088      	sub	sp, #32
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800139e:	2300      	movs	r3, #0
 80013a0:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80013a2:	2300      	movs	r3, #0
 80013a4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	691b      	ldr	r3, [r3, #16]
 80013aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80013b4:	2b01      	cmp	r3, #1
 80013b6:	d101      	bne.n	80013bc <HAL_ADC_ConfigChannel+0x28>
 80013b8:	2302      	movs	r3, #2
 80013ba:	e110      	b.n	80015de <HAL_ADC_ConfigChannel+0x24a>
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2201      	movs	r2, #1
 80013c0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7ff fd98 	bl	8000efe <LL_ADC_REG_IsConversionOngoing>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	f040 80f7 	bne.w	80015c4 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	2b02      	cmp	r3, #2
 80013dc:	f000 80b1 	beq.w	8001542 <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	691b      	ldr	r3, [r3, #16]
 80013e4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80013e8:	d004      	beq.n	80013f4 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80013ee:	4a7e      	ldr	r2, [pc, #504]	; (80015e8 <HAL_ADC_ConfigChannel+0x254>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d108      	bne.n	8001406 <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4619      	mov	r1, r3
 80013fe:	4610      	mov	r0, r2
 8001400:	f7ff fd04 	bl	8000e0c <LL_ADC_REG_SetSequencerChAdd>
 8001404:	e041      	b.n	800148a <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	f003 031f 	and.w	r3, r3, #31
 8001412:	210f      	movs	r1, #15
 8001414:	fa01 f303 	lsl.w	r3, r1, r3
 8001418:	43db      	mvns	r3, r3
 800141a:	401a      	ands	r2, r3
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8001424:	2b00      	cmp	r3, #0
 8001426:	d105      	bne.n	8001434 <HAL_ADC_ConfigChannel+0xa0>
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	0e9b      	lsrs	r3, r3, #26
 800142e:	f003 031f 	and.w	r3, r3, #31
 8001432:	e011      	b.n	8001458 <HAL_ADC_ConfigChannel+0xc4>
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	fa93 f3a3 	rbit	r3, r3
 8001440:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d101      	bne.n	8001450 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 800144c:	2320      	movs	r3, #32
 800144e:	e003      	b.n	8001458 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	fab3 f383 	clz	r3, r3
 8001456:	b2db      	uxtb	r3, r3
 8001458:	6839      	ldr	r1, [r7, #0]
 800145a:	6849      	ldr	r1, [r1, #4]
 800145c:	f001 011f 	and.w	r1, r1, #31
 8001460:	408b      	lsls	r3, r1
 8001462:	431a      	orrs	r2, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	089b      	lsrs	r3, r3, #2
 800146e:	1c5a      	adds	r2, r3, #1
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	69db      	ldr	r3, [r3, #28]
 8001474:	429a      	cmp	r2, r3
 8001476:	d808      	bhi.n	800148a <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6818      	ldr	r0, [r3, #0]
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	6859      	ldr	r1, [r3, #4]
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	461a      	mov	r2, r3
 8001486:	f7ff fca0 	bl	8000dca <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6818      	ldr	r0, [r3, #0]
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	6819      	ldr	r1, [r3, #0]
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	461a      	mov	r2, r3
 8001498:	f7ff fcdd 	bl	8000e56 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	f280 8097 	bge.w	80015d4 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80014a6:	4851      	ldr	r0, [pc, #324]	; (80015ec <HAL_ADC_ConfigChannel+0x258>)
 80014a8:	f7ff fc3a 	bl	8000d20 <LL_ADC_GetCommonPathInternalCh>
 80014ac:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a4f      	ldr	r2, [pc, #316]	; (80015f0 <HAL_ADC_ConfigChannel+0x25c>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d120      	bne.n	80014fa <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d11b      	bne.n	80014fa <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80014c2:	69bb      	ldr	r3, [r7, #24]
 80014c4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80014c8:	4619      	mov	r1, r3
 80014ca:	4848      	ldr	r0, [pc, #288]	; (80015ec <HAL_ADC_ConfigChannel+0x258>)
 80014cc:	f7ff fc16 	bl	8000cfc <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80014d0:	4b48      	ldr	r3, [pc, #288]	; (80015f4 <HAL_ADC_ConfigChannel+0x260>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	099b      	lsrs	r3, r3, #6
 80014d6:	4a48      	ldr	r2, [pc, #288]	; (80015f8 <HAL_ADC_ConfigChannel+0x264>)
 80014d8:	fba2 2303 	umull	r2, r3, r2, r3
 80014dc:	099b      	lsrs	r3, r3, #6
 80014de:	1c5a      	adds	r2, r3, #1
 80014e0:	4613      	mov	r3, r2
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	4413      	add	r3, r2
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80014ea:	e002      	b.n	80014f2 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	3b01      	subs	r3, #1
 80014f0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d1f9      	bne.n	80014ec <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80014f8:	e06c      	b.n	80015d4 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a3f      	ldr	r2, [pc, #252]	; (80015fc <HAL_ADC_ConfigChannel+0x268>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d10c      	bne.n	800151e <HAL_ADC_ConfigChannel+0x18a>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001504:	69bb      	ldr	r3, [r7, #24]
 8001506:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800150a:	2b00      	cmp	r3, #0
 800150c:	d107      	bne.n	800151e <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800150e:	69bb      	ldr	r3, [r7, #24]
 8001510:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001514:	4619      	mov	r1, r3
 8001516:	4835      	ldr	r0, [pc, #212]	; (80015ec <HAL_ADC_ConfigChannel+0x258>)
 8001518:	f7ff fbf0 	bl	8000cfc <LL_ADC_SetCommonPathInternalCh>
 800151c:	e05a      	b.n	80015d4 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a37      	ldr	r2, [pc, #220]	; (8001600 <HAL_ADC_ConfigChannel+0x26c>)
 8001524:	4293      	cmp	r3, r2
 8001526:	d155      	bne.n	80015d4 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001528:	69bb      	ldr	r3, [r7, #24]
 800152a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800152e:	2b00      	cmp	r3, #0
 8001530:	d150      	bne.n	80015d4 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001532:	69bb      	ldr	r3, [r7, #24]
 8001534:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001538:	4619      	mov	r1, r3
 800153a:	482c      	ldr	r0, [pc, #176]	; (80015ec <HAL_ADC_ConfigChannel+0x258>)
 800153c:	f7ff fbde 	bl	8000cfc <LL_ADC_SetCommonPathInternalCh>
 8001540:	e048      	b.n	80015d4 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	691b      	ldr	r3, [r3, #16]
 8001546:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800154a:	d004      	beq.n	8001556 <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001550:	4a25      	ldr	r2, [pc, #148]	; (80015e8 <HAL_ADC_ConfigChannel+0x254>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d107      	bne.n	8001566 <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4619      	mov	r1, r3
 8001560:	4610      	mov	r0, r2
 8001562:	f7ff fc65 	bl	8000e30 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	da32      	bge.n	80015d4 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800156e:	481f      	ldr	r0, [pc, #124]	; (80015ec <HAL_ADC_ConfigChannel+0x258>)
 8001570:	f7ff fbd6 	bl	8000d20 <LL_ADC_GetCommonPathInternalCh>
 8001574:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a1d      	ldr	r2, [pc, #116]	; (80015f0 <HAL_ADC_ConfigChannel+0x25c>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d107      	bne.n	8001590 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001586:	4619      	mov	r1, r3
 8001588:	4818      	ldr	r0, [pc, #96]	; (80015ec <HAL_ADC_ConfigChannel+0x258>)
 800158a:	f7ff fbb7 	bl	8000cfc <LL_ADC_SetCommonPathInternalCh>
 800158e:	e021      	b.n	80015d4 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a19      	ldr	r2, [pc, #100]	; (80015fc <HAL_ADC_ConfigChannel+0x268>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d107      	bne.n	80015aa <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80015a0:	4619      	mov	r1, r3
 80015a2:	4812      	ldr	r0, [pc, #72]	; (80015ec <HAL_ADC_ConfigChannel+0x258>)
 80015a4:	f7ff fbaa 	bl	8000cfc <LL_ADC_SetCommonPathInternalCh>
 80015a8:	e014      	b.n	80015d4 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a14      	ldr	r2, [pc, #80]	; (8001600 <HAL_ADC_ConfigChannel+0x26c>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d10f      	bne.n	80015d4 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80015ba:	4619      	mov	r1, r3
 80015bc:	480b      	ldr	r0, [pc, #44]	; (80015ec <HAL_ADC_ConfigChannel+0x258>)
 80015be:	f7ff fb9d 	bl	8000cfc <LL_ADC_SetCommonPathInternalCh>
 80015c2:	e007      	b.n	80015d4 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015c8:	f043 0220 	orr.w	r2, r3, #32
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2200      	movs	r2, #0
 80015d8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 80015dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3720      	adds	r7, #32
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	80000004 	.word	0x80000004
 80015ec:	40012708 	.word	0x40012708
 80015f0:	b0001000 	.word	0xb0001000
 80015f4:	20000000 	.word	0x20000000
 80015f8:	053e2d63 	.word	0x053e2d63
 80015fc:	b8004000 	.word	0xb8004000
 8001600:	b4002000 	.word	0xb4002000

08001604 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f003 0307 	and.w	r3, r3, #7
 8001612:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001614:	4b0c      	ldr	r3, [pc, #48]	; (8001648 <__NVIC_SetPriorityGrouping+0x44>)
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800161a:	68ba      	ldr	r2, [r7, #8]
 800161c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001620:	4013      	ands	r3, r2
 8001622:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800162c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001630:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001634:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001636:	4a04      	ldr	r2, [pc, #16]	; (8001648 <__NVIC_SetPriorityGrouping+0x44>)
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	60d3      	str	r3, [r2, #12]
}
 800163c:	bf00      	nop
 800163e:	3714      	adds	r7, #20
 8001640:	46bd      	mov	sp, r7
 8001642:	bc80      	pop	{r7}
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	e000ed00 	.word	0xe000ed00

0800164c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001650:	4b04      	ldr	r3, [pc, #16]	; (8001664 <__NVIC_GetPriorityGrouping+0x18>)
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	0a1b      	lsrs	r3, r3, #8
 8001656:	f003 0307 	and.w	r3, r3, #7
}
 800165a:	4618      	mov	r0, r3
 800165c:	46bd      	mov	sp, r7
 800165e:	bc80      	pop	{r7}
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	e000ed00 	.word	0xe000ed00

08001668 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	4603      	mov	r3, r0
 8001670:	6039      	str	r1, [r7, #0]
 8001672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001678:	2b00      	cmp	r3, #0
 800167a:	db0a      	blt.n	8001692 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	b2da      	uxtb	r2, r3
 8001680:	490c      	ldr	r1, [pc, #48]	; (80016b4 <__NVIC_SetPriority+0x4c>)
 8001682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001686:	0112      	lsls	r2, r2, #4
 8001688:	b2d2      	uxtb	r2, r2
 800168a:	440b      	add	r3, r1
 800168c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001690:	e00a      	b.n	80016a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	b2da      	uxtb	r2, r3
 8001696:	4908      	ldr	r1, [pc, #32]	; (80016b8 <__NVIC_SetPriority+0x50>)
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	f003 030f 	and.w	r3, r3, #15
 800169e:	3b04      	subs	r3, #4
 80016a0:	0112      	lsls	r2, r2, #4
 80016a2:	b2d2      	uxtb	r2, r2
 80016a4:	440b      	add	r3, r1
 80016a6:	761a      	strb	r2, [r3, #24]
}
 80016a8:	bf00      	nop
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bc80      	pop	{r7}
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	e000e100 	.word	0xe000e100
 80016b8:	e000ed00 	.word	0xe000ed00

080016bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016bc:	b480      	push	{r7}
 80016be:	b089      	sub	sp, #36	; 0x24
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	f003 0307 	and.w	r3, r3, #7
 80016ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	f1c3 0307 	rsb	r3, r3, #7
 80016d6:	2b04      	cmp	r3, #4
 80016d8:	bf28      	it	cs
 80016da:	2304      	movcs	r3, #4
 80016dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	3304      	adds	r3, #4
 80016e2:	2b06      	cmp	r3, #6
 80016e4:	d902      	bls.n	80016ec <NVIC_EncodePriority+0x30>
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	3b03      	subs	r3, #3
 80016ea:	e000      	b.n	80016ee <NVIC_EncodePriority+0x32>
 80016ec:	2300      	movs	r3, #0
 80016ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016f0:	f04f 32ff 	mov.w	r2, #4294967295
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	fa02 f303 	lsl.w	r3, r2, r3
 80016fa:	43da      	mvns	r2, r3
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	401a      	ands	r2, r3
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001704:	f04f 31ff 	mov.w	r1, #4294967295
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	fa01 f303 	lsl.w	r3, r1, r3
 800170e:	43d9      	mvns	r1, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001714:	4313      	orrs	r3, r2
         );
}
 8001716:	4618      	mov	r0, r3
 8001718:	3724      	adds	r7, #36	; 0x24
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr

08001720 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	3b01      	subs	r3, #1
 800172c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001730:	d301      	bcc.n	8001736 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001732:	2301      	movs	r3, #1
 8001734:	e00f      	b.n	8001756 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001736:	4a0a      	ldr	r2, [pc, #40]	; (8001760 <SysTick_Config+0x40>)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	3b01      	subs	r3, #1
 800173c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800173e:	210f      	movs	r1, #15
 8001740:	f04f 30ff 	mov.w	r0, #4294967295
 8001744:	f7ff ff90 	bl	8001668 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001748:	4b05      	ldr	r3, [pc, #20]	; (8001760 <SysTick_Config+0x40>)
 800174a:	2200      	movs	r2, #0
 800174c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800174e:	4b04      	ldr	r3, [pc, #16]	; (8001760 <SysTick_Config+0x40>)
 8001750:	2207      	movs	r2, #7
 8001752:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001754:	2300      	movs	r3, #0
}
 8001756:	4618      	mov	r0, r3
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	e000e010 	.word	0xe000e010

08001764 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f7ff ff49 	bl	8001604 <__NVIC_SetPriorityGrouping>
}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}

0800177a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b086      	sub	sp, #24
 800177e:	af00      	add	r7, sp, #0
 8001780:	4603      	mov	r3, r0
 8001782:	60b9      	str	r1, [r7, #8]
 8001784:	607a      	str	r2, [r7, #4]
 8001786:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001788:	f7ff ff60 	bl	800164c <__NVIC_GetPriorityGrouping>
 800178c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	68b9      	ldr	r1, [r7, #8]
 8001792:	6978      	ldr	r0, [r7, #20]
 8001794:	f7ff ff92 	bl	80016bc <NVIC_EncodePriority>
 8001798:	4602      	mov	r2, r0
 800179a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800179e:	4611      	mov	r1, r2
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff ff61 	bl	8001668 <__NVIC_SetPriority>
}
 80017a6:	bf00      	nop
 80017a8:	3718      	adds	r7, #24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b082      	sub	sp, #8
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80017b6:	6878      	ldr	r0, [r7, #4]
 80017b8:	f7ff ffb2 	bl	8001720 <SysTick_Config>
 80017bc:	4603      	mov	r3, r0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
	...

080017c8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b087      	sub	sp, #28
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017d2:	2300      	movs	r3, #0
 80017d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017d6:	e140      	b.n	8001a5a <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	2101      	movs	r1, #1
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	fa01 f303 	lsl.w	r3, r1, r3
 80017e4:	4013      	ands	r3, r2
 80017e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	f000 8132 	beq.w	8001a54 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f003 0303 	and.w	r3, r3, #3
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d005      	beq.n	8001808 <HAL_GPIO_Init+0x40>
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f003 0303 	and.w	r3, r3, #3
 8001804:	2b02      	cmp	r3, #2
 8001806:	d130      	bne.n	800186a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	2203      	movs	r2, #3
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	43db      	mvns	r3, r3
 800181a:	693a      	ldr	r2, [r7, #16]
 800181c:	4013      	ands	r3, r2
 800181e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	68da      	ldr	r2, [r3, #12]
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	fa02 f303 	lsl.w	r3, r2, r3
 800182c:	693a      	ldr	r2, [r7, #16]
 800182e:	4313      	orrs	r3, r2
 8001830:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	693a      	ldr	r2, [r7, #16]
 8001836:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800183e:	2201      	movs	r2, #1
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	fa02 f303 	lsl.w	r3, r2, r3
 8001846:	43db      	mvns	r3, r3
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	4013      	ands	r3, r2
 800184c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	091b      	lsrs	r3, r3, #4
 8001854:	f003 0201 	and.w	r2, r3, #1
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	693a      	ldr	r2, [r7, #16]
 8001860:	4313      	orrs	r3, r2
 8001862:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f003 0303 	and.w	r3, r3, #3
 8001872:	2b03      	cmp	r3, #3
 8001874:	d017      	beq.n	80018a6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	68db      	ldr	r3, [r3, #12]
 800187a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	2203      	movs	r2, #3
 8001882:	fa02 f303 	lsl.w	r3, r2, r3
 8001886:	43db      	mvns	r3, r3
 8001888:	693a      	ldr	r2, [r7, #16]
 800188a:	4013      	ands	r3, r2
 800188c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	689a      	ldr	r2, [r3, #8]
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	fa02 f303 	lsl.w	r3, r2, r3
 800189a:	693a      	ldr	r2, [r7, #16]
 800189c:	4313      	orrs	r3, r2
 800189e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f003 0303 	and.w	r3, r3, #3
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d123      	bne.n	80018fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	08da      	lsrs	r2, r3, #3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	3208      	adds	r2, #8
 80018ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	f003 0307 	and.w	r3, r3, #7
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	220f      	movs	r2, #15
 80018ca:	fa02 f303 	lsl.w	r3, r2, r3
 80018ce:	43db      	mvns	r3, r3
 80018d0:	693a      	ldr	r2, [r7, #16]
 80018d2:	4013      	ands	r3, r2
 80018d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	691a      	ldr	r2, [r3, #16]
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	f003 0307 	and.w	r3, r3, #7
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	fa02 f303 	lsl.w	r3, r2, r3
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	08da      	lsrs	r2, r3, #3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	3208      	adds	r2, #8
 80018f4:	6939      	ldr	r1, [r7, #16]
 80018f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	2203      	movs	r2, #3
 8001906:	fa02 f303 	lsl.w	r3, r2, r3
 800190a:	43db      	mvns	r3, r3
 800190c:	693a      	ldr	r2, [r7, #16]
 800190e:	4013      	ands	r3, r2
 8001910:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f003 0203 	and.w	r2, r3, #3
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	fa02 f303 	lsl.w	r3, r2, r3
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	4313      	orrs	r3, r2
 8001926:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001936:	2b00      	cmp	r3, #0
 8001938:	f000 808c 	beq.w	8001a54 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800193c:	4a4e      	ldr	r2, [pc, #312]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	089b      	lsrs	r3, r3, #2
 8001942:	3302      	adds	r3, #2
 8001944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001948:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	f003 0303 	and.w	r3, r3, #3
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	2207      	movs	r2, #7
 8001954:	fa02 f303 	lsl.w	r3, r2, r3
 8001958:	43db      	mvns	r3, r3
 800195a:	693a      	ldr	r2, [r7, #16]
 800195c:	4013      	ands	r3, r2
 800195e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001966:	d00d      	beq.n	8001984 <HAL_GPIO_Init+0x1bc>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a44      	ldr	r2, [pc, #272]	; (8001a7c <HAL_GPIO_Init+0x2b4>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d007      	beq.n	8001980 <HAL_GPIO_Init+0x1b8>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	4a43      	ldr	r2, [pc, #268]	; (8001a80 <HAL_GPIO_Init+0x2b8>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d101      	bne.n	800197c <HAL_GPIO_Init+0x1b4>
 8001978:	2302      	movs	r3, #2
 800197a:	e004      	b.n	8001986 <HAL_GPIO_Init+0x1be>
 800197c:	2307      	movs	r3, #7
 800197e:	e002      	b.n	8001986 <HAL_GPIO_Init+0x1be>
 8001980:	2301      	movs	r3, #1
 8001982:	e000      	b.n	8001986 <HAL_GPIO_Init+0x1be>
 8001984:	2300      	movs	r3, #0
 8001986:	697a      	ldr	r2, [r7, #20]
 8001988:	f002 0203 	and.w	r2, r2, #3
 800198c:	0092      	lsls	r2, r2, #2
 800198e:	4093      	lsls	r3, r2
 8001990:	693a      	ldr	r2, [r7, #16]
 8001992:	4313      	orrs	r3, r2
 8001994:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001996:	4938      	ldr	r1, [pc, #224]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	089b      	lsrs	r3, r3, #2
 800199c:	3302      	adds	r3, #2
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019a4:	4b37      	ldr	r3, [pc, #220]	; (8001a84 <HAL_GPIO_Init+0x2bc>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	43db      	mvns	r3, r3
 80019ae:	693a      	ldr	r2, [r7, #16]
 80019b0:	4013      	ands	r3, r2
 80019b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d003      	beq.n	80019c8 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 80019c0:	693a      	ldr	r2, [r7, #16]
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80019c8:	4a2e      	ldr	r2, [pc, #184]	; (8001a84 <HAL_GPIO_Init+0x2bc>)
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80019ce:	4b2d      	ldr	r3, [pc, #180]	; (8001a84 <HAL_GPIO_Init+0x2bc>)
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	43db      	mvns	r3, r3
 80019d8:	693a      	ldr	r2, [r7, #16]
 80019da:	4013      	ands	r3, r2
 80019dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d003      	beq.n	80019f2 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80019ea:	693a      	ldr	r2, [r7, #16]
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	4313      	orrs	r3, r2
 80019f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80019f2:	4a24      	ldr	r2, [pc, #144]	; (8001a84 <HAL_GPIO_Init+0x2bc>)
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80019f8:	4b22      	ldr	r3, [pc, #136]	; (8001a84 <HAL_GPIO_Init+0x2bc>)
 80019fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80019fe:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	43db      	mvns	r3, r3
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	4013      	ands	r3, r2
 8001a08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d003      	beq.n	8001a1e <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8001a16:	693a      	ldr	r2, [r7, #16]
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8001a1e:	4a19      	ldr	r2, [pc, #100]	; (8001a84 <HAL_GPIO_Init+0x2bc>)
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8001a26:	4b17      	ldr	r3, [pc, #92]	; (8001a84 <HAL_GPIO_Init+0x2bc>)
 8001a28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001a2c:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	43db      	mvns	r3, r3
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	4013      	ands	r3, r2
 8001a36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d003      	beq.n	8001a4c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001a44:	693a      	ldr	r2, [r7, #16]
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8001a4c:	4a0d      	ldr	r2, [pc, #52]	; (8001a84 <HAL_GPIO_Init+0x2bc>)
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	3301      	adds	r3, #1
 8001a58:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	fa22 f303 	lsr.w	r3, r2, r3
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	f47f aeb7 	bne.w	80017d8 <HAL_GPIO_Init+0x10>
  }
}
 8001a6a:	bf00      	nop
 8001a6c:	bf00      	nop
 8001a6e:	371c      	adds	r7, #28
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bc80      	pop	{r7}
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	40010000 	.word	0x40010000
 8001a7c:	48000400 	.word	0x48000400
 8001a80:	48000800 	.word	0x48000800
 8001a84:	58000800 	.word	0x58000800

08001a88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	460b      	mov	r3, r1
 8001a92:	807b      	strh	r3, [r7, #2]
 8001a94:	4613      	mov	r3, r2
 8001a96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a98:	787b      	ldrb	r3, [r7, #1]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d003      	beq.n	8001aa6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a9e:	887a      	ldrh	r2, [r7, #2]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001aa4:	e002      	b.n	8001aac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001aa6:	887a      	ldrh	r2, [r7, #2]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bc80      	pop	{r7}
 8001ab4:	4770      	bx	lr
	...

08001ab8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001abc:	4b04      	ldr	r3, [pc, #16]	; (8001ad0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a03      	ldr	r2, [pc, #12]	; (8001ad0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8001ac2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ac6:	6013      	str	r3, [r2, #0]
}
 8001ac8:	bf00      	nop
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bc80      	pop	{r7}
 8001ace:	4770      	bx	lr
 8001ad0:	58000400 	.word	0x58000400

08001ad4 <LL_PWR_EnableBootC2>:
  *         refer to function @ref LL_PWR_IsActiveFlag_C2BOOTS().
  * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBootC2(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8001ad8:	4b04      	ldr	r3, [pc, #16]	; (8001aec <LL_PWR_EnableBootC2+0x18>)
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	4a03      	ldr	r2, [pc, #12]	; (8001aec <LL_PWR_EnableBootC2+0x18>)
 8001ade:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ae2:	60d3      	str	r3, [r2, #12]
}
 8001ae4:	bf00      	nop
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bc80      	pop	{r7}
 8001aea:	4770      	bx	lr
 8001aec:	58000400 	.word	0x58000400

08001af0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001af4:	4b03      	ldr	r3, [pc, #12]	; (8001b04 <HAL_PWREx_GetVoltageRange+0x14>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr
 8001b04:	58000400 	.word	0x58000400

08001b08 <HAL_PWREx_ReleaseCore>:
  *             This parameter can be one of the following values:
  *             @arg PWR_CORE_CPU2: Release the CPU2 from holding.
  * @retval None
  */
void HAL_PWREx_ReleaseCore(uint32_t CPU)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_CORE_HOLD_RELEASE(CPU));

  LL_PWR_EnableBootC2();
 8001b10:	f7ff ffe0 	bl	8001ad4 <LL_PWR_EnableBootC2>
}
 8001b14:	bf00      	nop
 8001b16:	3708      	adds	r7, #8
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <LL_PWR_IsEnabledBkUpAccess>:
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8001b20:	4b06      	ldr	r3, [pc, #24]	; (8001b3c <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b2c:	d101      	bne.n	8001b32 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e000      	b.n	8001b34 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8001b32:	2300      	movs	r3, #0
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bc80      	pop	{r7}
 8001b3a:	4770      	bx	lr
 8001b3c:	58000400 	.word	0x58000400

08001b40 <LL_RCC_HSE_EnableTcxo>:
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001b44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b4e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b52:	6013      	str	r3, [r2, #0]
}
 8001b54:	bf00      	nop
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bc80      	pop	{r7}
 8001b5a:	4770      	bx	lr

08001b5c <LL_RCC_HSE_DisableTcxo>:
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001b60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b6a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001b6e:	6013      	str	r3, [r2, #0]
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr

08001b78 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001b7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001b8a:	d101      	bne.n	8001b90 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e000      	b.n	8001b92 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bc80      	pop	{r7}
 8001b98:	4770      	bx	lr

08001b9a <LL_RCC_HSE_Enable>:
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001b9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ba8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bac:	6013      	str	r3, [r2, #0]
}
 8001bae:	bf00      	nop
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bc80      	pop	{r7}
 8001bb4:	4770      	bx	lr

08001bb6 <LL_RCC_HSE_Disable>:
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001bba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001bc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bc8:	6013      	str	r3, [r2, #0]
}
 8001bca:	bf00      	nop
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bc80      	pop	{r7}
 8001bd0:	4770      	bx	lr

08001bd2 <LL_RCC_HSE_IsReady>:
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001bd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001be0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001be4:	d101      	bne.n	8001bea <LL_RCC_HSE_IsReady+0x18>
 8001be6:	2301      	movs	r3, #1
 8001be8:	e000      	b.n	8001bec <LL_RCC_HSE_IsReady+0x1a>
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bc80      	pop	{r7}
 8001bf2:	4770      	bx	lr

08001bf4 <LL_RCC_HSI_Enable>:
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001bf8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001c02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c06:	6013      	str	r3, [r2, #0]
}
 8001c08:	bf00      	nop
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc80      	pop	{r7}
 8001c0e:	4770      	bx	lr

08001c10 <LL_RCC_HSI_Disable>:
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001c14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001c1e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c22:	6013      	str	r3, [r2, #0]
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bc80      	pop	{r7}
 8001c2a:	4770      	bx	lr

08001c2c <LL_RCC_HSI_IsReady>:
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001c30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c3e:	d101      	bne.n	8001c44 <LL_RCC_HSI_IsReady+0x18>
 8001c40:	2301      	movs	r3, #1
 8001c42:	e000      	b.n	8001c46 <LL_RCC_HSI_IsReady+0x1a>
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bc80      	pop	{r7}
 8001c4c:	4770      	bx	lr

08001c4e <LL_RCC_HSI_SetCalibTrimming>:
{
 8001c4e:	b480      	push	{r7}
 8001c50:	b083      	sub	sp, #12
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001c56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	061b      	lsls	r3, r3, #24
 8001c64:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	604b      	str	r3, [r1, #4]
}
 8001c6c:	bf00      	nop
 8001c6e:	370c      	adds	r7, #12
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bc80      	pop	{r7}
 8001c74:	4770      	bx	lr

08001c76 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001c76:	b480      	push	{r7}
 8001c78:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001c7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d101      	bne.n	8001c8e <LL_RCC_LSE_IsReady+0x18>
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e000      	b.n	8001c90 <LL_RCC_LSE_IsReady+0x1a>
 8001c8e:	2300      	movs	r3, #0
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bc80      	pop	{r7}
 8001c96:	4770      	bx	lr

08001c98 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8001c9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ca0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ca4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001cb0:	bf00      	nop
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bc80      	pop	{r7}
 8001cb6:	4770      	bx	lr

08001cb8 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8001cbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cc4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001cc8:	f023 0301 	bic.w	r3, r3, #1
 8001ccc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001cd0:	bf00      	nop
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr

08001cd8 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8001cdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ce0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ce4:	f003 0302 	and.w	r3, r3, #2
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d101      	bne.n	8001cf0 <LL_RCC_LSI_IsReady+0x18>
 8001cec:	2301      	movs	r3, #1
 8001cee:	e000      	b.n	8001cf2 <LL_RCC_LSI_IsReady+0x1a>
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bc80      	pop	{r7}
 8001cf8:	4770      	bx	lr

08001cfa <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001cfe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d08:	f043 0301 	orr.w	r3, r3, #1
 8001d0c:	6013      	str	r3, [r2, #0]
}
 8001d0e:	bf00      	nop
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr

08001d16 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8001d16:	b480      	push	{r7}
 8001d18:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001d1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d24:	f023 0301 	bic.w	r3, r3, #1
 8001d28:	6013      	str	r3, [r2, #0]
}
 8001d2a:	bf00      	nop
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bc80      	pop	{r7}
 8001d30:	4770      	bx	lr

08001d32 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8001d32:	b480      	push	{r7}
 8001d34:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001d36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0302 	and.w	r3, r3, #2
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	d101      	bne.n	8001d48 <LL_RCC_MSI_IsReady+0x16>
 8001d44:	2301      	movs	r3, #1
 8001d46:	e000      	b.n	8001d4a <LL_RCC_MSI_IsReady+0x18>
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bc80      	pop	{r7}
 8001d50:	4770      	bx	lr

08001d52 <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8001d52:	b480      	push	{r7}
 8001d54:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8001d56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0308 	and.w	r3, r3, #8
 8001d60:	2b08      	cmp	r3, #8
 8001d62:	d101      	bne.n	8001d68 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8001d64:	2301      	movs	r3, #1
 8001d66:	e000      	b.n	8001d6a <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bc80      	pop	{r7}
 8001d70:	4770      	bx	lr

08001d72 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8001d72:	b480      	push	{r7}
 8001d74:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8001d76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bc80      	pop	{r7}
 8001d86:	4770      	bx	lr

08001d88 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8001d8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d94:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr

08001da0 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001da8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	021b      	lsls	r3, r3, #8
 8001db6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	604b      	str	r3, [r1, #4]
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc80      	pop	{r7}
 8001dc6:	4770      	bx	lr

08001dc8 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001dd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	f023 0203 	bic.w	r2, r3, #3
 8001dda:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	608b      	str	r3, [r1, #8]
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bc80      	pop	{r7}
 8001dec:	4770      	bx	lr

08001dee <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001dee:	b480      	push	{r7}
 8001df0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001df2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	f003 030c 	and.w	r3, r3, #12
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bc80      	pop	{r7}
 8001e02:	4770      	bx	lr

08001e04 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001e0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e16:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	608b      	str	r3, [r1, #8]
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bc80      	pop	{r7}
 8001e28:	4770      	bx	lr

08001e2a <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b083      	sub	sp, #12
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8001e32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e36:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001e3a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e3e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001e4a:	bf00      	nop
 8001e4c:	370c      	adds	r7, #12
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bc80      	pop	{r7}
 8001e52:	4770      	bx	lr

08001e54 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001e5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e60:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001e64:	f023 020f 	bic.w	r2, r3, #15
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	091b      	lsrs	r3, r3, #4
 8001e6c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e70:	4313      	orrs	r3, r2
 8001e72:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001e76:	bf00      	nop
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr

08001e80 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001e88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e92:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	608b      	str	r3, [r1, #8]
}
 8001e9c:	bf00      	nop
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bc80      	pop	{r7}
 8001ea4:	4770      	bx	lr

08001ea6 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	b083      	sub	sp, #12
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001eae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001eb8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	608b      	str	r3, [r1, #8]
}
 8001ec2:	bf00      	nop
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bc80      	pop	{r7}
 8001eca:	4770      	bx	lr

08001ecc <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001ed0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bc80      	pop	{r7}
 8001ee0:	4770      	bx	lr

08001ee2 <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001ee6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eea:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001eee:	011b      	lsls	r3, r3, #4
 8001ef0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr

08001efc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001f00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bc80      	pop	{r7}
 8001f10:	4770      	bx	lr

08001f12 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001f12:	b480      	push	{r7}
 8001f14:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001f16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bc80      	pop	{r7}
 8001f26:	4770      	bx	lr

08001f28 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001f2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f3a:	6013      	str	r3, [r2, #0]
}
 8001f3c:	bf00      	nop
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bc80      	pop	{r7}
 8001f42:	4770      	bx	lr

08001f44 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001f48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f56:	6013      	str	r3, [r2, #0]
}
 8001f58:	bf00      	nop
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bc80      	pop	{r7}
 8001f5e:	4770      	bx	lr

08001f60 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001f64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f6e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001f72:	d101      	bne.n	8001f78 <LL_RCC_PLL_IsReady+0x18>
 8001f74:	2301      	movs	r3, #1
 8001f76:	e000      	b.n	8001f7a <LL_RCC_PLL_IsReady+0x1a>
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bc80      	pop	{r7}
 8001f80:	4770      	bx	lr

08001f82 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001f82:	b480      	push	{r7}
 8001f84:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001f86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	0a1b      	lsrs	r3, r3, #8
 8001f8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bc80      	pop	{r7}
 8001f98:	4770      	bx	lr

08001f9a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001f9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr

08001fb0 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001fb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bc80      	pop	{r7}
 8001fc4:	4770      	bx	lr

08001fc6 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001fca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	f003 0303 	and.w	r3, r3, #3
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bc80      	pop	{r7}
 8001fda:	4770      	bx	lr

08001fdc <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001fe0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fee:	d101      	bne.n	8001ff4 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e000      	b.n	8001ff6 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bc80      	pop	{r7}
 8001ffc:	4770      	bx	lr

08001ffe <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8001ffe:	b480      	push	{r7}
 8002000:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002002:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002006:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800200a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800200e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002012:	d101      	bne.n	8002018 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002014:	2301      	movs	r3, #1
 8002016:	e000      	b.n	800201a <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002018:	2300      	movs	r3, #0
}
 800201a:	4618      	mov	r0, r3
 800201c:	46bd      	mov	sp, r7
 800201e:	bc80      	pop	{r7}
 8002020:	4770      	bx	lr

08002022 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002022:	b480      	push	{r7}
 8002024:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002026:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800202a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800202e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002032:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002036:	d101      	bne.n	800203c <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002038:	2301      	movs	r3, #1
 800203a:	e000      	b.n	800203e <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	46bd      	mov	sp, r7
 8002042:	bc80      	pop	{r7}
 8002044:	4770      	bx	lr

08002046 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002046:	b480      	push	{r7}
 8002048:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800204a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002054:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002058:	d101      	bne.n	800205e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800205a:	2301      	movs	r3, #1
 800205c:	e000      	b.n	8002060 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	46bd      	mov	sp, r7
 8002064:	bc80      	pop	{r7}
 8002066:	4770      	bx	lr

08002068 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800206c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002076:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800207a:	d101      	bne.n	8002080 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800207c:	2301      	movs	r3, #1
 800207e:	e000      	b.n	8002082 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	46bd      	mov	sp, r7
 8002086:	bc80      	pop	{r7}
 8002088:	4770      	bx	lr
	...

0800208c <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b088      	sub	sp, #32
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d101      	bne.n	800209e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	e36f      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800209e:	f7ff fea6 	bl	8001dee <LL_RCC_GetSysClkSource>
 80020a2:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020a4:	f7ff ff8f 	bl	8001fc6 <LL_RCC_PLL_GetMainSource>
 80020a8:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0320 	and.w	r3, r3, #32
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	f000 80c4 	beq.w	8002240 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d005      	beq.n	80020ca <HAL_RCC_OscConfig+0x3e>
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	2b0c      	cmp	r3, #12
 80020c2:	d176      	bne.n	80021b2 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80020c4:	69bb      	ldr	r3, [r7, #24]
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d173      	bne.n	80021b2 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a1b      	ldr	r3, [r3, #32]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d101      	bne.n	80020d6 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e353      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0308 	and.w	r3, r3, #8
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d005      	beq.n	80020f4 <HAL_RCC_OscConfig+0x68>
 80020e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020f2:	e006      	b.n	8002102 <HAL_RCC_OscConfig+0x76>
 80020f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020fc:	091b      	lsrs	r3, r3, #4
 80020fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002102:	4293      	cmp	r3, r2
 8002104:	d222      	bcs.n	800214c <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800210a:	4618      	mov	r0, r3
 800210c:	f000 fd5a 	bl	8002bc4 <RCC_SetFlashLatencyFromMSIRange>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e331      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800211a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002124:	f043 0308 	orr.w	r3, r3, #8
 8002128:	6013      	str	r3, [r2, #0]
 800212a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002138:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800213c:	4313      	orrs	r3, r2
 800213e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002144:	4618      	mov	r0, r3
 8002146:	f7ff fe2b 	bl	8001da0 <LL_RCC_MSI_SetCalibTrimming>
 800214a:	e021      	b.n	8002190 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800214c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002156:	f043 0308 	orr.w	r3, r3, #8
 800215a:	6013      	str	r3, [r2, #0]
 800215c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800216a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800216e:	4313      	orrs	r3, r2
 8002170:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002176:	4618      	mov	r0, r3
 8002178:	f7ff fe12 	bl	8001da0 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002180:	4618      	mov	r0, r3
 8002182:	f000 fd1f 	bl	8002bc4 <RCC_SetFlashLatencyFromMSIRange>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e2f6      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002190:	f000 fce0 	bl	8002b54 <HAL_RCC_GetHCLKFreq>
 8002194:	4603      	mov	r3, r0
 8002196:	4aa7      	ldr	r2, [pc, #668]	; (8002434 <HAL_RCC_OscConfig+0x3a8>)
 8002198:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 800219a:	4ba7      	ldr	r3, [pc, #668]	; (8002438 <HAL_RCC_OscConfig+0x3ac>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4618      	mov	r0, r3
 80021a0:	f7fe fd32 	bl	8000c08 <HAL_InitTick>
 80021a4:	4603      	mov	r3, r0
 80021a6:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 80021a8:	7cfb      	ldrb	r3, [r7, #19]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d047      	beq.n	800223e <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 80021ae:	7cfb      	ldrb	r3, [r7, #19]
 80021b0:	e2e5      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6a1b      	ldr	r3, [r3, #32]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d02c      	beq.n	8002214 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80021ba:	f7ff fd9e 	bl	8001cfa <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80021be:	f7fe fd6f 	bl	8000ca0 <HAL_GetTick>
 80021c2:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80021c4:	e008      	b.n	80021d8 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021c6:	f7fe fd6b 	bl	8000ca0 <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e2d2      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 80021d8:	f7ff fdab 	bl	8001d32 <LL_RCC_MSI_IsReady>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d0f1      	beq.n	80021c6 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80021ec:	f043 0308 	orr.w	r3, r3, #8
 80021f0:	6013      	str	r3, [r2, #0]
 80021f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002200:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002204:	4313      	orrs	r3, r2
 8002206:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff fdc7 	bl	8001da0 <LL_RCC_MSI_SetCalibTrimming>
 8002212:	e015      	b.n	8002240 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002214:	f7ff fd7f 	bl	8001d16 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002218:	f7fe fd42 	bl	8000ca0 <HAL_GetTick>
 800221c:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800221e:	e008      	b.n	8002232 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002220:	f7fe fd3e 	bl	8000ca0 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	2b02      	cmp	r3, #2
 800222c:	d901      	bls.n	8002232 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e2a5      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002232:	f7ff fd7e 	bl	8001d32 <LL_RCC_MSI_IsReady>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d1f1      	bne.n	8002220 <HAL_RCC_OscConfig+0x194>
 800223c:	e000      	b.n	8002240 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800223e:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0301 	and.w	r3, r3, #1
 8002248:	2b00      	cmp	r3, #0
 800224a:	d058      	beq.n	80022fe <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	2b08      	cmp	r3, #8
 8002250:	d005      	beq.n	800225e <HAL_RCC_OscConfig+0x1d2>
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	2b0c      	cmp	r3, #12
 8002256:	d108      	bne.n	800226a <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	2b03      	cmp	r3, #3
 800225c:	d105      	bne.n	800226a <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d14b      	bne.n	80022fe <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e289      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800226a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800227c:	4313      	orrs	r3, r2
 800227e:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002288:	d102      	bne.n	8002290 <HAL_RCC_OscConfig+0x204>
 800228a:	f7ff fc86 	bl	8001b9a <LL_RCC_HSE_Enable>
 800228e:	e00d      	b.n	80022ac <HAL_RCC_OscConfig+0x220>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8002298:	d104      	bne.n	80022a4 <HAL_RCC_OscConfig+0x218>
 800229a:	f7ff fc51 	bl	8001b40 <LL_RCC_HSE_EnableTcxo>
 800229e:	f7ff fc7c 	bl	8001b9a <LL_RCC_HSE_Enable>
 80022a2:	e003      	b.n	80022ac <HAL_RCC_OscConfig+0x220>
 80022a4:	f7ff fc87 	bl	8001bb6 <LL_RCC_HSE_Disable>
 80022a8:	f7ff fc58 	bl	8001b5c <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d012      	beq.n	80022da <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b4:	f7fe fcf4 	bl	8000ca0 <HAL_GetTick>
 80022b8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80022ba:	e008      	b.n	80022ce <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022bc:	f7fe fcf0 	bl	8000ca0 <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	2b64      	cmp	r3, #100	; 0x64
 80022c8:	d901      	bls.n	80022ce <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e257      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 80022ce:	f7ff fc80 	bl	8001bd2 <LL_RCC_HSE_IsReady>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d0f1      	beq.n	80022bc <HAL_RCC_OscConfig+0x230>
 80022d8:	e011      	b.n	80022fe <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022da:	f7fe fce1 	bl	8000ca0 <HAL_GetTick>
 80022de:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80022e0:	e008      	b.n	80022f4 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022e2:	f7fe fcdd 	bl	8000ca0 <HAL_GetTick>
 80022e6:	4602      	mov	r2, r0
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	2b64      	cmp	r3, #100	; 0x64
 80022ee:	d901      	bls.n	80022f4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80022f0:	2303      	movs	r3, #3
 80022f2:	e244      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 80022f4:	f7ff fc6d 	bl	8001bd2 <LL_RCC_HSE_IsReady>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d1f1      	bne.n	80022e2 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0302 	and.w	r3, r3, #2
 8002306:	2b00      	cmp	r3, #0
 8002308:	d046      	beq.n	8002398 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	2b04      	cmp	r3, #4
 800230e:	d005      	beq.n	800231c <HAL_RCC_OscConfig+0x290>
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	2b0c      	cmp	r3, #12
 8002314:	d10e      	bne.n	8002334 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002316:	69bb      	ldr	r3, [r7, #24]
 8002318:	2b02      	cmp	r3, #2
 800231a:	d10b      	bne.n	8002334 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	691b      	ldr	r3, [r3, #16]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d101      	bne.n	8002328 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e22a      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	695b      	ldr	r3, [r3, #20]
 800232c:	4618      	mov	r0, r3
 800232e:	f7ff fc8e 	bl	8001c4e <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002332:	e031      	b.n	8002398 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	691b      	ldr	r3, [r3, #16]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d019      	beq.n	8002370 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800233c:	f7ff fc5a 	bl	8001bf4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002340:	f7fe fcae 	bl	8000ca0 <HAL_GetTick>
 8002344:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002346:	e008      	b.n	800235a <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002348:	f7fe fcaa 	bl	8000ca0 <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	2b02      	cmp	r3, #2
 8002354:	d901      	bls.n	800235a <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e211      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 800235a:	f7ff fc67 	bl	8001c2c <LL_RCC_HSI_IsReady>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d0f1      	beq.n	8002348 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	695b      	ldr	r3, [r3, #20]
 8002368:	4618      	mov	r0, r3
 800236a:	f7ff fc70 	bl	8001c4e <LL_RCC_HSI_SetCalibTrimming>
 800236e:	e013      	b.n	8002398 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002370:	f7ff fc4e 	bl	8001c10 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002374:	f7fe fc94 	bl	8000ca0 <HAL_GetTick>
 8002378:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800237a:	e008      	b.n	800238e <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800237c:	f7fe fc90 	bl	8000ca0 <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	2b02      	cmp	r3, #2
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e1f7      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 800238e:	f7ff fc4d 	bl	8001c2c <LL_RCC_HSI_IsReady>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d1f1      	bne.n	800237c <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0308 	and.w	r3, r3, #8
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d06e      	beq.n	8002482 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d056      	beq.n	800245a <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 80023ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023b4:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	69da      	ldr	r2, [r3, #28]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	f003 0310 	and.w	r3, r3, #16
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d031      	beq.n	8002428 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f003 0302 	and.w	r3, r3, #2
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d006      	beq.n	80023dc <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d101      	bne.n	80023dc <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e1d0      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f003 0301 	and.w	r3, r3, #1
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d013      	beq.n	800240e <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 80023e6:	f7ff fc67 	bl	8001cb8 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80023ea:	f7fe fc59 	bl	8000ca0 <HAL_GetTick>
 80023ee:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80023f0:	e008      	b.n	8002404 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023f2:	f7fe fc55 	bl	8000ca0 <HAL_GetTick>
 80023f6:	4602      	mov	r2, r0
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	2b11      	cmp	r3, #17
 80023fe:	d901      	bls.n	8002404 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8002400:	2303      	movs	r3, #3
 8002402:	e1bc      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8002404:	f7ff fc68 	bl	8001cd8 <LL_RCC_LSI_IsReady>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d1f1      	bne.n	80023f2 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 800240e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002412:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002416:	f023 0210 	bic.w	r2, r3, #16
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002422:	4313      	orrs	r3, r2
 8002424:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002428:	f7ff fc36 	bl	8001c98 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800242c:	f7fe fc38 	bl	8000ca0 <HAL_GetTick>
 8002430:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8002432:	e00c      	b.n	800244e <HAL_RCC_OscConfig+0x3c2>
 8002434:	20000000 	.word	0x20000000
 8002438:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800243c:	f7fe fc30 	bl	8000ca0 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b11      	cmp	r3, #17
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e197      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 800244e:	f7ff fc43 	bl	8001cd8 <LL_RCC_LSI_IsReady>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d0f1      	beq.n	800243c <HAL_RCC_OscConfig+0x3b0>
 8002458:	e013      	b.n	8002482 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800245a:	f7ff fc2d 	bl	8001cb8 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800245e:	f7fe fc1f 	bl	8000ca0 <HAL_GetTick>
 8002462:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8002464:	e008      	b.n	8002478 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002466:	f7fe fc1b 	bl	8000ca0 <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b11      	cmp	r3, #17
 8002472:	d901      	bls.n	8002478 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e182      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8002478:	f7ff fc2e 	bl	8001cd8 <LL_RCC_LSI_IsReady>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d1f1      	bne.n	8002466 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0304 	and.w	r3, r3, #4
 800248a:	2b00      	cmp	r3, #0
 800248c:	f000 80d8 	beq.w	8002640 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002490:	f7ff fb44 	bl	8001b1c <LL_PWR_IsEnabledBkUpAccess>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d113      	bne.n	80024c2 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800249a:	f7ff fb0d 	bl	8001ab8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800249e:	f7fe fbff 	bl	8000ca0 <HAL_GetTick>
 80024a2:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80024a4:	e008      	b.n	80024b8 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024a6:	f7fe fbfb 	bl	8000ca0 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	2b02      	cmp	r3, #2
 80024b2:	d901      	bls.n	80024b8 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 80024b4:	2303      	movs	r3, #3
 80024b6:	e162      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80024b8:	f7ff fb30 	bl	8001b1c <LL_PWR_IsEnabledBkUpAccess>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d0f1      	beq.n	80024a6 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	68db      	ldr	r3, [r3, #12]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d07b      	beq.n	80025c2 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	2b85      	cmp	r3, #133	; 0x85
 80024d0:	d003      	beq.n	80024da <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	2b05      	cmp	r3, #5
 80024d8:	d109      	bne.n	80024ee <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80024da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80024e6:	f043 0304 	orr.w	r3, r3, #4
 80024ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ee:	f7fe fbd7 	bl	8000ca0 <HAL_GetTick>
 80024f2:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80024f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002500:	f043 0301 	orr.w	r3, r3, #1
 8002504:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002508:	e00a      	b.n	8002520 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800250a:	f7fe fbc9 	bl	8000ca0 <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	f241 3288 	movw	r2, #5000	; 0x1388
 8002518:	4293      	cmp	r3, r2
 800251a:	d901      	bls.n	8002520 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e12e      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002520:	f7ff fba9 	bl	8001c76 <LL_RCC_LSE_IsReady>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d0ef      	beq.n	800250a <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	2b81      	cmp	r3, #129	; 0x81
 8002530:	d003      	beq.n	800253a <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	2b85      	cmp	r3, #133	; 0x85
 8002538:	d121      	bne.n	800257e <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800253a:	f7fe fbb1 	bl	8000ca0 <HAL_GetTick>
 800253e:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002540:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002544:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002548:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800254c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002550:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002554:	e00a      	b.n	800256c <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002556:	f7fe fba3 	bl	8000ca0 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	f241 3288 	movw	r2, #5000	; 0x1388
 8002564:	4293      	cmp	r3, r2
 8002566:	d901      	bls.n	800256c <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e108      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800256c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002570:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002574:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002578:	2b00      	cmp	r3, #0
 800257a:	d0ec      	beq.n	8002556 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800257c:	e060      	b.n	8002640 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800257e:	f7fe fb8f 	bl	8000ca0 <HAL_GetTick>
 8002582:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002584:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002588:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800258c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002590:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002594:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002598:	e00a      	b.n	80025b0 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800259a:	f7fe fb81 	bl	8000ca0 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d901      	bls.n	80025b0 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e0e6      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80025b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d1ec      	bne.n	800259a <HAL_RCC_OscConfig+0x50e>
 80025c0:	e03e      	b.n	8002640 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025c2:	f7fe fb6d 	bl	8000ca0 <HAL_GetTick>
 80025c6:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80025c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80025d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80025dc:	e00a      	b.n	80025f4 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025de:	f7fe fb5f 	bl	8000ca0 <HAL_GetTick>
 80025e2:	4602      	mov	r2, r0
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d901      	bls.n	80025f4 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e0c4      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80025f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1ec      	bne.n	80025de <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002604:	f7fe fb4c 	bl	8000ca0 <HAL_GetTick>
 8002608:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800260a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800260e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002612:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002616:	f023 0301 	bic.w	r3, r3, #1
 800261a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800261e:	e00a      	b.n	8002636 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002620:	f7fe fb3e 	bl	8000ca0 <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	f241 3288 	movw	r2, #5000	; 0x1388
 800262e:	4293      	cmp	r3, r2
 8002630:	d901      	bls.n	8002636 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e0a3      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8002636:	f7ff fb1e 	bl	8001c76 <LL_RCC_LSE_IsReady>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d1ef      	bne.n	8002620 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002644:	2b00      	cmp	r3, #0
 8002646:	f000 8099 	beq.w	800277c <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	2b0c      	cmp	r3, #12
 800264e:	d06c      	beq.n	800272a <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002654:	2b02      	cmp	r3, #2
 8002656:	d14b      	bne.n	80026f0 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002658:	f7ff fc74 	bl	8001f44 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800265c:	f7fe fb20 	bl	8000ca0 <HAL_GetTick>
 8002660:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8002662:	e008      	b.n	8002676 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002664:	f7fe fb1c 	bl	8000ca0 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	2b0a      	cmp	r3, #10
 8002670:	d901      	bls.n	8002676 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e083      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8002676:	f7ff fc73 	bl	8001f60 <LL_RCC_PLL_IsReady>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d1f1      	bne.n	8002664 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002680:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002684:	68da      	ldr	r2, [r3, #12]
 8002686:	4b40      	ldr	r3, [pc, #256]	; (8002788 <HAL_RCC_OscConfig+0x6fc>)
 8002688:	4013      	ands	r3, r2
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002692:	4311      	orrs	r1, r2
 8002694:	687a      	ldr	r2, [r7, #4]
 8002696:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002698:	0212      	lsls	r2, r2, #8
 800269a:	4311      	orrs	r1, r2
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80026a0:	4311      	orrs	r1, r2
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80026a6:	4311      	orrs	r1, r2
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80026ac:	430a      	orrs	r2, r1
 80026ae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80026b2:	4313      	orrs	r3, r2
 80026b4:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026b6:	f7ff fc37 	bl	8001f28 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80026c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026c8:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ca:	f7fe fae9 	bl	8000ca0 <HAL_GetTick>
 80026ce:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80026d0:	e008      	b.n	80026e4 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026d2:	f7fe fae5 	bl	8000ca0 <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	2b0a      	cmp	r3, #10
 80026de:	d901      	bls.n	80026e4 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	e04c      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 80026e4:	f7ff fc3c 	bl	8001f60 <LL_RCC_PLL_IsReady>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0f1      	beq.n	80026d2 <HAL_RCC_OscConfig+0x646>
 80026ee:	e045      	b.n	800277c <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026f0:	f7ff fc28 	bl	8001f44 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f4:	f7fe fad4 	bl	8000ca0 <HAL_GetTick>
 80026f8:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80026fa:	e008      	b.n	800270e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026fc:	f7fe fad0 	bl	8000ca0 <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	2b0a      	cmp	r3, #10
 8002708:	d901      	bls.n	800270e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e037      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 800270e:	f7ff fc27 	bl	8001f60 <LL_RCC_PLL_IsReady>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d1f1      	bne.n	80026fc <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002718:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800271c:	68da      	ldr	r2, [r3, #12]
 800271e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002722:	4b1a      	ldr	r3, [pc, #104]	; (800278c <HAL_RCC_OscConfig+0x700>)
 8002724:	4013      	ands	r3, r2
 8002726:	60cb      	str	r3, [r1, #12]
 8002728:	e028      	b.n	800277c <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272e:	2b01      	cmp	r3, #1
 8002730:	d101      	bne.n	8002736 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e023      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002736:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	f003 0203 	and.w	r2, r3, #3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002748:	429a      	cmp	r2, r3
 800274a:	d115      	bne.n	8002778 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002756:	429a      	cmp	r2, r3
 8002758:	d10e      	bne.n	8002778 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002764:	021b      	lsls	r3, r3, #8
 8002766:	429a      	cmp	r2, r3
 8002768:	d106      	bne.n	8002778 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800276a:	69bb      	ldr	r3, [r7, #24]
 800276c:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002774:	429a      	cmp	r2, r3
 8002776:	d001      	beq.n	800277c <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e000      	b.n	800277e <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3720      	adds	r7, #32
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	11c1808c 	.word	0x11c1808c
 800278c:	eefefffc 	.word	0xeefefffc

08002790 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d101      	bne.n	80027a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e12c      	b.n	80029fe <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027a4:	4b98      	ldr	r3, [pc, #608]	; (8002a08 <HAL_RCC_ClockConfig+0x278>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0307 	and.w	r3, r3, #7
 80027ac:	683a      	ldr	r2, [r7, #0]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d91b      	bls.n	80027ea <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027b2:	4b95      	ldr	r3, [pc, #596]	; (8002a08 <HAL_RCC_ClockConfig+0x278>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f023 0207 	bic.w	r2, r3, #7
 80027ba:	4993      	ldr	r1, [pc, #588]	; (8002a08 <HAL_RCC_ClockConfig+0x278>)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	4313      	orrs	r3, r2
 80027c0:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027c2:	f7fe fa6d 	bl	8000ca0 <HAL_GetTick>
 80027c6:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027c8:	e008      	b.n	80027dc <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80027ca:	f7fe fa69 	bl	8000ca0 <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e110      	b.n	80029fe <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027dc:	4b8a      	ldr	r3, [pc, #552]	; (8002a08 <HAL_RCC_ClockConfig+0x278>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0307 	and.w	r3, r3, #7
 80027e4:	683a      	ldr	r2, [r7, #0]
 80027e6:	429a      	cmp	r2, r3
 80027e8:	d1ef      	bne.n	80027ca <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d016      	beq.n	8002824 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff fb02 	bl	8001e04 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002800:	f7fe fa4e 	bl	8000ca0 <HAL_GetTick>
 8002804:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002806:	e008      	b.n	800281a <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002808:	f7fe fa4a 	bl	8000ca0 <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	2b02      	cmp	r3, #2
 8002814:	d901      	bls.n	800281a <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002816:	2303      	movs	r3, #3
 8002818:	e0f1      	b.n	80029fe <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800281a:	f7ff fbdf 	bl	8001fdc <LL_RCC_IsActiveFlag_HPRE>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d0f1      	beq.n	8002808 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0320 	and.w	r3, r3, #32
 800282c:	2b00      	cmp	r3, #0
 800282e:	d016      	beq.n	800285e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	695b      	ldr	r3, [r3, #20]
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff faf8 	bl	8001e2a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800283a:	f7fe fa31 	bl	8000ca0 <HAL_GetTick>
 800283e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002840:	e008      	b.n	8002854 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002842:	f7fe fa2d 	bl	8000ca0 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	2b02      	cmp	r3, #2
 800284e:	d901      	bls.n	8002854 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	e0d4      	b.n	80029fe <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002854:	f7ff fbd3 	bl	8001ffe <LL_RCC_IsActiveFlag_C2HPRE>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d0f1      	beq.n	8002842 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002866:	2b00      	cmp	r3, #0
 8002868:	d016      	beq.n	8002898 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	699b      	ldr	r3, [r3, #24]
 800286e:	4618      	mov	r0, r3
 8002870:	f7ff faf0 	bl	8001e54 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002874:	f7fe fa14 	bl	8000ca0 <HAL_GetTick>
 8002878:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800287a:	e008      	b.n	800288e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800287c:	f7fe fa10 	bl	8000ca0 <HAL_GetTick>
 8002880:	4602      	mov	r2, r0
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	2b02      	cmp	r3, #2
 8002888:	d901      	bls.n	800288e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800288a:	2303      	movs	r3, #3
 800288c:	e0b7      	b.n	80029fe <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800288e:	f7ff fbc8 	bl	8002022 <LL_RCC_IsActiveFlag_SHDHPRE>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d0f1      	beq.n	800287c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0304 	and.w	r3, r3, #4
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d016      	beq.n	80028d2 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f7ff fae9 	bl	8001e80 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80028ae:	f7fe f9f7 	bl	8000ca0 <HAL_GetTick>
 80028b2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80028b4:	e008      	b.n	80028c8 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80028b6:	f7fe f9f3 	bl	8000ca0 <HAL_GetTick>
 80028ba:	4602      	mov	r2, r0
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	1ad3      	subs	r3, r2, r3
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d901      	bls.n	80028c8 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80028c4:	2303      	movs	r3, #3
 80028c6:	e09a      	b.n	80029fe <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80028c8:	f7ff fbbd 	bl	8002046 <LL_RCC_IsActiveFlag_PPRE1>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d0f1      	beq.n	80028b6 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0308 	and.w	r3, r3, #8
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d017      	beq.n	800290e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	691b      	ldr	r3, [r3, #16]
 80028e2:	00db      	lsls	r3, r3, #3
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7ff fade 	bl	8001ea6 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80028ea:	f7fe f9d9 	bl	8000ca0 <HAL_GetTick>
 80028ee:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80028f0:	e008      	b.n	8002904 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80028f2:	f7fe f9d5 	bl	8000ca0 <HAL_GetTick>
 80028f6:	4602      	mov	r2, r0
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	d901      	bls.n	8002904 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8002900:	2303      	movs	r3, #3
 8002902:	e07c      	b.n	80029fe <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002904:	f7ff fbb0 	bl	8002068 <LL_RCC_IsActiveFlag_PPRE2>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d0f1      	beq.n	80028f2 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0301 	and.w	r3, r3, #1
 8002916:	2b00      	cmp	r3, #0
 8002918:	d043      	beq.n	80029a2 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	2b02      	cmp	r3, #2
 8002920:	d106      	bne.n	8002930 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8002922:	f7ff f956 	bl	8001bd2 <LL_RCC_HSE_IsReady>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d11e      	bne.n	800296a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e066      	b.n	80029fe <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	2b03      	cmp	r3, #3
 8002936:	d106      	bne.n	8002946 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002938:	f7ff fb12 	bl	8001f60 <LL_RCC_PLL_IsReady>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d113      	bne.n	800296a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e05b      	b.n	80029fe <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d106      	bne.n	800295c <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800294e:	f7ff f9f0 	bl	8001d32 <LL_RCC_MSI_IsReady>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d108      	bne.n	800296a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e050      	b.n	80029fe <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800295c:	f7ff f966 	bl	8001c2c <LL_RCC_HSI_IsReady>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d101      	bne.n	800296a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e049      	b.n	80029fe <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff fa2a 	bl	8001dc8 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002974:	f7fe f994 	bl	8000ca0 <HAL_GetTick>
 8002978:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800297a:	e00a      	b.n	8002992 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800297c:	f7fe f990 	bl	8000ca0 <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	f241 3288 	movw	r2, #5000	; 0x1388
 800298a:	4293      	cmp	r3, r2
 800298c:	d901      	bls.n	8002992 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e035      	b.n	80029fe <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002992:	f7ff fa2c 	bl	8001dee <LL_RCC_GetSysClkSource>
 8002996:	4602      	mov	r2, r0
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	429a      	cmp	r2, r3
 80029a0:	d1ec      	bne.n	800297c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029a2:	4b19      	ldr	r3, [pc, #100]	; (8002a08 <HAL_RCC_ClockConfig+0x278>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0307 	and.w	r3, r3, #7
 80029aa:	683a      	ldr	r2, [r7, #0]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d21b      	bcs.n	80029e8 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029b0:	4b15      	ldr	r3, [pc, #84]	; (8002a08 <HAL_RCC_ClockConfig+0x278>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f023 0207 	bic.w	r2, r3, #7
 80029b8:	4913      	ldr	r1, [pc, #76]	; (8002a08 <HAL_RCC_ClockConfig+0x278>)
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	4313      	orrs	r3, r2
 80029be:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029c0:	f7fe f96e 	bl	8000ca0 <HAL_GetTick>
 80029c4:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029c6:	e008      	b.n	80029da <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80029c8:	f7fe f96a 	bl	8000ca0 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e011      	b.n	80029fe <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029da:	4b0b      	ldr	r3, [pc, #44]	; (8002a08 <HAL_RCC_ClockConfig+0x278>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0307 	and.w	r3, r3, #7
 80029e2:	683a      	ldr	r2, [r7, #0]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d1ef      	bne.n	80029c8 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80029e8:	f000 f8b4 	bl	8002b54 <HAL_RCC_GetHCLKFreq>
 80029ec:	4603      	mov	r3, r0
 80029ee:	4a07      	ldr	r2, [pc, #28]	; (8002a0c <HAL_RCC_ClockConfig+0x27c>)
 80029f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 80029f2:	4b07      	ldr	r3, [pc, #28]	; (8002a10 <HAL_RCC_ClockConfig+0x280>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7fe f906 	bl	8000c08 <HAL_InitTick>
 80029fc:	4603      	mov	r3, r0
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3710      	adds	r7, #16
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	58004000 	.word	0x58004000
 8002a0c:	20000000 	.word	0x20000000
 8002a10:	20000004 	.word	0x20000004

08002a14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a14:	b590      	push	{r4, r7, lr}
 8002a16:	b087      	sub	sp, #28
 8002a18:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a22:	f7ff f9e4 	bl	8001dee <LL_RCC_GetSysClkSource>
 8002a26:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a28:	f7ff facd 	bl	8001fc6 <LL_RCC_PLL_GetMainSource>
 8002a2c:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d005      	beq.n	8002a40 <HAL_RCC_GetSysClockFreq+0x2c>
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	2b0c      	cmp	r3, #12
 8002a38:	d139      	bne.n	8002aae <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d136      	bne.n	8002aae <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002a40:	f7ff f987 	bl	8001d52 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d115      	bne.n	8002a76 <HAL_RCC_GetSysClockFreq+0x62>
 8002a4a:	f7ff f982 	bl	8001d52 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d106      	bne.n	8002a62 <HAL_RCC_GetSysClockFreq+0x4e>
 8002a54:	f7ff f98d 	bl	8001d72 <LL_RCC_MSI_GetRange>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	0a1b      	lsrs	r3, r3, #8
 8002a5c:	f003 030f 	and.w	r3, r3, #15
 8002a60:	e005      	b.n	8002a6e <HAL_RCC_GetSysClockFreq+0x5a>
 8002a62:	f7ff f991 	bl	8001d88 <LL_RCC_MSI_GetRangeAfterStandby>
 8002a66:	4603      	mov	r3, r0
 8002a68:	0a1b      	lsrs	r3, r3, #8
 8002a6a:	f003 030f 	and.w	r3, r3, #15
 8002a6e:	4a36      	ldr	r2, [pc, #216]	; (8002b48 <HAL_RCC_GetSysClockFreq+0x134>)
 8002a70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a74:	e014      	b.n	8002aa0 <HAL_RCC_GetSysClockFreq+0x8c>
 8002a76:	f7ff f96c 	bl	8001d52 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d106      	bne.n	8002a8e <HAL_RCC_GetSysClockFreq+0x7a>
 8002a80:	f7ff f977 	bl	8001d72 <LL_RCC_MSI_GetRange>
 8002a84:	4603      	mov	r3, r0
 8002a86:	091b      	lsrs	r3, r3, #4
 8002a88:	f003 030f 	and.w	r3, r3, #15
 8002a8c:	e005      	b.n	8002a9a <HAL_RCC_GetSysClockFreq+0x86>
 8002a8e:	f7ff f97b 	bl	8001d88 <LL_RCC_MSI_GetRangeAfterStandby>
 8002a92:	4603      	mov	r3, r0
 8002a94:	091b      	lsrs	r3, r3, #4
 8002a96:	f003 030f 	and.w	r3, r3, #15
 8002a9a:	4a2b      	ldr	r2, [pc, #172]	; (8002b48 <HAL_RCC_GetSysClockFreq+0x134>)
 8002a9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aa0:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d115      	bne.n	8002ad4 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002aac:	e012      	b.n	8002ad4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	2b04      	cmp	r3, #4
 8002ab2:	d102      	bne.n	8002aba <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ab4:	4b25      	ldr	r3, [pc, #148]	; (8002b4c <HAL_RCC_GetSysClockFreq+0x138>)
 8002ab6:	617b      	str	r3, [r7, #20]
 8002ab8:	e00c      	b.n	8002ad4 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	2b08      	cmp	r3, #8
 8002abe:	d109      	bne.n	8002ad4 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002ac0:	f7ff f85a 	bl	8001b78 <LL_RCC_HSE_IsEnabledDiv2>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d102      	bne.n	8002ad0 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8002aca:	4b20      	ldr	r3, [pc, #128]	; (8002b4c <HAL_RCC_GetSysClockFreq+0x138>)
 8002acc:	617b      	str	r3, [r7, #20]
 8002ace:	e001      	b.n	8002ad4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002ad0:	4b1f      	ldr	r3, [pc, #124]	; (8002b50 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002ad2:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ad4:	f7ff f98b 	bl	8001dee <LL_RCC_GetSysClkSource>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b0c      	cmp	r3, #12
 8002adc:	d12f      	bne.n	8002b3e <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002ade:	f7ff fa72 	bl	8001fc6 <LL_RCC_PLL_GetMainSource>
 8002ae2:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d003      	beq.n	8002af2 <HAL_RCC_GetSysClockFreq+0xde>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2b03      	cmp	r3, #3
 8002aee:	d003      	beq.n	8002af8 <HAL_RCC_GetSysClockFreq+0xe4>
 8002af0:	e00d      	b.n	8002b0e <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002af2:	4b16      	ldr	r3, [pc, #88]	; (8002b4c <HAL_RCC_GetSysClockFreq+0x138>)
 8002af4:	60fb      	str	r3, [r7, #12]
        break;
 8002af6:	e00d      	b.n	8002b14 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002af8:	f7ff f83e 	bl	8001b78 <LL_RCC_HSE_IsEnabledDiv2>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d102      	bne.n	8002b08 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002b02:	4b12      	ldr	r3, [pc, #72]	; (8002b4c <HAL_RCC_GetSysClockFreq+0x138>)
 8002b04:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002b06:	e005      	b.n	8002b14 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8002b08:	4b11      	ldr	r3, [pc, #68]	; (8002b50 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002b0a:	60fb      	str	r3, [r7, #12]
        break;
 8002b0c:	e002      	b.n	8002b14 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	60fb      	str	r3, [r7, #12]
        break;
 8002b12:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002b14:	f7ff fa35 	bl	8001f82 <LL_RCC_PLL_GetN>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	fb03 f402 	mul.w	r4, r3, r2
 8002b20:	f7ff fa46 	bl	8001fb0 <LL_RCC_PLL_GetDivider>
 8002b24:	4603      	mov	r3, r0
 8002b26:	091b      	lsrs	r3, r3, #4
 8002b28:	3301      	adds	r3, #1
 8002b2a:	fbb4 f4f3 	udiv	r4, r4, r3
 8002b2e:	f7ff fa34 	bl	8001f9a <LL_RCC_PLL_GetR>
 8002b32:	4603      	mov	r3, r0
 8002b34:	0f5b      	lsrs	r3, r3, #29
 8002b36:	3301      	adds	r3, #1
 8002b38:	fbb4 f3f3 	udiv	r3, r4, r3
 8002b3c:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002b3e:	697b      	ldr	r3, [r7, #20]
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	371c      	adds	r7, #28
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd90      	pop	{r4, r7, pc}
 8002b48:	08004784 	.word	0x08004784
 8002b4c:	00f42400 	.word	0x00f42400
 8002b50:	01e84800 	.word	0x01e84800

08002b54 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b54:	b598      	push	{r3, r4, r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002b58:	f7ff ff5c 	bl	8002a14 <HAL_RCC_GetSysClockFreq>
 8002b5c:	4604      	mov	r4, r0
 8002b5e:	f7ff f9b5 	bl	8001ecc <LL_RCC_GetAHBPrescaler>
 8002b62:	4603      	mov	r3, r0
 8002b64:	091b      	lsrs	r3, r3, #4
 8002b66:	f003 030f 	and.w	r3, r3, #15
 8002b6a:	4a03      	ldr	r2, [pc, #12]	; (8002b78 <HAL_RCC_GetHCLKFreq+0x24>)
 8002b6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b70:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	bd98      	pop	{r3, r4, r7, pc}
 8002b78:	08004724 	.word	0x08004724

08002b7c <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b7c:	b598      	push	{r3, r4, r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002b80:	f7ff ffe8 	bl	8002b54 <HAL_RCC_GetHCLKFreq>
 8002b84:	4604      	mov	r4, r0
 8002b86:	f7ff f9b9 	bl	8001efc <LL_RCC_GetAPB1Prescaler>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	0a1b      	lsrs	r3, r3, #8
 8002b8e:	4a03      	ldr	r2, [pc, #12]	; (8002b9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b94:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	bd98      	pop	{r3, r4, r7, pc}
 8002b9c:	08004764 	.word	0x08004764

08002ba0 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ba0:	b598      	push	{r3, r4, r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002ba4:	f7ff ffd6 	bl	8002b54 <HAL_RCC_GetHCLKFreq>
 8002ba8:	4604      	mov	r4, r0
 8002baa:	f7ff f9b2 	bl	8001f12 <LL_RCC_GetAPB2Prescaler>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	0adb      	lsrs	r3, r3, #11
 8002bb2:	4a03      	ldr	r2, [pc, #12]	; (8002bc0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002bb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bb8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	bd98      	pop	{r3, r4, r7, pc}
 8002bc0:	08004764 	.word	0x08004764

08002bc4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002bc4:	b590      	push	{r4, r7, lr}
 8002bc6:	b085      	sub	sp, #20
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	091b      	lsrs	r3, r3, #4
 8002bd0:	f003 030f 	and.w	r3, r3, #15
 8002bd4:	4a10      	ldr	r2, [pc, #64]	; (8002c18 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8002bd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bda:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8002bdc:	f7ff f981 	bl	8001ee2 <LL_RCC_GetAHB3Prescaler>
 8002be0:	4603      	mov	r3, r0
 8002be2:	091b      	lsrs	r3, r3, #4
 8002be4:	f003 030f 	and.w	r3, r3, #15
 8002be8:	4a0c      	ldr	r2, [pc, #48]	; (8002c1c <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8002bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bf4:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	4a09      	ldr	r2, [pc, #36]	; (8002c20 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8002bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8002bfe:	0c9c      	lsrs	r4, r3, #18
 8002c00:	f7fe ff76 	bl	8001af0 <HAL_PWREx_GetVoltageRange>
 8002c04:	4603      	mov	r3, r0
 8002c06:	4619      	mov	r1, r3
 8002c08:	4620      	mov	r0, r4
 8002c0a:	f000 f80b 	bl	8002c24 <RCC_SetFlashLatency>
 8002c0e:	4603      	mov	r3, r0
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3714      	adds	r7, #20
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd90      	pop	{r4, r7, pc}
 8002c18:	08004784 	.word	0x08004784
 8002c1c:	08004724 	.word	0x08004724
 8002c20:	431bde83 	.word	0x431bde83

08002c24 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b08e      	sub	sp, #56	; 0x38
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8002c2e:	4a3a      	ldr	r2, [pc, #232]	; (8002d18 <RCC_SetFlashLatency+0xf4>)
 8002c30:	f107 0320 	add.w	r3, r7, #32
 8002c34:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c38:	6018      	str	r0, [r3, #0]
 8002c3a:	3304      	adds	r3, #4
 8002c3c:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8002c3e:	4a37      	ldr	r2, [pc, #220]	; (8002d1c <RCC_SetFlashLatency+0xf8>)
 8002c40:	f107 0318 	add.w	r3, r7, #24
 8002c44:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c48:	6018      	str	r0, [r3, #0]
 8002c4a:	3304      	adds	r3, #4
 8002c4c:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8002c4e:	4a34      	ldr	r2, [pc, #208]	; (8002d20 <RCC_SetFlashLatency+0xfc>)
 8002c50:	f107 030c 	add.w	r3, r7, #12
 8002c54:	ca07      	ldmia	r2, {r0, r1, r2}
 8002c56:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c64:	d11b      	bne.n	8002c9e <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002c66:	2300      	movs	r3, #0
 8002c68:	633b      	str	r3, [r7, #48]	; 0x30
 8002c6a:	e014      	b.n	8002c96 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002c6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	3338      	adds	r3, #56	; 0x38
 8002c72:	443b      	add	r3, r7
 8002c74:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002c78:	461a      	mov	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d807      	bhi.n	8002c90 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	3338      	adds	r3, #56	; 0x38
 8002c86:	443b      	add	r3, r7
 8002c88:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002c8c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002c8e:	e021      	b.n	8002cd4 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c92:	3301      	adds	r3, #1
 8002c94:	633b      	str	r3, [r7, #48]	; 0x30
 8002c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c98:	2b02      	cmp	r3, #2
 8002c9a:	d9e7      	bls.n	8002c6c <RCC_SetFlashLatency+0x48>
 8002c9c:	e01a      	b.n	8002cd4 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ca2:	e014      	b.n	8002cce <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002ca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	3338      	adds	r3, #56	; 0x38
 8002caa:	443b      	add	r3, r7
 8002cac:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d807      	bhi.n	8002cc8 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002cb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	3338      	adds	r3, #56	; 0x38
 8002cbe:	443b      	add	r3, r7
 8002cc0:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002cc4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002cc6:	e005      	b.n	8002cd4 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cca:	3301      	adds	r3, #1
 8002ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d9e7      	bls.n	8002ca4 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002cd4:	4b13      	ldr	r3, [pc, #76]	; (8002d24 <RCC_SetFlashLatency+0x100>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f023 0207 	bic.w	r2, r3, #7
 8002cdc:	4911      	ldr	r1, [pc, #68]	; (8002d24 <RCC_SetFlashLatency+0x100>)
 8002cde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002ce4:	f7fd ffdc 	bl	8000ca0 <HAL_GetTick>
 8002ce8:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002cea:	e008      	b.n	8002cfe <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002cec:	f7fd ffd8 	bl	8000ca0 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d901      	bls.n	8002cfe <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e007      	b.n	8002d0e <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002cfe:	4b09      	ldr	r3, [pc, #36]	; (8002d24 <RCC_SetFlashLatency+0x100>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0307 	and.w	r3, r3, #7
 8002d06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d1ef      	bne.n	8002cec <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3738      	adds	r7, #56	; 0x38
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	08004708 	.word	0x08004708
 8002d1c:	08004710 	.word	0x08004710
 8002d20:	08004718 	.word	0x08004718
 8002d24:	58004000 	.word	0x58004000

08002d28 <LL_RCC_LSE_IsReady>:
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002d2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d34:	f003 0302 	and.w	r3, r3, #2
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d101      	bne.n	8002d40 <LL_RCC_LSE_IsReady+0x18>
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e000      	b.n	8002d42 <LL_RCC_LSE_IsReady+0x1a>
 8002d40:	2300      	movs	r3, #0
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bc80      	pop	{r7}
 8002d48:	4770      	bx	lr

08002d4a <LL_RCC_SetUSARTClockSource>:
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	b083      	sub	sp, #12
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8002d52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d56:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	0c1b      	lsrs	r3, r3, #16
 8002d5e:	43db      	mvns	r3, r3
 8002d60:	401a      	ands	r2, r3
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	b29b      	uxth	r3, r3
 8002d66:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bc80      	pop	{r7}
 8002d78:	4770      	bx	lr

08002d7a <LL_RCC_SetI2SClockSource>:
{
 8002d7a:	b480      	push	{r7}
 8002d7c:	b083      	sub	sp, #12
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8002d82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d8a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d8e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002d9a:	bf00      	nop
 8002d9c:	370c      	adds	r7, #12
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bc80      	pop	{r7}
 8002da2:	4770      	bx	lr

08002da4 <LL_RCC_SetLPUARTClockSource>:
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002dac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002db4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002db8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002dc4:	bf00      	nop
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bc80      	pop	{r7}
 8002dcc:	4770      	bx	lr

08002dce <LL_RCC_SetI2CClockSource>:
{
 8002dce:	b480      	push	{r7}
 8002dd0:	b083      	sub	sp, #12
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002dd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dda:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	091b      	lsrs	r3, r3, #4
 8002de2:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002de6:	43db      	mvns	r3, r3
 8002de8:	401a      	ands	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	011b      	lsls	r3, r3, #4
 8002dee:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002df2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002df6:	4313      	orrs	r3, r2
 8002df8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002dfc:	bf00      	nop
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bc80      	pop	{r7}
 8002e04:	4770      	bx	lr

08002e06 <LL_RCC_SetLPTIMClockSource>:
{
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8002e0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e12:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	0c1b      	lsrs	r3, r3, #16
 8002e1a:	041b      	lsls	r3, r3, #16
 8002e1c:	43db      	mvns	r3, r3
 8002e1e:	401a      	ands	r2, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	041b      	lsls	r3, r3, #16
 8002e24:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002e2e:	bf00      	nop
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bc80      	pop	{r7}
 8002e36:	4770      	bx	lr

08002e38 <LL_RCC_SetRNGClockSource>:
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8002e40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e48:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8002e4c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002e58:	bf00      	nop
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bc80      	pop	{r7}
 8002e60:	4770      	bx	lr

08002e62 <LL_RCC_SetADCClockSource>:
{
 8002e62:	b480      	push	{r7}
 8002e64:	b083      	sub	sp, #12
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002e6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e72:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e76:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002e82:	bf00      	nop
 8002e84:	370c      	adds	r7, #12
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bc80      	pop	{r7}
 8002e8a:	4770      	bx	lr

08002e8c <LL_RCC_SetRTCClockSource>:
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002e94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ea0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002eac:	bf00      	nop
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bc80      	pop	{r7}
 8002eb4:	4770      	bx	lr

08002eb6 <LL_RCC_GetRTCClockSource>:
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002eba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ec2:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bc80      	pop	{r7}
 8002ecc:	4770      	bx	lr

08002ece <LL_RCC_ForceBackupDomainReset>:
{
 8002ece:	b480      	push	{r7}
 8002ed0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002ed2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eda:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ede:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ee2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002ee6:	bf00      	nop
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bc80      	pop	{r7}
 8002eec:	4770      	bx	lr

08002eee <LL_RCC_ReleaseBackupDomainReset>:
{
 8002eee:	b480      	push	{r7}
 8002ef0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002ef2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002efa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002efe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002f06:	bf00      	nop
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bc80      	pop	{r7}
 8002f0c:	4770      	bx	lr
	...

08002f10 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b086      	sub	sp, #24
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8002f20:	2300      	movs	r3, #0
 8002f22:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d058      	beq.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8002f30:	f7fe fdc2 	bl	8001ab8 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f34:	f7fd feb4 	bl	8000ca0 <HAL_GetTick>
 8002f38:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8002f3a:	e009      	b.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f3c:	f7fd feb0 	bl	8000ca0 <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d902      	bls.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	74fb      	strb	r3, [r7, #19]
        break;
 8002f4e:	e006      	b.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8002f50:	4b7b      	ldr	r3, [pc, #492]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f5c:	d1ee      	bne.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8002f5e:	7cfb      	ldrb	r3, [r7, #19]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d13c      	bne.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8002f64:	f7ff ffa7 	bl	8002eb6 <LL_RCC_GetRTCClockSource>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d00f      	beq.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f7e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f80:	f7ff ffa5 	bl	8002ece <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f84:	f7ff ffb3 	bl	8002eee <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f88:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	f003 0302 	and.w	r3, r3, #2
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d014      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f9c:	f7fd fe80 	bl	8000ca0 <HAL_GetTick>
 8002fa0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8002fa2:	e00b      	b.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fa4:	f7fd fe7c 	bl	8000ca0 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d902      	bls.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	74fb      	strb	r3, [r7, #19]
            break;
 8002fba:	e004      	b.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8002fbc:	f7ff feb4 	bl	8002d28 <LL_RCC_LSE_IsReady>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d1ee      	bne.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8002fc6:	7cfb      	ldrb	r3, [r7, #19]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d105      	bne.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7ff ff5b 	bl	8002e8c <LL_RCC_SetRTCClockSource>
 8002fd6:	e004      	b.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002fd8:	7cfb      	ldrb	r3, [r7, #19]
 8002fda:	74bb      	strb	r3, [r7, #18]
 8002fdc:	e001      	b.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fde:	7cfb      	ldrb	r3, [r7, #19]
 8002fe0:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0301 	and.w	r3, r3, #1
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d004      	beq.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7ff fea9 	bl	8002d4a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0302 	and.w	r3, r3, #2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d004      	beq.n	800300e <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	4618      	mov	r0, r3
 800300a:	f7ff fe9e 	bl	8002d4a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0320 	and.w	r3, r3, #32
 8003016:	2b00      	cmp	r3, #0
 8003018:	d004      	beq.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	691b      	ldr	r3, [r3, #16]
 800301e:	4618      	mov	r0, r3
 8003020:	f7ff fec0 	bl	8002da4 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800302c:	2b00      	cmp	r3, #0
 800302e:	d004      	beq.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a1b      	ldr	r3, [r3, #32]
 8003034:	4618      	mov	r0, r3
 8003036:	f7ff fee6 	bl	8002e06 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003042:	2b00      	cmp	r3, #0
 8003044:	d004      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304a:	4618      	mov	r0, r3
 800304c:	f7ff fedb 	bl	8002e06 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003058:	2b00      	cmp	r3, #0
 800305a:	d004      	beq.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003060:	4618      	mov	r0, r3
 8003062:	f7ff fed0 	bl	8002e06 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800306e:	2b00      	cmp	r3, #0
 8003070:	d004      	beq.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	4618      	mov	r0, r3
 8003078:	f7ff fea9 	bl	8002dce <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003084:	2b00      	cmp	r3, #0
 8003086:	d004      	beq.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	699b      	ldr	r3, [r3, #24]
 800308c:	4618      	mov	r0, r3
 800308e:	f7ff fe9e 	bl	8002dce <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800309a:	2b00      	cmp	r3, #0
 800309c:	d004      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	69db      	ldr	r3, [r3, #28]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7ff fe93 	bl	8002dce <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0310 	and.w	r3, r3, #16
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d011      	beq.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	4618      	mov	r0, r3
 80030ba:	f7ff fe5e 	bl	8002d7a <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030c6:	d107      	bne.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80030c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80030d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030d6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d010      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e8:	4618      	mov	r0, r3
 80030ea:	f7ff fea5 	bl	8002e38 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d107      	bne.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80030f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003100:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003104:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d011      	beq.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003116:	4618      	mov	r0, r3
 8003118:	f7ff fea3 	bl	8002e62 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003120:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003124:	d107      	bne.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003126:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003130:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003134:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8003136:	7cbb      	ldrb	r3, [r7, #18]
}
 8003138:	4618      	mov	r0, r3
 800313a:	3718      	adds	r7, #24
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	58000400 	.word	0x58000400

08003144 <LL_RCC_GetUSARTClockSource>:
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 800314c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003150:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	401a      	ands	r2, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	041b      	lsls	r3, r3, #16
 800315c:	4313      	orrs	r3, r2
}
 800315e:	4618      	mov	r0, r3
 8003160:	370c      	adds	r7, #12
 8003162:	46bd      	mov	sp, r7
 8003164:	bc80      	pop	{r7}
 8003166:	4770      	bx	lr

08003168 <LL_RCC_GetLPUARTClockSource>:
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8003170:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003174:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	4013      	ands	r3, r2
}
 800317c:	4618      	mov	r0, r3
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	bc80      	pop	{r7}
 8003184:	4770      	bx	lr

08003186 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b082      	sub	sp, #8
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d101      	bne.n	8003198 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e042      	b.n	800321e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d106      	bne.n	80031b0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f7fd fc3e 	bl	8000a2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2224      	movs	r2, #36	; 0x24
 80031b4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f022 0201 	bic.w	r2, r2, #1
 80031c6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f000 f8b3 	bl	8003334 <UART_SetConfig>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d101      	bne.n	80031d8 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e022      	b.n	800321e <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d002      	beq.n	80031e6 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f000 fb1b 	bl	800381c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	685a      	ldr	r2, [r3, #4]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031f4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	689a      	ldr	r2, [r3, #8]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003204:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f042 0201 	orr.w	r2, r2, #1
 8003214:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 fba1 	bl	800395e <UART_CheckIdleState>
 800321c:	4603      	mov	r3, r0
}
 800321e:	4618      	mov	r0, r3
 8003220:	3708      	adds	r7, #8
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}

08003226 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003226:	b580      	push	{r7, lr}
 8003228:	b08a      	sub	sp, #40	; 0x28
 800322a:	af02      	add	r7, sp, #8
 800322c:	60f8      	str	r0, [r7, #12]
 800322e:	60b9      	str	r1, [r7, #8]
 8003230:	603b      	str	r3, [r7, #0]
 8003232:	4613      	mov	r3, r2
 8003234:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800323c:	2b20      	cmp	r3, #32
 800323e:	d173      	bne.n	8003328 <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d002      	beq.n	800324c <HAL_UART_Transmit+0x26>
 8003246:	88fb      	ldrh	r3, [r7, #6]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d101      	bne.n	8003250 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e06c      	b.n	800332a <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2200      	movs	r2, #0
 8003254:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2221      	movs	r2, #33	; 0x21
 800325c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003260:	f7fd fd1e 	bl	8000ca0 <HAL_GetTick>
 8003264:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	88fa      	ldrh	r2, [r7, #6]
 800326a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	88fa      	ldrh	r2, [r7, #6]
 8003272:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800327e:	d108      	bne.n	8003292 <HAL_UART_Transmit+0x6c>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	691b      	ldr	r3, [r3, #16]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d104      	bne.n	8003292 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003288:	2300      	movs	r3, #0
 800328a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	61bb      	str	r3, [r7, #24]
 8003290:	e003      	b.n	800329a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003296:	2300      	movs	r3, #0
 8003298:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800329a:	e02c      	b.n	80032f6 <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	9300      	str	r3, [sp, #0]
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	2200      	movs	r2, #0
 80032a4:	2180      	movs	r1, #128	; 0x80
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	f000 fba7 	bl	80039fa <UART_WaitOnFlagUntilTimeout>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e039      	b.n	800332a <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d10b      	bne.n	80032d4 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	881b      	ldrh	r3, [r3, #0]
 80032c0:	461a      	mov	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032ca:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80032cc:	69bb      	ldr	r3, [r7, #24]
 80032ce:	3302      	adds	r3, #2
 80032d0:	61bb      	str	r3, [r7, #24]
 80032d2:	e007      	b.n	80032e4 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	781a      	ldrb	r2, [r3, #0]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	3301      	adds	r3, #1
 80032e2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	3b01      	subs	r3, #1
 80032ee:	b29a      	uxth	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1cc      	bne.n	800329c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	9300      	str	r3, [sp, #0]
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	2200      	movs	r2, #0
 800330a:	2140      	movs	r1, #64	; 0x40
 800330c:	68f8      	ldr	r0, [r7, #12]
 800330e:	f000 fb74 	bl	80039fa <UART_WaitOnFlagUntilTimeout>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e006      	b.n	800332a <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2220      	movs	r2, #32
 8003320:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8003324:	2300      	movs	r3, #0
 8003326:	e000      	b.n	800332a <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 8003328:	2302      	movs	r3, #2
  }
}
 800332a:	4618      	mov	r0, r3
 800332c:	3720      	adds	r7, #32
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
	...

08003334 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003334:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003338:	b08c      	sub	sp, #48	; 0x30
 800333a:	af00      	add	r7, sp, #0
 800333c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800333e:	2300      	movs	r3, #0
 8003340:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	691b      	ldr	r3, [r3, #16]
 800334c:	431a      	orrs	r2, r3
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	431a      	orrs	r2, r3
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	69db      	ldr	r3, [r3, #28]
 8003358:	4313      	orrs	r3, r2
 800335a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	4b94      	ldr	r3, [pc, #592]	; (80035b4 <UART_SetConfig+0x280>)
 8003364:	4013      	ands	r3, r2
 8003366:	697a      	ldr	r2, [r7, #20]
 8003368:	6812      	ldr	r2, [r2, #0]
 800336a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800336c:	430b      	orrs	r3, r1
 800336e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	68da      	ldr	r2, [r3, #12]
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	430a      	orrs	r2, r1
 8003384:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a89      	ldr	r2, [pc, #548]	; (80035b8 <UART_SetConfig+0x284>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d004      	beq.n	80033a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800339c:	4313      	orrs	r3, r2
 800339e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80033aa:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	6812      	ldr	r2, [r2, #0]
 80033b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80033b4:	430b      	orrs	r3, r1
 80033b6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033be:	f023 010f 	bic.w	r1, r3, #15
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a7a      	ldr	r2, [pc, #488]	; (80035bc <UART_SetConfig+0x288>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d127      	bne.n	8003428 <UART_SetConfig+0xf4>
 80033d8:	2003      	movs	r0, #3
 80033da:	f7ff feb3 	bl	8003144 <LL_RCC_GetUSARTClockSource>
 80033de:	4603      	mov	r3, r0
 80033e0:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 80033e4:	2b03      	cmp	r3, #3
 80033e6:	d81b      	bhi.n	8003420 <UART_SetConfig+0xec>
 80033e8:	a201      	add	r2, pc, #4	; (adr r2, 80033f0 <UART_SetConfig+0xbc>)
 80033ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ee:	bf00      	nop
 80033f0:	08003401 	.word	0x08003401
 80033f4:	08003411 	.word	0x08003411
 80033f8:	08003409 	.word	0x08003409
 80033fc:	08003419 	.word	0x08003419
 8003400:	2301      	movs	r3, #1
 8003402:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003406:	e080      	b.n	800350a <UART_SetConfig+0x1d6>
 8003408:	2302      	movs	r3, #2
 800340a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800340e:	e07c      	b.n	800350a <UART_SetConfig+0x1d6>
 8003410:	2304      	movs	r3, #4
 8003412:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003416:	e078      	b.n	800350a <UART_SetConfig+0x1d6>
 8003418:	2308      	movs	r3, #8
 800341a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800341e:	e074      	b.n	800350a <UART_SetConfig+0x1d6>
 8003420:	2310      	movs	r3, #16
 8003422:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003426:	e070      	b.n	800350a <UART_SetConfig+0x1d6>
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a64      	ldr	r2, [pc, #400]	; (80035c0 <UART_SetConfig+0x28c>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d138      	bne.n	80034a4 <UART_SetConfig+0x170>
 8003432:	200c      	movs	r0, #12
 8003434:	f7ff fe86 	bl	8003144 <LL_RCC_GetUSARTClockSource>
 8003438:	4603      	mov	r3, r0
 800343a:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 800343e:	2b0c      	cmp	r3, #12
 8003440:	d82c      	bhi.n	800349c <UART_SetConfig+0x168>
 8003442:	a201      	add	r2, pc, #4	; (adr r2, 8003448 <UART_SetConfig+0x114>)
 8003444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003448:	0800347d 	.word	0x0800347d
 800344c:	0800349d 	.word	0x0800349d
 8003450:	0800349d 	.word	0x0800349d
 8003454:	0800349d 	.word	0x0800349d
 8003458:	0800348d 	.word	0x0800348d
 800345c:	0800349d 	.word	0x0800349d
 8003460:	0800349d 	.word	0x0800349d
 8003464:	0800349d 	.word	0x0800349d
 8003468:	08003485 	.word	0x08003485
 800346c:	0800349d 	.word	0x0800349d
 8003470:	0800349d 	.word	0x0800349d
 8003474:	0800349d 	.word	0x0800349d
 8003478:	08003495 	.word	0x08003495
 800347c:	2300      	movs	r3, #0
 800347e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003482:	e042      	b.n	800350a <UART_SetConfig+0x1d6>
 8003484:	2302      	movs	r3, #2
 8003486:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800348a:	e03e      	b.n	800350a <UART_SetConfig+0x1d6>
 800348c:	2304      	movs	r3, #4
 800348e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003492:	e03a      	b.n	800350a <UART_SetConfig+0x1d6>
 8003494:	2308      	movs	r3, #8
 8003496:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800349a:	e036      	b.n	800350a <UART_SetConfig+0x1d6>
 800349c:	2310      	movs	r3, #16
 800349e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034a2:	e032      	b.n	800350a <UART_SetConfig+0x1d6>
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a43      	ldr	r2, [pc, #268]	; (80035b8 <UART_SetConfig+0x284>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d12a      	bne.n	8003504 <UART_SetConfig+0x1d0>
 80034ae:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80034b2:	f7ff fe59 	bl	8003168 <LL_RCC_GetLPUARTClockSource>
 80034b6:	4603      	mov	r3, r0
 80034b8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80034bc:	d01a      	beq.n	80034f4 <UART_SetConfig+0x1c0>
 80034be:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80034c2:	d81b      	bhi.n	80034fc <UART_SetConfig+0x1c8>
 80034c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034c8:	d00c      	beq.n	80034e4 <UART_SetConfig+0x1b0>
 80034ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034ce:	d815      	bhi.n	80034fc <UART_SetConfig+0x1c8>
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d003      	beq.n	80034dc <UART_SetConfig+0x1a8>
 80034d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034d8:	d008      	beq.n	80034ec <UART_SetConfig+0x1b8>
 80034da:	e00f      	b.n	80034fc <UART_SetConfig+0x1c8>
 80034dc:	2300      	movs	r3, #0
 80034de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034e2:	e012      	b.n	800350a <UART_SetConfig+0x1d6>
 80034e4:	2302      	movs	r3, #2
 80034e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034ea:	e00e      	b.n	800350a <UART_SetConfig+0x1d6>
 80034ec:	2304      	movs	r3, #4
 80034ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034f2:	e00a      	b.n	800350a <UART_SetConfig+0x1d6>
 80034f4:	2308      	movs	r3, #8
 80034f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034fa:	e006      	b.n	800350a <UART_SetConfig+0x1d6>
 80034fc:	2310      	movs	r3, #16
 80034fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003502:	e002      	b.n	800350a <UART_SetConfig+0x1d6>
 8003504:	2310      	movs	r3, #16
 8003506:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a2a      	ldr	r2, [pc, #168]	; (80035b8 <UART_SetConfig+0x284>)
 8003510:	4293      	cmp	r3, r2
 8003512:	f040 80a4 	bne.w	800365e <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003516:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800351a:	2b08      	cmp	r3, #8
 800351c:	d823      	bhi.n	8003566 <UART_SetConfig+0x232>
 800351e:	a201      	add	r2, pc, #4	; (adr r2, 8003524 <UART_SetConfig+0x1f0>)
 8003520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003524:	08003549 	.word	0x08003549
 8003528:	08003567 	.word	0x08003567
 800352c:	08003551 	.word	0x08003551
 8003530:	08003567 	.word	0x08003567
 8003534:	08003557 	.word	0x08003557
 8003538:	08003567 	.word	0x08003567
 800353c:	08003567 	.word	0x08003567
 8003540:	08003567 	.word	0x08003567
 8003544:	0800355f 	.word	0x0800355f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003548:	f7ff fb18 	bl	8002b7c <HAL_RCC_GetPCLK1Freq>
 800354c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800354e:	e010      	b.n	8003572 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003550:	4b1c      	ldr	r3, [pc, #112]	; (80035c4 <UART_SetConfig+0x290>)
 8003552:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003554:	e00d      	b.n	8003572 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003556:	f7ff fa5d 	bl	8002a14 <HAL_RCC_GetSysClockFreq>
 800355a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800355c:	e009      	b.n	8003572 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800355e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003562:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003564:	e005      	b.n	8003572 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8003566:	2300      	movs	r3, #0
 8003568:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003570:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003574:	2b00      	cmp	r3, #0
 8003576:	f000 8137 	beq.w	80037e8 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357e:	4a12      	ldr	r2, [pc, #72]	; (80035c8 <UART_SetConfig+0x294>)
 8003580:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003584:	461a      	mov	r2, r3
 8003586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003588:	fbb3 f3f2 	udiv	r3, r3, r2
 800358c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	685a      	ldr	r2, [r3, #4]
 8003592:	4613      	mov	r3, r2
 8003594:	005b      	lsls	r3, r3, #1
 8003596:	4413      	add	r3, r2
 8003598:	69ba      	ldr	r2, [r7, #24]
 800359a:	429a      	cmp	r2, r3
 800359c:	d305      	bcc.n	80035aa <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80035a4:	69ba      	ldr	r2, [r7, #24]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d910      	bls.n	80035cc <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80035b0:	e11a      	b.n	80037e8 <UART_SetConfig+0x4b4>
 80035b2:	bf00      	nop
 80035b4:	cfff69f3 	.word	0xcfff69f3
 80035b8:	40008000 	.word	0x40008000
 80035bc:	40013800 	.word	0x40013800
 80035c0:	40004400 	.word	0x40004400
 80035c4:	00f42400 	.word	0x00f42400
 80035c8:	080047c4 	.word	0x080047c4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80035cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ce:	2200      	movs	r2, #0
 80035d0:	60bb      	str	r3, [r7, #8]
 80035d2:	60fa      	str	r2, [r7, #12]
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d8:	4a8e      	ldr	r2, [pc, #568]	; (8003814 <UART_SetConfig+0x4e0>)
 80035da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035de:	b29b      	uxth	r3, r3
 80035e0:	2200      	movs	r2, #0
 80035e2:	603b      	str	r3, [r7, #0]
 80035e4:	607a      	str	r2, [r7, #4]
 80035e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80035ea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80035ee:	f7fc fe1f 	bl	8000230 <__aeabi_uldivmod>
 80035f2:	4602      	mov	r2, r0
 80035f4:	460b      	mov	r3, r1
 80035f6:	4610      	mov	r0, r2
 80035f8:	4619      	mov	r1, r3
 80035fa:	f04f 0200 	mov.w	r2, #0
 80035fe:	f04f 0300 	mov.w	r3, #0
 8003602:	020b      	lsls	r3, r1, #8
 8003604:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003608:	0202      	lsls	r2, r0, #8
 800360a:	6979      	ldr	r1, [r7, #20]
 800360c:	6849      	ldr	r1, [r1, #4]
 800360e:	0849      	lsrs	r1, r1, #1
 8003610:	2000      	movs	r0, #0
 8003612:	460c      	mov	r4, r1
 8003614:	4605      	mov	r5, r0
 8003616:	eb12 0804 	adds.w	r8, r2, r4
 800361a:	eb43 0905 	adc.w	r9, r3, r5
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	469a      	mov	sl, r3
 8003626:	4693      	mov	fp, r2
 8003628:	4652      	mov	r2, sl
 800362a:	465b      	mov	r3, fp
 800362c:	4640      	mov	r0, r8
 800362e:	4649      	mov	r1, r9
 8003630:	f7fc fdfe 	bl	8000230 <__aeabi_uldivmod>
 8003634:	4602      	mov	r2, r0
 8003636:	460b      	mov	r3, r1
 8003638:	4613      	mov	r3, r2
 800363a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800363c:	6a3b      	ldr	r3, [r7, #32]
 800363e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003642:	d308      	bcc.n	8003656 <UART_SetConfig+0x322>
 8003644:	6a3b      	ldr	r3, [r7, #32]
 8003646:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800364a:	d204      	bcs.n	8003656 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	6a3a      	ldr	r2, [r7, #32]
 8003652:	60da      	str	r2, [r3, #12]
 8003654:	e0c8      	b.n	80037e8 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800365c:	e0c4      	b.n	80037e8 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	69db      	ldr	r3, [r3, #28]
 8003662:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003666:	d167      	bne.n	8003738 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8003668:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800366c:	2b08      	cmp	r3, #8
 800366e:	d828      	bhi.n	80036c2 <UART_SetConfig+0x38e>
 8003670:	a201      	add	r2, pc, #4	; (adr r2, 8003678 <UART_SetConfig+0x344>)
 8003672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003676:	bf00      	nop
 8003678:	0800369d 	.word	0x0800369d
 800367c:	080036a5 	.word	0x080036a5
 8003680:	080036ad 	.word	0x080036ad
 8003684:	080036c3 	.word	0x080036c3
 8003688:	080036b3 	.word	0x080036b3
 800368c:	080036c3 	.word	0x080036c3
 8003690:	080036c3 	.word	0x080036c3
 8003694:	080036c3 	.word	0x080036c3
 8003698:	080036bb 	.word	0x080036bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800369c:	f7ff fa6e 	bl	8002b7c <HAL_RCC_GetPCLK1Freq>
 80036a0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80036a2:	e014      	b.n	80036ce <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036a4:	f7ff fa7c 	bl	8002ba0 <HAL_RCC_GetPCLK2Freq>
 80036a8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80036aa:	e010      	b.n	80036ce <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036ac:	4b5a      	ldr	r3, [pc, #360]	; (8003818 <UART_SetConfig+0x4e4>)
 80036ae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80036b0:	e00d      	b.n	80036ce <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036b2:	f7ff f9af 	bl	8002a14 <HAL_RCC_GetSysClockFreq>
 80036b6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80036b8:	e009      	b.n	80036ce <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036be:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80036c0:	e005      	b.n	80036ce <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 80036c2:	2300      	movs	r3, #0
 80036c4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80036cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80036ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f000 8089 	beq.w	80037e8 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036da:	4a4e      	ldr	r2, [pc, #312]	; (8003814 <UART_SetConfig+0x4e0>)
 80036dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80036e0:	461a      	mov	r2, r3
 80036e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80036e8:	005a      	lsls	r2, r3, #1
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	085b      	lsrs	r3, r3, #1
 80036f0:	441a      	add	r2, r3
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80036fa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036fc:	6a3b      	ldr	r3, [r7, #32]
 80036fe:	2b0f      	cmp	r3, #15
 8003700:	d916      	bls.n	8003730 <UART_SetConfig+0x3fc>
 8003702:	6a3b      	ldr	r3, [r7, #32]
 8003704:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003708:	d212      	bcs.n	8003730 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800370a:	6a3b      	ldr	r3, [r7, #32]
 800370c:	b29b      	uxth	r3, r3
 800370e:	f023 030f 	bic.w	r3, r3, #15
 8003712:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003714:	6a3b      	ldr	r3, [r7, #32]
 8003716:	085b      	lsrs	r3, r3, #1
 8003718:	b29b      	uxth	r3, r3
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	b29a      	uxth	r2, r3
 8003720:	8bfb      	ldrh	r3, [r7, #30]
 8003722:	4313      	orrs	r3, r2
 8003724:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	8bfa      	ldrh	r2, [r7, #30]
 800372c:	60da      	str	r2, [r3, #12]
 800372e:	e05b      	b.n	80037e8 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003736:	e057      	b.n	80037e8 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003738:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800373c:	2b08      	cmp	r3, #8
 800373e:	d828      	bhi.n	8003792 <UART_SetConfig+0x45e>
 8003740:	a201      	add	r2, pc, #4	; (adr r2, 8003748 <UART_SetConfig+0x414>)
 8003742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003746:	bf00      	nop
 8003748:	0800376d 	.word	0x0800376d
 800374c:	08003775 	.word	0x08003775
 8003750:	0800377d 	.word	0x0800377d
 8003754:	08003793 	.word	0x08003793
 8003758:	08003783 	.word	0x08003783
 800375c:	08003793 	.word	0x08003793
 8003760:	08003793 	.word	0x08003793
 8003764:	08003793 	.word	0x08003793
 8003768:	0800378b 	.word	0x0800378b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800376c:	f7ff fa06 	bl	8002b7c <HAL_RCC_GetPCLK1Freq>
 8003770:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003772:	e014      	b.n	800379e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003774:	f7ff fa14 	bl	8002ba0 <HAL_RCC_GetPCLK2Freq>
 8003778:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800377a:	e010      	b.n	800379e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800377c:	4b26      	ldr	r3, [pc, #152]	; (8003818 <UART_SetConfig+0x4e4>)
 800377e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003780:	e00d      	b.n	800379e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003782:	f7ff f947 	bl	8002a14 <HAL_RCC_GetSysClockFreq>
 8003786:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003788:	e009      	b.n	800379e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800378a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800378e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003790:	e005      	b.n	800379e <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8003792:	2300      	movs	r3, #0
 8003794:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800379c:	bf00      	nop
    }

    if (pclk != 0U)
 800379e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d021      	beq.n	80037e8 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a8:	4a1a      	ldr	r2, [pc, #104]	; (8003814 <UART_SetConfig+0x4e0>)
 80037aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037ae:	461a      	mov	r2, r3
 80037b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b2:	fbb3 f2f2 	udiv	r2, r3, r2
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	085b      	lsrs	r3, r3, #1
 80037bc:	441a      	add	r2, r3
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80037c6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037c8:	6a3b      	ldr	r3, [r7, #32]
 80037ca:	2b0f      	cmp	r3, #15
 80037cc:	d909      	bls.n	80037e2 <UART_SetConfig+0x4ae>
 80037ce:	6a3b      	ldr	r3, [r7, #32]
 80037d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037d4:	d205      	bcs.n	80037e2 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80037d6:	6a3b      	ldr	r3, [r7, #32]
 80037d8:	b29a      	uxth	r2, r3
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	60da      	str	r2, [r3, #12]
 80037e0:	e002      	b.n	80037e8 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	2200      	movs	r2, #0
 80037fc:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	2200      	movs	r2, #0
 8003802:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003804:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003808:	4618      	mov	r0, r3
 800380a:	3730      	adds	r7, #48	; 0x30
 800380c:	46bd      	mov	sp, r7
 800380e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003812:	bf00      	nop
 8003814:	080047c4 	.word	0x080047c4
 8003818:	00f42400 	.word	0x00f42400

0800381c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003828:	f003 0301 	and.w	r3, r3, #1
 800382c:	2b00      	cmp	r3, #0
 800382e:	d00a      	beq.n	8003846 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	430a      	orrs	r2, r1
 8003844:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800384a:	f003 0302 	and.w	r3, r3, #2
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00a      	beq.n	8003868 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	430a      	orrs	r2, r1
 8003866:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800386c:	f003 0304 	and.w	r3, r3, #4
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00a      	beq.n	800388a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	430a      	orrs	r2, r1
 8003888:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800388e:	f003 0308 	and.w	r3, r3, #8
 8003892:	2b00      	cmp	r3, #0
 8003894:	d00a      	beq.n	80038ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	430a      	orrs	r2, r1
 80038aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b0:	f003 0310 	and.w	r3, r3, #16
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d00a      	beq.n	80038ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038d2:	f003 0320 	and.w	r3, r3, #32
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00a      	beq.n	80038f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	430a      	orrs	r2, r1
 80038ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d01a      	beq.n	8003932 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	430a      	orrs	r2, r1
 8003910:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003916:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800391a:	d10a      	bne.n	8003932 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	430a      	orrs	r2, r1
 8003930:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003936:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800393a:	2b00      	cmp	r3, #0
 800393c:	d00a      	beq.n	8003954 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	430a      	orrs	r2, r1
 8003952:	605a      	str	r2, [r3, #4]
  }
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	bc80      	pop	{r7}
 800395c:	4770      	bx	lr

0800395e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800395e:	b580      	push	{r7, lr}
 8003960:	b086      	sub	sp, #24
 8003962:	af02      	add	r7, sp, #8
 8003964:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800396e:	f7fd f997 	bl	8000ca0 <HAL_GetTick>
 8003972:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0308 	and.w	r3, r3, #8
 800397e:	2b08      	cmp	r3, #8
 8003980:	d10e      	bne.n	80039a0 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003982:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003986:	9300      	str	r3, [sp, #0]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2200      	movs	r2, #0
 800398c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 f832 	bl	80039fa <UART_WaitOnFlagUntilTimeout>
 8003996:	4603      	mov	r3, r0
 8003998:	2b00      	cmp	r3, #0
 800399a:	d001      	beq.n	80039a0 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800399c:	2303      	movs	r3, #3
 800399e:	e028      	b.n	80039f2 <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0304 	and.w	r3, r3, #4
 80039aa:	2b04      	cmp	r3, #4
 80039ac:	d10e      	bne.n	80039cc <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039ae:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80039b2:	9300      	str	r3, [sp, #0]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	f000 f81c 	bl	80039fa <UART_WaitOnFlagUntilTimeout>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d001      	beq.n	80039cc <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e012      	b.n	80039f2 <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2220      	movs	r2, #32
 80039d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2220      	movs	r2, #32
 80039d8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3710      	adds	r7, #16
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}

080039fa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80039fa:	b580      	push	{r7, lr}
 80039fc:	b09c      	sub	sp, #112	; 0x70
 80039fe:	af00      	add	r7, sp, #0
 8003a00:	60f8      	str	r0, [r7, #12]
 8003a02:	60b9      	str	r1, [r7, #8]
 8003a04:	603b      	str	r3, [r7, #0]
 8003a06:	4613      	mov	r3, r2
 8003a08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a0a:	e0a9      	b.n	8003b60 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a12:	f000 80a5 	beq.w	8003b60 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a16:	f7fd f943 	bl	8000ca0 <HAL_GetTick>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	1ad3      	subs	r3, r2, r3
 8003a20:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d302      	bcc.n	8003a2c <UART_WaitOnFlagUntilTimeout+0x32>
 8003a26:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d140      	bne.n	8003aae <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a34:	e853 3f00 	ldrex	r3, [r3]
 8003a38:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003a3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a3c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003a40:	667b      	str	r3, [r7, #100]	; 0x64
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	461a      	mov	r2, r3
 8003a48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003a4a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003a4c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a4e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003a50:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003a52:	e841 2300 	strex	r3, r2, [r1]
 8003a56:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003a58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1e6      	bne.n	8003a2c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	3308      	adds	r3, #8
 8003a64:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a68:	e853 3f00 	ldrex	r3, [r3]
 8003a6c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a70:	f023 0301 	bic.w	r3, r3, #1
 8003a74:	663b      	str	r3, [r7, #96]	; 0x60
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	3308      	adds	r3, #8
 8003a7c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003a7e:	64ba      	str	r2, [r7, #72]	; 0x48
 8003a80:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a82:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003a84:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003a86:	e841 2300 	strex	r3, r2, [r1]
 8003a8a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003a8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1e5      	bne.n	8003a5e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2220      	movs	r2, #32
 8003a96:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2220      	movs	r2, #32
 8003a9e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

        return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e069      	b.n	8003b82 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0304 	and.w	r3, r3, #4
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d051      	beq.n	8003b60 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	69db      	ldr	r3, [r3, #28]
 8003ac2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ac6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003aca:	d149      	bne.n	8003b60 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ad4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ade:	e853 3f00 	ldrex	r3, [r3]
 8003ae2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003aea:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	461a      	mov	r2, r3
 8003af2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003af4:	637b      	str	r3, [r7, #52]	; 0x34
 8003af6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003af8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003afa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003afc:	e841 2300 	strex	r3, r2, [r1]
 8003b00:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d1e6      	bne.n	8003ad6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	3308      	adds	r3, #8
 8003b0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	e853 3f00 	ldrex	r3, [r3]
 8003b16:	613b      	str	r3, [r7, #16]
   return(result);
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	f023 0301 	bic.w	r3, r3, #1
 8003b1e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	3308      	adds	r3, #8
 8003b26:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003b28:	623a      	str	r2, [r7, #32]
 8003b2a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b2c:	69f9      	ldr	r1, [r7, #28]
 8003b2e:	6a3a      	ldr	r2, [r7, #32]
 8003b30:	e841 2300 	strex	r3, r2, [r1]
 8003b34:	61bb      	str	r3, [r7, #24]
   return(result);
 8003b36:	69bb      	ldr	r3, [r7, #24]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d1e5      	bne.n	8003b08 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2220      	movs	r2, #32
 8003b40:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2220      	movs	r2, #32
 8003b48:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2220      	movs	r2, #32
 8003b50:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e010      	b.n	8003b82 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	69da      	ldr	r2, [r3, #28]
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	4013      	ands	r3, r2
 8003b6a:	68ba      	ldr	r2, [r7, #8]
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	bf0c      	ite	eq
 8003b70:	2301      	moveq	r3, #1
 8003b72:	2300      	movne	r3, #0
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	461a      	mov	r2, r3
 8003b78:	79fb      	ldrb	r3, [r7, #7]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	f43f af46 	beq.w	8003a0c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b80:	2300      	movs	r3, #0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3770      	adds	r7, #112	; 0x70
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}

08003b8a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003b8a:	b480      	push	{r7}
 8003b8c:	b085      	sub	sp, #20
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d101      	bne.n	8003ba0 <HAL_UARTEx_DisableFifoMode+0x16>
 8003b9c:	2302      	movs	r3, #2
 8003b9e:	e027      	b.n	8003bf0 <HAL_UARTEx_DisableFifoMode+0x66>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2224      	movs	r2, #36	; 0x24
 8003bac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f022 0201 	bic.w	r2, r2, #1
 8003bc6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8003bce:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	68fa      	ldr	r2, [r7, #12]
 8003bdc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2220      	movs	r2, #32
 8003be2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003bee:	2300      	movs	r3, #0
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3714      	adds	r7, #20
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bc80      	pop	{r7}
 8003bf8:	4770      	bx	lr

08003bfa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003bfa:	b580      	push	{r7, lr}
 8003bfc:	b084      	sub	sp, #16
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	6078      	str	r0, [r7, #4]
 8003c02:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d101      	bne.n	8003c12 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003c0e:	2302      	movs	r3, #2
 8003c10:	e02d      	b.n	8003c6e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2201      	movs	r2, #1
 8003c16:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2224      	movs	r2, #36	; 0x24
 8003c1e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f022 0201 	bic.w	r2, r2, #1
 8003c38:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	683a      	ldr	r2, [r7, #0]
 8003c4a:	430a      	orrs	r2, r1
 8003c4c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 f850 	bl	8003cf4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68fa      	ldr	r2, [r7, #12]
 8003c5a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2220      	movs	r2, #32
 8003c60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}

08003c76 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003c76:	b580      	push	{r7, lr}
 8003c78:	b084      	sub	sp, #16
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	6078      	str	r0, [r7, #4]
 8003c7e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d101      	bne.n	8003c8e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003c8a:	2302      	movs	r3, #2
 8003c8c:	e02d      	b.n	8003cea <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2224      	movs	r2, #36	; 0x24
 8003c9a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f022 0201 	bic.w	r2, r2, #1
 8003cb4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	683a      	ldr	r2, [r7, #0]
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f000 f812 	bl	8003cf4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68fa      	ldr	r2, [r7, #12]
 8003cd6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2220      	movs	r2, #32
 8003cdc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3710      	adds	r7, #16
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
	...

08003cf4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b085      	sub	sp, #20
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d108      	bne.n	8003d16 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003d14:	e031      	b.n	8003d7a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003d16:	2308      	movs	r3, #8
 8003d18:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003d1a:	2308      	movs	r3, #8
 8003d1c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	0e5b      	lsrs	r3, r3, #25
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	f003 0307 	and.w	r3, r3, #7
 8003d2c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	0f5b      	lsrs	r3, r3, #29
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	f003 0307 	and.w	r3, r3, #7
 8003d3c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003d3e:	7bbb      	ldrb	r3, [r7, #14]
 8003d40:	7b3a      	ldrb	r2, [r7, #12]
 8003d42:	4910      	ldr	r1, [pc, #64]	; (8003d84 <UARTEx_SetNbDataToProcess+0x90>)
 8003d44:	5c8a      	ldrb	r2, [r1, r2]
 8003d46:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003d4a:	7b3a      	ldrb	r2, [r7, #12]
 8003d4c:	490e      	ldr	r1, [pc, #56]	; (8003d88 <UARTEx_SetNbDataToProcess+0x94>)
 8003d4e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003d50:	fb93 f3f2 	sdiv	r3, r3, r2
 8003d54:	b29a      	uxth	r2, r3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003d5c:	7bfb      	ldrb	r3, [r7, #15]
 8003d5e:	7b7a      	ldrb	r2, [r7, #13]
 8003d60:	4908      	ldr	r1, [pc, #32]	; (8003d84 <UARTEx_SetNbDataToProcess+0x90>)
 8003d62:	5c8a      	ldrb	r2, [r1, r2]
 8003d64:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003d68:	7b7a      	ldrb	r2, [r7, #13]
 8003d6a:	4907      	ldr	r1, [pc, #28]	; (8003d88 <UARTEx_SetNbDataToProcess+0x94>)
 8003d6c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003d6e:	fb93 f3f2 	sdiv	r3, r3, r2
 8003d72:	b29a      	uxth	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8003d7a:	bf00      	nop
 8003d7c:	3714      	adds	r7, #20
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bc80      	pop	{r7}
 8003d82:	4770      	bx	lr
 8003d84:	080047dc 	.word	0x080047dc
 8003d88:	080047e4 	.word	0x080047e4

08003d8c <siprintf>:
 8003d8c:	b40e      	push	{r1, r2, r3}
 8003d8e:	b500      	push	{lr}
 8003d90:	b09c      	sub	sp, #112	; 0x70
 8003d92:	ab1d      	add	r3, sp, #116	; 0x74
 8003d94:	9002      	str	r0, [sp, #8]
 8003d96:	9006      	str	r0, [sp, #24]
 8003d98:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003d9c:	4809      	ldr	r0, [pc, #36]	; (8003dc4 <siprintf+0x38>)
 8003d9e:	9107      	str	r1, [sp, #28]
 8003da0:	9104      	str	r1, [sp, #16]
 8003da2:	4909      	ldr	r1, [pc, #36]	; (8003dc8 <siprintf+0x3c>)
 8003da4:	f853 2b04 	ldr.w	r2, [r3], #4
 8003da8:	9105      	str	r1, [sp, #20]
 8003daa:	6800      	ldr	r0, [r0, #0]
 8003dac:	9301      	str	r3, [sp, #4]
 8003dae:	a902      	add	r1, sp, #8
 8003db0:	f000 f990 	bl	80040d4 <_svfiprintf_r>
 8003db4:	9b02      	ldr	r3, [sp, #8]
 8003db6:	2200      	movs	r2, #0
 8003db8:	701a      	strb	r2, [r3, #0]
 8003dba:	b01c      	add	sp, #112	; 0x70
 8003dbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8003dc0:	b003      	add	sp, #12
 8003dc2:	4770      	bx	lr
 8003dc4:	20000058 	.word	0x20000058
 8003dc8:	ffff0208 	.word	0xffff0208

08003dcc <memset>:
 8003dcc:	4402      	add	r2, r0
 8003dce:	4603      	mov	r3, r0
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d100      	bne.n	8003dd6 <memset+0xa>
 8003dd4:	4770      	bx	lr
 8003dd6:	f803 1b01 	strb.w	r1, [r3], #1
 8003dda:	e7f9      	b.n	8003dd0 <memset+0x4>

08003ddc <__errno>:
 8003ddc:	4b01      	ldr	r3, [pc, #4]	; (8003de4 <__errno+0x8>)
 8003dde:	6818      	ldr	r0, [r3, #0]
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	20000058 	.word	0x20000058

08003de8 <__libc_init_array>:
 8003de8:	b570      	push	{r4, r5, r6, lr}
 8003dea:	4d0d      	ldr	r5, [pc, #52]	; (8003e20 <__libc_init_array+0x38>)
 8003dec:	4c0d      	ldr	r4, [pc, #52]	; (8003e24 <__libc_init_array+0x3c>)
 8003dee:	1b64      	subs	r4, r4, r5
 8003df0:	10a4      	asrs	r4, r4, #2
 8003df2:	2600      	movs	r6, #0
 8003df4:	42a6      	cmp	r6, r4
 8003df6:	d109      	bne.n	8003e0c <__libc_init_array+0x24>
 8003df8:	4d0b      	ldr	r5, [pc, #44]	; (8003e28 <__libc_init_array+0x40>)
 8003dfa:	4c0c      	ldr	r4, [pc, #48]	; (8003e2c <__libc_init_array+0x44>)
 8003dfc:	f000 fc68 	bl	80046d0 <_init>
 8003e00:	1b64      	subs	r4, r4, r5
 8003e02:	10a4      	asrs	r4, r4, #2
 8003e04:	2600      	movs	r6, #0
 8003e06:	42a6      	cmp	r6, r4
 8003e08:	d105      	bne.n	8003e16 <__libc_init_array+0x2e>
 8003e0a:	bd70      	pop	{r4, r5, r6, pc}
 8003e0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e10:	4798      	blx	r3
 8003e12:	3601      	adds	r6, #1
 8003e14:	e7ee      	b.n	8003df4 <__libc_init_array+0xc>
 8003e16:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e1a:	4798      	blx	r3
 8003e1c:	3601      	adds	r6, #1
 8003e1e:	e7f2      	b.n	8003e06 <__libc_init_array+0x1e>
 8003e20:	08004828 	.word	0x08004828
 8003e24:	08004828 	.word	0x08004828
 8003e28:	08004828 	.word	0x08004828
 8003e2c:	0800482c 	.word	0x0800482c

08003e30 <__retarget_lock_acquire_recursive>:
 8003e30:	4770      	bx	lr

08003e32 <__retarget_lock_release_recursive>:
 8003e32:	4770      	bx	lr

08003e34 <_free_r>:
 8003e34:	b538      	push	{r3, r4, r5, lr}
 8003e36:	4605      	mov	r5, r0
 8003e38:	2900      	cmp	r1, #0
 8003e3a:	d041      	beq.n	8003ec0 <_free_r+0x8c>
 8003e3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e40:	1f0c      	subs	r4, r1, #4
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	bfb8      	it	lt
 8003e46:	18e4      	addlt	r4, r4, r3
 8003e48:	f000 f8de 	bl	8004008 <__malloc_lock>
 8003e4c:	4a1d      	ldr	r2, [pc, #116]	; (8003ec4 <_free_r+0x90>)
 8003e4e:	6813      	ldr	r3, [r2, #0]
 8003e50:	b933      	cbnz	r3, 8003e60 <_free_r+0x2c>
 8003e52:	6063      	str	r3, [r4, #4]
 8003e54:	6014      	str	r4, [r2, #0]
 8003e56:	4628      	mov	r0, r5
 8003e58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e5c:	f000 b8da 	b.w	8004014 <__malloc_unlock>
 8003e60:	42a3      	cmp	r3, r4
 8003e62:	d908      	bls.n	8003e76 <_free_r+0x42>
 8003e64:	6820      	ldr	r0, [r4, #0]
 8003e66:	1821      	adds	r1, r4, r0
 8003e68:	428b      	cmp	r3, r1
 8003e6a:	bf01      	itttt	eq
 8003e6c:	6819      	ldreq	r1, [r3, #0]
 8003e6e:	685b      	ldreq	r3, [r3, #4]
 8003e70:	1809      	addeq	r1, r1, r0
 8003e72:	6021      	streq	r1, [r4, #0]
 8003e74:	e7ed      	b.n	8003e52 <_free_r+0x1e>
 8003e76:	461a      	mov	r2, r3
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	b10b      	cbz	r3, 8003e80 <_free_r+0x4c>
 8003e7c:	42a3      	cmp	r3, r4
 8003e7e:	d9fa      	bls.n	8003e76 <_free_r+0x42>
 8003e80:	6811      	ldr	r1, [r2, #0]
 8003e82:	1850      	adds	r0, r2, r1
 8003e84:	42a0      	cmp	r0, r4
 8003e86:	d10b      	bne.n	8003ea0 <_free_r+0x6c>
 8003e88:	6820      	ldr	r0, [r4, #0]
 8003e8a:	4401      	add	r1, r0
 8003e8c:	1850      	adds	r0, r2, r1
 8003e8e:	4283      	cmp	r3, r0
 8003e90:	6011      	str	r1, [r2, #0]
 8003e92:	d1e0      	bne.n	8003e56 <_free_r+0x22>
 8003e94:	6818      	ldr	r0, [r3, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	6053      	str	r3, [r2, #4]
 8003e9a:	4408      	add	r0, r1
 8003e9c:	6010      	str	r0, [r2, #0]
 8003e9e:	e7da      	b.n	8003e56 <_free_r+0x22>
 8003ea0:	d902      	bls.n	8003ea8 <_free_r+0x74>
 8003ea2:	230c      	movs	r3, #12
 8003ea4:	602b      	str	r3, [r5, #0]
 8003ea6:	e7d6      	b.n	8003e56 <_free_r+0x22>
 8003ea8:	6820      	ldr	r0, [r4, #0]
 8003eaa:	1821      	adds	r1, r4, r0
 8003eac:	428b      	cmp	r3, r1
 8003eae:	bf04      	itt	eq
 8003eb0:	6819      	ldreq	r1, [r3, #0]
 8003eb2:	685b      	ldreq	r3, [r3, #4]
 8003eb4:	6063      	str	r3, [r4, #4]
 8003eb6:	bf04      	itt	eq
 8003eb8:	1809      	addeq	r1, r1, r0
 8003eba:	6021      	streq	r1, [r4, #0]
 8003ebc:	6054      	str	r4, [r2, #4]
 8003ebe:	e7ca      	b.n	8003e56 <_free_r+0x22>
 8003ec0:	bd38      	pop	{r3, r4, r5, pc}
 8003ec2:	bf00      	nop
 8003ec4:	20000320 	.word	0x20000320

08003ec8 <sbrk_aligned>:
 8003ec8:	b570      	push	{r4, r5, r6, lr}
 8003eca:	4e0e      	ldr	r6, [pc, #56]	; (8003f04 <sbrk_aligned+0x3c>)
 8003ecc:	460c      	mov	r4, r1
 8003ece:	6831      	ldr	r1, [r6, #0]
 8003ed0:	4605      	mov	r5, r0
 8003ed2:	b911      	cbnz	r1, 8003eda <sbrk_aligned+0x12>
 8003ed4:	f000 fba6 	bl	8004624 <_sbrk_r>
 8003ed8:	6030      	str	r0, [r6, #0]
 8003eda:	4621      	mov	r1, r4
 8003edc:	4628      	mov	r0, r5
 8003ede:	f000 fba1 	bl	8004624 <_sbrk_r>
 8003ee2:	1c43      	adds	r3, r0, #1
 8003ee4:	d00a      	beq.n	8003efc <sbrk_aligned+0x34>
 8003ee6:	1cc4      	adds	r4, r0, #3
 8003ee8:	f024 0403 	bic.w	r4, r4, #3
 8003eec:	42a0      	cmp	r0, r4
 8003eee:	d007      	beq.n	8003f00 <sbrk_aligned+0x38>
 8003ef0:	1a21      	subs	r1, r4, r0
 8003ef2:	4628      	mov	r0, r5
 8003ef4:	f000 fb96 	bl	8004624 <_sbrk_r>
 8003ef8:	3001      	adds	r0, #1
 8003efa:	d101      	bne.n	8003f00 <sbrk_aligned+0x38>
 8003efc:	f04f 34ff 	mov.w	r4, #4294967295
 8003f00:	4620      	mov	r0, r4
 8003f02:	bd70      	pop	{r4, r5, r6, pc}
 8003f04:	20000324 	.word	0x20000324

08003f08 <_malloc_r>:
 8003f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f0c:	1ccd      	adds	r5, r1, #3
 8003f0e:	f025 0503 	bic.w	r5, r5, #3
 8003f12:	3508      	adds	r5, #8
 8003f14:	2d0c      	cmp	r5, #12
 8003f16:	bf38      	it	cc
 8003f18:	250c      	movcc	r5, #12
 8003f1a:	2d00      	cmp	r5, #0
 8003f1c:	4607      	mov	r7, r0
 8003f1e:	db01      	blt.n	8003f24 <_malloc_r+0x1c>
 8003f20:	42a9      	cmp	r1, r5
 8003f22:	d905      	bls.n	8003f30 <_malloc_r+0x28>
 8003f24:	230c      	movs	r3, #12
 8003f26:	603b      	str	r3, [r7, #0]
 8003f28:	2600      	movs	r6, #0
 8003f2a:	4630      	mov	r0, r6
 8003f2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f30:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004004 <_malloc_r+0xfc>
 8003f34:	f000 f868 	bl	8004008 <__malloc_lock>
 8003f38:	f8d8 3000 	ldr.w	r3, [r8]
 8003f3c:	461c      	mov	r4, r3
 8003f3e:	bb5c      	cbnz	r4, 8003f98 <_malloc_r+0x90>
 8003f40:	4629      	mov	r1, r5
 8003f42:	4638      	mov	r0, r7
 8003f44:	f7ff ffc0 	bl	8003ec8 <sbrk_aligned>
 8003f48:	1c43      	adds	r3, r0, #1
 8003f4a:	4604      	mov	r4, r0
 8003f4c:	d155      	bne.n	8003ffa <_malloc_r+0xf2>
 8003f4e:	f8d8 4000 	ldr.w	r4, [r8]
 8003f52:	4626      	mov	r6, r4
 8003f54:	2e00      	cmp	r6, #0
 8003f56:	d145      	bne.n	8003fe4 <_malloc_r+0xdc>
 8003f58:	2c00      	cmp	r4, #0
 8003f5a:	d048      	beq.n	8003fee <_malloc_r+0xe6>
 8003f5c:	6823      	ldr	r3, [r4, #0]
 8003f5e:	4631      	mov	r1, r6
 8003f60:	4638      	mov	r0, r7
 8003f62:	eb04 0903 	add.w	r9, r4, r3
 8003f66:	f000 fb5d 	bl	8004624 <_sbrk_r>
 8003f6a:	4581      	cmp	r9, r0
 8003f6c:	d13f      	bne.n	8003fee <_malloc_r+0xe6>
 8003f6e:	6821      	ldr	r1, [r4, #0]
 8003f70:	1a6d      	subs	r5, r5, r1
 8003f72:	4629      	mov	r1, r5
 8003f74:	4638      	mov	r0, r7
 8003f76:	f7ff ffa7 	bl	8003ec8 <sbrk_aligned>
 8003f7a:	3001      	adds	r0, #1
 8003f7c:	d037      	beq.n	8003fee <_malloc_r+0xe6>
 8003f7e:	6823      	ldr	r3, [r4, #0]
 8003f80:	442b      	add	r3, r5
 8003f82:	6023      	str	r3, [r4, #0]
 8003f84:	f8d8 3000 	ldr.w	r3, [r8]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d038      	beq.n	8003ffe <_malloc_r+0xf6>
 8003f8c:	685a      	ldr	r2, [r3, #4]
 8003f8e:	42a2      	cmp	r2, r4
 8003f90:	d12b      	bne.n	8003fea <_malloc_r+0xe2>
 8003f92:	2200      	movs	r2, #0
 8003f94:	605a      	str	r2, [r3, #4]
 8003f96:	e00f      	b.n	8003fb8 <_malloc_r+0xb0>
 8003f98:	6822      	ldr	r2, [r4, #0]
 8003f9a:	1b52      	subs	r2, r2, r5
 8003f9c:	d41f      	bmi.n	8003fde <_malloc_r+0xd6>
 8003f9e:	2a0b      	cmp	r2, #11
 8003fa0:	d917      	bls.n	8003fd2 <_malloc_r+0xca>
 8003fa2:	1961      	adds	r1, r4, r5
 8003fa4:	42a3      	cmp	r3, r4
 8003fa6:	6025      	str	r5, [r4, #0]
 8003fa8:	bf18      	it	ne
 8003faa:	6059      	strne	r1, [r3, #4]
 8003fac:	6863      	ldr	r3, [r4, #4]
 8003fae:	bf08      	it	eq
 8003fb0:	f8c8 1000 	streq.w	r1, [r8]
 8003fb4:	5162      	str	r2, [r4, r5]
 8003fb6:	604b      	str	r3, [r1, #4]
 8003fb8:	4638      	mov	r0, r7
 8003fba:	f104 060b 	add.w	r6, r4, #11
 8003fbe:	f000 f829 	bl	8004014 <__malloc_unlock>
 8003fc2:	f026 0607 	bic.w	r6, r6, #7
 8003fc6:	1d23      	adds	r3, r4, #4
 8003fc8:	1af2      	subs	r2, r6, r3
 8003fca:	d0ae      	beq.n	8003f2a <_malloc_r+0x22>
 8003fcc:	1b9b      	subs	r3, r3, r6
 8003fce:	50a3      	str	r3, [r4, r2]
 8003fd0:	e7ab      	b.n	8003f2a <_malloc_r+0x22>
 8003fd2:	42a3      	cmp	r3, r4
 8003fd4:	6862      	ldr	r2, [r4, #4]
 8003fd6:	d1dd      	bne.n	8003f94 <_malloc_r+0x8c>
 8003fd8:	f8c8 2000 	str.w	r2, [r8]
 8003fdc:	e7ec      	b.n	8003fb8 <_malloc_r+0xb0>
 8003fde:	4623      	mov	r3, r4
 8003fe0:	6864      	ldr	r4, [r4, #4]
 8003fe2:	e7ac      	b.n	8003f3e <_malloc_r+0x36>
 8003fe4:	4634      	mov	r4, r6
 8003fe6:	6876      	ldr	r6, [r6, #4]
 8003fe8:	e7b4      	b.n	8003f54 <_malloc_r+0x4c>
 8003fea:	4613      	mov	r3, r2
 8003fec:	e7cc      	b.n	8003f88 <_malloc_r+0x80>
 8003fee:	230c      	movs	r3, #12
 8003ff0:	603b      	str	r3, [r7, #0]
 8003ff2:	4638      	mov	r0, r7
 8003ff4:	f000 f80e 	bl	8004014 <__malloc_unlock>
 8003ff8:	e797      	b.n	8003f2a <_malloc_r+0x22>
 8003ffa:	6025      	str	r5, [r4, #0]
 8003ffc:	e7dc      	b.n	8003fb8 <_malloc_r+0xb0>
 8003ffe:	605b      	str	r3, [r3, #4]
 8004000:	deff      	udf	#255	; 0xff
 8004002:	bf00      	nop
 8004004:	20000320 	.word	0x20000320

08004008 <__malloc_lock>:
 8004008:	4801      	ldr	r0, [pc, #4]	; (8004010 <__malloc_lock+0x8>)
 800400a:	f7ff bf11 	b.w	8003e30 <__retarget_lock_acquire_recursive>
 800400e:	bf00      	nop
 8004010:	2000031c 	.word	0x2000031c

08004014 <__malloc_unlock>:
 8004014:	4801      	ldr	r0, [pc, #4]	; (800401c <__malloc_unlock+0x8>)
 8004016:	f7ff bf0c 	b.w	8003e32 <__retarget_lock_release_recursive>
 800401a:	bf00      	nop
 800401c:	2000031c 	.word	0x2000031c

08004020 <__ssputs_r>:
 8004020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004024:	688e      	ldr	r6, [r1, #8]
 8004026:	461f      	mov	r7, r3
 8004028:	42be      	cmp	r6, r7
 800402a:	680b      	ldr	r3, [r1, #0]
 800402c:	4682      	mov	sl, r0
 800402e:	460c      	mov	r4, r1
 8004030:	4690      	mov	r8, r2
 8004032:	d82c      	bhi.n	800408e <__ssputs_r+0x6e>
 8004034:	898a      	ldrh	r2, [r1, #12]
 8004036:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800403a:	d026      	beq.n	800408a <__ssputs_r+0x6a>
 800403c:	6965      	ldr	r5, [r4, #20]
 800403e:	6909      	ldr	r1, [r1, #16]
 8004040:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004044:	eba3 0901 	sub.w	r9, r3, r1
 8004048:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800404c:	1c7b      	adds	r3, r7, #1
 800404e:	444b      	add	r3, r9
 8004050:	106d      	asrs	r5, r5, #1
 8004052:	429d      	cmp	r5, r3
 8004054:	bf38      	it	cc
 8004056:	461d      	movcc	r5, r3
 8004058:	0553      	lsls	r3, r2, #21
 800405a:	d527      	bpl.n	80040ac <__ssputs_r+0x8c>
 800405c:	4629      	mov	r1, r5
 800405e:	f7ff ff53 	bl	8003f08 <_malloc_r>
 8004062:	4606      	mov	r6, r0
 8004064:	b360      	cbz	r0, 80040c0 <__ssputs_r+0xa0>
 8004066:	6921      	ldr	r1, [r4, #16]
 8004068:	464a      	mov	r2, r9
 800406a:	f000 faeb 	bl	8004644 <memcpy>
 800406e:	89a3      	ldrh	r3, [r4, #12]
 8004070:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004074:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004078:	81a3      	strh	r3, [r4, #12]
 800407a:	6126      	str	r6, [r4, #16]
 800407c:	6165      	str	r5, [r4, #20]
 800407e:	444e      	add	r6, r9
 8004080:	eba5 0509 	sub.w	r5, r5, r9
 8004084:	6026      	str	r6, [r4, #0]
 8004086:	60a5      	str	r5, [r4, #8]
 8004088:	463e      	mov	r6, r7
 800408a:	42be      	cmp	r6, r7
 800408c:	d900      	bls.n	8004090 <__ssputs_r+0x70>
 800408e:	463e      	mov	r6, r7
 8004090:	6820      	ldr	r0, [r4, #0]
 8004092:	4632      	mov	r2, r6
 8004094:	4641      	mov	r1, r8
 8004096:	f000 faab 	bl	80045f0 <memmove>
 800409a:	68a3      	ldr	r3, [r4, #8]
 800409c:	1b9b      	subs	r3, r3, r6
 800409e:	60a3      	str	r3, [r4, #8]
 80040a0:	6823      	ldr	r3, [r4, #0]
 80040a2:	4433      	add	r3, r6
 80040a4:	6023      	str	r3, [r4, #0]
 80040a6:	2000      	movs	r0, #0
 80040a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040ac:	462a      	mov	r2, r5
 80040ae:	f000 fad7 	bl	8004660 <_realloc_r>
 80040b2:	4606      	mov	r6, r0
 80040b4:	2800      	cmp	r0, #0
 80040b6:	d1e0      	bne.n	800407a <__ssputs_r+0x5a>
 80040b8:	6921      	ldr	r1, [r4, #16]
 80040ba:	4650      	mov	r0, sl
 80040bc:	f7ff feba 	bl	8003e34 <_free_r>
 80040c0:	230c      	movs	r3, #12
 80040c2:	f8ca 3000 	str.w	r3, [sl]
 80040c6:	89a3      	ldrh	r3, [r4, #12]
 80040c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040cc:	81a3      	strh	r3, [r4, #12]
 80040ce:	f04f 30ff 	mov.w	r0, #4294967295
 80040d2:	e7e9      	b.n	80040a8 <__ssputs_r+0x88>

080040d4 <_svfiprintf_r>:
 80040d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040d8:	4698      	mov	r8, r3
 80040da:	898b      	ldrh	r3, [r1, #12]
 80040dc:	061b      	lsls	r3, r3, #24
 80040de:	b09d      	sub	sp, #116	; 0x74
 80040e0:	4607      	mov	r7, r0
 80040e2:	460d      	mov	r5, r1
 80040e4:	4614      	mov	r4, r2
 80040e6:	d50e      	bpl.n	8004106 <_svfiprintf_r+0x32>
 80040e8:	690b      	ldr	r3, [r1, #16]
 80040ea:	b963      	cbnz	r3, 8004106 <_svfiprintf_r+0x32>
 80040ec:	2140      	movs	r1, #64	; 0x40
 80040ee:	f7ff ff0b 	bl	8003f08 <_malloc_r>
 80040f2:	6028      	str	r0, [r5, #0]
 80040f4:	6128      	str	r0, [r5, #16]
 80040f6:	b920      	cbnz	r0, 8004102 <_svfiprintf_r+0x2e>
 80040f8:	230c      	movs	r3, #12
 80040fa:	603b      	str	r3, [r7, #0]
 80040fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004100:	e0d0      	b.n	80042a4 <_svfiprintf_r+0x1d0>
 8004102:	2340      	movs	r3, #64	; 0x40
 8004104:	616b      	str	r3, [r5, #20]
 8004106:	2300      	movs	r3, #0
 8004108:	9309      	str	r3, [sp, #36]	; 0x24
 800410a:	2320      	movs	r3, #32
 800410c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004110:	f8cd 800c 	str.w	r8, [sp, #12]
 8004114:	2330      	movs	r3, #48	; 0x30
 8004116:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80042bc <_svfiprintf_r+0x1e8>
 800411a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800411e:	f04f 0901 	mov.w	r9, #1
 8004122:	4623      	mov	r3, r4
 8004124:	469a      	mov	sl, r3
 8004126:	f813 2b01 	ldrb.w	r2, [r3], #1
 800412a:	b10a      	cbz	r2, 8004130 <_svfiprintf_r+0x5c>
 800412c:	2a25      	cmp	r2, #37	; 0x25
 800412e:	d1f9      	bne.n	8004124 <_svfiprintf_r+0x50>
 8004130:	ebba 0b04 	subs.w	fp, sl, r4
 8004134:	d00b      	beq.n	800414e <_svfiprintf_r+0x7a>
 8004136:	465b      	mov	r3, fp
 8004138:	4622      	mov	r2, r4
 800413a:	4629      	mov	r1, r5
 800413c:	4638      	mov	r0, r7
 800413e:	f7ff ff6f 	bl	8004020 <__ssputs_r>
 8004142:	3001      	adds	r0, #1
 8004144:	f000 80a9 	beq.w	800429a <_svfiprintf_r+0x1c6>
 8004148:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800414a:	445a      	add	r2, fp
 800414c:	9209      	str	r2, [sp, #36]	; 0x24
 800414e:	f89a 3000 	ldrb.w	r3, [sl]
 8004152:	2b00      	cmp	r3, #0
 8004154:	f000 80a1 	beq.w	800429a <_svfiprintf_r+0x1c6>
 8004158:	2300      	movs	r3, #0
 800415a:	f04f 32ff 	mov.w	r2, #4294967295
 800415e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004162:	f10a 0a01 	add.w	sl, sl, #1
 8004166:	9304      	str	r3, [sp, #16]
 8004168:	9307      	str	r3, [sp, #28]
 800416a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800416e:	931a      	str	r3, [sp, #104]	; 0x68
 8004170:	4654      	mov	r4, sl
 8004172:	2205      	movs	r2, #5
 8004174:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004178:	4850      	ldr	r0, [pc, #320]	; (80042bc <_svfiprintf_r+0x1e8>)
 800417a:	f7fc f809 	bl	8000190 <memchr>
 800417e:	9a04      	ldr	r2, [sp, #16]
 8004180:	b9d8      	cbnz	r0, 80041ba <_svfiprintf_r+0xe6>
 8004182:	06d0      	lsls	r0, r2, #27
 8004184:	bf44      	itt	mi
 8004186:	2320      	movmi	r3, #32
 8004188:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800418c:	0711      	lsls	r1, r2, #28
 800418e:	bf44      	itt	mi
 8004190:	232b      	movmi	r3, #43	; 0x2b
 8004192:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004196:	f89a 3000 	ldrb.w	r3, [sl]
 800419a:	2b2a      	cmp	r3, #42	; 0x2a
 800419c:	d015      	beq.n	80041ca <_svfiprintf_r+0xf6>
 800419e:	9a07      	ldr	r2, [sp, #28]
 80041a0:	4654      	mov	r4, sl
 80041a2:	2000      	movs	r0, #0
 80041a4:	f04f 0c0a 	mov.w	ip, #10
 80041a8:	4621      	mov	r1, r4
 80041aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80041ae:	3b30      	subs	r3, #48	; 0x30
 80041b0:	2b09      	cmp	r3, #9
 80041b2:	d94d      	bls.n	8004250 <_svfiprintf_r+0x17c>
 80041b4:	b1b0      	cbz	r0, 80041e4 <_svfiprintf_r+0x110>
 80041b6:	9207      	str	r2, [sp, #28]
 80041b8:	e014      	b.n	80041e4 <_svfiprintf_r+0x110>
 80041ba:	eba0 0308 	sub.w	r3, r0, r8
 80041be:	fa09 f303 	lsl.w	r3, r9, r3
 80041c2:	4313      	orrs	r3, r2
 80041c4:	9304      	str	r3, [sp, #16]
 80041c6:	46a2      	mov	sl, r4
 80041c8:	e7d2      	b.n	8004170 <_svfiprintf_r+0x9c>
 80041ca:	9b03      	ldr	r3, [sp, #12]
 80041cc:	1d19      	adds	r1, r3, #4
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	9103      	str	r1, [sp, #12]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	bfbb      	ittet	lt
 80041d6:	425b      	neglt	r3, r3
 80041d8:	f042 0202 	orrlt.w	r2, r2, #2
 80041dc:	9307      	strge	r3, [sp, #28]
 80041de:	9307      	strlt	r3, [sp, #28]
 80041e0:	bfb8      	it	lt
 80041e2:	9204      	strlt	r2, [sp, #16]
 80041e4:	7823      	ldrb	r3, [r4, #0]
 80041e6:	2b2e      	cmp	r3, #46	; 0x2e
 80041e8:	d10c      	bne.n	8004204 <_svfiprintf_r+0x130>
 80041ea:	7863      	ldrb	r3, [r4, #1]
 80041ec:	2b2a      	cmp	r3, #42	; 0x2a
 80041ee:	d134      	bne.n	800425a <_svfiprintf_r+0x186>
 80041f0:	9b03      	ldr	r3, [sp, #12]
 80041f2:	1d1a      	adds	r2, r3, #4
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	9203      	str	r2, [sp, #12]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	bfb8      	it	lt
 80041fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8004200:	3402      	adds	r4, #2
 8004202:	9305      	str	r3, [sp, #20]
 8004204:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80042c0 <_svfiprintf_r+0x1ec>
 8004208:	7821      	ldrb	r1, [r4, #0]
 800420a:	2203      	movs	r2, #3
 800420c:	4650      	mov	r0, sl
 800420e:	f7fb ffbf 	bl	8000190 <memchr>
 8004212:	b138      	cbz	r0, 8004224 <_svfiprintf_r+0x150>
 8004214:	9b04      	ldr	r3, [sp, #16]
 8004216:	eba0 000a 	sub.w	r0, r0, sl
 800421a:	2240      	movs	r2, #64	; 0x40
 800421c:	4082      	lsls	r2, r0
 800421e:	4313      	orrs	r3, r2
 8004220:	3401      	adds	r4, #1
 8004222:	9304      	str	r3, [sp, #16]
 8004224:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004228:	4826      	ldr	r0, [pc, #152]	; (80042c4 <_svfiprintf_r+0x1f0>)
 800422a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800422e:	2206      	movs	r2, #6
 8004230:	f7fb ffae 	bl	8000190 <memchr>
 8004234:	2800      	cmp	r0, #0
 8004236:	d038      	beq.n	80042aa <_svfiprintf_r+0x1d6>
 8004238:	4b23      	ldr	r3, [pc, #140]	; (80042c8 <_svfiprintf_r+0x1f4>)
 800423a:	bb1b      	cbnz	r3, 8004284 <_svfiprintf_r+0x1b0>
 800423c:	9b03      	ldr	r3, [sp, #12]
 800423e:	3307      	adds	r3, #7
 8004240:	f023 0307 	bic.w	r3, r3, #7
 8004244:	3308      	adds	r3, #8
 8004246:	9303      	str	r3, [sp, #12]
 8004248:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800424a:	4433      	add	r3, r6
 800424c:	9309      	str	r3, [sp, #36]	; 0x24
 800424e:	e768      	b.n	8004122 <_svfiprintf_r+0x4e>
 8004250:	fb0c 3202 	mla	r2, ip, r2, r3
 8004254:	460c      	mov	r4, r1
 8004256:	2001      	movs	r0, #1
 8004258:	e7a6      	b.n	80041a8 <_svfiprintf_r+0xd4>
 800425a:	2300      	movs	r3, #0
 800425c:	3401      	adds	r4, #1
 800425e:	9305      	str	r3, [sp, #20]
 8004260:	4619      	mov	r1, r3
 8004262:	f04f 0c0a 	mov.w	ip, #10
 8004266:	4620      	mov	r0, r4
 8004268:	f810 2b01 	ldrb.w	r2, [r0], #1
 800426c:	3a30      	subs	r2, #48	; 0x30
 800426e:	2a09      	cmp	r2, #9
 8004270:	d903      	bls.n	800427a <_svfiprintf_r+0x1a6>
 8004272:	2b00      	cmp	r3, #0
 8004274:	d0c6      	beq.n	8004204 <_svfiprintf_r+0x130>
 8004276:	9105      	str	r1, [sp, #20]
 8004278:	e7c4      	b.n	8004204 <_svfiprintf_r+0x130>
 800427a:	fb0c 2101 	mla	r1, ip, r1, r2
 800427e:	4604      	mov	r4, r0
 8004280:	2301      	movs	r3, #1
 8004282:	e7f0      	b.n	8004266 <_svfiprintf_r+0x192>
 8004284:	ab03      	add	r3, sp, #12
 8004286:	9300      	str	r3, [sp, #0]
 8004288:	462a      	mov	r2, r5
 800428a:	4b10      	ldr	r3, [pc, #64]	; (80042cc <_svfiprintf_r+0x1f8>)
 800428c:	a904      	add	r1, sp, #16
 800428e:	4638      	mov	r0, r7
 8004290:	f3af 8000 	nop.w
 8004294:	1c42      	adds	r2, r0, #1
 8004296:	4606      	mov	r6, r0
 8004298:	d1d6      	bne.n	8004248 <_svfiprintf_r+0x174>
 800429a:	89ab      	ldrh	r3, [r5, #12]
 800429c:	065b      	lsls	r3, r3, #25
 800429e:	f53f af2d 	bmi.w	80040fc <_svfiprintf_r+0x28>
 80042a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80042a4:	b01d      	add	sp, #116	; 0x74
 80042a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042aa:	ab03      	add	r3, sp, #12
 80042ac:	9300      	str	r3, [sp, #0]
 80042ae:	462a      	mov	r2, r5
 80042b0:	4b06      	ldr	r3, [pc, #24]	; (80042cc <_svfiprintf_r+0x1f8>)
 80042b2:	a904      	add	r1, sp, #16
 80042b4:	4638      	mov	r0, r7
 80042b6:	f000 f879 	bl	80043ac <_printf_i>
 80042ba:	e7eb      	b.n	8004294 <_svfiprintf_r+0x1c0>
 80042bc:	080047ec 	.word	0x080047ec
 80042c0:	080047f2 	.word	0x080047f2
 80042c4:	080047f6 	.word	0x080047f6
 80042c8:	00000000 	.word	0x00000000
 80042cc:	08004021 	.word	0x08004021

080042d0 <_printf_common>:
 80042d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042d4:	4616      	mov	r6, r2
 80042d6:	4699      	mov	r9, r3
 80042d8:	688a      	ldr	r2, [r1, #8]
 80042da:	690b      	ldr	r3, [r1, #16]
 80042dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80042e0:	4293      	cmp	r3, r2
 80042e2:	bfb8      	it	lt
 80042e4:	4613      	movlt	r3, r2
 80042e6:	6033      	str	r3, [r6, #0]
 80042e8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80042ec:	4607      	mov	r7, r0
 80042ee:	460c      	mov	r4, r1
 80042f0:	b10a      	cbz	r2, 80042f6 <_printf_common+0x26>
 80042f2:	3301      	adds	r3, #1
 80042f4:	6033      	str	r3, [r6, #0]
 80042f6:	6823      	ldr	r3, [r4, #0]
 80042f8:	0699      	lsls	r1, r3, #26
 80042fa:	bf42      	ittt	mi
 80042fc:	6833      	ldrmi	r3, [r6, #0]
 80042fe:	3302      	addmi	r3, #2
 8004300:	6033      	strmi	r3, [r6, #0]
 8004302:	6825      	ldr	r5, [r4, #0]
 8004304:	f015 0506 	ands.w	r5, r5, #6
 8004308:	d106      	bne.n	8004318 <_printf_common+0x48>
 800430a:	f104 0a19 	add.w	sl, r4, #25
 800430e:	68e3      	ldr	r3, [r4, #12]
 8004310:	6832      	ldr	r2, [r6, #0]
 8004312:	1a9b      	subs	r3, r3, r2
 8004314:	42ab      	cmp	r3, r5
 8004316:	dc26      	bgt.n	8004366 <_printf_common+0x96>
 8004318:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800431c:	1e13      	subs	r3, r2, #0
 800431e:	6822      	ldr	r2, [r4, #0]
 8004320:	bf18      	it	ne
 8004322:	2301      	movne	r3, #1
 8004324:	0692      	lsls	r2, r2, #26
 8004326:	d42b      	bmi.n	8004380 <_printf_common+0xb0>
 8004328:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800432c:	4649      	mov	r1, r9
 800432e:	4638      	mov	r0, r7
 8004330:	47c0      	blx	r8
 8004332:	3001      	adds	r0, #1
 8004334:	d01e      	beq.n	8004374 <_printf_common+0xa4>
 8004336:	6823      	ldr	r3, [r4, #0]
 8004338:	6922      	ldr	r2, [r4, #16]
 800433a:	f003 0306 	and.w	r3, r3, #6
 800433e:	2b04      	cmp	r3, #4
 8004340:	bf02      	ittt	eq
 8004342:	68e5      	ldreq	r5, [r4, #12]
 8004344:	6833      	ldreq	r3, [r6, #0]
 8004346:	1aed      	subeq	r5, r5, r3
 8004348:	68a3      	ldr	r3, [r4, #8]
 800434a:	bf0c      	ite	eq
 800434c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004350:	2500      	movne	r5, #0
 8004352:	4293      	cmp	r3, r2
 8004354:	bfc4      	itt	gt
 8004356:	1a9b      	subgt	r3, r3, r2
 8004358:	18ed      	addgt	r5, r5, r3
 800435a:	2600      	movs	r6, #0
 800435c:	341a      	adds	r4, #26
 800435e:	42b5      	cmp	r5, r6
 8004360:	d11a      	bne.n	8004398 <_printf_common+0xc8>
 8004362:	2000      	movs	r0, #0
 8004364:	e008      	b.n	8004378 <_printf_common+0xa8>
 8004366:	2301      	movs	r3, #1
 8004368:	4652      	mov	r2, sl
 800436a:	4649      	mov	r1, r9
 800436c:	4638      	mov	r0, r7
 800436e:	47c0      	blx	r8
 8004370:	3001      	adds	r0, #1
 8004372:	d103      	bne.n	800437c <_printf_common+0xac>
 8004374:	f04f 30ff 	mov.w	r0, #4294967295
 8004378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800437c:	3501      	adds	r5, #1
 800437e:	e7c6      	b.n	800430e <_printf_common+0x3e>
 8004380:	18e1      	adds	r1, r4, r3
 8004382:	1c5a      	adds	r2, r3, #1
 8004384:	2030      	movs	r0, #48	; 0x30
 8004386:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800438a:	4422      	add	r2, r4
 800438c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004390:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004394:	3302      	adds	r3, #2
 8004396:	e7c7      	b.n	8004328 <_printf_common+0x58>
 8004398:	2301      	movs	r3, #1
 800439a:	4622      	mov	r2, r4
 800439c:	4649      	mov	r1, r9
 800439e:	4638      	mov	r0, r7
 80043a0:	47c0      	blx	r8
 80043a2:	3001      	adds	r0, #1
 80043a4:	d0e6      	beq.n	8004374 <_printf_common+0xa4>
 80043a6:	3601      	adds	r6, #1
 80043a8:	e7d9      	b.n	800435e <_printf_common+0x8e>
	...

080043ac <_printf_i>:
 80043ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80043b0:	7e0f      	ldrb	r7, [r1, #24]
 80043b2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80043b4:	2f78      	cmp	r7, #120	; 0x78
 80043b6:	4691      	mov	r9, r2
 80043b8:	4680      	mov	r8, r0
 80043ba:	460c      	mov	r4, r1
 80043bc:	469a      	mov	sl, r3
 80043be:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80043c2:	d807      	bhi.n	80043d4 <_printf_i+0x28>
 80043c4:	2f62      	cmp	r7, #98	; 0x62
 80043c6:	d80a      	bhi.n	80043de <_printf_i+0x32>
 80043c8:	2f00      	cmp	r7, #0
 80043ca:	f000 80d4 	beq.w	8004576 <_printf_i+0x1ca>
 80043ce:	2f58      	cmp	r7, #88	; 0x58
 80043d0:	f000 80c0 	beq.w	8004554 <_printf_i+0x1a8>
 80043d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80043d8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80043dc:	e03a      	b.n	8004454 <_printf_i+0xa8>
 80043de:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80043e2:	2b15      	cmp	r3, #21
 80043e4:	d8f6      	bhi.n	80043d4 <_printf_i+0x28>
 80043e6:	a101      	add	r1, pc, #4	; (adr r1, 80043ec <_printf_i+0x40>)
 80043e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80043ec:	08004445 	.word	0x08004445
 80043f0:	08004459 	.word	0x08004459
 80043f4:	080043d5 	.word	0x080043d5
 80043f8:	080043d5 	.word	0x080043d5
 80043fc:	080043d5 	.word	0x080043d5
 8004400:	080043d5 	.word	0x080043d5
 8004404:	08004459 	.word	0x08004459
 8004408:	080043d5 	.word	0x080043d5
 800440c:	080043d5 	.word	0x080043d5
 8004410:	080043d5 	.word	0x080043d5
 8004414:	080043d5 	.word	0x080043d5
 8004418:	0800455d 	.word	0x0800455d
 800441c:	08004485 	.word	0x08004485
 8004420:	08004517 	.word	0x08004517
 8004424:	080043d5 	.word	0x080043d5
 8004428:	080043d5 	.word	0x080043d5
 800442c:	0800457f 	.word	0x0800457f
 8004430:	080043d5 	.word	0x080043d5
 8004434:	08004485 	.word	0x08004485
 8004438:	080043d5 	.word	0x080043d5
 800443c:	080043d5 	.word	0x080043d5
 8004440:	0800451f 	.word	0x0800451f
 8004444:	682b      	ldr	r3, [r5, #0]
 8004446:	1d1a      	adds	r2, r3, #4
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	602a      	str	r2, [r5, #0]
 800444c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004450:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004454:	2301      	movs	r3, #1
 8004456:	e09f      	b.n	8004598 <_printf_i+0x1ec>
 8004458:	6820      	ldr	r0, [r4, #0]
 800445a:	682b      	ldr	r3, [r5, #0]
 800445c:	0607      	lsls	r7, r0, #24
 800445e:	f103 0104 	add.w	r1, r3, #4
 8004462:	6029      	str	r1, [r5, #0]
 8004464:	d501      	bpl.n	800446a <_printf_i+0xbe>
 8004466:	681e      	ldr	r6, [r3, #0]
 8004468:	e003      	b.n	8004472 <_printf_i+0xc6>
 800446a:	0646      	lsls	r6, r0, #25
 800446c:	d5fb      	bpl.n	8004466 <_printf_i+0xba>
 800446e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004472:	2e00      	cmp	r6, #0
 8004474:	da03      	bge.n	800447e <_printf_i+0xd2>
 8004476:	232d      	movs	r3, #45	; 0x2d
 8004478:	4276      	negs	r6, r6
 800447a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800447e:	485a      	ldr	r0, [pc, #360]	; (80045e8 <_printf_i+0x23c>)
 8004480:	230a      	movs	r3, #10
 8004482:	e012      	b.n	80044aa <_printf_i+0xfe>
 8004484:	682b      	ldr	r3, [r5, #0]
 8004486:	6820      	ldr	r0, [r4, #0]
 8004488:	1d19      	adds	r1, r3, #4
 800448a:	6029      	str	r1, [r5, #0]
 800448c:	0605      	lsls	r5, r0, #24
 800448e:	d501      	bpl.n	8004494 <_printf_i+0xe8>
 8004490:	681e      	ldr	r6, [r3, #0]
 8004492:	e002      	b.n	800449a <_printf_i+0xee>
 8004494:	0641      	lsls	r1, r0, #25
 8004496:	d5fb      	bpl.n	8004490 <_printf_i+0xe4>
 8004498:	881e      	ldrh	r6, [r3, #0]
 800449a:	4853      	ldr	r0, [pc, #332]	; (80045e8 <_printf_i+0x23c>)
 800449c:	2f6f      	cmp	r7, #111	; 0x6f
 800449e:	bf0c      	ite	eq
 80044a0:	2308      	moveq	r3, #8
 80044a2:	230a      	movne	r3, #10
 80044a4:	2100      	movs	r1, #0
 80044a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80044aa:	6865      	ldr	r5, [r4, #4]
 80044ac:	60a5      	str	r5, [r4, #8]
 80044ae:	2d00      	cmp	r5, #0
 80044b0:	bfa2      	ittt	ge
 80044b2:	6821      	ldrge	r1, [r4, #0]
 80044b4:	f021 0104 	bicge.w	r1, r1, #4
 80044b8:	6021      	strge	r1, [r4, #0]
 80044ba:	b90e      	cbnz	r6, 80044c0 <_printf_i+0x114>
 80044bc:	2d00      	cmp	r5, #0
 80044be:	d04b      	beq.n	8004558 <_printf_i+0x1ac>
 80044c0:	4615      	mov	r5, r2
 80044c2:	fbb6 f1f3 	udiv	r1, r6, r3
 80044c6:	fb03 6711 	mls	r7, r3, r1, r6
 80044ca:	5dc7      	ldrb	r7, [r0, r7]
 80044cc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80044d0:	4637      	mov	r7, r6
 80044d2:	42bb      	cmp	r3, r7
 80044d4:	460e      	mov	r6, r1
 80044d6:	d9f4      	bls.n	80044c2 <_printf_i+0x116>
 80044d8:	2b08      	cmp	r3, #8
 80044da:	d10b      	bne.n	80044f4 <_printf_i+0x148>
 80044dc:	6823      	ldr	r3, [r4, #0]
 80044de:	07de      	lsls	r6, r3, #31
 80044e0:	d508      	bpl.n	80044f4 <_printf_i+0x148>
 80044e2:	6923      	ldr	r3, [r4, #16]
 80044e4:	6861      	ldr	r1, [r4, #4]
 80044e6:	4299      	cmp	r1, r3
 80044e8:	bfde      	ittt	le
 80044ea:	2330      	movle	r3, #48	; 0x30
 80044ec:	f805 3c01 	strble.w	r3, [r5, #-1]
 80044f0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80044f4:	1b52      	subs	r2, r2, r5
 80044f6:	6122      	str	r2, [r4, #16]
 80044f8:	f8cd a000 	str.w	sl, [sp]
 80044fc:	464b      	mov	r3, r9
 80044fe:	aa03      	add	r2, sp, #12
 8004500:	4621      	mov	r1, r4
 8004502:	4640      	mov	r0, r8
 8004504:	f7ff fee4 	bl	80042d0 <_printf_common>
 8004508:	3001      	adds	r0, #1
 800450a:	d14a      	bne.n	80045a2 <_printf_i+0x1f6>
 800450c:	f04f 30ff 	mov.w	r0, #4294967295
 8004510:	b004      	add	sp, #16
 8004512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004516:	6823      	ldr	r3, [r4, #0]
 8004518:	f043 0320 	orr.w	r3, r3, #32
 800451c:	6023      	str	r3, [r4, #0]
 800451e:	4833      	ldr	r0, [pc, #204]	; (80045ec <_printf_i+0x240>)
 8004520:	2778      	movs	r7, #120	; 0x78
 8004522:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004526:	6823      	ldr	r3, [r4, #0]
 8004528:	6829      	ldr	r1, [r5, #0]
 800452a:	061f      	lsls	r7, r3, #24
 800452c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004530:	d402      	bmi.n	8004538 <_printf_i+0x18c>
 8004532:	065f      	lsls	r7, r3, #25
 8004534:	bf48      	it	mi
 8004536:	b2b6      	uxthmi	r6, r6
 8004538:	07df      	lsls	r7, r3, #31
 800453a:	bf48      	it	mi
 800453c:	f043 0320 	orrmi.w	r3, r3, #32
 8004540:	6029      	str	r1, [r5, #0]
 8004542:	bf48      	it	mi
 8004544:	6023      	strmi	r3, [r4, #0]
 8004546:	b91e      	cbnz	r6, 8004550 <_printf_i+0x1a4>
 8004548:	6823      	ldr	r3, [r4, #0]
 800454a:	f023 0320 	bic.w	r3, r3, #32
 800454e:	6023      	str	r3, [r4, #0]
 8004550:	2310      	movs	r3, #16
 8004552:	e7a7      	b.n	80044a4 <_printf_i+0xf8>
 8004554:	4824      	ldr	r0, [pc, #144]	; (80045e8 <_printf_i+0x23c>)
 8004556:	e7e4      	b.n	8004522 <_printf_i+0x176>
 8004558:	4615      	mov	r5, r2
 800455a:	e7bd      	b.n	80044d8 <_printf_i+0x12c>
 800455c:	682b      	ldr	r3, [r5, #0]
 800455e:	6826      	ldr	r6, [r4, #0]
 8004560:	6961      	ldr	r1, [r4, #20]
 8004562:	1d18      	adds	r0, r3, #4
 8004564:	6028      	str	r0, [r5, #0]
 8004566:	0635      	lsls	r5, r6, #24
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	d501      	bpl.n	8004570 <_printf_i+0x1c4>
 800456c:	6019      	str	r1, [r3, #0]
 800456e:	e002      	b.n	8004576 <_printf_i+0x1ca>
 8004570:	0670      	lsls	r0, r6, #25
 8004572:	d5fb      	bpl.n	800456c <_printf_i+0x1c0>
 8004574:	8019      	strh	r1, [r3, #0]
 8004576:	2300      	movs	r3, #0
 8004578:	6123      	str	r3, [r4, #16]
 800457a:	4615      	mov	r5, r2
 800457c:	e7bc      	b.n	80044f8 <_printf_i+0x14c>
 800457e:	682b      	ldr	r3, [r5, #0]
 8004580:	1d1a      	adds	r2, r3, #4
 8004582:	602a      	str	r2, [r5, #0]
 8004584:	681d      	ldr	r5, [r3, #0]
 8004586:	6862      	ldr	r2, [r4, #4]
 8004588:	2100      	movs	r1, #0
 800458a:	4628      	mov	r0, r5
 800458c:	f7fb fe00 	bl	8000190 <memchr>
 8004590:	b108      	cbz	r0, 8004596 <_printf_i+0x1ea>
 8004592:	1b40      	subs	r0, r0, r5
 8004594:	6060      	str	r0, [r4, #4]
 8004596:	6863      	ldr	r3, [r4, #4]
 8004598:	6123      	str	r3, [r4, #16]
 800459a:	2300      	movs	r3, #0
 800459c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045a0:	e7aa      	b.n	80044f8 <_printf_i+0x14c>
 80045a2:	6923      	ldr	r3, [r4, #16]
 80045a4:	462a      	mov	r2, r5
 80045a6:	4649      	mov	r1, r9
 80045a8:	4640      	mov	r0, r8
 80045aa:	47d0      	blx	sl
 80045ac:	3001      	adds	r0, #1
 80045ae:	d0ad      	beq.n	800450c <_printf_i+0x160>
 80045b0:	6823      	ldr	r3, [r4, #0]
 80045b2:	079b      	lsls	r3, r3, #30
 80045b4:	d413      	bmi.n	80045de <_printf_i+0x232>
 80045b6:	68e0      	ldr	r0, [r4, #12]
 80045b8:	9b03      	ldr	r3, [sp, #12]
 80045ba:	4298      	cmp	r0, r3
 80045bc:	bfb8      	it	lt
 80045be:	4618      	movlt	r0, r3
 80045c0:	e7a6      	b.n	8004510 <_printf_i+0x164>
 80045c2:	2301      	movs	r3, #1
 80045c4:	4632      	mov	r2, r6
 80045c6:	4649      	mov	r1, r9
 80045c8:	4640      	mov	r0, r8
 80045ca:	47d0      	blx	sl
 80045cc:	3001      	adds	r0, #1
 80045ce:	d09d      	beq.n	800450c <_printf_i+0x160>
 80045d0:	3501      	adds	r5, #1
 80045d2:	68e3      	ldr	r3, [r4, #12]
 80045d4:	9903      	ldr	r1, [sp, #12]
 80045d6:	1a5b      	subs	r3, r3, r1
 80045d8:	42ab      	cmp	r3, r5
 80045da:	dcf2      	bgt.n	80045c2 <_printf_i+0x216>
 80045dc:	e7eb      	b.n	80045b6 <_printf_i+0x20a>
 80045de:	2500      	movs	r5, #0
 80045e0:	f104 0619 	add.w	r6, r4, #25
 80045e4:	e7f5      	b.n	80045d2 <_printf_i+0x226>
 80045e6:	bf00      	nop
 80045e8:	080047fd 	.word	0x080047fd
 80045ec:	0800480e 	.word	0x0800480e

080045f0 <memmove>:
 80045f0:	4288      	cmp	r0, r1
 80045f2:	b510      	push	{r4, lr}
 80045f4:	eb01 0402 	add.w	r4, r1, r2
 80045f8:	d902      	bls.n	8004600 <memmove+0x10>
 80045fa:	4284      	cmp	r4, r0
 80045fc:	4623      	mov	r3, r4
 80045fe:	d807      	bhi.n	8004610 <memmove+0x20>
 8004600:	1e43      	subs	r3, r0, #1
 8004602:	42a1      	cmp	r1, r4
 8004604:	d008      	beq.n	8004618 <memmove+0x28>
 8004606:	f811 2b01 	ldrb.w	r2, [r1], #1
 800460a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800460e:	e7f8      	b.n	8004602 <memmove+0x12>
 8004610:	4402      	add	r2, r0
 8004612:	4601      	mov	r1, r0
 8004614:	428a      	cmp	r2, r1
 8004616:	d100      	bne.n	800461a <memmove+0x2a>
 8004618:	bd10      	pop	{r4, pc}
 800461a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800461e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004622:	e7f7      	b.n	8004614 <memmove+0x24>

08004624 <_sbrk_r>:
 8004624:	b538      	push	{r3, r4, r5, lr}
 8004626:	4d06      	ldr	r5, [pc, #24]	; (8004640 <_sbrk_r+0x1c>)
 8004628:	2300      	movs	r3, #0
 800462a:	4604      	mov	r4, r0
 800462c:	4608      	mov	r0, r1
 800462e:	602b      	str	r3, [r5, #0]
 8004630:	f7fc fa6a 	bl	8000b08 <_sbrk>
 8004634:	1c43      	adds	r3, r0, #1
 8004636:	d102      	bne.n	800463e <_sbrk_r+0x1a>
 8004638:	682b      	ldr	r3, [r5, #0]
 800463a:	b103      	cbz	r3, 800463e <_sbrk_r+0x1a>
 800463c:	6023      	str	r3, [r4, #0]
 800463e:	bd38      	pop	{r3, r4, r5, pc}
 8004640:	20000318 	.word	0x20000318

08004644 <memcpy>:
 8004644:	440a      	add	r2, r1
 8004646:	4291      	cmp	r1, r2
 8004648:	f100 33ff 	add.w	r3, r0, #4294967295
 800464c:	d100      	bne.n	8004650 <memcpy+0xc>
 800464e:	4770      	bx	lr
 8004650:	b510      	push	{r4, lr}
 8004652:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004656:	f803 4f01 	strb.w	r4, [r3, #1]!
 800465a:	4291      	cmp	r1, r2
 800465c:	d1f9      	bne.n	8004652 <memcpy+0xe>
 800465e:	bd10      	pop	{r4, pc}

08004660 <_realloc_r>:
 8004660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004664:	4680      	mov	r8, r0
 8004666:	4614      	mov	r4, r2
 8004668:	460e      	mov	r6, r1
 800466a:	b921      	cbnz	r1, 8004676 <_realloc_r+0x16>
 800466c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004670:	4611      	mov	r1, r2
 8004672:	f7ff bc49 	b.w	8003f08 <_malloc_r>
 8004676:	b92a      	cbnz	r2, 8004684 <_realloc_r+0x24>
 8004678:	f7ff fbdc 	bl	8003e34 <_free_r>
 800467c:	4625      	mov	r5, r4
 800467e:	4628      	mov	r0, r5
 8004680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004684:	f000 f81b 	bl	80046be <_malloc_usable_size_r>
 8004688:	4284      	cmp	r4, r0
 800468a:	4607      	mov	r7, r0
 800468c:	d802      	bhi.n	8004694 <_realloc_r+0x34>
 800468e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004692:	d812      	bhi.n	80046ba <_realloc_r+0x5a>
 8004694:	4621      	mov	r1, r4
 8004696:	4640      	mov	r0, r8
 8004698:	f7ff fc36 	bl	8003f08 <_malloc_r>
 800469c:	4605      	mov	r5, r0
 800469e:	2800      	cmp	r0, #0
 80046a0:	d0ed      	beq.n	800467e <_realloc_r+0x1e>
 80046a2:	42bc      	cmp	r4, r7
 80046a4:	4622      	mov	r2, r4
 80046a6:	4631      	mov	r1, r6
 80046a8:	bf28      	it	cs
 80046aa:	463a      	movcs	r2, r7
 80046ac:	f7ff ffca 	bl	8004644 <memcpy>
 80046b0:	4631      	mov	r1, r6
 80046b2:	4640      	mov	r0, r8
 80046b4:	f7ff fbbe 	bl	8003e34 <_free_r>
 80046b8:	e7e1      	b.n	800467e <_realloc_r+0x1e>
 80046ba:	4635      	mov	r5, r6
 80046bc:	e7df      	b.n	800467e <_realloc_r+0x1e>

080046be <_malloc_usable_size_r>:
 80046be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80046c2:	1f18      	subs	r0, r3, #4
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	bfbc      	itt	lt
 80046c8:	580b      	ldrlt	r3, [r1, r0]
 80046ca:	18c0      	addlt	r0, r0, r3
 80046cc:	4770      	bx	lr
	...

080046d0 <_init>:
 80046d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046d2:	bf00      	nop
 80046d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046d6:	bc08      	pop	{r3}
 80046d8:	469e      	mov	lr, r3
 80046da:	4770      	bx	lr

080046dc <_fini>:
 80046dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046de:	bf00      	nop
 80046e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046e2:	bc08      	pop	{r3}
 80046e4:	469e      	mov	lr, r3
 80046e6:	4770      	bx	lr
