`timescale 1ns / 1ps

module and_gate(
    input a, b,
    output y
    );
    
    assign y = a & b;
endmodule
