// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/25/2025 23:53:27"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module or_gate (
	i_first_word,
	i_second_word,
	i_reg_array,
	o_word);
input 	[67:0] i_first_word;
input 	[33:0] i_second_word;
input 	[135:0] i_reg_array;
output 	[135:0] o_word;

// Design Ports Information
// o_word[0]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[1]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[2]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[3]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[4]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[5]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[6]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[7]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[8]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[9]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[10]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[11]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[12]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[13]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[14]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[15]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[16]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[17]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[18]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[19]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[20]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[21]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[22]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[23]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[24]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[25]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[26]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[27]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[28]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[29]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[30]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[31]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[32]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[33]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[34]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[35]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[36]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[37]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[38]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[39]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[40]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[41]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[42]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[43]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[44]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[45]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[46]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[47]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[48]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[49]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[50]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[51]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[52]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[53]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[54]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[55]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[56]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[57]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[58]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[59]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[60]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[61]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[62]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[63]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[64]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[65]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[66]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[67]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[68]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[69]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[70]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[71]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[72]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[73]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[74]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[75]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[76]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[77]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[78]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[79]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[80]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[81]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[82]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[83]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[84]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[85]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[86]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[87]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[88]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[89]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[90]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[91]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[92]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[93]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[94]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[95]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[96]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[97]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[98]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[99]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[100]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[101]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[102]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[103]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[104]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[105]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[106]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[107]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[108]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[109]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[110]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[111]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[112]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[113]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[114]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[115]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[116]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[117]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[118]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[119]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[120]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[121]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[122]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[123]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[124]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[125]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[126]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[127]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[128]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[129]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[130]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[131]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[132]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[133]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[134]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// o_word[135]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// i_first_word[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[0]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[1]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[1]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[2]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[2]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[3]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[3]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[4]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[4]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[5]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[5]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[6]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[6]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[7]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[8]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[8]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[9]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[9]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[10]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[10]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[11]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[11]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[12]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[12]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[13]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[13]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[14]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[14]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[15]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[15]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[16]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[16]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[17]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[17]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[18]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[18]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[19]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[19]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[20]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[20]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[21]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[21]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[22]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[22]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[23]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[23]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[24]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[24]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[25]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[25]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[26]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[26]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[27]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[27]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[28]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[28]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[29]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[29]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[30]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[30]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[31]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[31]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[32]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[32]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[33]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[33]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[34]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[0]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[34]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[35]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[1]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[35]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[36]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[2]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[36]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[37]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[3]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[37]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[38]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[4]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[38]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[39]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[5]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[39]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[40]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[6]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[40]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[41]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[41]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[42]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[8]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[42]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[43]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[9]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[43]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[44]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[10]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[44]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[45]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[11]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[45]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[46]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[12]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[46]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[47]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[13]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[47]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[48]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[14]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[48]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[49]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[15]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[49]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[50]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[16]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[50]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[51]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[17]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[51]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[52]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[18]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[52]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[53]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[19]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[53]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[54]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[20]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[54]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[55]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[21]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[55]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[56]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[22]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[56]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[57]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[23]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[57]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[58]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[24]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[58]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[59]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[25]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[59]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[60]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[26]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[60]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[61]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[27]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[61]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[62]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[28]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[62]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[63]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[29]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[63]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[64]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[30]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[64]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[65]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[31]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[65]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[66]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[32]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[66]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_first_word[67]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_second_word[33]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[67]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[68]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[69]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[70]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[71]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[72]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[73]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[74]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[75]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[76]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[77]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[78]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[79]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[80]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[81]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[82]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[83]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[84]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[85]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[86]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[87]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[88]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[89]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[90]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[91]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[92]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[93]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[94]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[95]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[96]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[97]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[98]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[99]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[100]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[101]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[102]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[103]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[104]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[105]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[106]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[107]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[108]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[109]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[110]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[111]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[112]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[113]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[114]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[115]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[116]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[117]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[118]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[119]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[120]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[121]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[122]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[123]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[124]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[125]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[126]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[127]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[128]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[129]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[130]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[131]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[132]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[133]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[134]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_reg_array[135]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("or_gate_v_fast.sdo");
// synopsys translate_on

wire \o_word~0_combout ;
wire \o_word~1_combout ;
wire \o_word~2_combout ;
wire \o_word~3_combout ;
wire \o_word~4_combout ;
wire \o_word~5_combout ;
wire \o_word~6_combout ;
wire \o_word~7_combout ;
wire \o_word~8_combout ;
wire \o_word~9_combout ;
wire \o_word~10_combout ;
wire \o_word~11_combout ;
wire \o_word~12_combout ;
wire \o_word~13_combout ;
wire \o_word~14_combout ;
wire \o_word~15_combout ;
wire \o_word~16_combout ;
wire \o_word~17_combout ;
wire \o_word~18_combout ;
wire \o_word~19_combout ;
wire \o_word~20_combout ;
wire \o_word~21_combout ;
wire \o_word~22_combout ;
wire \o_word~23_combout ;
wire \o_word~24_combout ;
wire \o_word~25_combout ;
wire \o_word~26_combout ;
wire \o_word~27_combout ;
wire \o_word~28_combout ;
wire \o_word~29_combout ;
wire \o_word~30_combout ;
wire \o_word~31_combout ;
wire \o_word~32_combout ;
wire \o_word~33_combout ;
wire \o_word~34_combout ;
wire \o_word~35_combout ;
wire \o_word~36_combout ;
wire \o_word~37_combout ;
wire \o_word~38_combout ;
wire \o_word~39_combout ;
wire \o_word~40_combout ;
wire \o_word~41_combout ;
wire \o_word~42_combout ;
wire \o_word~43_combout ;
wire \o_word~44_combout ;
wire \o_word~45_combout ;
wire \o_word~46_combout ;
wire \o_word~47_combout ;
wire \o_word~48_combout ;
wire \o_word~49_combout ;
wire \o_word~50_combout ;
wire \o_word~51_combout ;
wire \o_word~52_combout ;
wire \o_word~53_combout ;
wire \o_word~54_combout ;
wire \o_word~55_combout ;
wire \o_word~56_combout ;
wire \o_word~57_combout ;
wire \o_word~58_combout ;
wire \o_word~59_combout ;
wire \o_word~60_combout ;
wire \o_word~61_combout ;
wire \o_word~62_combout ;
wire \o_word~63_combout ;
wire \o_word~64_combout ;
wire \o_word~65_combout ;
wire \o_word~66_combout ;
wire \o_word~67_combout ;
wire [33:0] \i_second_word~combout ;
wire [135:0] \i_reg_array~combout ;
wire [67:0] \i_first_word~combout ;


// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[0]));
// synopsys translate_off
defparam \i_first_word[0]~I .input_async_reset = "none";
defparam \i_first_word[0]~I .input_power_up = "low";
defparam \i_first_word[0]~I .input_register_mode = "none";
defparam \i_first_word[0]~I .input_sync_reset = "none";
defparam \i_first_word[0]~I .oe_async_reset = "none";
defparam \i_first_word[0]~I .oe_power_up = "low";
defparam \i_first_word[0]~I .oe_register_mode = "none";
defparam \i_first_word[0]~I .oe_sync_reset = "none";
defparam \i_first_word[0]~I .operation_mode = "input";
defparam \i_first_word[0]~I .output_async_reset = "none";
defparam \i_first_word[0]~I .output_power_up = "low";
defparam \i_first_word[0]~I .output_register_mode = "none";
defparam \i_first_word[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[0]));
// synopsys translate_off
defparam \i_reg_array[0]~I .input_async_reset = "none";
defparam \i_reg_array[0]~I .input_power_up = "low";
defparam \i_reg_array[0]~I .input_register_mode = "none";
defparam \i_reg_array[0]~I .input_sync_reset = "none";
defparam \i_reg_array[0]~I .oe_async_reset = "none";
defparam \i_reg_array[0]~I .oe_power_up = "low";
defparam \i_reg_array[0]~I .oe_register_mode = "none";
defparam \i_reg_array[0]~I .oe_sync_reset = "none";
defparam \i_reg_array[0]~I .operation_mode = "input";
defparam \i_reg_array[0]~I .output_async_reset = "none";
defparam \i_reg_array[0]~I .output_power_up = "low";
defparam \i_reg_array[0]~I .output_register_mode = "none";
defparam \i_reg_array[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N0
cycloneii_lcell_comb \o_word~0 (
// Equation(s):
// \o_word~0_combout  = (\i_first_word~combout [0]) # (\i_reg_array~combout [0])

	.dataa(vcc),
	.datab(\i_first_word~combout [0]),
	.datac(vcc),
	.datad(\i_reg_array~combout [0]),
	.cin(gnd),
	.combout(\o_word~0_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~0 .lut_mask = 16'hFFCC;
defparam \o_word~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[1]));
// synopsys translate_off
defparam \i_first_word[1]~I .input_async_reset = "none";
defparam \i_first_word[1]~I .input_power_up = "low";
defparam \i_first_word[1]~I .input_register_mode = "none";
defparam \i_first_word[1]~I .input_sync_reset = "none";
defparam \i_first_word[1]~I .oe_async_reset = "none";
defparam \i_first_word[1]~I .oe_power_up = "low";
defparam \i_first_word[1]~I .oe_register_mode = "none";
defparam \i_first_word[1]~I .oe_sync_reset = "none";
defparam \i_first_word[1]~I .operation_mode = "input";
defparam \i_first_word[1]~I .output_async_reset = "none";
defparam \i_first_word[1]~I .output_power_up = "low";
defparam \i_first_word[1]~I .output_register_mode = "none";
defparam \i_first_word[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[1]));
// synopsys translate_off
defparam \i_reg_array[1]~I .input_async_reset = "none";
defparam \i_reg_array[1]~I .input_power_up = "low";
defparam \i_reg_array[1]~I .input_register_mode = "none";
defparam \i_reg_array[1]~I .input_sync_reset = "none";
defparam \i_reg_array[1]~I .oe_async_reset = "none";
defparam \i_reg_array[1]~I .oe_power_up = "low";
defparam \i_reg_array[1]~I .oe_register_mode = "none";
defparam \i_reg_array[1]~I .oe_sync_reset = "none";
defparam \i_reg_array[1]~I .operation_mode = "input";
defparam \i_reg_array[1]~I .output_async_reset = "none";
defparam \i_reg_array[1]~I .output_power_up = "low";
defparam \i_reg_array[1]~I .output_register_mode = "none";
defparam \i_reg_array[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneii_lcell_comb \o_word~1 (
// Equation(s):
// \o_word~1_combout  = (\i_first_word~combout [1]) # (\i_reg_array~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\i_first_word~combout [1]),
	.datad(\i_reg_array~combout [1]),
	.cin(gnd),
	.combout(\o_word~1_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~1 .lut_mask = 16'hFFF0;
defparam \o_word~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[2]));
// synopsys translate_off
defparam \i_first_word[2]~I .input_async_reset = "none";
defparam \i_first_word[2]~I .input_power_up = "low";
defparam \i_first_word[2]~I .input_register_mode = "none";
defparam \i_first_word[2]~I .input_sync_reset = "none";
defparam \i_first_word[2]~I .oe_async_reset = "none";
defparam \i_first_word[2]~I .oe_power_up = "low";
defparam \i_first_word[2]~I .oe_register_mode = "none";
defparam \i_first_word[2]~I .oe_sync_reset = "none";
defparam \i_first_word[2]~I .operation_mode = "input";
defparam \i_first_word[2]~I .output_async_reset = "none";
defparam \i_first_word[2]~I .output_power_up = "low";
defparam \i_first_word[2]~I .output_register_mode = "none";
defparam \i_first_word[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[2]));
// synopsys translate_off
defparam \i_reg_array[2]~I .input_async_reset = "none";
defparam \i_reg_array[2]~I .input_power_up = "low";
defparam \i_reg_array[2]~I .input_register_mode = "none";
defparam \i_reg_array[2]~I .input_sync_reset = "none";
defparam \i_reg_array[2]~I .oe_async_reset = "none";
defparam \i_reg_array[2]~I .oe_power_up = "low";
defparam \i_reg_array[2]~I .oe_register_mode = "none";
defparam \i_reg_array[2]~I .oe_sync_reset = "none";
defparam \i_reg_array[2]~I .operation_mode = "input";
defparam \i_reg_array[2]~I .output_async_reset = "none";
defparam \i_reg_array[2]~I .output_power_up = "low";
defparam \i_reg_array[2]~I .output_register_mode = "none";
defparam \i_reg_array[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N0
cycloneii_lcell_comb \o_word~2 (
// Equation(s):
// \o_word~2_combout  = (\i_first_word~combout [2]) # (\i_reg_array~combout [2])

	.dataa(\i_first_word~combout [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_reg_array~combout [2]),
	.cin(gnd),
	.combout(\o_word~2_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~2 .lut_mask = 16'hFFAA;
defparam \o_word~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[3]));
// synopsys translate_off
defparam \i_first_word[3]~I .input_async_reset = "none";
defparam \i_first_word[3]~I .input_power_up = "low";
defparam \i_first_word[3]~I .input_register_mode = "none";
defparam \i_first_word[3]~I .input_sync_reset = "none";
defparam \i_first_word[3]~I .oe_async_reset = "none";
defparam \i_first_word[3]~I .oe_power_up = "low";
defparam \i_first_word[3]~I .oe_register_mode = "none";
defparam \i_first_word[3]~I .oe_sync_reset = "none";
defparam \i_first_word[3]~I .operation_mode = "input";
defparam \i_first_word[3]~I .output_async_reset = "none";
defparam \i_first_word[3]~I .output_power_up = "low";
defparam \i_first_word[3]~I .output_register_mode = "none";
defparam \i_first_word[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[3]));
// synopsys translate_off
defparam \i_reg_array[3]~I .input_async_reset = "none";
defparam \i_reg_array[3]~I .input_power_up = "low";
defparam \i_reg_array[3]~I .input_register_mode = "none";
defparam \i_reg_array[3]~I .input_sync_reset = "none";
defparam \i_reg_array[3]~I .oe_async_reset = "none";
defparam \i_reg_array[3]~I .oe_power_up = "low";
defparam \i_reg_array[3]~I .oe_register_mode = "none";
defparam \i_reg_array[3]~I .oe_sync_reset = "none";
defparam \i_reg_array[3]~I .operation_mode = "input";
defparam \i_reg_array[3]~I .output_async_reset = "none";
defparam \i_reg_array[3]~I .output_power_up = "low";
defparam \i_reg_array[3]~I .output_register_mode = "none";
defparam \i_reg_array[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N0
cycloneii_lcell_comb \o_word~3 (
// Equation(s):
// \o_word~3_combout  = (\i_first_word~combout [3]) # (\i_reg_array~combout [3])

	.dataa(\i_first_word~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_reg_array~combout [3]),
	.cin(gnd),
	.combout(\o_word~3_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~3 .lut_mask = 16'hFFAA;
defparam \o_word~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[4]));
// synopsys translate_off
defparam \i_first_word[4]~I .input_async_reset = "none";
defparam \i_first_word[4]~I .input_power_up = "low";
defparam \i_first_word[4]~I .input_register_mode = "none";
defparam \i_first_word[4]~I .input_sync_reset = "none";
defparam \i_first_word[4]~I .oe_async_reset = "none";
defparam \i_first_word[4]~I .oe_power_up = "low";
defparam \i_first_word[4]~I .oe_register_mode = "none";
defparam \i_first_word[4]~I .oe_sync_reset = "none";
defparam \i_first_word[4]~I .operation_mode = "input";
defparam \i_first_word[4]~I .output_async_reset = "none";
defparam \i_first_word[4]~I .output_power_up = "low";
defparam \i_first_word[4]~I .output_register_mode = "none";
defparam \i_first_word[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[4]));
// synopsys translate_off
defparam \i_reg_array[4]~I .input_async_reset = "none";
defparam \i_reg_array[4]~I .input_power_up = "low";
defparam \i_reg_array[4]~I .input_register_mode = "none";
defparam \i_reg_array[4]~I .input_sync_reset = "none";
defparam \i_reg_array[4]~I .oe_async_reset = "none";
defparam \i_reg_array[4]~I .oe_power_up = "low";
defparam \i_reg_array[4]~I .oe_register_mode = "none";
defparam \i_reg_array[4]~I .oe_sync_reset = "none";
defparam \i_reg_array[4]~I .operation_mode = "input";
defparam \i_reg_array[4]~I .output_async_reset = "none";
defparam \i_reg_array[4]~I .output_power_up = "low";
defparam \i_reg_array[4]~I .output_register_mode = "none";
defparam \i_reg_array[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N0
cycloneii_lcell_comb \o_word~4 (
// Equation(s):
// \o_word~4_combout  = (\i_first_word~combout [4]) # (\i_reg_array~combout [4])

	.dataa(\i_first_word~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_reg_array~combout [4]),
	.cin(gnd),
	.combout(\o_word~4_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~4 .lut_mask = 16'hFFAA;
defparam \o_word~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[5]));
// synopsys translate_off
defparam \i_first_word[5]~I .input_async_reset = "none";
defparam \i_first_word[5]~I .input_power_up = "low";
defparam \i_first_word[5]~I .input_register_mode = "none";
defparam \i_first_word[5]~I .input_sync_reset = "none";
defparam \i_first_word[5]~I .oe_async_reset = "none";
defparam \i_first_word[5]~I .oe_power_up = "low";
defparam \i_first_word[5]~I .oe_register_mode = "none";
defparam \i_first_word[5]~I .oe_sync_reset = "none";
defparam \i_first_word[5]~I .operation_mode = "input";
defparam \i_first_word[5]~I .output_async_reset = "none";
defparam \i_first_word[5]~I .output_power_up = "low";
defparam \i_first_word[5]~I .output_register_mode = "none";
defparam \i_first_word[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[5]));
// synopsys translate_off
defparam \i_reg_array[5]~I .input_async_reset = "none";
defparam \i_reg_array[5]~I .input_power_up = "low";
defparam \i_reg_array[5]~I .input_register_mode = "none";
defparam \i_reg_array[5]~I .input_sync_reset = "none";
defparam \i_reg_array[5]~I .oe_async_reset = "none";
defparam \i_reg_array[5]~I .oe_power_up = "low";
defparam \i_reg_array[5]~I .oe_register_mode = "none";
defparam \i_reg_array[5]~I .oe_sync_reset = "none";
defparam \i_reg_array[5]~I .operation_mode = "input";
defparam \i_reg_array[5]~I .output_async_reset = "none";
defparam \i_reg_array[5]~I .output_power_up = "low";
defparam \i_reg_array[5]~I .output_register_mode = "none";
defparam \i_reg_array[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y1_N16
cycloneii_lcell_comb \o_word~5 (
// Equation(s):
// \o_word~5_combout  = (\i_first_word~combout [5]) # (\i_reg_array~combout [5])

	.dataa(vcc),
	.datab(\i_first_word~combout [5]),
	.datac(\i_reg_array~combout [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\o_word~5_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~5 .lut_mask = 16'hFCFC;
defparam \o_word~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[6]));
// synopsys translate_off
defparam \i_first_word[6]~I .input_async_reset = "none";
defparam \i_first_word[6]~I .input_power_up = "low";
defparam \i_first_word[6]~I .input_register_mode = "none";
defparam \i_first_word[6]~I .input_sync_reset = "none";
defparam \i_first_word[6]~I .oe_async_reset = "none";
defparam \i_first_word[6]~I .oe_power_up = "low";
defparam \i_first_word[6]~I .oe_register_mode = "none";
defparam \i_first_word[6]~I .oe_sync_reset = "none";
defparam \i_first_word[6]~I .operation_mode = "input";
defparam \i_first_word[6]~I .output_async_reset = "none";
defparam \i_first_word[6]~I .output_power_up = "low";
defparam \i_first_word[6]~I .output_register_mode = "none";
defparam \i_first_word[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[6]));
// synopsys translate_off
defparam \i_reg_array[6]~I .input_async_reset = "none";
defparam \i_reg_array[6]~I .input_power_up = "low";
defparam \i_reg_array[6]~I .input_register_mode = "none";
defparam \i_reg_array[6]~I .input_sync_reset = "none";
defparam \i_reg_array[6]~I .oe_async_reset = "none";
defparam \i_reg_array[6]~I .oe_power_up = "low";
defparam \i_reg_array[6]~I .oe_register_mode = "none";
defparam \i_reg_array[6]~I .oe_sync_reset = "none";
defparam \i_reg_array[6]~I .operation_mode = "input";
defparam \i_reg_array[6]~I .output_async_reset = "none";
defparam \i_reg_array[6]~I .output_power_up = "low";
defparam \i_reg_array[6]~I .output_register_mode = "none";
defparam \i_reg_array[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y17_N0
cycloneii_lcell_comb \o_word~6 (
// Equation(s):
// \o_word~6_combout  = (\i_first_word~combout [6]) # (\i_reg_array~combout [6])

	.dataa(\i_first_word~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_reg_array~combout [6]),
	.cin(gnd),
	.combout(\o_word~6_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~6 .lut_mask = 16'hFFAA;
defparam \o_word~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[7]));
// synopsys translate_off
defparam \i_first_word[7]~I .input_async_reset = "none";
defparam \i_first_word[7]~I .input_power_up = "low";
defparam \i_first_word[7]~I .input_register_mode = "none";
defparam \i_first_word[7]~I .input_sync_reset = "none";
defparam \i_first_word[7]~I .oe_async_reset = "none";
defparam \i_first_word[7]~I .oe_power_up = "low";
defparam \i_first_word[7]~I .oe_register_mode = "none";
defparam \i_first_word[7]~I .oe_sync_reset = "none";
defparam \i_first_word[7]~I .operation_mode = "input";
defparam \i_first_word[7]~I .output_async_reset = "none";
defparam \i_first_word[7]~I .output_power_up = "low";
defparam \i_first_word[7]~I .output_register_mode = "none";
defparam \i_first_word[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[7]));
// synopsys translate_off
defparam \i_reg_array[7]~I .input_async_reset = "none";
defparam \i_reg_array[7]~I .input_power_up = "low";
defparam \i_reg_array[7]~I .input_register_mode = "none";
defparam \i_reg_array[7]~I .input_sync_reset = "none";
defparam \i_reg_array[7]~I .oe_async_reset = "none";
defparam \i_reg_array[7]~I .oe_power_up = "low";
defparam \i_reg_array[7]~I .oe_register_mode = "none";
defparam \i_reg_array[7]~I .oe_sync_reset = "none";
defparam \i_reg_array[7]~I .operation_mode = "input";
defparam \i_reg_array[7]~I .output_async_reset = "none";
defparam \i_reg_array[7]~I .output_power_up = "low";
defparam \i_reg_array[7]~I .output_register_mode = "none";
defparam \i_reg_array[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N0
cycloneii_lcell_comb \o_word~7 (
// Equation(s):
// \o_word~7_combout  = (\i_first_word~combout [7]) # (\i_reg_array~combout [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\i_first_word~combout [7]),
	.datad(\i_reg_array~combout [7]),
	.cin(gnd),
	.combout(\o_word~7_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~7 .lut_mask = 16'hFFF0;
defparam \o_word~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[8]));
// synopsys translate_off
defparam \i_first_word[8]~I .input_async_reset = "none";
defparam \i_first_word[8]~I .input_power_up = "low";
defparam \i_first_word[8]~I .input_register_mode = "none";
defparam \i_first_word[8]~I .input_sync_reset = "none";
defparam \i_first_word[8]~I .oe_async_reset = "none";
defparam \i_first_word[8]~I .oe_power_up = "low";
defparam \i_first_word[8]~I .oe_register_mode = "none";
defparam \i_first_word[8]~I .oe_sync_reset = "none";
defparam \i_first_word[8]~I .operation_mode = "input";
defparam \i_first_word[8]~I .output_async_reset = "none";
defparam \i_first_word[8]~I .output_power_up = "low";
defparam \i_first_word[8]~I .output_register_mode = "none";
defparam \i_first_word[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[8]));
// synopsys translate_off
defparam \i_reg_array[8]~I .input_async_reset = "none";
defparam \i_reg_array[8]~I .input_power_up = "low";
defparam \i_reg_array[8]~I .input_register_mode = "none";
defparam \i_reg_array[8]~I .input_sync_reset = "none";
defparam \i_reg_array[8]~I .oe_async_reset = "none";
defparam \i_reg_array[8]~I .oe_power_up = "low";
defparam \i_reg_array[8]~I .oe_register_mode = "none";
defparam \i_reg_array[8]~I .oe_sync_reset = "none";
defparam \i_reg_array[8]~I .operation_mode = "input";
defparam \i_reg_array[8]~I .output_async_reset = "none";
defparam \i_reg_array[8]~I .output_power_up = "low";
defparam \i_reg_array[8]~I .output_register_mode = "none";
defparam \i_reg_array[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N0
cycloneii_lcell_comb \o_word~8 (
// Equation(s):
// \o_word~8_combout  = (\i_first_word~combout [8]) # (\i_reg_array~combout [8])

	.dataa(vcc),
	.datab(\i_first_word~combout [8]),
	.datac(vcc),
	.datad(\i_reg_array~combout [8]),
	.cin(gnd),
	.combout(\o_word~8_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~8 .lut_mask = 16'hFFCC;
defparam \o_word~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[9]));
// synopsys translate_off
defparam \i_reg_array[9]~I .input_async_reset = "none";
defparam \i_reg_array[9]~I .input_power_up = "low";
defparam \i_reg_array[9]~I .input_register_mode = "none";
defparam \i_reg_array[9]~I .input_sync_reset = "none";
defparam \i_reg_array[9]~I .oe_async_reset = "none";
defparam \i_reg_array[9]~I .oe_power_up = "low";
defparam \i_reg_array[9]~I .oe_register_mode = "none";
defparam \i_reg_array[9]~I .oe_sync_reset = "none";
defparam \i_reg_array[9]~I .operation_mode = "input";
defparam \i_reg_array[9]~I .output_async_reset = "none";
defparam \i_reg_array[9]~I .output_power_up = "low";
defparam \i_reg_array[9]~I .output_register_mode = "none";
defparam \i_reg_array[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[9]));
// synopsys translate_off
defparam \i_first_word[9]~I .input_async_reset = "none";
defparam \i_first_word[9]~I .input_power_up = "low";
defparam \i_first_word[9]~I .input_register_mode = "none";
defparam \i_first_word[9]~I .input_sync_reset = "none";
defparam \i_first_word[9]~I .oe_async_reset = "none";
defparam \i_first_word[9]~I .oe_power_up = "low";
defparam \i_first_word[9]~I .oe_register_mode = "none";
defparam \i_first_word[9]~I .oe_sync_reset = "none";
defparam \i_first_word[9]~I .operation_mode = "input";
defparam \i_first_word[9]~I .output_async_reset = "none";
defparam \i_first_word[9]~I .output_power_up = "low";
defparam \i_first_word[9]~I .output_register_mode = "none";
defparam \i_first_word[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y10_N0
cycloneii_lcell_comb \o_word~9 (
// Equation(s):
// \o_word~9_combout  = (\i_reg_array~combout [9]) # (\i_first_word~combout [9])

	.dataa(\i_reg_array~combout [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_first_word~combout [9]),
	.cin(gnd),
	.combout(\o_word~9_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~9 .lut_mask = 16'hFFAA;
defparam \o_word~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[10]));
// synopsys translate_off
defparam \i_first_word[10]~I .input_async_reset = "none";
defparam \i_first_word[10]~I .input_power_up = "low";
defparam \i_first_word[10]~I .input_register_mode = "none";
defparam \i_first_word[10]~I .input_sync_reset = "none";
defparam \i_first_word[10]~I .oe_async_reset = "none";
defparam \i_first_word[10]~I .oe_power_up = "low";
defparam \i_first_word[10]~I .oe_register_mode = "none";
defparam \i_first_word[10]~I .oe_sync_reset = "none";
defparam \i_first_word[10]~I .operation_mode = "input";
defparam \i_first_word[10]~I .output_async_reset = "none";
defparam \i_first_word[10]~I .output_power_up = "low";
defparam \i_first_word[10]~I .output_register_mode = "none";
defparam \i_first_word[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[10]));
// synopsys translate_off
defparam \i_reg_array[10]~I .input_async_reset = "none";
defparam \i_reg_array[10]~I .input_power_up = "low";
defparam \i_reg_array[10]~I .input_register_mode = "none";
defparam \i_reg_array[10]~I .input_sync_reset = "none";
defparam \i_reg_array[10]~I .oe_async_reset = "none";
defparam \i_reg_array[10]~I .oe_power_up = "low";
defparam \i_reg_array[10]~I .oe_register_mode = "none";
defparam \i_reg_array[10]~I .oe_sync_reset = "none";
defparam \i_reg_array[10]~I .operation_mode = "input";
defparam \i_reg_array[10]~I .output_async_reset = "none";
defparam \i_reg_array[10]~I .output_power_up = "low";
defparam \i_reg_array[10]~I .output_register_mode = "none";
defparam \i_reg_array[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N0
cycloneii_lcell_comb \o_word~10 (
// Equation(s):
// \o_word~10_combout  = (\i_first_word~combout [10]) # (\i_reg_array~combout [10])

	.dataa(\i_first_word~combout [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_reg_array~combout [10]),
	.cin(gnd),
	.combout(\o_word~10_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~10 .lut_mask = 16'hFFAA;
defparam \o_word~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[11]));
// synopsys translate_off
defparam \i_reg_array[11]~I .input_async_reset = "none";
defparam \i_reg_array[11]~I .input_power_up = "low";
defparam \i_reg_array[11]~I .input_register_mode = "none";
defparam \i_reg_array[11]~I .input_sync_reset = "none";
defparam \i_reg_array[11]~I .oe_async_reset = "none";
defparam \i_reg_array[11]~I .oe_power_up = "low";
defparam \i_reg_array[11]~I .oe_register_mode = "none";
defparam \i_reg_array[11]~I .oe_sync_reset = "none";
defparam \i_reg_array[11]~I .operation_mode = "input";
defparam \i_reg_array[11]~I .output_async_reset = "none";
defparam \i_reg_array[11]~I .output_power_up = "low";
defparam \i_reg_array[11]~I .output_register_mode = "none";
defparam \i_reg_array[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[11]));
// synopsys translate_off
defparam \i_first_word[11]~I .input_async_reset = "none";
defparam \i_first_word[11]~I .input_power_up = "low";
defparam \i_first_word[11]~I .input_register_mode = "none";
defparam \i_first_word[11]~I .input_sync_reset = "none";
defparam \i_first_word[11]~I .oe_async_reset = "none";
defparam \i_first_word[11]~I .oe_power_up = "low";
defparam \i_first_word[11]~I .oe_register_mode = "none";
defparam \i_first_word[11]~I .oe_sync_reset = "none";
defparam \i_first_word[11]~I .operation_mode = "input";
defparam \i_first_word[11]~I .output_async_reset = "none";
defparam \i_first_word[11]~I .output_power_up = "low";
defparam \i_first_word[11]~I .output_register_mode = "none";
defparam \i_first_word[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y1_N16
cycloneii_lcell_comb \o_word~11 (
// Equation(s):
// \o_word~11_combout  = (\i_reg_array~combout [11]) # (\i_first_word~combout [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\i_reg_array~combout [11]),
	.datad(\i_first_word~combout [11]),
	.cin(gnd),
	.combout(\o_word~11_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~11 .lut_mask = 16'hFFF0;
defparam \o_word~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[12]));
// synopsys translate_off
defparam \i_reg_array[12]~I .input_async_reset = "none";
defparam \i_reg_array[12]~I .input_power_up = "low";
defparam \i_reg_array[12]~I .input_register_mode = "none";
defparam \i_reg_array[12]~I .input_sync_reset = "none";
defparam \i_reg_array[12]~I .oe_async_reset = "none";
defparam \i_reg_array[12]~I .oe_power_up = "low";
defparam \i_reg_array[12]~I .oe_register_mode = "none";
defparam \i_reg_array[12]~I .oe_sync_reset = "none";
defparam \i_reg_array[12]~I .operation_mode = "input";
defparam \i_reg_array[12]~I .output_async_reset = "none";
defparam \i_reg_array[12]~I .output_power_up = "low";
defparam \i_reg_array[12]~I .output_register_mode = "none";
defparam \i_reg_array[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[12]));
// synopsys translate_off
defparam \i_first_word[12]~I .input_async_reset = "none";
defparam \i_first_word[12]~I .input_power_up = "low";
defparam \i_first_word[12]~I .input_register_mode = "none";
defparam \i_first_word[12]~I .input_sync_reset = "none";
defparam \i_first_word[12]~I .oe_async_reset = "none";
defparam \i_first_word[12]~I .oe_power_up = "low";
defparam \i_first_word[12]~I .oe_register_mode = "none";
defparam \i_first_word[12]~I .oe_sync_reset = "none";
defparam \i_first_word[12]~I .operation_mode = "input";
defparam \i_first_word[12]~I .output_async_reset = "none";
defparam \i_first_word[12]~I .output_power_up = "low";
defparam \i_first_word[12]~I .output_register_mode = "none";
defparam \i_first_word[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N16
cycloneii_lcell_comb \o_word~12 (
// Equation(s):
// \o_word~12_combout  = (\i_reg_array~combout [12]) # (\i_first_word~combout [12])

	.dataa(vcc),
	.datab(\i_reg_array~combout [12]),
	.datac(vcc),
	.datad(\i_first_word~combout [12]),
	.cin(gnd),
	.combout(\o_word~12_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~12 .lut_mask = 16'hFFCC;
defparam \o_word~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[13]));
// synopsys translate_off
defparam \i_reg_array[13]~I .input_async_reset = "none";
defparam \i_reg_array[13]~I .input_power_up = "low";
defparam \i_reg_array[13]~I .input_register_mode = "none";
defparam \i_reg_array[13]~I .input_sync_reset = "none";
defparam \i_reg_array[13]~I .oe_async_reset = "none";
defparam \i_reg_array[13]~I .oe_power_up = "low";
defparam \i_reg_array[13]~I .oe_register_mode = "none";
defparam \i_reg_array[13]~I .oe_sync_reset = "none";
defparam \i_reg_array[13]~I .operation_mode = "input";
defparam \i_reg_array[13]~I .output_async_reset = "none";
defparam \i_reg_array[13]~I .output_power_up = "low";
defparam \i_reg_array[13]~I .output_register_mode = "none";
defparam \i_reg_array[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[13]));
// synopsys translate_off
defparam \i_first_word[13]~I .input_async_reset = "none";
defparam \i_first_word[13]~I .input_power_up = "low";
defparam \i_first_word[13]~I .input_register_mode = "none";
defparam \i_first_word[13]~I .input_sync_reset = "none";
defparam \i_first_word[13]~I .oe_async_reset = "none";
defparam \i_first_word[13]~I .oe_power_up = "low";
defparam \i_first_word[13]~I .oe_register_mode = "none";
defparam \i_first_word[13]~I .oe_sync_reset = "none";
defparam \i_first_word[13]~I .operation_mode = "input";
defparam \i_first_word[13]~I .output_async_reset = "none";
defparam \i_first_word[13]~I .output_power_up = "low";
defparam \i_first_word[13]~I .output_register_mode = "none";
defparam \i_first_word[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N0
cycloneii_lcell_comb \o_word~13 (
// Equation(s):
// \o_word~13_combout  = (\i_reg_array~combout [13]) # (\i_first_word~combout [13])

	.dataa(vcc),
	.datab(\i_reg_array~combout [13]),
	.datac(vcc),
	.datad(\i_first_word~combout [13]),
	.cin(gnd),
	.combout(\o_word~13_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~13 .lut_mask = 16'hFFCC;
defparam \o_word~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[14]));
// synopsys translate_off
defparam \i_reg_array[14]~I .input_async_reset = "none";
defparam \i_reg_array[14]~I .input_power_up = "low";
defparam \i_reg_array[14]~I .input_register_mode = "none";
defparam \i_reg_array[14]~I .input_sync_reset = "none";
defparam \i_reg_array[14]~I .oe_async_reset = "none";
defparam \i_reg_array[14]~I .oe_power_up = "low";
defparam \i_reg_array[14]~I .oe_register_mode = "none";
defparam \i_reg_array[14]~I .oe_sync_reset = "none";
defparam \i_reg_array[14]~I .operation_mode = "input";
defparam \i_reg_array[14]~I .output_async_reset = "none";
defparam \i_reg_array[14]~I .output_power_up = "low";
defparam \i_reg_array[14]~I .output_register_mode = "none";
defparam \i_reg_array[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[14]));
// synopsys translate_off
defparam \i_first_word[14]~I .input_async_reset = "none";
defparam \i_first_word[14]~I .input_power_up = "low";
defparam \i_first_word[14]~I .input_register_mode = "none";
defparam \i_first_word[14]~I .input_sync_reset = "none";
defparam \i_first_word[14]~I .oe_async_reset = "none";
defparam \i_first_word[14]~I .oe_power_up = "low";
defparam \i_first_word[14]~I .oe_register_mode = "none";
defparam \i_first_word[14]~I .oe_sync_reset = "none";
defparam \i_first_word[14]~I .operation_mode = "input";
defparam \i_first_word[14]~I .output_async_reset = "none";
defparam \i_first_word[14]~I .output_power_up = "low";
defparam \i_first_word[14]~I .output_register_mode = "none";
defparam \i_first_word[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y1_N0
cycloneii_lcell_comb \o_word~14 (
// Equation(s):
// \o_word~14_combout  = (\i_reg_array~combout [14]) # (\i_first_word~combout [14])

	.dataa(vcc),
	.datab(\i_reg_array~combout [14]),
	.datac(\i_first_word~combout [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\o_word~14_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~14 .lut_mask = 16'hFCFC;
defparam \o_word~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[15]));
// synopsys translate_off
defparam \i_first_word[15]~I .input_async_reset = "none";
defparam \i_first_word[15]~I .input_power_up = "low";
defparam \i_first_word[15]~I .input_register_mode = "none";
defparam \i_first_word[15]~I .input_sync_reset = "none";
defparam \i_first_word[15]~I .oe_async_reset = "none";
defparam \i_first_word[15]~I .oe_power_up = "low";
defparam \i_first_word[15]~I .oe_register_mode = "none";
defparam \i_first_word[15]~I .oe_sync_reset = "none";
defparam \i_first_word[15]~I .operation_mode = "input";
defparam \i_first_word[15]~I .output_async_reset = "none";
defparam \i_first_word[15]~I .output_power_up = "low";
defparam \i_first_word[15]~I .output_register_mode = "none";
defparam \i_first_word[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[15]));
// synopsys translate_off
defparam \i_reg_array[15]~I .input_async_reset = "none";
defparam \i_reg_array[15]~I .input_power_up = "low";
defparam \i_reg_array[15]~I .input_register_mode = "none";
defparam \i_reg_array[15]~I .input_sync_reset = "none";
defparam \i_reg_array[15]~I .oe_async_reset = "none";
defparam \i_reg_array[15]~I .oe_power_up = "low";
defparam \i_reg_array[15]~I .oe_register_mode = "none";
defparam \i_reg_array[15]~I .oe_sync_reset = "none";
defparam \i_reg_array[15]~I .operation_mode = "input";
defparam \i_reg_array[15]~I .output_async_reset = "none";
defparam \i_reg_array[15]~I .output_power_up = "low";
defparam \i_reg_array[15]~I .output_register_mode = "none";
defparam \i_reg_array[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y12_N0
cycloneii_lcell_comb \o_word~15 (
// Equation(s):
// \o_word~15_combout  = (\i_first_word~combout [15]) # (\i_reg_array~combout [15])

	.dataa(\i_first_word~combout [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_reg_array~combout [15]),
	.cin(gnd),
	.combout(\o_word~15_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~15 .lut_mask = 16'hFFAA;
defparam \o_word~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[16]));
// synopsys translate_off
defparam \i_reg_array[16]~I .input_async_reset = "none";
defparam \i_reg_array[16]~I .input_power_up = "low";
defparam \i_reg_array[16]~I .input_register_mode = "none";
defparam \i_reg_array[16]~I .input_sync_reset = "none";
defparam \i_reg_array[16]~I .oe_async_reset = "none";
defparam \i_reg_array[16]~I .oe_power_up = "low";
defparam \i_reg_array[16]~I .oe_register_mode = "none";
defparam \i_reg_array[16]~I .oe_sync_reset = "none";
defparam \i_reg_array[16]~I .operation_mode = "input";
defparam \i_reg_array[16]~I .output_async_reset = "none";
defparam \i_reg_array[16]~I .output_power_up = "low";
defparam \i_reg_array[16]~I .output_register_mode = "none";
defparam \i_reg_array[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[16]));
// synopsys translate_off
defparam \i_first_word[16]~I .input_async_reset = "none";
defparam \i_first_word[16]~I .input_power_up = "low";
defparam \i_first_word[16]~I .input_register_mode = "none";
defparam \i_first_word[16]~I .input_sync_reset = "none";
defparam \i_first_word[16]~I .oe_async_reset = "none";
defparam \i_first_word[16]~I .oe_power_up = "low";
defparam \i_first_word[16]~I .oe_register_mode = "none";
defparam \i_first_word[16]~I .oe_sync_reset = "none";
defparam \i_first_word[16]~I .operation_mode = "input";
defparam \i_first_word[16]~I .output_async_reset = "none";
defparam \i_first_word[16]~I .output_power_up = "low";
defparam \i_first_word[16]~I .output_register_mode = "none";
defparam \i_first_word[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y35_N0
cycloneii_lcell_comb \o_word~16 (
// Equation(s):
// \o_word~16_combout  = (\i_reg_array~combout [16]) # (\i_first_word~combout [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\i_reg_array~combout [16]),
	.datad(\i_first_word~combout [16]),
	.cin(gnd),
	.combout(\o_word~16_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~16 .lut_mask = 16'hFFF0;
defparam \o_word~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[17]));
// synopsys translate_off
defparam \i_reg_array[17]~I .input_async_reset = "none";
defparam \i_reg_array[17]~I .input_power_up = "low";
defparam \i_reg_array[17]~I .input_register_mode = "none";
defparam \i_reg_array[17]~I .input_sync_reset = "none";
defparam \i_reg_array[17]~I .oe_async_reset = "none";
defparam \i_reg_array[17]~I .oe_power_up = "low";
defparam \i_reg_array[17]~I .oe_register_mode = "none";
defparam \i_reg_array[17]~I .oe_sync_reset = "none";
defparam \i_reg_array[17]~I .operation_mode = "input";
defparam \i_reg_array[17]~I .output_async_reset = "none";
defparam \i_reg_array[17]~I .output_power_up = "low";
defparam \i_reg_array[17]~I .output_register_mode = "none";
defparam \i_reg_array[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[17]));
// synopsys translate_off
defparam \i_first_word[17]~I .input_async_reset = "none";
defparam \i_first_word[17]~I .input_power_up = "low";
defparam \i_first_word[17]~I .input_register_mode = "none";
defparam \i_first_word[17]~I .input_sync_reset = "none";
defparam \i_first_word[17]~I .oe_async_reset = "none";
defparam \i_first_word[17]~I .oe_power_up = "low";
defparam \i_first_word[17]~I .oe_register_mode = "none";
defparam \i_first_word[17]~I .oe_sync_reset = "none";
defparam \i_first_word[17]~I .operation_mode = "input";
defparam \i_first_word[17]~I .output_async_reset = "none";
defparam \i_first_word[17]~I .output_power_up = "low";
defparam \i_first_word[17]~I .output_register_mode = "none";
defparam \i_first_word[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y35_N8
cycloneii_lcell_comb \o_word~17 (
// Equation(s):
// \o_word~17_combout  = (\i_reg_array~combout [17]) # (\i_first_word~combout [17])

	.dataa(vcc),
	.datab(vcc),
	.datac(\i_reg_array~combout [17]),
	.datad(\i_first_word~combout [17]),
	.cin(gnd),
	.combout(\o_word~17_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~17 .lut_mask = 16'hFFF0;
defparam \o_word~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[18]));
// synopsys translate_off
defparam \i_reg_array[18]~I .input_async_reset = "none";
defparam \i_reg_array[18]~I .input_power_up = "low";
defparam \i_reg_array[18]~I .input_register_mode = "none";
defparam \i_reg_array[18]~I .input_sync_reset = "none";
defparam \i_reg_array[18]~I .oe_async_reset = "none";
defparam \i_reg_array[18]~I .oe_power_up = "low";
defparam \i_reg_array[18]~I .oe_register_mode = "none";
defparam \i_reg_array[18]~I .oe_sync_reset = "none";
defparam \i_reg_array[18]~I .operation_mode = "input";
defparam \i_reg_array[18]~I .output_async_reset = "none";
defparam \i_reg_array[18]~I .output_power_up = "low";
defparam \i_reg_array[18]~I .output_register_mode = "none";
defparam \i_reg_array[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[18]));
// synopsys translate_off
defparam \i_first_word[18]~I .input_async_reset = "none";
defparam \i_first_word[18]~I .input_power_up = "low";
defparam \i_first_word[18]~I .input_register_mode = "none";
defparam \i_first_word[18]~I .input_sync_reset = "none";
defparam \i_first_word[18]~I .oe_async_reset = "none";
defparam \i_first_word[18]~I .oe_power_up = "low";
defparam \i_first_word[18]~I .oe_register_mode = "none";
defparam \i_first_word[18]~I .oe_sync_reset = "none";
defparam \i_first_word[18]~I .operation_mode = "input";
defparam \i_first_word[18]~I .output_async_reset = "none";
defparam \i_first_word[18]~I .output_power_up = "low";
defparam \i_first_word[18]~I .output_register_mode = "none";
defparam \i_first_word[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N16
cycloneii_lcell_comb \o_word~18 (
// Equation(s):
// \o_word~18_combout  = (\i_reg_array~combout [18]) # (\i_first_word~combout [18])

	.dataa(\i_reg_array~combout [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_first_word~combout [18]),
	.cin(gnd),
	.combout(\o_word~18_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~18 .lut_mask = 16'hFFAA;
defparam \o_word~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[19]));
// synopsys translate_off
defparam \i_first_word[19]~I .input_async_reset = "none";
defparam \i_first_word[19]~I .input_power_up = "low";
defparam \i_first_word[19]~I .input_register_mode = "none";
defparam \i_first_word[19]~I .input_sync_reset = "none";
defparam \i_first_word[19]~I .oe_async_reset = "none";
defparam \i_first_word[19]~I .oe_power_up = "low";
defparam \i_first_word[19]~I .oe_register_mode = "none";
defparam \i_first_word[19]~I .oe_sync_reset = "none";
defparam \i_first_word[19]~I .operation_mode = "input";
defparam \i_first_word[19]~I .output_async_reset = "none";
defparam \i_first_word[19]~I .output_power_up = "low";
defparam \i_first_word[19]~I .output_register_mode = "none";
defparam \i_first_word[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[19]));
// synopsys translate_off
defparam \i_reg_array[19]~I .input_async_reset = "none";
defparam \i_reg_array[19]~I .input_power_up = "low";
defparam \i_reg_array[19]~I .input_register_mode = "none";
defparam \i_reg_array[19]~I .input_sync_reset = "none";
defparam \i_reg_array[19]~I .oe_async_reset = "none";
defparam \i_reg_array[19]~I .oe_power_up = "low";
defparam \i_reg_array[19]~I .oe_register_mode = "none";
defparam \i_reg_array[19]~I .oe_sync_reset = "none";
defparam \i_reg_array[19]~I .operation_mode = "input";
defparam \i_reg_array[19]~I .output_async_reset = "none";
defparam \i_reg_array[19]~I .output_power_up = "low";
defparam \i_reg_array[19]~I .output_register_mode = "none";
defparam \i_reg_array[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N16
cycloneii_lcell_comb \o_word~19 (
// Equation(s):
// \o_word~19_combout  = (\i_first_word~combout [19]) # (\i_reg_array~combout [19])

	.dataa(\i_first_word~combout [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_reg_array~combout [19]),
	.cin(gnd),
	.combout(\o_word~19_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~19 .lut_mask = 16'hFFAA;
defparam \o_word~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[20]));
// synopsys translate_off
defparam \i_reg_array[20]~I .input_async_reset = "none";
defparam \i_reg_array[20]~I .input_power_up = "low";
defparam \i_reg_array[20]~I .input_register_mode = "none";
defparam \i_reg_array[20]~I .input_sync_reset = "none";
defparam \i_reg_array[20]~I .oe_async_reset = "none";
defparam \i_reg_array[20]~I .oe_power_up = "low";
defparam \i_reg_array[20]~I .oe_register_mode = "none";
defparam \i_reg_array[20]~I .oe_sync_reset = "none";
defparam \i_reg_array[20]~I .operation_mode = "input";
defparam \i_reg_array[20]~I .output_async_reset = "none";
defparam \i_reg_array[20]~I .output_power_up = "low";
defparam \i_reg_array[20]~I .output_register_mode = "none";
defparam \i_reg_array[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[20]));
// synopsys translate_off
defparam \i_first_word[20]~I .input_async_reset = "none";
defparam \i_first_word[20]~I .input_power_up = "low";
defparam \i_first_word[20]~I .input_register_mode = "none";
defparam \i_first_word[20]~I .input_sync_reset = "none";
defparam \i_first_word[20]~I .oe_async_reset = "none";
defparam \i_first_word[20]~I .oe_power_up = "low";
defparam \i_first_word[20]~I .oe_register_mode = "none";
defparam \i_first_word[20]~I .oe_sync_reset = "none";
defparam \i_first_word[20]~I .operation_mode = "input";
defparam \i_first_word[20]~I .output_async_reset = "none";
defparam \i_first_word[20]~I .output_power_up = "low";
defparam \i_first_word[20]~I .output_register_mode = "none";
defparam \i_first_word[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N0
cycloneii_lcell_comb \o_word~20 (
// Equation(s):
// \o_word~20_combout  = (\i_reg_array~combout [20]) # (\i_first_word~combout [20])

	.dataa(vcc),
	.datab(\i_reg_array~combout [20]),
	.datac(vcc),
	.datad(\i_first_word~combout [20]),
	.cin(gnd),
	.combout(\o_word~20_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~20 .lut_mask = 16'hFFCC;
defparam \o_word~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[21]));
// synopsys translate_off
defparam \i_reg_array[21]~I .input_async_reset = "none";
defparam \i_reg_array[21]~I .input_power_up = "low";
defparam \i_reg_array[21]~I .input_register_mode = "none";
defparam \i_reg_array[21]~I .input_sync_reset = "none";
defparam \i_reg_array[21]~I .oe_async_reset = "none";
defparam \i_reg_array[21]~I .oe_power_up = "low";
defparam \i_reg_array[21]~I .oe_register_mode = "none";
defparam \i_reg_array[21]~I .oe_sync_reset = "none";
defparam \i_reg_array[21]~I .operation_mode = "input";
defparam \i_reg_array[21]~I .output_async_reset = "none";
defparam \i_reg_array[21]~I .output_power_up = "low";
defparam \i_reg_array[21]~I .output_register_mode = "none";
defparam \i_reg_array[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[21]));
// synopsys translate_off
defparam \i_first_word[21]~I .input_async_reset = "none";
defparam \i_first_word[21]~I .input_power_up = "low";
defparam \i_first_word[21]~I .input_register_mode = "none";
defparam \i_first_word[21]~I .input_sync_reset = "none";
defparam \i_first_word[21]~I .oe_async_reset = "none";
defparam \i_first_word[21]~I .oe_power_up = "low";
defparam \i_first_word[21]~I .oe_register_mode = "none";
defparam \i_first_word[21]~I .oe_sync_reset = "none";
defparam \i_first_word[21]~I .operation_mode = "input";
defparam \i_first_word[21]~I .output_async_reset = "none";
defparam \i_first_word[21]~I .output_power_up = "low";
defparam \i_first_word[21]~I .output_register_mode = "none";
defparam \i_first_word[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y2_N16
cycloneii_lcell_comb \o_word~21 (
// Equation(s):
// \o_word~21_combout  = (\i_reg_array~combout [21]) # (\i_first_word~combout [21])

	.dataa(\i_reg_array~combout [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_first_word~combout [21]),
	.cin(gnd),
	.combout(\o_word~21_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~21 .lut_mask = 16'hFFAA;
defparam \o_word~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[22]));
// synopsys translate_off
defparam \i_reg_array[22]~I .input_async_reset = "none";
defparam \i_reg_array[22]~I .input_power_up = "low";
defparam \i_reg_array[22]~I .input_register_mode = "none";
defparam \i_reg_array[22]~I .input_sync_reset = "none";
defparam \i_reg_array[22]~I .oe_async_reset = "none";
defparam \i_reg_array[22]~I .oe_power_up = "low";
defparam \i_reg_array[22]~I .oe_register_mode = "none";
defparam \i_reg_array[22]~I .oe_sync_reset = "none";
defparam \i_reg_array[22]~I .operation_mode = "input";
defparam \i_reg_array[22]~I .output_async_reset = "none";
defparam \i_reg_array[22]~I .output_power_up = "low";
defparam \i_reg_array[22]~I .output_register_mode = "none";
defparam \i_reg_array[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[22]));
// synopsys translate_off
defparam \i_first_word[22]~I .input_async_reset = "none";
defparam \i_first_word[22]~I .input_power_up = "low";
defparam \i_first_word[22]~I .input_register_mode = "none";
defparam \i_first_word[22]~I .input_sync_reset = "none";
defparam \i_first_word[22]~I .oe_async_reset = "none";
defparam \i_first_word[22]~I .oe_power_up = "low";
defparam \i_first_word[22]~I .oe_register_mode = "none";
defparam \i_first_word[22]~I .oe_sync_reset = "none";
defparam \i_first_word[22]~I .operation_mode = "input";
defparam \i_first_word[22]~I .output_async_reset = "none";
defparam \i_first_word[22]~I .output_power_up = "low";
defparam \i_first_word[22]~I .output_register_mode = "none";
defparam \i_first_word[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y1_N24
cycloneii_lcell_comb \o_word~22 (
// Equation(s):
// \o_word~22_combout  = (\i_reg_array~combout [22]) # (\i_first_word~combout [22])

	.dataa(vcc),
	.datab(\i_reg_array~combout [22]),
	.datac(vcc),
	.datad(\i_first_word~combout [22]),
	.cin(gnd),
	.combout(\o_word~22_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~22 .lut_mask = 16'hFFCC;
defparam \o_word~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[23]));
// synopsys translate_off
defparam \i_reg_array[23]~I .input_async_reset = "none";
defparam \i_reg_array[23]~I .input_power_up = "low";
defparam \i_reg_array[23]~I .input_register_mode = "none";
defparam \i_reg_array[23]~I .input_sync_reset = "none";
defparam \i_reg_array[23]~I .oe_async_reset = "none";
defparam \i_reg_array[23]~I .oe_power_up = "low";
defparam \i_reg_array[23]~I .oe_register_mode = "none";
defparam \i_reg_array[23]~I .oe_sync_reset = "none";
defparam \i_reg_array[23]~I .operation_mode = "input";
defparam \i_reg_array[23]~I .output_async_reset = "none";
defparam \i_reg_array[23]~I .output_power_up = "low";
defparam \i_reg_array[23]~I .output_register_mode = "none";
defparam \i_reg_array[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[23]));
// synopsys translate_off
defparam \i_first_word[23]~I .input_async_reset = "none";
defparam \i_first_word[23]~I .input_power_up = "low";
defparam \i_first_word[23]~I .input_register_mode = "none";
defparam \i_first_word[23]~I .input_sync_reset = "none";
defparam \i_first_word[23]~I .oe_async_reset = "none";
defparam \i_first_word[23]~I .oe_power_up = "low";
defparam \i_first_word[23]~I .oe_register_mode = "none";
defparam \i_first_word[23]~I .oe_sync_reset = "none";
defparam \i_first_word[23]~I .operation_mode = "input";
defparam \i_first_word[23]~I .output_async_reset = "none";
defparam \i_first_word[23]~I .output_power_up = "low";
defparam \i_first_word[23]~I .output_register_mode = "none";
defparam \i_first_word[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N0
cycloneii_lcell_comb \o_word~23 (
// Equation(s):
// \o_word~23_combout  = (\i_reg_array~combout [23]) # (\i_first_word~combout [23])

	.dataa(vcc),
	.datab(vcc),
	.datac(\i_reg_array~combout [23]),
	.datad(\i_first_word~combout [23]),
	.cin(gnd),
	.combout(\o_word~23_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~23 .lut_mask = 16'hFFF0;
defparam \o_word~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[24]));
// synopsys translate_off
defparam \i_first_word[24]~I .input_async_reset = "none";
defparam \i_first_word[24]~I .input_power_up = "low";
defparam \i_first_word[24]~I .input_register_mode = "none";
defparam \i_first_word[24]~I .input_sync_reset = "none";
defparam \i_first_word[24]~I .oe_async_reset = "none";
defparam \i_first_word[24]~I .oe_power_up = "low";
defparam \i_first_word[24]~I .oe_register_mode = "none";
defparam \i_first_word[24]~I .oe_sync_reset = "none";
defparam \i_first_word[24]~I .operation_mode = "input";
defparam \i_first_word[24]~I .output_async_reset = "none";
defparam \i_first_word[24]~I .output_power_up = "low";
defparam \i_first_word[24]~I .output_register_mode = "none";
defparam \i_first_word[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[24]));
// synopsys translate_off
defparam \i_reg_array[24]~I .input_async_reset = "none";
defparam \i_reg_array[24]~I .input_power_up = "low";
defparam \i_reg_array[24]~I .input_register_mode = "none";
defparam \i_reg_array[24]~I .input_sync_reset = "none";
defparam \i_reg_array[24]~I .oe_async_reset = "none";
defparam \i_reg_array[24]~I .oe_power_up = "low";
defparam \i_reg_array[24]~I .oe_register_mode = "none";
defparam \i_reg_array[24]~I .oe_sync_reset = "none";
defparam \i_reg_array[24]~I .operation_mode = "input";
defparam \i_reg_array[24]~I .output_async_reset = "none";
defparam \i_reg_array[24]~I .output_power_up = "low";
defparam \i_reg_array[24]~I .output_register_mode = "none";
defparam \i_reg_array[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N16
cycloneii_lcell_comb \o_word~24 (
// Equation(s):
// \o_word~24_combout  = (\i_first_word~combout [24]) # (\i_reg_array~combout [24])

	.dataa(\i_first_word~combout [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_reg_array~combout [24]),
	.cin(gnd),
	.combout(\o_word~24_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~24 .lut_mask = 16'hFFAA;
defparam \o_word~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[25]));
// synopsys translate_off
defparam \i_first_word[25]~I .input_async_reset = "none";
defparam \i_first_word[25]~I .input_power_up = "low";
defparam \i_first_word[25]~I .input_register_mode = "none";
defparam \i_first_word[25]~I .input_sync_reset = "none";
defparam \i_first_word[25]~I .oe_async_reset = "none";
defparam \i_first_word[25]~I .oe_power_up = "low";
defparam \i_first_word[25]~I .oe_register_mode = "none";
defparam \i_first_word[25]~I .oe_sync_reset = "none";
defparam \i_first_word[25]~I .operation_mode = "input";
defparam \i_first_word[25]~I .output_async_reset = "none";
defparam \i_first_word[25]~I .output_power_up = "low";
defparam \i_first_word[25]~I .output_register_mode = "none";
defparam \i_first_word[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[25]));
// synopsys translate_off
defparam \i_reg_array[25]~I .input_async_reset = "none";
defparam \i_reg_array[25]~I .input_power_up = "low";
defparam \i_reg_array[25]~I .input_register_mode = "none";
defparam \i_reg_array[25]~I .input_sync_reset = "none";
defparam \i_reg_array[25]~I .oe_async_reset = "none";
defparam \i_reg_array[25]~I .oe_power_up = "low";
defparam \i_reg_array[25]~I .oe_register_mode = "none";
defparam \i_reg_array[25]~I .oe_sync_reset = "none";
defparam \i_reg_array[25]~I .operation_mode = "input";
defparam \i_reg_array[25]~I .output_async_reset = "none";
defparam \i_reg_array[25]~I .output_power_up = "low";
defparam \i_reg_array[25]~I .output_register_mode = "none";
defparam \i_reg_array[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N0
cycloneii_lcell_comb \o_word~25 (
// Equation(s):
// \o_word~25_combout  = (\i_first_word~combout [25]) # (\i_reg_array~combout [25])

	.dataa(\i_first_word~combout [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_reg_array~combout [25]),
	.cin(gnd),
	.combout(\o_word~25_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~25 .lut_mask = 16'hFFAA;
defparam \o_word~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[26]));
// synopsys translate_off
defparam \i_first_word[26]~I .input_async_reset = "none";
defparam \i_first_word[26]~I .input_power_up = "low";
defparam \i_first_word[26]~I .input_register_mode = "none";
defparam \i_first_word[26]~I .input_sync_reset = "none";
defparam \i_first_word[26]~I .oe_async_reset = "none";
defparam \i_first_word[26]~I .oe_power_up = "low";
defparam \i_first_word[26]~I .oe_register_mode = "none";
defparam \i_first_word[26]~I .oe_sync_reset = "none";
defparam \i_first_word[26]~I .operation_mode = "input";
defparam \i_first_word[26]~I .output_async_reset = "none";
defparam \i_first_word[26]~I .output_power_up = "low";
defparam \i_first_word[26]~I .output_register_mode = "none";
defparam \i_first_word[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[26]));
// synopsys translate_off
defparam \i_reg_array[26]~I .input_async_reset = "none";
defparam \i_reg_array[26]~I .input_power_up = "low";
defparam \i_reg_array[26]~I .input_register_mode = "none";
defparam \i_reg_array[26]~I .input_sync_reset = "none";
defparam \i_reg_array[26]~I .oe_async_reset = "none";
defparam \i_reg_array[26]~I .oe_power_up = "low";
defparam \i_reg_array[26]~I .oe_register_mode = "none";
defparam \i_reg_array[26]~I .oe_sync_reset = "none";
defparam \i_reg_array[26]~I .operation_mode = "input";
defparam \i_reg_array[26]~I .output_async_reset = "none";
defparam \i_reg_array[26]~I .output_power_up = "low";
defparam \i_reg_array[26]~I .output_register_mode = "none";
defparam \i_reg_array[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneii_lcell_comb \o_word~26 (
// Equation(s):
// \o_word~26_combout  = (\i_first_word~combout [26]) # (\i_reg_array~combout [26])

	.dataa(\i_first_word~combout [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_reg_array~combout [26]),
	.cin(gnd),
	.combout(\o_word~26_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~26 .lut_mask = 16'hFFAA;
defparam \o_word~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[27]));
// synopsys translate_off
defparam \i_reg_array[27]~I .input_async_reset = "none";
defparam \i_reg_array[27]~I .input_power_up = "low";
defparam \i_reg_array[27]~I .input_register_mode = "none";
defparam \i_reg_array[27]~I .input_sync_reset = "none";
defparam \i_reg_array[27]~I .oe_async_reset = "none";
defparam \i_reg_array[27]~I .oe_power_up = "low";
defparam \i_reg_array[27]~I .oe_register_mode = "none";
defparam \i_reg_array[27]~I .oe_sync_reset = "none";
defparam \i_reg_array[27]~I .operation_mode = "input";
defparam \i_reg_array[27]~I .output_async_reset = "none";
defparam \i_reg_array[27]~I .output_power_up = "low";
defparam \i_reg_array[27]~I .output_register_mode = "none";
defparam \i_reg_array[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[27]));
// synopsys translate_off
defparam \i_first_word[27]~I .input_async_reset = "none";
defparam \i_first_word[27]~I .input_power_up = "low";
defparam \i_first_word[27]~I .input_register_mode = "none";
defparam \i_first_word[27]~I .input_sync_reset = "none";
defparam \i_first_word[27]~I .oe_async_reset = "none";
defparam \i_first_word[27]~I .oe_power_up = "low";
defparam \i_first_word[27]~I .oe_register_mode = "none";
defparam \i_first_word[27]~I .oe_sync_reset = "none";
defparam \i_first_word[27]~I .operation_mode = "input";
defparam \i_first_word[27]~I .output_async_reset = "none";
defparam \i_first_word[27]~I .output_power_up = "low";
defparam \i_first_word[27]~I .output_register_mode = "none";
defparam \i_first_word[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N0
cycloneii_lcell_comb \o_word~27 (
// Equation(s):
// \o_word~27_combout  = (\i_reg_array~combout [27]) # (\i_first_word~combout [27])

	.dataa(\i_reg_array~combout [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_first_word~combout [27]),
	.cin(gnd),
	.combout(\o_word~27_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~27 .lut_mask = 16'hFFAA;
defparam \o_word~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[28]));
// synopsys translate_off
defparam \i_first_word[28]~I .input_async_reset = "none";
defparam \i_first_word[28]~I .input_power_up = "low";
defparam \i_first_word[28]~I .input_register_mode = "none";
defparam \i_first_word[28]~I .input_sync_reset = "none";
defparam \i_first_word[28]~I .oe_async_reset = "none";
defparam \i_first_word[28]~I .oe_power_up = "low";
defparam \i_first_word[28]~I .oe_register_mode = "none";
defparam \i_first_word[28]~I .oe_sync_reset = "none";
defparam \i_first_word[28]~I .operation_mode = "input";
defparam \i_first_word[28]~I .output_async_reset = "none";
defparam \i_first_word[28]~I .output_power_up = "low";
defparam \i_first_word[28]~I .output_register_mode = "none";
defparam \i_first_word[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[28]));
// synopsys translate_off
defparam \i_reg_array[28]~I .input_async_reset = "none";
defparam \i_reg_array[28]~I .input_power_up = "low";
defparam \i_reg_array[28]~I .input_register_mode = "none";
defparam \i_reg_array[28]~I .input_sync_reset = "none";
defparam \i_reg_array[28]~I .oe_async_reset = "none";
defparam \i_reg_array[28]~I .oe_power_up = "low";
defparam \i_reg_array[28]~I .oe_register_mode = "none";
defparam \i_reg_array[28]~I .oe_sync_reset = "none";
defparam \i_reg_array[28]~I .operation_mode = "input";
defparam \i_reg_array[28]~I .output_async_reset = "none";
defparam \i_reg_array[28]~I .output_power_up = "low";
defparam \i_reg_array[28]~I .output_register_mode = "none";
defparam \i_reg_array[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N0
cycloneii_lcell_comb \o_word~28 (
// Equation(s):
// \o_word~28_combout  = (\i_first_word~combout [28]) # (\i_reg_array~combout [28])

	.dataa(vcc),
	.datab(vcc),
	.datac(\i_first_word~combout [28]),
	.datad(\i_reg_array~combout [28]),
	.cin(gnd),
	.combout(\o_word~28_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~28 .lut_mask = 16'hFFF0;
defparam \o_word~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[29]));
// synopsys translate_off
defparam \i_reg_array[29]~I .input_async_reset = "none";
defparam \i_reg_array[29]~I .input_power_up = "low";
defparam \i_reg_array[29]~I .input_register_mode = "none";
defparam \i_reg_array[29]~I .input_sync_reset = "none";
defparam \i_reg_array[29]~I .oe_async_reset = "none";
defparam \i_reg_array[29]~I .oe_power_up = "low";
defparam \i_reg_array[29]~I .oe_register_mode = "none";
defparam \i_reg_array[29]~I .oe_sync_reset = "none";
defparam \i_reg_array[29]~I .operation_mode = "input";
defparam \i_reg_array[29]~I .output_async_reset = "none";
defparam \i_reg_array[29]~I .output_power_up = "low";
defparam \i_reg_array[29]~I .output_register_mode = "none";
defparam \i_reg_array[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[29]));
// synopsys translate_off
defparam \i_first_word[29]~I .input_async_reset = "none";
defparam \i_first_word[29]~I .input_power_up = "low";
defparam \i_first_word[29]~I .input_register_mode = "none";
defparam \i_first_word[29]~I .input_sync_reset = "none";
defparam \i_first_word[29]~I .oe_async_reset = "none";
defparam \i_first_word[29]~I .oe_power_up = "low";
defparam \i_first_word[29]~I .oe_register_mode = "none";
defparam \i_first_word[29]~I .oe_sync_reset = "none";
defparam \i_first_word[29]~I .operation_mode = "input";
defparam \i_first_word[29]~I .output_async_reset = "none";
defparam \i_first_word[29]~I .output_power_up = "low";
defparam \i_first_word[29]~I .output_register_mode = "none";
defparam \i_first_word[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneii_lcell_comb \o_word~29 (
// Equation(s):
// \o_word~29_combout  = (\i_reg_array~combout [29]) # (\i_first_word~combout [29])

	.dataa(vcc),
	.datab(vcc),
	.datac(\i_reg_array~combout [29]),
	.datad(\i_first_word~combout [29]),
	.cin(gnd),
	.combout(\o_word~29_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~29 .lut_mask = 16'hFFF0;
defparam \o_word~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[30]));
// synopsys translate_off
defparam \i_reg_array[30]~I .input_async_reset = "none";
defparam \i_reg_array[30]~I .input_power_up = "low";
defparam \i_reg_array[30]~I .input_register_mode = "none";
defparam \i_reg_array[30]~I .input_sync_reset = "none";
defparam \i_reg_array[30]~I .oe_async_reset = "none";
defparam \i_reg_array[30]~I .oe_power_up = "low";
defparam \i_reg_array[30]~I .oe_register_mode = "none";
defparam \i_reg_array[30]~I .oe_sync_reset = "none";
defparam \i_reg_array[30]~I .operation_mode = "input";
defparam \i_reg_array[30]~I .output_async_reset = "none";
defparam \i_reg_array[30]~I .output_power_up = "low";
defparam \i_reg_array[30]~I .output_register_mode = "none";
defparam \i_reg_array[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[30]));
// synopsys translate_off
defparam \i_first_word[30]~I .input_async_reset = "none";
defparam \i_first_word[30]~I .input_power_up = "low";
defparam \i_first_word[30]~I .input_register_mode = "none";
defparam \i_first_word[30]~I .input_sync_reset = "none";
defparam \i_first_word[30]~I .oe_async_reset = "none";
defparam \i_first_word[30]~I .oe_power_up = "low";
defparam \i_first_word[30]~I .oe_register_mode = "none";
defparam \i_first_word[30]~I .oe_sync_reset = "none";
defparam \i_first_word[30]~I .operation_mode = "input";
defparam \i_first_word[30]~I .output_async_reset = "none";
defparam \i_first_word[30]~I .output_power_up = "low";
defparam \i_first_word[30]~I .output_register_mode = "none";
defparam \i_first_word[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N0
cycloneii_lcell_comb \o_word~30 (
// Equation(s):
// \o_word~30_combout  = (\i_reg_array~combout [30]) # (\i_first_word~combout [30])

	.dataa(\i_reg_array~combout [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_first_word~combout [30]),
	.cin(gnd),
	.combout(\o_word~30_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~30 .lut_mask = 16'hFFAA;
defparam \o_word~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[31]));
// synopsys translate_off
defparam \i_first_word[31]~I .input_async_reset = "none";
defparam \i_first_word[31]~I .input_power_up = "low";
defparam \i_first_word[31]~I .input_register_mode = "none";
defparam \i_first_word[31]~I .input_sync_reset = "none";
defparam \i_first_word[31]~I .oe_async_reset = "none";
defparam \i_first_word[31]~I .oe_power_up = "low";
defparam \i_first_word[31]~I .oe_register_mode = "none";
defparam \i_first_word[31]~I .oe_sync_reset = "none";
defparam \i_first_word[31]~I .operation_mode = "input";
defparam \i_first_word[31]~I .output_async_reset = "none";
defparam \i_first_word[31]~I .output_power_up = "low";
defparam \i_first_word[31]~I .output_register_mode = "none";
defparam \i_first_word[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[31]));
// synopsys translate_off
defparam \i_reg_array[31]~I .input_async_reset = "none";
defparam \i_reg_array[31]~I .input_power_up = "low";
defparam \i_reg_array[31]~I .input_register_mode = "none";
defparam \i_reg_array[31]~I .input_sync_reset = "none";
defparam \i_reg_array[31]~I .oe_async_reset = "none";
defparam \i_reg_array[31]~I .oe_power_up = "low";
defparam \i_reg_array[31]~I .oe_register_mode = "none";
defparam \i_reg_array[31]~I .oe_sync_reset = "none";
defparam \i_reg_array[31]~I .operation_mode = "input";
defparam \i_reg_array[31]~I .output_async_reset = "none";
defparam \i_reg_array[31]~I .output_power_up = "low";
defparam \i_reg_array[31]~I .output_register_mode = "none";
defparam \i_reg_array[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N0
cycloneii_lcell_comb \o_word~31 (
// Equation(s):
// \o_word~31_combout  = (\i_first_word~combout [31]) # (\i_reg_array~combout [31])

	.dataa(\i_first_word~combout [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_reg_array~combout [31]),
	.cin(gnd),
	.combout(\o_word~31_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~31 .lut_mask = 16'hFFAA;
defparam \o_word~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[32]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [32]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[32]));
// synopsys translate_off
defparam \i_first_word[32]~I .input_async_reset = "none";
defparam \i_first_word[32]~I .input_power_up = "low";
defparam \i_first_word[32]~I .input_register_mode = "none";
defparam \i_first_word[32]~I .input_sync_reset = "none";
defparam \i_first_word[32]~I .oe_async_reset = "none";
defparam \i_first_word[32]~I .oe_power_up = "low";
defparam \i_first_word[32]~I .oe_register_mode = "none";
defparam \i_first_word[32]~I .oe_sync_reset = "none";
defparam \i_first_word[32]~I .operation_mode = "input";
defparam \i_first_word[32]~I .output_async_reset = "none";
defparam \i_first_word[32]~I .output_power_up = "low";
defparam \i_first_word[32]~I .output_register_mode = "none";
defparam \i_first_word[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[32]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [32]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[32]));
// synopsys translate_off
defparam \i_reg_array[32]~I .input_async_reset = "none";
defparam \i_reg_array[32]~I .input_power_up = "low";
defparam \i_reg_array[32]~I .input_register_mode = "none";
defparam \i_reg_array[32]~I .input_sync_reset = "none";
defparam \i_reg_array[32]~I .oe_async_reset = "none";
defparam \i_reg_array[32]~I .oe_power_up = "low";
defparam \i_reg_array[32]~I .oe_register_mode = "none";
defparam \i_reg_array[32]~I .oe_sync_reset = "none";
defparam \i_reg_array[32]~I .operation_mode = "input";
defparam \i_reg_array[32]~I .output_async_reset = "none";
defparam \i_reg_array[32]~I .output_power_up = "low";
defparam \i_reg_array[32]~I .output_register_mode = "none";
defparam \i_reg_array[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N0
cycloneii_lcell_comb \o_word~32 (
// Equation(s):
// \o_word~32_combout  = (\i_first_word~combout [32]) # (\i_reg_array~combout [32])

	.dataa(vcc),
	.datab(vcc),
	.datac(\i_first_word~combout [32]),
	.datad(\i_reg_array~combout [32]),
	.cin(gnd),
	.combout(\o_word~32_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~32 .lut_mask = 16'hFFF0;
defparam \o_word~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[33]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [33]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[33]));
// synopsys translate_off
defparam \i_first_word[33]~I .input_async_reset = "none";
defparam \i_first_word[33]~I .input_power_up = "low";
defparam \i_first_word[33]~I .input_register_mode = "none";
defparam \i_first_word[33]~I .input_sync_reset = "none";
defparam \i_first_word[33]~I .oe_async_reset = "none";
defparam \i_first_word[33]~I .oe_power_up = "low";
defparam \i_first_word[33]~I .oe_register_mode = "none";
defparam \i_first_word[33]~I .oe_sync_reset = "none";
defparam \i_first_word[33]~I .operation_mode = "input";
defparam \i_first_word[33]~I .output_async_reset = "none";
defparam \i_first_word[33]~I .output_power_up = "low";
defparam \i_first_word[33]~I .output_register_mode = "none";
defparam \i_first_word[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[33]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [33]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[33]));
// synopsys translate_off
defparam \i_reg_array[33]~I .input_async_reset = "none";
defparam \i_reg_array[33]~I .input_power_up = "low";
defparam \i_reg_array[33]~I .input_register_mode = "none";
defparam \i_reg_array[33]~I .input_sync_reset = "none";
defparam \i_reg_array[33]~I .oe_async_reset = "none";
defparam \i_reg_array[33]~I .oe_power_up = "low";
defparam \i_reg_array[33]~I .oe_register_mode = "none";
defparam \i_reg_array[33]~I .oe_sync_reset = "none";
defparam \i_reg_array[33]~I .operation_mode = "input";
defparam \i_reg_array[33]~I .output_async_reset = "none";
defparam \i_reg_array[33]~I .output_power_up = "low";
defparam \i_reg_array[33]~I .output_register_mode = "none";
defparam \i_reg_array[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N0
cycloneii_lcell_comb \o_word~33 (
// Equation(s):
// \o_word~33_combout  = (\i_first_word~combout [33]) # (\i_reg_array~combout [33])

	.dataa(\i_first_word~combout [33]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i_reg_array~combout [33]),
	.cin(gnd),
	.combout(\o_word~33_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~33 .lut_mask = 16'hFFAA;
defparam \o_word~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[34]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [34]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[34]));
// synopsys translate_off
defparam \i_first_word[34]~I .input_async_reset = "none";
defparam \i_first_word[34]~I .input_power_up = "low";
defparam \i_first_word[34]~I .input_register_mode = "none";
defparam \i_first_word[34]~I .input_sync_reset = "none";
defparam \i_first_word[34]~I .oe_async_reset = "none";
defparam \i_first_word[34]~I .oe_power_up = "low";
defparam \i_first_word[34]~I .oe_register_mode = "none";
defparam \i_first_word[34]~I .oe_sync_reset = "none";
defparam \i_first_word[34]~I .operation_mode = "input";
defparam \i_first_word[34]~I .output_async_reset = "none";
defparam \i_first_word[34]~I .output_power_up = "low";
defparam \i_first_word[34]~I .output_register_mode = "none";
defparam \i_first_word[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[0]));
// synopsys translate_off
defparam \i_second_word[0]~I .input_async_reset = "none";
defparam \i_second_word[0]~I .input_power_up = "low";
defparam \i_second_word[0]~I .input_register_mode = "none";
defparam \i_second_word[0]~I .input_sync_reset = "none";
defparam \i_second_word[0]~I .oe_async_reset = "none";
defparam \i_second_word[0]~I .oe_power_up = "low";
defparam \i_second_word[0]~I .oe_register_mode = "none";
defparam \i_second_word[0]~I .oe_sync_reset = "none";
defparam \i_second_word[0]~I .operation_mode = "input";
defparam \i_second_word[0]~I .output_async_reset = "none";
defparam \i_second_word[0]~I .output_power_up = "low";
defparam \i_second_word[0]~I .output_register_mode = "none";
defparam \i_second_word[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[34]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [34]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[34]));
// synopsys translate_off
defparam \i_reg_array[34]~I .input_async_reset = "none";
defparam \i_reg_array[34]~I .input_power_up = "low";
defparam \i_reg_array[34]~I .input_register_mode = "none";
defparam \i_reg_array[34]~I .input_sync_reset = "none";
defparam \i_reg_array[34]~I .oe_async_reset = "none";
defparam \i_reg_array[34]~I .oe_power_up = "low";
defparam \i_reg_array[34]~I .oe_register_mode = "none";
defparam \i_reg_array[34]~I .oe_sync_reset = "none";
defparam \i_reg_array[34]~I .operation_mode = "input";
defparam \i_reg_array[34]~I .output_async_reset = "none";
defparam \i_reg_array[34]~I .output_power_up = "low";
defparam \i_reg_array[34]~I .output_register_mode = "none";
defparam \i_reg_array[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N0
cycloneii_lcell_comb \o_word~34 (
// Equation(s):
// \o_word~34_combout  = (\i_first_word~combout [34]) # ((\i_second_word~combout [0]) # (\i_reg_array~combout [34]))

	.dataa(\i_first_word~combout [34]),
	.datab(vcc),
	.datac(\i_second_word~combout [0]),
	.datad(\i_reg_array~combout [34]),
	.cin(gnd),
	.combout(\o_word~34_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~34 .lut_mask = 16'hFFFA;
defparam \o_word~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[35]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [35]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[35]));
// synopsys translate_off
defparam \i_first_word[35]~I .input_async_reset = "none";
defparam \i_first_word[35]~I .input_power_up = "low";
defparam \i_first_word[35]~I .input_register_mode = "none";
defparam \i_first_word[35]~I .input_sync_reset = "none";
defparam \i_first_word[35]~I .oe_async_reset = "none";
defparam \i_first_word[35]~I .oe_power_up = "low";
defparam \i_first_word[35]~I .oe_register_mode = "none";
defparam \i_first_word[35]~I .oe_sync_reset = "none";
defparam \i_first_word[35]~I .operation_mode = "input";
defparam \i_first_word[35]~I .output_async_reset = "none";
defparam \i_first_word[35]~I .output_power_up = "low";
defparam \i_first_word[35]~I .output_register_mode = "none";
defparam \i_first_word[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[35]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [35]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[35]));
// synopsys translate_off
defparam \i_reg_array[35]~I .input_async_reset = "none";
defparam \i_reg_array[35]~I .input_power_up = "low";
defparam \i_reg_array[35]~I .input_register_mode = "none";
defparam \i_reg_array[35]~I .input_sync_reset = "none";
defparam \i_reg_array[35]~I .oe_async_reset = "none";
defparam \i_reg_array[35]~I .oe_power_up = "low";
defparam \i_reg_array[35]~I .oe_register_mode = "none";
defparam \i_reg_array[35]~I .oe_sync_reset = "none";
defparam \i_reg_array[35]~I .operation_mode = "input";
defparam \i_reg_array[35]~I .output_async_reset = "none";
defparam \i_reg_array[35]~I .output_power_up = "low";
defparam \i_reg_array[35]~I .output_register_mode = "none";
defparam \i_reg_array[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[1]));
// synopsys translate_off
defparam \i_second_word[1]~I .input_async_reset = "none";
defparam \i_second_word[1]~I .input_power_up = "low";
defparam \i_second_word[1]~I .input_register_mode = "none";
defparam \i_second_word[1]~I .input_sync_reset = "none";
defparam \i_second_word[1]~I .oe_async_reset = "none";
defparam \i_second_word[1]~I .oe_power_up = "low";
defparam \i_second_word[1]~I .oe_register_mode = "none";
defparam \i_second_word[1]~I .oe_sync_reset = "none";
defparam \i_second_word[1]~I .operation_mode = "input";
defparam \i_second_word[1]~I .output_async_reset = "none";
defparam \i_second_word[1]~I .output_power_up = "low";
defparam \i_second_word[1]~I .output_register_mode = "none";
defparam \i_second_word[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N16
cycloneii_lcell_comb \o_word~35 (
// Equation(s):
// \o_word~35_combout  = (\i_first_word~combout [35]) # ((\i_reg_array~combout [35]) # (\i_second_word~combout [1]))

	.dataa(vcc),
	.datab(\i_first_word~combout [35]),
	.datac(\i_reg_array~combout [35]),
	.datad(\i_second_word~combout [1]),
	.cin(gnd),
	.combout(\o_word~35_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~35 .lut_mask = 16'hFFFC;
defparam \o_word~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[36]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [36]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[36]));
// synopsys translate_off
defparam \i_first_word[36]~I .input_async_reset = "none";
defparam \i_first_word[36]~I .input_power_up = "low";
defparam \i_first_word[36]~I .input_register_mode = "none";
defparam \i_first_word[36]~I .input_sync_reset = "none";
defparam \i_first_word[36]~I .oe_async_reset = "none";
defparam \i_first_word[36]~I .oe_power_up = "low";
defparam \i_first_word[36]~I .oe_register_mode = "none";
defparam \i_first_word[36]~I .oe_sync_reset = "none";
defparam \i_first_word[36]~I .operation_mode = "input";
defparam \i_first_word[36]~I .output_async_reset = "none";
defparam \i_first_word[36]~I .output_power_up = "low";
defparam \i_first_word[36]~I .output_register_mode = "none";
defparam \i_first_word[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[2]));
// synopsys translate_off
defparam \i_second_word[2]~I .input_async_reset = "none";
defparam \i_second_word[2]~I .input_power_up = "low";
defparam \i_second_word[2]~I .input_register_mode = "none";
defparam \i_second_word[2]~I .input_sync_reset = "none";
defparam \i_second_word[2]~I .oe_async_reset = "none";
defparam \i_second_word[2]~I .oe_power_up = "low";
defparam \i_second_word[2]~I .oe_register_mode = "none";
defparam \i_second_word[2]~I .oe_sync_reset = "none";
defparam \i_second_word[2]~I .operation_mode = "input";
defparam \i_second_word[2]~I .output_async_reset = "none";
defparam \i_second_word[2]~I .output_power_up = "low";
defparam \i_second_word[2]~I .output_register_mode = "none";
defparam \i_second_word[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[36]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [36]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[36]));
// synopsys translate_off
defparam \i_reg_array[36]~I .input_async_reset = "none";
defparam \i_reg_array[36]~I .input_power_up = "low";
defparam \i_reg_array[36]~I .input_register_mode = "none";
defparam \i_reg_array[36]~I .input_sync_reset = "none";
defparam \i_reg_array[36]~I .oe_async_reset = "none";
defparam \i_reg_array[36]~I .oe_power_up = "low";
defparam \i_reg_array[36]~I .oe_register_mode = "none";
defparam \i_reg_array[36]~I .oe_sync_reset = "none";
defparam \i_reg_array[36]~I .operation_mode = "input";
defparam \i_reg_array[36]~I .output_async_reset = "none";
defparam \i_reg_array[36]~I .output_power_up = "low";
defparam \i_reg_array[36]~I .output_register_mode = "none";
defparam \i_reg_array[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N0
cycloneii_lcell_comb \o_word~36 (
// Equation(s):
// \o_word~36_combout  = (\i_first_word~combout [36]) # ((\i_second_word~combout [2]) # (\i_reg_array~combout [36]))

	.dataa(\i_first_word~combout [36]),
	.datab(\i_second_word~combout [2]),
	.datac(vcc),
	.datad(\i_reg_array~combout [36]),
	.cin(gnd),
	.combout(\o_word~36_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~36 .lut_mask = 16'hFFEE;
defparam \o_word~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[37]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [37]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[37]));
// synopsys translate_off
defparam \i_first_word[37]~I .input_async_reset = "none";
defparam \i_first_word[37]~I .input_power_up = "low";
defparam \i_first_word[37]~I .input_register_mode = "none";
defparam \i_first_word[37]~I .input_sync_reset = "none";
defparam \i_first_word[37]~I .oe_async_reset = "none";
defparam \i_first_word[37]~I .oe_power_up = "low";
defparam \i_first_word[37]~I .oe_register_mode = "none";
defparam \i_first_word[37]~I .oe_sync_reset = "none";
defparam \i_first_word[37]~I .operation_mode = "input";
defparam \i_first_word[37]~I .output_async_reset = "none";
defparam \i_first_word[37]~I .output_power_up = "low";
defparam \i_first_word[37]~I .output_register_mode = "none";
defparam \i_first_word[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[3]));
// synopsys translate_off
defparam \i_second_word[3]~I .input_async_reset = "none";
defparam \i_second_word[3]~I .input_power_up = "low";
defparam \i_second_word[3]~I .input_register_mode = "none";
defparam \i_second_word[3]~I .input_sync_reset = "none";
defparam \i_second_word[3]~I .oe_async_reset = "none";
defparam \i_second_word[3]~I .oe_power_up = "low";
defparam \i_second_word[3]~I .oe_register_mode = "none";
defparam \i_second_word[3]~I .oe_sync_reset = "none";
defparam \i_second_word[3]~I .operation_mode = "input";
defparam \i_second_word[3]~I .output_async_reset = "none";
defparam \i_second_word[3]~I .output_power_up = "low";
defparam \i_second_word[3]~I .output_register_mode = "none";
defparam \i_second_word[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[37]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [37]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[37]));
// synopsys translate_off
defparam \i_reg_array[37]~I .input_async_reset = "none";
defparam \i_reg_array[37]~I .input_power_up = "low";
defparam \i_reg_array[37]~I .input_register_mode = "none";
defparam \i_reg_array[37]~I .input_sync_reset = "none";
defparam \i_reg_array[37]~I .oe_async_reset = "none";
defparam \i_reg_array[37]~I .oe_power_up = "low";
defparam \i_reg_array[37]~I .oe_register_mode = "none";
defparam \i_reg_array[37]~I .oe_sync_reset = "none";
defparam \i_reg_array[37]~I .operation_mode = "input";
defparam \i_reg_array[37]~I .output_async_reset = "none";
defparam \i_reg_array[37]~I .output_power_up = "low";
defparam \i_reg_array[37]~I .output_register_mode = "none";
defparam \i_reg_array[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y16_N0
cycloneii_lcell_comb \o_word~37 (
// Equation(s):
// \o_word~37_combout  = (\i_first_word~combout [37]) # ((\i_second_word~combout [3]) # (\i_reg_array~combout [37]))

	.dataa(vcc),
	.datab(\i_first_word~combout [37]),
	.datac(\i_second_word~combout [3]),
	.datad(\i_reg_array~combout [37]),
	.cin(gnd),
	.combout(\o_word~37_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~37 .lut_mask = 16'hFFFC;
defparam \o_word~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[4]));
// synopsys translate_off
defparam \i_second_word[4]~I .input_async_reset = "none";
defparam \i_second_word[4]~I .input_power_up = "low";
defparam \i_second_word[4]~I .input_register_mode = "none";
defparam \i_second_word[4]~I .input_sync_reset = "none";
defparam \i_second_word[4]~I .oe_async_reset = "none";
defparam \i_second_word[4]~I .oe_power_up = "low";
defparam \i_second_word[4]~I .oe_register_mode = "none";
defparam \i_second_word[4]~I .oe_sync_reset = "none";
defparam \i_second_word[4]~I .operation_mode = "input";
defparam \i_second_word[4]~I .output_async_reset = "none";
defparam \i_second_word[4]~I .output_power_up = "low";
defparam \i_second_word[4]~I .output_register_mode = "none";
defparam \i_second_word[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[38]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [38]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[38]));
// synopsys translate_off
defparam \i_reg_array[38]~I .input_async_reset = "none";
defparam \i_reg_array[38]~I .input_power_up = "low";
defparam \i_reg_array[38]~I .input_register_mode = "none";
defparam \i_reg_array[38]~I .input_sync_reset = "none";
defparam \i_reg_array[38]~I .oe_async_reset = "none";
defparam \i_reg_array[38]~I .oe_power_up = "low";
defparam \i_reg_array[38]~I .oe_register_mode = "none";
defparam \i_reg_array[38]~I .oe_sync_reset = "none";
defparam \i_reg_array[38]~I .operation_mode = "input";
defparam \i_reg_array[38]~I .output_async_reset = "none";
defparam \i_reg_array[38]~I .output_power_up = "low";
defparam \i_reg_array[38]~I .output_register_mode = "none";
defparam \i_reg_array[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[38]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [38]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[38]));
// synopsys translate_off
defparam \i_first_word[38]~I .input_async_reset = "none";
defparam \i_first_word[38]~I .input_power_up = "low";
defparam \i_first_word[38]~I .input_register_mode = "none";
defparam \i_first_word[38]~I .input_sync_reset = "none";
defparam \i_first_word[38]~I .oe_async_reset = "none";
defparam \i_first_word[38]~I .oe_power_up = "low";
defparam \i_first_word[38]~I .oe_register_mode = "none";
defparam \i_first_word[38]~I .oe_sync_reset = "none";
defparam \i_first_word[38]~I .operation_mode = "input";
defparam \i_first_word[38]~I .output_async_reset = "none";
defparam \i_first_word[38]~I .output_power_up = "low";
defparam \i_first_word[38]~I .output_register_mode = "none";
defparam \i_first_word[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N0
cycloneii_lcell_comb \o_word~38 (
// Equation(s):
// \o_word~38_combout  = (\i_second_word~combout [4]) # ((\i_reg_array~combout [38]) # (\i_first_word~combout [38]))

	.dataa(\i_second_word~combout [4]),
	.datab(vcc),
	.datac(\i_reg_array~combout [38]),
	.datad(\i_first_word~combout [38]),
	.cin(gnd),
	.combout(\o_word~38_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~38 .lut_mask = 16'hFFFA;
defparam \o_word~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[39]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [39]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[39]));
// synopsys translate_off
defparam \i_reg_array[39]~I .input_async_reset = "none";
defparam \i_reg_array[39]~I .input_power_up = "low";
defparam \i_reg_array[39]~I .input_register_mode = "none";
defparam \i_reg_array[39]~I .input_sync_reset = "none";
defparam \i_reg_array[39]~I .oe_async_reset = "none";
defparam \i_reg_array[39]~I .oe_power_up = "low";
defparam \i_reg_array[39]~I .oe_register_mode = "none";
defparam \i_reg_array[39]~I .oe_sync_reset = "none";
defparam \i_reg_array[39]~I .operation_mode = "input";
defparam \i_reg_array[39]~I .output_async_reset = "none";
defparam \i_reg_array[39]~I .output_power_up = "low";
defparam \i_reg_array[39]~I .output_register_mode = "none";
defparam \i_reg_array[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[5]));
// synopsys translate_off
defparam \i_second_word[5]~I .input_async_reset = "none";
defparam \i_second_word[5]~I .input_power_up = "low";
defparam \i_second_word[5]~I .input_register_mode = "none";
defparam \i_second_word[5]~I .input_sync_reset = "none";
defparam \i_second_word[5]~I .oe_async_reset = "none";
defparam \i_second_word[5]~I .oe_power_up = "low";
defparam \i_second_word[5]~I .oe_register_mode = "none";
defparam \i_second_word[5]~I .oe_sync_reset = "none";
defparam \i_second_word[5]~I .operation_mode = "input";
defparam \i_second_word[5]~I .output_async_reset = "none";
defparam \i_second_word[5]~I .output_power_up = "low";
defparam \i_second_word[5]~I .output_register_mode = "none";
defparam \i_second_word[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[39]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [39]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[39]));
// synopsys translate_off
defparam \i_first_word[39]~I .input_async_reset = "none";
defparam \i_first_word[39]~I .input_power_up = "low";
defparam \i_first_word[39]~I .input_register_mode = "none";
defparam \i_first_word[39]~I .input_sync_reset = "none";
defparam \i_first_word[39]~I .oe_async_reset = "none";
defparam \i_first_word[39]~I .oe_power_up = "low";
defparam \i_first_word[39]~I .oe_register_mode = "none";
defparam \i_first_word[39]~I .oe_sync_reset = "none";
defparam \i_first_word[39]~I .operation_mode = "input";
defparam \i_first_word[39]~I .output_async_reset = "none";
defparam \i_first_word[39]~I .output_power_up = "low";
defparam \i_first_word[39]~I .output_register_mode = "none";
defparam \i_first_word[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y35_N0
cycloneii_lcell_comb \o_word~39 (
// Equation(s):
// \o_word~39_combout  = (\i_reg_array~combout [39]) # ((\i_second_word~combout [5]) # (\i_first_word~combout [39]))

	.dataa(\i_reg_array~combout [39]),
	.datab(\i_second_word~combout [5]),
	.datac(vcc),
	.datad(\i_first_word~combout [39]),
	.cin(gnd),
	.combout(\o_word~39_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~39 .lut_mask = 16'hFFEE;
defparam \o_word~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[6]));
// synopsys translate_off
defparam \i_second_word[6]~I .input_async_reset = "none";
defparam \i_second_word[6]~I .input_power_up = "low";
defparam \i_second_word[6]~I .input_register_mode = "none";
defparam \i_second_word[6]~I .input_sync_reset = "none";
defparam \i_second_word[6]~I .oe_async_reset = "none";
defparam \i_second_word[6]~I .oe_power_up = "low";
defparam \i_second_word[6]~I .oe_register_mode = "none";
defparam \i_second_word[6]~I .oe_sync_reset = "none";
defparam \i_second_word[6]~I .operation_mode = "input";
defparam \i_second_word[6]~I .output_async_reset = "none";
defparam \i_second_word[6]~I .output_power_up = "low";
defparam \i_second_word[6]~I .output_register_mode = "none";
defparam \i_second_word[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[40]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [40]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[40]));
// synopsys translate_off
defparam \i_reg_array[40]~I .input_async_reset = "none";
defparam \i_reg_array[40]~I .input_power_up = "low";
defparam \i_reg_array[40]~I .input_register_mode = "none";
defparam \i_reg_array[40]~I .input_sync_reset = "none";
defparam \i_reg_array[40]~I .oe_async_reset = "none";
defparam \i_reg_array[40]~I .oe_power_up = "low";
defparam \i_reg_array[40]~I .oe_register_mode = "none";
defparam \i_reg_array[40]~I .oe_sync_reset = "none";
defparam \i_reg_array[40]~I .operation_mode = "input";
defparam \i_reg_array[40]~I .output_async_reset = "none";
defparam \i_reg_array[40]~I .output_power_up = "low";
defparam \i_reg_array[40]~I .output_register_mode = "none";
defparam \i_reg_array[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[40]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [40]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[40]));
// synopsys translate_off
defparam \i_first_word[40]~I .input_async_reset = "none";
defparam \i_first_word[40]~I .input_power_up = "low";
defparam \i_first_word[40]~I .input_register_mode = "none";
defparam \i_first_word[40]~I .input_sync_reset = "none";
defparam \i_first_word[40]~I .oe_async_reset = "none";
defparam \i_first_word[40]~I .oe_power_up = "low";
defparam \i_first_word[40]~I .oe_register_mode = "none";
defparam \i_first_word[40]~I .oe_sync_reset = "none";
defparam \i_first_word[40]~I .operation_mode = "input";
defparam \i_first_word[40]~I .output_async_reset = "none";
defparam \i_first_word[40]~I .output_power_up = "low";
defparam \i_first_word[40]~I .output_register_mode = "none";
defparam \i_first_word[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N0
cycloneii_lcell_comb \o_word~40 (
// Equation(s):
// \o_word~40_combout  = (\i_second_word~combout [6]) # ((\i_reg_array~combout [40]) # (\i_first_word~combout [40]))

	.dataa(\i_second_word~combout [6]),
	.datab(\i_reg_array~combout [40]),
	.datac(vcc),
	.datad(\i_first_word~combout [40]),
	.cin(gnd),
	.combout(\o_word~40_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~40 .lut_mask = 16'hFFEE;
defparam \o_word~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[41]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [41]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[41]));
// synopsys translate_off
defparam \i_reg_array[41]~I .input_async_reset = "none";
defparam \i_reg_array[41]~I .input_power_up = "low";
defparam \i_reg_array[41]~I .input_register_mode = "none";
defparam \i_reg_array[41]~I .input_sync_reset = "none";
defparam \i_reg_array[41]~I .oe_async_reset = "none";
defparam \i_reg_array[41]~I .oe_power_up = "low";
defparam \i_reg_array[41]~I .oe_register_mode = "none";
defparam \i_reg_array[41]~I .oe_sync_reset = "none";
defparam \i_reg_array[41]~I .operation_mode = "input";
defparam \i_reg_array[41]~I .output_async_reset = "none";
defparam \i_reg_array[41]~I .output_power_up = "low";
defparam \i_reg_array[41]~I .output_register_mode = "none";
defparam \i_reg_array[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[41]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [41]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[41]));
// synopsys translate_off
defparam \i_first_word[41]~I .input_async_reset = "none";
defparam \i_first_word[41]~I .input_power_up = "low";
defparam \i_first_word[41]~I .input_register_mode = "none";
defparam \i_first_word[41]~I .input_sync_reset = "none";
defparam \i_first_word[41]~I .oe_async_reset = "none";
defparam \i_first_word[41]~I .oe_power_up = "low";
defparam \i_first_word[41]~I .oe_register_mode = "none";
defparam \i_first_word[41]~I .oe_sync_reset = "none";
defparam \i_first_word[41]~I .operation_mode = "input";
defparam \i_first_word[41]~I .output_async_reset = "none";
defparam \i_first_word[41]~I .output_power_up = "low";
defparam \i_first_word[41]~I .output_register_mode = "none";
defparam \i_first_word[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[7]));
// synopsys translate_off
defparam \i_second_word[7]~I .input_async_reset = "none";
defparam \i_second_word[7]~I .input_power_up = "low";
defparam \i_second_word[7]~I .input_register_mode = "none";
defparam \i_second_word[7]~I .input_sync_reset = "none";
defparam \i_second_word[7]~I .oe_async_reset = "none";
defparam \i_second_word[7]~I .oe_power_up = "low";
defparam \i_second_word[7]~I .oe_register_mode = "none";
defparam \i_second_word[7]~I .oe_sync_reset = "none";
defparam \i_second_word[7]~I .operation_mode = "input";
defparam \i_second_word[7]~I .output_async_reset = "none";
defparam \i_second_word[7]~I .output_power_up = "low";
defparam \i_second_word[7]~I .output_register_mode = "none";
defparam \i_second_word[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneii_lcell_comb \o_word~41 (
// Equation(s):
// \o_word~41_combout  = (\i_reg_array~combout [41]) # ((\i_first_word~combout [41]) # (\i_second_word~combout [7]))

	.dataa(\i_reg_array~combout [41]),
	.datab(vcc),
	.datac(\i_first_word~combout [41]),
	.datad(\i_second_word~combout [7]),
	.cin(gnd),
	.combout(\o_word~41_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~41 .lut_mask = 16'hFFFA;
defparam \o_word~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[42]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [42]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[42]));
// synopsys translate_off
defparam \i_first_word[42]~I .input_async_reset = "none";
defparam \i_first_word[42]~I .input_power_up = "low";
defparam \i_first_word[42]~I .input_register_mode = "none";
defparam \i_first_word[42]~I .input_sync_reset = "none";
defparam \i_first_word[42]~I .oe_async_reset = "none";
defparam \i_first_word[42]~I .oe_power_up = "low";
defparam \i_first_word[42]~I .oe_register_mode = "none";
defparam \i_first_word[42]~I .oe_sync_reset = "none";
defparam \i_first_word[42]~I .operation_mode = "input";
defparam \i_first_word[42]~I .output_async_reset = "none";
defparam \i_first_word[42]~I .output_power_up = "low";
defparam \i_first_word[42]~I .output_register_mode = "none";
defparam \i_first_word[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[8]));
// synopsys translate_off
defparam \i_second_word[8]~I .input_async_reset = "none";
defparam \i_second_word[8]~I .input_power_up = "low";
defparam \i_second_word[8]~I .input_register_mode = "none";
defparam \i_second_word[8]~I .input_sync_reset = "none";
defparam \i_second_word[8]~I .oe_async_reset = "none";
defparam \i_second_word[8]~I .oe_power_up = "low";
defparam \i_second_word[8]~I .oe_register_mode = "none";
defparam \i_second_word[8]~I .oe_sync_reset = "none";
defparam \i_second_word[8]~I .operation_mode = "input";
defparam \i_second_word[8]~I .output_async_reset = "none";
defparam \i_second_word[8]~I .output_power_up = "low";
defparam \i_second_word[8]~I .output_register_mode = "none";
defparam \i_second_word[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[42]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [42]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[42]));
// synopsys translate_off
defparam \i_reg_array[42]~I .input_async_reset = "none";
defparam \i_reg_array[42]~I .input_power_up = "low";
defparam \i_reg_array[42]~I .input_register_mode = "none";
defparam \i_reg_array[42]~I .input_sync_reset = "none";
defparam \i_reg_array[42]~I .oe_async_reset = "none";
defparam \i_reg_array[42]~I .oe_power_up = "low";
defparam \i_reg_array[42]~I .oe_register_mode = "none";
defparam \i_reg_array[42]~I .oe_sync_reset = "none";
defparam \i_reg_array[42]~I .operation_mode = "input";
defparam \i_reg_array[42]~I .output_async_reset = "none";
defparam \i_reg_array[42]~I .output_power_up = "low";
defparam \i_reg_array[42]~I .output_register_mode = "none";
defparam \i_reg_array[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y1_N16
cycloneii_lcell_comb \o_word~42 (
// Equation(s):
// \o_word~42_combout  = (\i_first_word~combout [42]) # ((\i_second_word~combout [8]) # (\i_reg_array~combout [42]))

	.dataa(vcc),
	.datab(\i_first_word~combout [42]),
	.datac(\i_second_word~combout [8]),
	.datad(\i_reg_array~combout [42]),
	.cin(gnd),
	.combout(\o_word~42_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~42 .lut_mask = 16'hFFFC;
defparam \o_word~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[9]));
// synopsys translate_off
defparam \i_second_word[9]~I .input_async_reset = "none";
defparam \i_second_word[9]~I .input_power_up = "low";
defparam \i_second_word[9]~I .input_register_mode = "none";
defparam \i_second_word[9]~I .input_sync_reset = "none";
defparam \i_second_word[9]~I .oe_async_reset = "none";
defparam \i_second_word[9]~I .oe_power_up = "low";
defparam \i_second_word[9]~I .oe_register_mode = "none";
defparam \i_second_word[9]~I .oe_sync_reset = "none";
defparam \i_second_word[9]~I .operation_mode = "input";
defparam \i_second_word[9]~I .output_async_reset = "none";
defparam \i_second_word[9]~I .output_power_up = "low";
defparam \i_second_word[9]~I .output_register_mode = "none";
defparam \i_second_word[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[43]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [43]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[43]));
// synopsys translate_off
defparam \i_first_word[43]~I .input_async_reset = "none";
defparam \i_first_word[43]~I .input_power_up = "low";
defparam \i_first_word[43]~I .input_register_mode = "none";
defparam \i_first_word[43]~I .input_sync_reset = "none";
defparam \i_first_word[43]~I .oe_async_reset = "none";
defparam \i_first_word[43]~I .oe_power_up = "low";
defparam \i_first_word[43]~I .oe_register_mode = "none";
defparam \i_first_word[43]~I .oe_sync_reset = "none";
defparam \i_first_word[43]~I .operation_mode = "input";
defparam \i_first_word[43]~I .output_async_reset = "none";
defparam \i_first_word[43]~I .output_power_up = "low";
defparam \i_first_word[43]~I .output_register_mode = "none";
defparam \i_first_word[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[43]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [43]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[43]));
// synopsys translate_off
defparam \i_reg_array[43]~I .input_async_reset = "none";
defparam \i_reg_array[43]~I .input_power_up = "low";
defparam \i_reg_array[43]~I .input_register_mode = "none";
defparam \i_reg_array[43]~I .input_sync_reset = "none";
defparam \i_reg_array[43]~I .oe_async_reset = "none";
defparam \i_reg_array[43]~I .oe_power_up = "low";
defparam \i_reg_array[43]~I .oe_register_mode = "none";
defparam \i_reg_array[43]~I .oe_sync_reset = "none";
defparam \i_reg_array[43]~I .operation_mode = "input";
defparam \i_reg_array[43]~I .output_async_reset = "none";
defparam \i_reg_array[43]~I .output_power_up = "low";
defparam \i_reg_array[43]~I .output_register_mode = "none";
defparam \i_reg_array[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N16
cycloneii_lcell_comb \o_word~43 (
// Equation(s):
// \o_word~43_combout  = (\i_second_word~combout [9]) # ((\i_first_word~combout [43]) # (\i_reg_array~combout [43]))

	.dataa(vcc),
	.datab(\i_second_word~combout [9]),
	.datac(\i_first_word~combout [43]),
	.datad(\i_reg_array~combout [43]),
	.cin(gnd),
	.combout(\o_word~43_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~43 .lut_mask = 16'hFFFC;
defparam \o_word~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[44]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [44]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[44]));
// synopsys translate_off
defparam \i_reg_array[44]~I .input_async_reset = "none";
defparam \i_reg_array[44]~I .input_power_up = "low";
defparam \i_reg_array[44]~I .input_register_mode = "none";
defparam \i_reg_array[44]~I .input_sync_reset = "none";
defparam \i_reg_array[44]~I .oe_async_reset = "none";
defparam \i_reg_array[44]~I .oe_power_up = "low";
defparam \i_reg_array[44]~I .oe_register_mode = "none";
defparam \i_reg_array[44]~I .oe_sync_reset = "none";
defparam \i_reg_array[44]~I .operation_mode = "input";
defparam \i_reg_array[44]~I .output_async_reset = "none";
defparam \i_reg_array[44]~I .output_power_up = "low";
defparam \i_reg_array[44]~I .output_register_mode = "none";
defparam \i_reg_array[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[10]));
// synopsys translate_off
defparam \i_second_word[10]~I .input_async_reset = "none";
defparam \i_second_word[10]~I .input_power_up = "low";
defparam \i_second_word[10]~I .input_register_mode = "none";
defparam \i_second_word[10]~I .input_sync_reset = "none";
defparam \i_second_word[10]~I .oe_async_reset = "none";
defparam \i_second_word[10]~I .oe_power_up = "low";
defparam \i_second_word[10]~I .oe_register_mode = "none";
defparam \i_second_word[10]~I .oe_sync_reset = "none";
defparam \i_second_word[10]~I .operation_mode = "input";
defparam \i_second_word[10]~I .output_async_reset = "none";
defparam \i_second_word[10]~I .output_power_up = "low";
defparam \i_second_word[10]~I .output_register_mode = "none";
defparam \i_second_word[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[44]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [44]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[44]));
// synopsys translate_off
defparam \i_first_word[44]~I .input_async_reset = "none";
defparam \i_first_word[44]~I .input_power_up = "low";
defparam \i_first_word[44]~I .input_register_mode = "none";
defparam \i_first_word[44]~I .input_sync_reset = "none";
defparam \i_first_word[44]~I .oe_async_reset = "none";
defparam \i_first_word[44]~I .oe_power_up = "low";
defparam \i_first_word[44]~I .oe_register_mode = "none";
defparam \i_first_word[44]~I .oe_sync_reset = "none";
defparam \i_first_word[44]~I .operation_mode = "input";
defparam \i_first_word[44]~I .output_async_reset = "none";
defparam \i_first_word[44]~I .output_power_up = "low";
defparam \i_first_word[44]~I .output_register_mode = "none";
defparam \i_first_word[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y35_N0
cycloneii_lcell_comb \o_word~44 (
// Equation(s):
// \o_word~44_combout  = (\i_reg_array~combout [44]) # ((\i_second_word~combout [10]) # (\i_first_word~combout [44]))

	.dataa(vcc),
	.datab(\i_reg_array~combout [44]),
	.datac(\i_second_word~combout [10]),
	.datad(\i_first_word~combout [44]),
	.cin(gnd),
	.combout(\o_word~44_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~44 .lut_mask = 16'hFFFC;
defparam \o_word~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[45]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [45]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[45]));
// synopsys translate_off
defparam \i_first_word[45]~I .input_async_reset = "none";
defparam \i_first_word[45]~I .input_power_up = "low";
defparam \i_first_word[45]~I .input_register_mode = "none";
defparam \i_first_word[45]~I .input_sync_reset = "none";
defparam \i_first_word[45]~I .oe_async_reset = "none";
defparam \i_first_word[45]~I .oe_power_up = "low";
defparam \i_first_word[45]~I .oe_register_mode = "none";
defparam \i_first_word[45]~I .oe_sync_reset = "none";
defparam \i_first_word[45]~I .operation_mode = "input";
defparam \i_first_word[45]~I .output_async_reset = "none";
defparam \i_first_word[45]~I .output_power_up = "low";
defparam \i_first_word[45]~I .output_register_mode = "none";
defparam \i_first_word[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[11]));
// synopsys translate_off
defparam \i_second_word[11]~I .input_async_reset = "none";
defparam \i_second_word[11]~I .input_power_up = "low";
defparam \i_second_word[11]~I .input_register_mode = "none";
defparam \i_second_word[11]~I .input_sync_reset = "none";
defparam \i_second_word[11]~I .oe_async_reset = "none";
defparam \i_second_word[11]~I .oe_power_up = "low";
defparam \i_second_word[11]~I .oe_register_mode = "none";
defparam \i_second_word[11]~I .oe_sync_reset = "none";
defparam \i_second_word[11]~I .operation_mode = "input";
defparam \i_second_word[11]~I .output_async_reset = "none";
defparam \i_second_word[11]~I .output_power_up = "low";
defparam \i_second_word[11]~I .output_register_mode = "none";
defparam \i_second_word[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[45]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [45]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[45]));
// synopsys translate_off
defparam \i_reg_array[45]~I .input_async_reset = "none";
defparam \i_reg_array[45]~I .input_power_up = "low";
defparam \i_reg_array[45]~I .input_register_mode = "none";
defparam \i_reg_array[45]~I .input_sync_reset = "none";
defparam \i_reg_array[45]~I .oe_async_reset = "none";
defparam \i_reg_array[45]~I .oe_power_up = "low";
defparam \i_reg_array[45]~I .oe_register_mode = "none";
defparam \i_reg_array[45]~I .oe_sync_reset = "none";
defparam \i_reg_array[45]~I .operation_mode = "input";
defparam \i_reg_array[45]~I .output_async_reset = "none";
defparam \i_reg_array[45]~I .output_power_up = "low";
defparam \i_reg_array[45]~I .output_register_mode = "none";
defparam \i_reg_array[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y13_N0
cycloneii_lcell_comb \o_word~45 (
// Equation(s):
// \o_word~45_combout  = (\i_first_word~combout [45]) # ((\i_second_word~combout [11]) # (\i_reg_array~combout [45]))

	.dataa(\i_first_word~combout [45]),
	.datab(\i_second_word~combout [11]),
	.datac(vcc),
	.datad(\i_reg_array~combout [45]),
	.cin(gnd),
	.combout(\o_word~45_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~45 .lut_mask = 16'hFFEE;
defparam \o_word~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[46]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [46]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[46]));
// synopsys translate_off
defparam \i_reg_array[46]~I .input_async_reset = "none";
defparam \i_reg_array[46]~I .input_power_up = "low";
defparam \i_reg_array[46]~I .input_register_mode = "none";
defparam \i_reg_array[46]~I .input_sync_reset = "none";
defparam \i_reg_array[46]~I .oe_async_reset = "none";
defparam \i_reg_array[46]~I .oe_power_up = "low";
defparam \i_reg_array[46]~I .oe_register_mode = "none";
defparam \i_reg_array[46]~I .oe_sync_reset = "none";
defparam \i_reg_array[46]~I .operation_mode = "input";
defparam \i_reg_array[46]~I .output_async_reset = "none";
defparam \i_reg_array[46]~I .output_power_up = "low";
defparam \i_reg_array[46]~I .output_register_mode = "none";
defparam \i_reg_array[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[46]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [46]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[46]));
// synopsys translate_off
defparam \i_first_word[46]~I .input_async_reset = "none";
defparam \i_first_word[46]~I .input_power_up = "low";
defparam \i_first_word[46]~I .input_register_mode = "none";
defparam \i_first_word[46]~I .input_sync_reset = "none";
defparam \i_first_word[46]~I .oe_async_reset = "none";
defparam \i_first_word[46]~I .oe_power_up = "low";
defparam \i_first_word[46]~I .oe_register_mode = "none";
defparam \i_first_word[46]~I .oe_sync_reset = "none";
defparam \i_first_word[46]~I .operation_mode = "input";
defparam \i_first_word[46]~I .output_async_reset = "none";
defparam \i_first_word[46]~I .output_power_up = "low";
defparam \i_first_word[46]~I .output_register_mode = "none";
defparam \i_first_word[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[12]));
// synopsys translate_off
defparam \i_second_word[12]~I .input_async_reset = "none";
defparam \i_second_word[12]~I .input_power_up = "low";
defparam \i_second_word[12]~I .input_register_mode = "none";
defparam \i_second_word[12]~I .input_sync_reset = "none";
defparam \i_second_word[12]~I .oe_async_reset = "none";
defparam \i_second_word[12]~I .oe_power_up = "low";
defparam \i_second_word[12]~I .oe_register_mode = "none";
defparam \i_second_word[12]~I .oe_sync_reset = "none";
defparam \i_second_word[12]~I .operation_mode = "input";
defparam \i_second_word[12]~I .output_async_reset = "none";
defparam \i_second_word[12]~I .output_power_up = "low";
defparam \i_second_word[12]~I .output_register_mode = "none";
defparam \i_second_word[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N0
cycloneii_lcell_comb \o_word~46 (
// Equation(s):
// \o_word~46_combout  = (\i_reg_array~combout [46]) # ((\i_first_word~combout [46]) # (\i_second_word~combout [12]))

	.dataa(\i_reg_array~combout [46]),
	.datab(vcc),
	.datac(\i_first_word~combout [46]),
	.datad(\i_second_word~combout [12]),
	.cin(gnd),
	.combout(\o_word~46_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~46 .lut_mask = 16'hFFFA;
defparam \o_word~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[47]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [47]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[47]));
// synopsys translate_off
defparam \i_reg_array[47]~I .input_async_reset = "none";
defparam \i_reg_array[47]~I .input_power_up = "low";
defparam \i_reg_array[47]~I .input_register_mode = "none";
defparam \i_reg_array[47]~I .input_sync_reset = "none";
defparam \i_reg_array[47]~I .oe_async_reset = "none";
defparam \i_reg_array[47]~I .oe_power_up = "low";
defparam \i_reg_array[47]~I .oe_register_mode = "none";
defparam \i_reg_array[47]~I .oe_sync_reset = "none";
defparam \i_reg_array[47]~I .operation_mode = "input";
defparam \i_reg_array[47]~I .output_async_reset = "none";
defparam \i_reg_array[47]~I .output_power_up = "low";
defparam \i_reg_array[47]~I .output_register_mode = "none";
defparam \i_reg_array[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[47]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [47]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[47]));
// synopsys translate_off
defparam \i_first_word[47]~I .input_async_reset = "none";
defparam \i_first_word[47]~I .input_power_up = "low";
defparam \i_first_word[47]~I .input_register_mode = "none";
defparam \i_first_word[47]~I .input_sync_reset = "none";
defparam \i_first_word[47]~I .oe_async_reset = "none";
defparam \i_first_word[47]~I .oe_power_up = "low";
defparam \i_first_word[47]~I .oe_register_mode = "none";
defparam \i_first_word[47]~I .oe_sync_reset = "none";
defparam \i_first_word[47]~I .operation_mode = "input";
defparam \i_first_word[47]~I .output_async_reset = "none";
defparam \i_first_word[47]~I .output_power_up = "low";
defparam \i_first_word[47]~I .output_register_mode = "none";
defparam \i_first_word[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[13]));
// synopsys translate_off
defparam \i_second_word[13]~I .input_async_reset = "none";
defparam \i_second_word[13]~I .input_power_up = "low";
defparam \i_second_word[13]~I .input_register_mode = "none";
defparam \i_second_word[13]~I .input_sync_reset = "none";
defparam \i_second_word[13]~I .oe_async_reset = "none";
defparam \i_second_word[13]~I .oe_power_up = "low";
defparam \i_second_word[13]~I .oe_register_mode = "none";
defparam \i_second_word[13]~I .oe_sync_reset = "none";
defparam \i_second_word[13]~I .operation_mode = "input";
defparam \i_second_word[13]~I .output_async_reset = "none";
defparam \i_second_word[13]~I .output_power_up = "low";
defparam \i_second_word[13]~I .output_register_mode = "none";
defparam \i_second_word[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N16
cycloneii_lcell_comb \o_word~47 (
// Equation(s):
// \o_word~47_combout  = (\i_reg_array~combout [47]) # ((\i_first_word~combout [47]) # (\i_second_word~combout [13]))

	.dataa(\i_reg_array~combout [47]),
	.datab(\i_first_word~combout [47]),
	.datac(vcc),
	.datad(\i_second_word~combout [13]),
	.cin(gnd),
	.combout(\o_word~47_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~47 .lut_mask = 16'hFFEE;
defparam \o_word~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[48]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [48]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[48]));
// synopsys translate_off
defparam \i_reg_array[48]~I .input_async_reset = "none";
defparam \i_reg_array[48]~I .input_power_up = "low";
defparam \i_reg_array[48]~I .input_register_mode = "none";
defparam \i_reg_array[48]~I .input_sync_reset = "none";
defparam \i_reg_array[48]~I .oe_async_reset = "none";
defparam \i_reg_array[48]~I .oe_power_up = "low";
defparam \i_reg_array[48]~I .oe_register_mode = "none";
defparam \i_reg_array[48]~I .oe_sync_reset = "none";
defparam \i_reg_array[48]~I .operation_mode = "input";
defparam \i_reg_array[48]~I .output_async_reset = "none";
defparam \i_reg_array[48]~I .output_power_up = "low";
defparam \i_reg_array[48]~I .output_register_mode = "none";
defparam \i_reg_array[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[14]));
// synopsys translate_off
defparam \i_second_word[14]~I .input_async_reset = "none";
defparam \i_second_word[14]~I .input_power_up = "low";
defparam \i_second_word[14]~I .input_register_mode = "none";
defparam \i_second_word[14]~I .input_sync_reset = "none";
defparam \i_second_word[14]~I .oe_async_reset = "none";
defparam \i_second_word[14]~I .oe_power_up = "low";
defparam \i_second_word[14]~I .oe_register_mode = "none";
defparam \i_second_word[14]~I .oe_sync_reset = "none";
defparam \i_second_word[14]~I .operation_mode = "input";
defparam \i_second_word[14]~I .output_async_reset = "none";
defparam \i_second_word[14]~I .output_power_up = "low";
defparam \i_second_word[14]~I .output_register_mode = "none";
defparam \i_second_word[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[48]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [48]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[48]));
// synopsys translate_off
defparam \i_first_word[48]~I .input_async_reset = "none";
defparam \i_first_word[48]~I .input_power_up = "low";
defparam \i_first_word[48]~I .input_register_mode = "none";
defparam \i_first_word[48]~I .input_sync_reset = "none";
defparam \i_first_word[48]~I .oe_async_reset = "none";
defparam \i_first_word[48]~I .oe_power_up = "low";
defparam \i_first_word[48]~I .oe_register_mode = "none";
defparam \i_first_word[48]~I .oe_sync_reset = "none";
defparam \i_first_word[48]~I .operation_mode = "input";
defparam \i_first_word[48]~I .output_async_reset = "none";
defparam \i_first_word[48]~I .output_power_up = "low";
defparam \i_first_word[48]~I .output_register_mode = "none";
defparam \i_first_word[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N0
cycloneii_lcell_comb \o_word~48 (
// Equation(s):
// \o_word~48_combout  = (\i_reg_array~combout [48]) # ((\i_second_word~combout [14]) # (\i_first_word~combout [48]))

	.dataa(\i_reg_array~combout [48]),
	.datab(\i_second_word~combout [14]),
	.datac(\i_first_word~combout [48]),
	.datad(vcc),
	.cin(gnd),
	.combout(\o_word~48_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~48 .lut_mask = 16'hFEFE;
defparam \o_word~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[49]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [49]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[49]));
// synopsys translate_off
defparam \i_reg_array[49]~I .input_async_reset = "none";
defparam \i_reg_array[49]~I .input_power_up = "low";
defparam \i_reg_array[49]~I .input_register_mode = "none";
defparam \i_reg_array[49]~I .input_sync_reset = "none";
defparam \i_reg_array[49]~I .oe_async_reset = "none";
defparam \i_reg_array[49]~I .oe_power_up = "low";
defparam \i_reg_array[49]~I .oe_register_mode = "none";
defparam \i_reg_array[49]~I .oe_sync_reset = "none";
defparam \i_reg_array[49]~I .operation_mode = "input";
defparam \i_reg_array[49]~I .output_async_reset = "none";
defparam \i_reg_array[49]~I .output_power_up = "low";
defparam \i_reg_array[49]~I .output_register_mode = "none";
defparam \i_reg_array[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[15]));
// synopsys translate_off
defparam \i_second_word[15]~I .input_async_reset = "none";
defparam \i_second_word[15]~I .input_power_up = "low";
defparam \i_second_word[15]~I .input_register_mode = "none";
defparam \i_second_word[15]~I .input_sync_reset = "none";
defparam \i_second_word[15]~I .oe_async_reset = "none";
defparam \i_second_word[15]~I .oe_power_up = "low";
defparam \i_second_word[15]~I .oe_register_mode = "none";
defparam \i_second_word[15]~I .oe_sync_reset = "none";
defparam \i_second_word[15]~I .operation_mode = "input";
defparam \i_second_word[15]~I .output_async_reset = "none";
defparam \i_second_word[15]~I .output_power_up = "low";
defparam \i_second_word[15]~I .output_register_mode = "none";
defparam \i_second_word[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[49]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [49]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[49]));
// synopsys translate_off
defparam \i_first_word[49]~I .input_async_reset = "none";
defparam \i_first_word[49]~I .input_power_up = "low";
defparam \i_first_word[49]~I .input_register_mode = "none";
defparam \i_first_word[49]~I .input_sync_reset = "none";
defparam \i_first_word[49]~I .oe_async_reset = "none";
defparam \i_first_word[49]~I .oe_power_up = "low";
defparam \i_first_word[49]~I .oe_register_mode = "none";
defparam \i_first_word[49]~I .oe_sync_reset = "none";
defparam \i_first_word[49]~I .operation_mode = "input";
defparam \i_first_word[49]~I .output_async_reset = "none";
defparam \i_first_word[49]~I .output_power_up = "low";
defparam \i_first_word[49]~I .output_register_mode = "none";
defparam \i_first_word[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N0
cycloneii_lcell_comb \o_word~49 (
// Equation(s):
// \o_word~49_combout  = (\i_reg_array~combout [49]) # ((\i_second_word~combout [15]) # (\i_first_word~combout [49]))

	.dataa(vcc),
	.datab(\i_reg_array~combout [49]),
	.datac(\i_second_word~combout [15]),
	.datad(\i_first_word~combout [49]),
	.cin(gnd),
	.combout(\o_word~49_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~49 .lut_mask = 16'hFFFC;
defparam \o_word~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[16]));
// synopsys translate_off
defparam \i_second_word[16]~I .input_async_reset = "none";
defparam \i_second_word[16]~I .input_power_up = "low";
defparam \i_second_word[16]~I .input_register_mode = "none";
defparam \i_second_word[16]~I .input_sync_reset = "none";
defparam \i_second_word[16]~I .oe_async_reset = "none";
defparam \i_second_word[16]~I .oe_power_up = "low";
defparam \i_second_word[16]~I .oe_register_mode = "none";
defparam \i_second_word[16]~I .oe_sync_reset = "none";
defparam \i_second_word[16]~I .operation_mode = "input";
defparam \i_second_word[16]~I .output_async_reset = "none";
defparam \i_second_word[16]~I .output_power_up = "low";
defparam \i_second_word[16]~I .output_register_mode = "none";
defparam \i_second_word[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[50]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [50]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[50]));
// synopsys translate_off
defparam \i_reg_array[50]~I .input_async_reset = "none";
defparam \i_reg_array[50]~I .input_power_up = "low";
defparam \i_reg_array[50]~I .input_register_mode = "none";
defparam \i_reg_array[50]~I .input_sync_reset = "none";
defparam \i_reg_array[50]~I .oe_async_reset = "none";
defparam \i_reg_array[50]~I .oe_power_up = "low";
defparam \i_reg_array[50]~I .oe_register_mode = "none";
defparam \i_reg_array[50]~I .oe_sync_reset = "none";
defparam \i_reg_array[50]~I .operation_mode = "input";
defparam \i_reg_array[50]~I .output_async_reset = "none";
defparam \i_reg_array[50]~I .output_power_up = "low";
defparam \i_reg_array[50]~I .output_register_mode = "none";
defparam \i_reg_array[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[50]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [50]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[50]));
// synopsys translate_off
defparam \i_first_word[50]~I .input_async_reset = "none";
defparam \i_first_word[50]~I .input_power_up = "low";
defparam \i_first_word[50]~I .input_register_mode = "none";
defparam \i_first_word[50]~I .input_sync_reset = "none";
defparam \i_first_word[50]~I .oe_async_reset = "none";
defparam \i_first_word[50]~I .oe_power_up = "low";
defparam \i_first_word[50]~I .oe_register_mode = "none";
defparam \i_first_word[50]~I .oe_sync_reset = "none";
defparam \i_first_word[50]~I .operation_mode = "input";
defparam \i_first_word[50]~I .output_async_reset = "none";
defparam \i_first_word[50]~I .output_power_up = "low";
defparam \i_first_word[50]~I .output_register_mode = "none";
defparam \i_first_word[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N0
cycloneii_lcell_comb \o_word~50 (
// Equation(s):
// \o_word~50_combout  = (\i_second_word~combout [16]) # ((\i_reg_array~combout [50]) # (\i_first_word~combout [50]))

	.dataa(\i_second_word~combout [16]),
	.datab(\i_reg_array~combout [50]),
	.datac(vcc),
	.datad(\i_first_word~combout [50]),
	.cin(gnd),
	.combout(\o_word~50_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~50 .lut_mask = 16'hFFEE;
defparam \o_word~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[17]));
// synopsys translate_off
defparam \i_second_word[17]~I .input_async_reset = "none";
defparam \i_second_word[17]~I .input_power_up = "low";
defparam \i_second_word[17]~I .input_register_mode = "none";
defparam \i_second_word[17]~I .input_sync_reset = "none";
defparam \i_second_word[17]~I .oe_async_reset = "none";
defparam \i_second_word[17]~I .oe_power_up = "low";
defparam \i_second_word[17]~I .oe_register_mode = "none";
defparam \i_second_word[17]~I .oe_sync_reset = "none";
defparam \i_second_word[17]~I .operation_mode = "input";
defparam \i_second_word[17]~I .output_async_reset = "none";
defparam \i_second_word[17]~I .output_power_up = "low";
defparam \i_second_word[17]~I .output_register_mode = "none";
defparam \i_second_word[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[51]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [51]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[51]));
// synopsys translate_off
defparam \i_first_word[51]~I .input_async_reset = "none";
defparam \i_first_word[51]~I .input_power_up = "low";
defparam \i_first_word[51]~I .input_register_mode = "none";
defparam \i_first_word[51]~I .input_sync_reset = "none";
defparam \i_first_word[51]~I .oe_async_reset = "none";
defparam \i_first_word[51]~I .oe_power_up = "low";
defparam \i_first_word[51]~I .oe_register_mode = "none";
defparam \i_first_word[51]~I .oe_sync_reset = "none";
defparam \i_first_word[51]~I .operation_mode = "input";
defparam \i_first_word[51]~I .output_async_reset = "none";
defparam \i_first_word[51]~I .output_power_up = "low";
defparam \i_first_word[51]~I .output_register_mode = "none";
defparam \i_first_word[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[51]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [51]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[51]));
// synopsys translate_off
defparam \i_reg_array[51]~I .input_async_reset = "none";
defparam \i_reg_array[51]~I .input_power_up = "low";
defparam \i_reg_array[51]~I .input_register_mode = "none";
defparam \i_reg_array[51]~I .input_sync_reset = "none";
defparam \i_reg_array[51]~I .oe_async_reset = "none";
defparam \i_reg_array[51]~I .oe_power_up = "low";
defparam \i_reg_array[51]~I .oe_register_mode = "none";
defparam \i_reg_array[51]~I .oe_sync_reset = "none";
defparam \i_reg_array[51]~I .operation_mode = "input";
defparam \i_reg_array[51]~I .output_async_reset = "none";
defparam \i_reg_array[51]~I .output_power_up = "low";
defparam \i_reg_array[51]~I .output_register_mode = "none";
defparam \i_reg_array[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y2_N0
cycloneii_lcell_comb \o_word~51 (
// Equation(s):
// \o_word~51_combout  = (\i_second_word~combout [17]) # ((\i_first_word~combout [51]) # (\i_reg_array~combout [51]))

	.dataa(\i_second_word~combout [17]),
	.datab(\i_first_word~combout [51]),
	.datac(vcc),
	.datad(\i_reg_array~combout [51]),
	.cin(gnd),
	.combout(\o_word~51_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~51 .lut_mask = 16'hFFEE;
defparam \o_word~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[52]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [52]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[52]));
// synopsys translate_off
defparam \i_first_word[52]~I .input_async_reset = "none";
defparam \i_first_word[52]~I .input_power_up = "low";
defparam \i_first_word[52]~I .input_register_mode = "none";
defparam \i_first_word[52]~I .input_sync_reset = "none";
defparam \i_first_word[52]~I .oe_async_reset = "none";
defparam \i_first_word[52]~I .oe_power_up = "low";
defparam \i_first_word[52]~I .oe_register_mode = "none";
defparam \i_first_word[52]~I .oe_sync_reset = "none";
defparam \i_first_word[52]~I .operation_mode = "input";
defparam \i_first_word[52]~I .output_async_reset = "none";
defparam \i_first_word[52]~I .output_power_up = "low";
defparam \i_first_word[52]~I .output_register_mode = "none";
defparam \i_first_word[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[52]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [52]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[52]));
// synopsys translate_off
defparam \i_reg_array[52]~I .input_async_reset = "none";
defparam \i_reg_array[52]~I .input_power_up = "low";
defparam \i_reg_array[52]~I .input_register_mode = "none";
defparam \i_reg_array[52]~I .input_sync_reset = "none";
defparam \i_reg_array[52]~I .oe_async_reset = "none";
defparam \i_reg_array[52]~I .oe_power_up = "low";
defparam \i_reg_array[52]~I .oe_register_mode = "none";
defparam \i_reg_array[52]~I .oe_sync_reset = "none";
defparam \i_reg_array[52]~I .operation_mode = "input";
defparam \i_reg_array[52]~I .output_async_reset = "none";
defparam \i_reg_array[52]~I .output_power_up = "low";
defparam \i_reg_array[52]~I .output_register_mode = "none";
defparam \i_reg_array[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[18]));
// synopsys translate_off
defparam \i_second_word[18]~I .input_async_reset = "none";
defparam \i_second_word[18]~I .input_power_up = "low";
defparam \i_second_word[18]~I .input_register_mode = "none";
defparam \i_second_word[18]~I .input_sync_reset = "none";
defparam \i_second_word[18]~I .oe_async_reset = "none";
defparam \i_second_word[18]~I .oe_power_up = "low";
defparam \i_second_word[18]~I .oe_register_mode = "none";
defparam \i_second_word[18]~I .oe_sync_reset = "none";
defparam \i_second_word[18]~I .operation_mode = "input";
defparam \i_second_word[18]~I .output_async_reset = "none";
defparam \i_second_word[18]~I .output_power_up = "low";
defparam \i_second_word[18]~I .output_register_mode = "none";
defparam \i_second_word[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y14_N0
cycloneii_lcell_comb \o_word~52 (
// Equation(s):
// \o_word~52_combout  = (\i_first_word~combout [52]) # ((\i_reg_array~combout [52]) # (\i_second_word~combout [18]))

	.dataa(\i_first_word~combout [52]),
	.datab(vcc),
	.datac(\i_reg_array~combout [52]),
	.datad(\i_second_word~combout [18]),
	.cin(gnd),
	.combout(\o_word~52_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~52 .lut_mask = 16'hFFFA;
defparam \o_word~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[53]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [53]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[53]));
// synopsys translate_off
defparam \i_first_word[53]~I .input_async_reset = "none";
defparam \i_first_word[53]~I .input_power_up = "low";
defparam \i_first_word[53]~I .input_register_mode = "none";
defparam \i_first_word[53]~I .input_sync_reset = "none";
defparam \i_first_word[53]~I .oe_async_reset = "none";
defparam \i_first_word[53]~I .oe_power_up = "low";
defparam \i_first_word[53]~I .oe_register_mode = "none";
defparam \i_first_word[53]~I .oe_sync_reset = "none";
defparam \i_first_word[53]~I .operation_mode = "input";
defparam \i_first_word[53]~I .output_async_reset = "none";
defparam \i_first_word[53]~I .output_power_up = "low";
defparam \i_first_word[53]~I .output_register_mode = "none";
defparam \i_first_word[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[19]));
// synopsys translate_off
defparam \i_second_word[19]~I .input_async_reset = "none";
defparam \i_second_word[19]~I .input_power_up = "low";
defparam \i_second_word[19]~I .input_register_mode = "none";
defparam \i_second_word[19]~I .input_sync_reset = "none";
defparam \i_second_word[19]~I .oe_async_reset = "none";
defparam \i_second_word[19]~I .oe_power_up = "low";
defparam \i_second_word[19]~I .oe_register_mode = "none";
defparam \i_second_word[19]~I .oe_sync_reset = "none";
defparam \i_second_word[19]~I .operation_mode = "input";
defparam \i_second_word[19]~I .output_async_reset = "none";
defparam \i_second_word[19]~I .output_power_up = "low";
defparam \i_second_word[19]~I .output_register_mode = "none";
defparam \i_second_word[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[53]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [53]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[53]));
// synopsys translate_off
defparam \i_reg_array[53]~I .input_async_reset = "none";
defparam \i_reg_array[53]~I .input_power_up = "low";
defparam \i_reg_array[53]~I .input_register_mode = "none";
defparam \i_reg_array[53]~I .input_sync_reset = "none";
defparam \i_reg_array[53]~I .oe_async_reset = "none";
defparam \i_reg_array[53]~I .oe_power_up = "low";
defparam \i_reg_array[53]~I .oe_register_mode = "none";
defparam \i_reg_array[53]~I .oe_sync_reset = "none";
defparam \i_reg_array[53]~I .operation_mode = "input";
defparam \i_reg_array[53]~I .output_async_reset = "none";
defparam \i_reg_array[53]~I .output_power_up = "low";
defparam \i_reg_array[53]~I .output_register_mode = "none";
defparam \i_reg_array[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneii_lcell_comb \o_word~53 (
// Equation(s):
// \o_word~53_combout  = (\i_first_word~combout [53]) # ((\i_second_word~combout [19]) # (\i_reg_array~combout [53]))

	.dataa(\i_first_word~combout [53]),
	.datab(\i_second_word~combout [19]),
	.datac(\i_reg_array~combout [53]),
	.datad(vcc),
	.cin(gnd),
	.combout(\o_word~53_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~53 .lut_mask = 16'hFEFE;
defparam \o_word~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[20]));
// synopsys translate_off
defparam \i_second_word[20]~I .input_async_reset = "none";
defparam \i_second_word[20]~I .input_power_up = "low";
defparam \i_second_word[20]~I .input_register_mode = "none";
defparam \i_second_word[20]~I .input_sync_reset = "none";
defparam \i_second_word[20]~I .oe_async_reset = "none";
defparam \i_second_word[20]~I .oe_power_up = "low";
defparam \i_second_word[20]~I .oe_register_mode = "none";
defparam \i_second_word[20]~I .oe_sync_reset = "none";
defparam \i_second_word[20]~I .operation_mode = "input";
defparam \i_second_word[20]~I .output_async_reset = "none";
defparam \i_second_word[20]~I .output_power_up = "low";
defparam \i_second_word[20]~I .output_register_mode = "none";
defparam \i_second_word[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[54]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [54]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[54]));
// synopsys translate_off
defparam \i_first_word[54]~I .input_async_reset = "none";
defparam \i_first_word[54]~I .input_power_up = "low";
defparam \i_first_word[54]~I .input_register_mode = "none";
defparam \i_first_word[54]~I .input_sync_reset = "none";
defparam \i_first_word[54]~I .oe_async_reset = "none";
defparam \i_first_word[54]~I .oe_power_up = "low";
defparam \i_first_word[54]~I .oe_register_mode = "none";
defparam \i_first_word[54]~I .oe_sync_reset = "none";
defparam \i_first_word[54]~I .operation_mode = "input";
defparam \i_first_word[54]~I .output_async_reset = "none";
defparam \i_first_word[54]~I .output_power_up = "low";
defparam \i_first_word[54]~I .output_register_mode = "none";
defparam \i_first_word[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[54]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [54]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[54]));
// synopsys translate_off
defparam \i_reg_array[54]~I .input_async_reset = "none";
defparam \i_reg_array[54]~I .input_power_up = "low";
defparam \i_reg_array[54]~I .input_register_mode = "none";
defparam \i_reg_array[54]~I .input_sync_reset = "none";
defparam \i_reg_array[54]~I .oe_async_reset = "none";
defparam \i_reg_array[54]~I .oe_power_up = "low";
defparam \i_reg_array[54]~I .oe_register_mode = "none";
defparam \i_reg_array[54]~I .oe_sync_reset = "none";
defparam \i_reg_array[54]~I .operation_mode = "input";
defparam \i_reg_array[54]~I .output_async_reset = "none";
defparam \i_reg_array[54]~I .output_power_up = "low";
defparam \i_reg_array[54]~I .output_register_mode = "none";
defparam \i_reg_array[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N0
cycloneii_lcell_comb \o_word~54 (
// Equation(s):
// \o_word~54_combout  = (\i_second_word~combout [20]) # ((\i_first_word~combout [54]) # (\i_reg_array~combout [54]))

	.dataa(\i_second_word~combout [20]),
	.datab(\i_first_word~combout [54]),
	.datac(vcc),
	.datad(\i_reg_array~combout [54]),
	.cin(gnd),
	.combout(\o_word~54_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~54 .lut_mask = 16'hFFEE;
defparam \o_word~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[21]));
// synopsys translate_off
defparam \i_second_word[21]~I .input_async_reset = "none";
defparam \i_second_word[21]~I .input_power_up = "low";
defparam \i_second_word[21]~I .input_register_mode = "none";
defparam \i_second_word[21]~I .input_sync_reset = "none";
defparam \i_second_word[21]~I .oe_async_reset = "none";
defparam \i_second_word[21]~I .oe_power_up = "low";
defparam \i_second_word[21]~I .oe_register_mode = "none";
defparam \i_second_word[21]~I .oe_sync_reset = "none";
defparam \i_second_word[21]~I .operation_mode = "input";
defparam \i_second_word[21]~I .output_async_reset = "none";
defparam \i_second_word[21]~I .output_power_up = "low";
defparam \i_second_word[21]~I .output_register_mode = "none";
defparam \i_second_word[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[55]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [55]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[55]));
// synopsys translate_off
defparam \i_reg_array[55]~I .input_async_reset = "none";
defparam \i_reg_array[55]~I .input_power_up = "low";
defparam \i_reg_array[55]~I .input_register_mode = "none";
defparam \i_reg_array[55]~I .input_sync_reset = "none";
defparam \i_reg_array[55]~I .oe_async_reset = "none";
defparam \i_reg_array[55]~I .oe_power_up = "low";
defparam \i_reg_array[55]~I .oe_register_mode = "none";
defparam \i_reg_array[55]~I .oe_sync_reset = "none";
defparam \i_reg_array[55]~I .operation_mode = "input";
defparam \i_reg_array[55]~I .output_async_reset = "none";
defparam \i_reg_array[55]~I .output_power_up = "low";
defparam \i_reg_array[55]~I .output_register_mode = "none";
defparam \i_reg_array[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[55]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [55]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[55]));
// synopsys translate_off
defparam \i_first_word[55]~I .input_async_reset = "none";
defparam \i_first_word[55]~I .input_power_up = "low";
defparam \i_first_word[55]~I .input_register_mode = "none";
defparam \i_first_word[55]~I .input_sync_reset = "none";
defparam \i_first_word[55]~I .oe_async_reset = "none";
defparam \i_first_word[55]~I .oe_power_up = "low";
defparam \i_first_word[55]~I .oe_register_mode = "none";
defparam \i_first_word[55]~I .oe_sync_reset = "none";
defparam \i_first_word[55]~I .operation_mode = "input";
defparam \i_first_word[55]~I .output_async_reset = "none";
defparam \i_first_word[55]~I .output_power_up = "low";
defparam \i_first_word[55]~I .output_register_mode = "none";
defparam \i_first_word[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y35_N0
cycloneii_lcell_comb \o_word~55 (
// Equation(s):
// \o_word~55_combout  = (\i_second_word~combout [21]) # ((\i_reg_array~combout [55]) # (\i_first_word~combout [55]))

	.dataa(vcc),
	.datab(\i_second_word~combout [21]),
	.datac(\i_reg_array~combout [55]),
	.datad(\i_first_word~combout [55]),
	.cin(gnd),
	.combout(\o_word~55_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~55 .lut_mask = 16'hFFFC;
defparam \o_word~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[22]));
// synopsys translate_off
defparam \i_second_word[22]~I .input_async_reset = "none";
defparam \i_second_word[22]~I .input_power_up = "low";
defparam \i_second_word[22]~I .input_register_mode = "none";
defparam \i_second_word[22]~I .input_sync_reset = "none";
defparam \i_second_word[22]~I .oe_async_reset = "none";
defparam \i_second_word[22]~I .oe_power_up = "low";
defparam \i_second_word[22]~I .oe_register_mode = "none";
defparam \i_second_word[22]~I .oe_sync_reset = "none";
defparam \i_second_word[22]~I .operation_mode = "input";
defparam \i_second_word[22]~I .output_async_reset = "none";
defparam \i_second_word[22]~I .output_power_up = "low";
defparam \i_second_word[22]~I .output_register_mode = "none";
defparam \i_second_word[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[56]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [56]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[56]));
// synopsys translate_off
defparam \i_first_word[56]~I .input_async_reset = "none";
defparam \i_first_word[56]~I .input_power_up = "low";
defparam \i_first_word[56]~I .input_register_mode = "none";
defparam \i_first_word[56]~I .input_sync_reset = "none";
defparam \i_first_word[56]~I .oe_async_reset = "none";
defparam \i_first_word[56]~I .oe_power_up = "low";
defparam \i_first_word[56]~I .oe_register_mode = "none";
defparam \i_first_word[56]~I .oe_sync_reset = "none";
defparam \i_first_word[56]~I .operation_mode = "input";
defparam \i_first_word[56]~I .output_async_reset = "none";
defparam \i_first_word[56]~I .output_power_up = "low";
defparam \i_first_word[56]~I .output_register_mode = "none";
defparam \i_first_word[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[56]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [56]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[56]));
// synopsys translate_off
defparam \i_reg_array[56]~I .input_async_reset = "none";
defparam \i_reg_array[56]~I .input_power_up = "low";
defparam \i_reg_array[56]~I .input_register_mode = "none";
defparam \i_reg_array[56]~I .input_sync_reset = "none";
defparam \i_reg_array[56]~I .oe_async_reset = "none";
defparam \i_reg_array[56]~I .oe_power_up = "low";
defparam \i_reg_array[56]~I .oe_register_mode = "none";
defparam \i_reg_array[56]~I .oe_sync_reset = "none";
defparam \i_reg_array[56]~I .operation_mode = "input";
defparam \i_reg_array[56]~I .output_async_reset = "none";
defparam \i_reg_array[56]~I .output_power_up = "low";
defparam \i_reg_array[56]~I .output_register_mode = "none";
defparam \i_reg_array[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y21_N0
cycloneii_lcell_comb \o_word~56 (
// Equation(s):
// \o_word~56_combout  = (\i_second_word~combout [22]) # ((\i_first_word~combout [56]) # (\i_reg_array~combout [56]))

	.dataa(\i_second_word~combout [22]),
	.datab(\i_first_word~combout [56]),
	.datac(vcc),
	.datad(\i_reg_array~combout [56]),
	.cin(gnd),
	.combout(\o_word~56_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~56 .lut_mask = 16'hFFEE;
defparam \o_word~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[57]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [57]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[57]));
// synopsys translate_off
defparam \i_reg_array[57]~I .input_async_reset = "none";
defparam \i_reg_array[57]~I .input_power_up = "low";
defparam \i_reg_array[57]~I .input_register_mode = "none";
defparam \i_reg_array[57]~I .input_sync_reset = "none";
defparam \i_reg_array[57]~I .oe_async_reset = "none";
defparam \i_reg_array[57]~I .oe_power_up = "low";
defparam \i_reg_array[57]~I .oe_register_mode = "none";
defparam \i_reg_array[57]~I .oe_sync_reset = "none";
defparam \i_reg_array[57]~I .operation_mode = "input";
defparam \i_reg_array[57]~I .output_async_reset = "none";
defparam \i_reg_array[57]~I .output_power_up = "low";
defparam \i_reg_array[57]~I .output_register_mode = "none";
defparam \i_reg_array[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[23]));
// synopsys translate_off
defparam \i_second_word[23]~I .input_async_reset = "none";
defparam \i_second_word[23]~I .input_power_up = "low";
defparam \i_second_word[23]~I .input_register_mode = "none";
defparam \i_second_word[23]~I .input_sync_reset = "none";
defparam \i_second_word[23]~I .oe_async_reset = "none";
defparam \i_second_word[23]~I .oe_power_up = "low";
defparam \i_second_word[23]~I .oe_register_mode = "none";
defparam \i_second_word[23]~I .oe_sync_reset = "none";
defparam \i_second_word[23]~I .operation_mode = "input";
defparam \i_second_word[23]~I .output_async_reset = "none";
defparam \i_second_word[23]~I .output_power_up = "low";
defparam \i_second_word[23]~I .output_register_mode = "none";
defparam \i_second_word[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[57]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [57]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[57]));
// synopsys translate_off
defparam \i_first_word[57]~I .input_async_reset = "none";
defparam \i_first_word[57]~I .input_power_up = "low";
defparam \i_first_word[57]~I .input_register_mode = "none";
defparam \i_first_word[57]~I .input_sync_reset = "none";
defparam \i_first_word[57]~I .oe_async_reset = "none";
defparam \i_first_word[57]~I .oe_power_up = "low";
defparam \i_first_word[57]~I .oe_register_mode = "none";
defparam \i_first_word[57]~I .oe_sync_reset = "none";
defparam \i_first_word[57]~I .operation_mode = "input";
defparam \i_first_word[57]~I .output_async_reset = "none";
defparam \i_first_word[57]~I .output_power_up = "low";
defparam \i_first_word[57]~I .output_register_mode = "none";
defparam \i_first_word[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N0
cycloneii_lcell_comb \o_word~57 (
// Equation(s):
// \o_word~57_combout  = (\i_reg_array~combout [57]) # ((\i_second_word~combout [23]) # (\i_first_word~combout [57]))

	.dataa(vcc),
	.datab(\i_reg_array~combout [57]),
	.datac(\i_second_word~combout [23]),
	.datad(\i_first_word~combout [57]),
	.cin(gnd),
	.combout(\o_word~57_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~57 .lut_mask = 16'hFFFC;
defparam \o_word~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[24]));
// synopsys translate_off
defparam \i_second_word[24]~I .input_async_reset = "none";
defparam \i_second_word[24]~I .input_power_up = "low";
defparam \i_second_word[24]~I .input_register_mode = "none";
defparam \i_second_word[24]~I .input_sync_reset = "none";
defparam \i_second_word[24]~I .oe_async_reset = "none";
defparam \i_second_word[24]~I .oe_power_up = "low";
defparam \i_second_word[24]~I .oe_register_mode = "none";
defparam \i_second_word[24]~I .oe_sync_reset = "none";
defparam \i_second_word[24]~I .operation_mode = "input";
defparam \i_second_word[24]~I .output_async_reset = "none";
defparam \i_second_word[24]~I .output_power_up = "low";
defparam \i_second_word[24]~I .output_register_mode = "none";
defparam \i_second_word[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[58]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [58]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[58]));
// synopsys translate_off
defparam \i_first_word[58]~I .input_async_reset = "none";
defparam \i_first_word[58]~I .input_power_up = "low";
defparam \i_first_word[58]~I .input_register_mode = "none";
defparam \i_first_word[58]~I .input_sync_reset = "none";
defparam \i_first_word[58]~I .oe_async_reset = "none";
defparam \i_first_word[58]~I .oe_power_up = "low";
defparam \i_first_word[58]~I .oe_register_mode = "none";
defparam \i_first_word[58]~I .oe_sync_reset = "none";
defparam \i_first_word[58]~I .operation_mode = "input";
defparam \i_first_word[58]~I .output_async_reset = "none";
defparam \i_first_word[58]~I .output_power_up = "low";
defparam \i_first_word[58]~I .output_register_mode = "none";
defparam \i_first_word[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[58]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [58]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[58]));
// synopsys translate_off
defparam \i_reg_array[58]~I .input_async_reset = "none";
defparam \i_reg_array[58]~I .input_power_up = "low";
defparam \i_reg_array[58]~I .input_register_mode = "none";
defparam \i_reg_array[58]~I .input_sync_reset = "none";
defparam \i_reg_array[58]~I .oe_async_reset = "none";
defparam \i_reg_array[58]~I .oe_power_up = "low";
defparam \i_reg_array[58]~I .oe_register_mode = "none";
defparam \i_reg_array[58]~I .oe_sync_reset = "none";
defparam \i_reg_array[58]~I .operation_mode = "input";
defparam \i_reg_array[58]~I .output_async_reset = "none";
defparam \i_reg_array[58]~I .output_power_up = "low";
defparam \i_reg_array[58]~I .output_register_mode = "none";
defparam \i_reg_array[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N8
cycloneii_lcell_comb \o_word~58 (
// Equation(s):
// \o_word~58_combout  = (\i_second_word~combout [24]) # ((\i_first_word~combout [58]) # (\i_reg_array~combout [58]))

	.dataa(\i_second_word~combout [24]),
	.datab(\i_first_word~combout [58]),
	.datac(vcc),
	.datad(\i_reg_array~combout [58]),
	.cin(gnd),
	.combout(\o_word~58_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~58 .lut_mask = 16'hFFEE;
defparam \o_word~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[59]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [59]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[59]));
// synopsys translate_off
defparam \i_reg_array[59]~I .input_async_reset = "none";
defparam \i_reg_array[59]~I .input_power_up = "low";
defparam \i_reg_array[59]~I .input_register_mode = "none";
defparam \i_reg_array[59]~I .input_sync_reset = "none";
defparam \i_reg_array[59]~I .oe_async_reset = "none";
defparam \i_reg_array[59]~I .oe_power_up = "low";
defparam \i_reg_array[59]~I .oe_register_mode = "none";
defparam \i_reg_array[59]~I .oe_sync_reset = "none";
defparam \i_reg_array[59]~I .operation_mode = "input";
defparam \i_reg_array[59]~I .output_async_reset = "none";
defparam \i_reg_array[59]~I .output_power_up = "low";
defparam \i_reg_array[59]~I .output_register_mode = "none";
defparam \i_reg_array[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[59]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [59]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[59]));
// synopsys translate_off
defparam \i_first_word[59]~I .input_async_reset = "none";
defparam \i_first_word[59]~I .input_power_up = "low";
defparam \i_first_word[59]~I .input_register_mode = "none";
defparam \i_first_word[59]~I .input_sync_reset = "none";
defparam \i_first_word[59]~I .oe_async_reset = "none";
defparam \i_first_word[59]~I .oe_power_up = "low";
defparam \i_first_word[59]~I .oe_register_mode = "none";
defparam \i_first_word[59]~I .oe_sync_reset = "none";
defparam \i_first_word[59]~I .operation_mode = "input";
defparam \i_first_word[59]~I .output_async_reset = "none";
defparam \i_first_word[59]~I .output_power_up = "low";
defparam \i_first_word[59]~I .output_register_mode = "none";
defparam \i_first_word[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[25]));
// synopsys translate_off
defparam \i_second_word[25]~I .input_async_reset = "none";
defparam \i_second_word[25]~I .input_power_up = "low";
defparam \i_second_word[25]~I .input_register_mode = "none";
defparam \i_second_word[25]~I .input_sync_reset = "none";
defparam \i_second_word[25]~I .oe_async_reset = "none";
defparam \i_second_word[25]~I .oe_power_up = "low";
defparam \i_second_word[25]~I .oe_register_mode = "none";
defparam \i_second_word[25]~I .oe_sync_reset = "none";
defparam \i_second_word[25]~I .operation_mode = "input";
defparam \i_second_word[25]~I .output_async_reset = "none";
defparam \i_second_word[25]~I .output_power_up = "low";
defparam \i_second_word[25]~I .output_register_mode = "none";
defparam \i_second_word[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N0
cycloneii_lcell_comb \o_word~59 (
// Equation(s):
// \o_word~59_combout  = (\i_reg_array~combout [59]) # ((\i_first_word~combout [59]) # (\i_second_word~combout [25]))

	.dataa(vcc),
	.datab(\i_reg_array~combout [59]),
	.datac(\i_first_word~combout [59]),
	.datad(\i_second_word~combout [25]),
	.cin(gnd),
	.combout(\o_word~59_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~59 .lut_mask = 16'hFFFC;
defparam \o_word~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[60]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [60]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[60]));
// synopsys translate_off
defparam \i_first_word[60]~I .input_async_reset = "none";
defparam \i_first_word[60]~I .input_power_up = "low";
defparam \i_first_word[60]~I .input_register_mode = "none";
defparam \i_first_word[60]~I .input_sync_reset = "none";
defparam \i_first_word[60]~I .oe_async_reset = "none";
defparam \i_first_word[60]~I .oe_power_up = "low";
defparam \i_first_word[60]~I .oe_register_mode = "none";
defparam \i_first_word[60]~I .oe_sync_reset = "none";
defparam \i_first_word[60]~I .operation_mode = "input";
defparam \i_first_word[60]~I .output_async_reset = "none";
defparam \i_first_word[60]~I .output_power_up = "low";
defparam \i_first_word[60]~I .output_register_mode = "none";
defparam \i_first_word[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[26]));
// synopsys translate_off
defparam \i_second_word[26]~I .input_async_reset = "none";
defparam \i_second_word[26]~I .input_power_up = "low";
defparam \i_second_word[26]~I .input_register_mode = "none";
defparam \i_second_word[26]~I .input_sync_reset = "none";
defparam \i_second_word[26]~I .oe_async_reset = "none";
defparam \i_second_word[26]~I .oe_power_up = "low";
defparam \i_second_word[26]~I .oe_register_mode = "none";
defparam \i_second_word[26]~I .oe_sync_reset = "none";
defparam \i_second_word[26]~I .operation_mode = "input";
defparam \i_second_word[26]~I .output_async_reset = "none";
defparam \i_second_word[26]~I .output_power_up = "low";
defparam \i_second_word[26]~I .output_register_mode = "none";
defparam \i_second_word[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[60]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [60]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[60]));
// synopsys translate_off
defparam \i_reg_array[60]~I .input_async_reset = "none";
defparam \i_reg_array[60]~I .input_power_up = "low";
defparam \i_reg_array[60]~I .input_register_mode = "none";
defparam \i_reg_array[60]~I .input_sync_reset = "none";
defparam \i_reg_array[60]~I .oe_async_reset = "none";
defparam \i_reg_array[60]~I .oe_power_up = "low";
defparam \i_reg_array[60]~I .oe_register_mode = "none";
defparam \i_reg_array[60]~I .oe_sync_reset = "none";
defparam \i_reg_array[60]~I .operation_mode = "input";
defparam \i_reg_array[60]~I .output_async_reset = "none";
defparam \i_reg_array[60]~I .output_power_up = "low";
defparam \i_reg_array[60]~I .output_register_mode = "none";
defparam \i_reg_array[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y20_N0
cycloneii_lcell_comb \o_word~60 (
// Equation(s):
// \o_word~60_combout  = (\i_first_word~combout [60]) # ((\i_second_word~combout [26]) # (\i_reg_array~combout [60]))

	.dataa(\i_first_word~combout [60]),
	.datab(vcc),
	.datac(\i_second_word~combout [26]),
	.datad(\i_reg_array~combout [60]),
	.cin(gnd),
	.combout(\o_word~60_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~60 .lut_mask = 16'hFFFA;
defparam \o_word~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[61]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [61]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[61]));
// synopsys translate_off
defparam \i_reg_array[61]~I .input_async_reset = "none";
defparam \i_reg_array[61]~I .input_power_up = "low";
defparam \i_reg_array[61]~I .input_register_mode = "none";
defparam \i_reg_array[61]~I .input_sync_reset = "none";
defparam \i_reg_array[61]~I .oe_async_reset = "none";
defparam \i_reg_array[61]~I .oe_power_up = "low";
defparam \i_reg_array[61]~I .oe_register_mode = "none";
defparam \i_reg_array[61]~I .oe_sync_reset = "none";
defparam \i_reg_array[61]~I .operation_mode = "input";
defparam \i_reg_array[61]~I .output_async_reset = "none";
defparam \i_reg_array[61]~I .output_power_up = "low";
defparam \i_reg_array[61]~I .output_register_mode = "none";
defparam \i_reg_array[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[61]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [61]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[61]));
// synopsys translate_off
defparam \i_first_word[61]~I .input_async_reset = "none";
defparam \i_first_word[61]~I .input_power_up = "low";
defparam \i_first_word[61]~I .input_register_mode = "none";
defparam \i_first_word[61]~I .input_sync_reset = "none";
defparam \i_first_word[61]~I .oe_async_reset = "none";
defparam \i_first_word[61]~I .oe_power_up = "low";
defparam \i_first_word[61]~I .oe_register_mode = "none";
defparam \i_first_word[61]~I .oe_sync_reset = "none";
defparam \i_first_word[61]~I .operation_mode = "input";
defparam \i_first_word[61]~I .output_async_reset = "none";
defparam \i_first_word[61]~I .output_power_up = "low";
defparam \i_first_word[61]~I .output_register_mode = "none";
defparam \i_first_word[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[27]));
// synopsys translate_off
defparam \i_second_word[27]~I .input_async_reset = "none";
defparam \i_second_word[27]~I .input_power_up = "low";
defparam \i_second_word[27]~I .input_register_mode = "none";
defparam \i_second_word[27]~I .input_sync_reset = "none";
defparam \i_second_word[27]~I .oe_async_reset = "none";
defparam \i_second_word[27]~I .oe_power_up = "low";
defparam \i_second_word[27]~I .oe_register_mode = "none";
defparam \i_second_word[27]~I .oe_sync_reset = "none";
defparam \i_second_word[27]~I .operation_mode = "input";
defparam \i_second_word[27]~I .output_async_reset = "none";
defparam \i_second_word[27]~I .output_power_up = "low";
defparam \i_second_word[27]~I .output_register_mode = "none";
defparam \i_second_word[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N16
cycloneii_lcell_comb \o_word~61 (
// Equation(s):
// \o_word~61_combout  = (\i_reg_array~combout [61]) # ((\i_first_word~combout [61]) # (\i_second_word~combout [27]))

	.dataa(vcc),
	.datab(\i_reg_array~combout [61]),
	.datac(\i_first_word~combout [61]),
	.datad(\i_second_word~combout [27]),
	.cin(gnd),
	.combout(\o_word~61_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~61 .lut_mask = 16'hFFFC;
defparam \o_word~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[28]));
// synopsys translate_off
defparam \i_second_word[28]~I .input_async_reset = "none";
defparam \i_second_word[28]~I .input_power_up = "low";
defparam \i_second_word[28]~I .input_register_mode = "none";
defparam \i_second_word[28]~I .input_sync_reset = "none";
defparam \i_second_word[28]~I .oe_async_reset = "none";
defparam \i_second_word[28]~I .oe_power_up = "low";
defparam \i_second_word[28]~I .oe_register_mode = "none";
defparam \i_second_word[28]~I .oe_sync_reset = "none";
defparam \i_second_word[28]~I .operation_mode = "input";
defparam \i_second_word[28]~I .output_async_reset = "none";
defparam \i_second_word[28]~I .output_power_up = "low";
defparam \i_second_word[28]~I .output_register_mode = "none";
defparam \i_second_word[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[62]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [62]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[62]));
// synopsys translate_off
defparam \i_first_word[62]~I .input_async_reset = "none";
defparam \i_first_word[62]~I .input_power_up = "low";
defparam \i_first_word[62]~I .input_register_mode = "none";
defparam \i_first_word[62]~I .input_sync_reset = "none";
defparam \i_first_word[62]~I .oe_async_reset = "none";
defparam \i_first_word[62]~I .oe_power_up = "low";
defparam \i_first_word[62]~I .oe_register_mode = "none";
defparam \i_first_word[62]~I .oe_sync_reset = "none";
defparam \i_first_word[62]~I .operation_mode = "input";
defparam \i_first_word[62]~I .output_async_reset = "none";
defparam \i_first_word[62]~I .output_power_up = "low";
defparam \i_first_word[62]~I .output_register_mode = "none";
defparam \i_first_word[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[62]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [62]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[62]));
// synopsys translate_off
defparam \i_reg_array[62]~I .input_async_reset = "none";
defparam \i_reg_array[62]~I .input_power_up = "low";
defparam \i_reg_array[62]~I .input_register_mode = "none";
defparam \i_reg_array[62]~I .input_sync_reset = "none";
defparam \i_reg_array[62]~I .oe_async_reset = "none";
defparam \i_reg_array[62]~I .oe_power_up = "low";
defparam \i_reg_array[62]~I .oe_register_mode = "none";
defparam \i_reg_array[62]~I .oe_sync_reset = "none";
defparam \i_reg_array[62]~I .operation_mode = "input";
defparam \i_reg_array[62]~I .output_async_reset = "none";
defparam \i_reg_array[62]~I .output_power_up = "low";
defparam \i_reg_array[62]~I .output_register_mode = "none";
defparam \i_reg_array[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N16
cycloneii_lcell_comb \o_word~62 (
// Equation(s):
// \o_word~62_combout  = (\i_second_word~combout [28]) # ((\i_first_word~combout [62]) # (\i_reg_array~combout [62]))

	.dataa(\i_second_word~combout [28]),
	.datab(\i_first_word~combout [62]),
	.datac(vcc),
	.datad(\i_reg_array~combout [62]),
	.cin(gnd),
	.combout(\o_word~62_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~62 .lut_mask = 16'hFFEE;
defparam \o_word~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[29]));
// synopsys translate_off
defparam \i_second_word[29]~I .input_async_reset = "none";
defparam \i_second_word[29]~I .input_power_up = "low";
defparam \i_second_word[29]~I .input_register_mode = "none";
defparam \i_second_word[29]~I .input_sync_reset = "none";
defparam \i_second_word[29]~I .oe_async_reset = "none";
defparam \i_second_word[29]~I .oe_power_up = "low";
defparam \i_second_word[29]~I .oe_register_mode = "none";
defparam \i_second_word[29]~I .oe_sync_reset = "none";
defparam \i_second_word[29]~I .operation_mode = "input";
defparam \i_second_word[29]~I .output_async_reset = "none";
defparam \i_second_word[29]~I .output_power_up = "low";
defparam \i_second_word[29]~I .output_register_mode = "none";
defparam \i_second_word[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[63]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [63]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[63]));
// synopsys translate_off
defparam \i_reg_array[63]~I .input_async_reset = "none";
defparam \i_reg_array[63]~I .input_power_up = "low";
defparam \i_reg_array[63]~I .input_register_mode = "none";
defparam \i_reg_array[63]~I .input_sync_reset = "none";
defparam \i_reg_array[63]~I .oe_async_reset = "none";
defparam \i_reg_array[63]~I .oe_power_up = "low";
defparam \i_reg_array[63]~I .oe_register_mode = "none";
defparam \i_reg_array[63]~I .oe_sync_reset = "none";
defparam \i_reg_array[63]~I .operation_mode = "input";
defparam \i_reg_array[63]~I .output_async_reset = "none";
defparam \i_reg_array[63]~I .output_power_up = "low";
defparam \i_reg_array[63]~I .output_register_mode = "none";
defparam \i_reg_array[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[63]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [63]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[63]));
// synopsys translate_off
defparam \i_first_word[63]~I .input_async_reset = "none";
defparam \i_first_word[63]~I .input_power_up = "low";
defparam \i_first_word[63]~I .input_register_mode = "none";
defparam \i_first_word[63]~I .input_sync_reset = "none";
defparam \i_first_word[63]~I .oe_async_reset = "none";
defparam \i_first_word[63]~I .oe_power_up = "low";
defparam \i_first_word[63]~I .oe_register_mode = "none";
defparam \i_first_word[63]~I .oe_sync_reset = "none";
defparam \i_first_word[63]~I .operation_mode = "input";
defparam \i_first_word[63]~I .output_async_reset = "none";
defparam \i_first_word[63]~I .output_power_up = "low";
defparam \i_first_word[63]~I .output_register_mode = "none";
defparam \i_first_word[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N24
cycloneii_lcell_comb \o_word~63 (
// Equation(s):
// \o_word~63_combout  = (\i_second_word~combout [29]) # ((\i_reg_array~combout [63]) # (\i_first_word~combout [63]))

	.dataa(vcc),
	.datab(\i_second_word~combout [29]),
	.datac(\i_reg_array~combout [63]),
	.datad(\i_first_word~combout [63]),
	.cin(gnd),
	.combout(\o_word~63_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~63 .lut_mask = 16'hFFFC;
defparam \o_word~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[64]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [64]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[64]));
// synopsys translate_off
defparam \i_first_word[64]~I .input_async_reset = "none";
defparam \i_first_word[64]~I .input_power_up = "low";
defparam \i_first_word[64]~I .input_register_mode = "none";
defparam \i_first_word[64]~I .input_sync_reset = "none";
defparam \i_first_word[64]~I .oe_async_reset = "none";
defparam \i_first_word[64]~I .oe_power_up = "low";
defparam \i_first_word[64]~I .oe_register_mode = "none";
defparam \i_first_word[64]~I .oe_sync_reset = "none";
defparam \i_first_word[64]~I .operation_mode = "input";
defparam \i_first_word[64]~I .output_async_reset = "none";
defparam \i_first_word[64]~I .output_power_up = "low";
defparam \i_first_word[64]~I .output_register_mode = "none";
defparam \i_first_word[64]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[64]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [64]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[64]));
// synopsys translate_off
defparam \i_reg_array[64]~I .input_async_reset = "none";
defparam \i_reg_array[64]~I .input_power_up = "low";
defparam \i_reg_array[64]~I .input_register_mode = "none";
defparam \i_reg_array[64]~I .input_sync_reset = "none";
defparam \i_reg_array[64]~I .oe_async_reset = "none";
defparam \i_reg_array[64]~I .oe_power_up = "low";
defparam \i_reg_array[64]~I .oe_register_mode = "none";
defparam \i_reg_array[64]~I .oe_sync_reset = "none";
defparam \i_reg_array[64]~I .operation_mode = "input";
defparam \i_reg_array[64]~I .output_async_reset = "none";
defparam \i_reg_array[64]~I .output_power_up = "low";
defparam \i_reg_array[64]~I .output_register_mode = "none";
defparam \i_reg_array[64]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[30]));
// synopsys translate_off
defparam \i_second_word[30]~I .input_async_reset = "none";
defparam \i_second_word[30]~I .input_power_up = "low";
defparam \i_second_word[30]~I .input_register_mode = "none";
defparam \i_second_word[30]~I .input_sync_reset = "none";
defparam \i_second_word[30]~I .oe_async_reset = "none";
defparam \i_second_word[30]~I .oe_power_up = "low";
defparam \i_second_word[30]~I .oe_register_mode = "none";
defparam \i_second_word[30]~I .oe_sync_reset = "none";
defparam \i_second_word[30]~I .operation_mode = "input";
defparam \i_second_word[30]~I .output_async_reset = "none";
defparam \i_second_word[30]~I .output_power_up = "low";
defparam \i_second_word[30]~I .output_register_mode = "none";
defparam \i_second_word[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y29_N16
cycloneii_lcell_comb \o_word~64 (
// Equation(s):
// \o_word~64_combout  = (\i_first_word~combout [64]) # ((\i_reg_array~combout [64]) # (\i_second_word~combout [30]))

	.dataa(\i_first_word~combout [64]),
	.datab(\i_reg_array~combout [64]),
	.datac(vcc),
	.datad(\i_second_word~combout [30]),
	.cin(gnd),
	.combout(\o_word~64_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~64 .lut_mask = 16'hFFEE;
defparam \o_word~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[65]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [65]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[65]));
// synopsys translate_off
defparam \i_first_word[65]~I .input_async_reset = "none";
defparam \i_first_word[65]~I .input_power_up = "low";
defparam \i_first_word[65]~I .input_register_mode = "none";
defparam \i_first_word[65]~I .input_sync_reset = "none";
defparam \i_first_word[65]~I .oe_async_reset = "none";
defparam \i_first_word[65]~I .oe_power_up = "low";
defparam \i_first_word[65]~I .oe_register_mode = "none";
defparam \i_first_word[65]~I .oe_sync_reset = "none";
defparam \i_first_word[65]~I .operation_mode = "input";
defparam \i_first_word[65]~I .output_async_reset = "none";
defparam \i_first_word[65]~I .output_power_up = "low";
defparam \i_first_word[65]~I .output_register_mode = "none";
defparam \i_first_word[65]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[65]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [65]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[65]));
// synopsys translate_off
defparam \i_reg_array[65]~I .input_async_reset = "none";
defparam \i_reg_array[65]~I .input_power_up = "low";
defparam \i_reg_array[65]~I .input_register_mode = "none";
defparam \i_reg_array[65]~I .input_sync_reset = "none";
defparam \i_reg_array[65]~I .oe_async_reset = "none";
defparam \i_reg_array[65]~I .oe_power_up = "low";
defparam \i_reg_array[65]~I .oe_register_mode = "none";
defparam \i_reg_array[65]~I .oe_sync_reset = "none";
defparam \i_reg_array[65]~I .operation_mode = "input";
defparam \i_reg_array[65]~I .output_async_reset = "none";
defparam \i_reg_array[65]~I .output_power_up = "low";
defparam \i_reg_array[65]~I .output_register_mode = "none";
defparam \i_reg_array[65]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[31]));
// synopsys translate_off
defparam \i_second_word[31]~I .input_async_reset = "none";
defparam \i_second_word[31]~I .input_power_up = "low";
defparam \i_second_word[31]~I .input_register_mode = "none";
defparam \i_second_word[31]~I .input_sync_reset = "none";
defparam \i_second_word[31]~I .oe_async_reset = "none";
defparam \i_second_word[31]~I .oe_power_up = "low";
defparam \i_second_word[31]~I .oe_register_mode = "none";
defparam \i_second_word[31]~I .oe_sync_reset = "none";
defparam \i_second_word[31]~I .operation_mode = "input";
defparam \i_second_word[31]~I .output_async_reset = "none";
defparam \i_second_word[31]~I .output_power_up = "low";
defparam \i_second_word[31]~I .output_register_mode = "none";
defparam \i_second_word[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N0
cycloneii_lcell_comb \o_word~65 (
// Equation(s):
// \o_word~65_combout  = (\i_first_word~combout [65]) # ((\i_reg_array~combout [65]) # (\i_second_word~combout [31]))

	.dataa(\i_first_word~combout [65]),
	.datab(\i_reg_array~combout [65]),
	.datac(\i_second_word~combout [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\o_word~65_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~65 .lut_mask = 16'hFEFE;
defparam \o_word~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[32]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [32]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[32]));
// synopsys translate_off
defparam \i_second_word[32]~I .input_async_reset = "none";
defparam \i_second_word[32]~I .input_power_up = "low";
defparam \i_second_word[32]~I .input_register_mode = "none";
defparam \i_second_word[32]~I .input_sync_reset = "none";
defparam \i_second_word[32]~I .oe_async_reset = "none";
defparam \i_second_word[32]~I .oe_power_up = "low";
defparam \i_second_word[32]~I .oe_register_mode = "none";
defparam \i_second_word[32]~I .oe_sync_reset = "none";
defparam \i_second_word[32]~I .operation_mode = "input";
defparam \i_second_word[32]~I .output_async_reset = "none";
defparam \i_second_word[32]~I .output_power_up = "low";
defparam \i_second_word[32]~I .output_register_mode = "none";
defparam \i_second_word[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[66]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [66]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[66]));
// synopsys translate_off
defparam \i_first_word[66]~I .input_async_reset = "none";
defparam \i_first_word[66]~I .input_power_up = "low";
defparam \i_first_word[66]~I .input_register_mode = "none";
defparam \i_first_word[66]~I .input_sync_reset = "none";
defparam \i_first_word[66]~I .oe_async_reset = "none";
defparam \i_first_word[66]~I .oe_power_up = "low";
defparam \i_first_word[66]~I .oe_register_mode = "none";
defparam \i_first_word[66]~I .oe_sync_reset = "none";
defparam \i_first_word[66]~I .operation_mode = "input";
defparam \i_first_word[66]~I .output_async_reset = "none";
defparam \i_first_word[66]~I .output_power_up = "low";
defparam \i_first_word[66]~I .output_register_mode = "none";
defparam \i_first_word[66]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[66]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [66]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[66]));
// synopsys translate_off
defparam \i_reg_array[66]~I .input_async_reset = "none";
defparam \i_reg_array[66]~I .input_power_up = "low";
defparam \i_reg_array[66]~I .input_register_mode = "none";
defparam \i_reg_array[66]~I .input_sync_reset = "none";
defparam \i_reg_array[66]~I .oe_async_reset = "none";
defparam \i_reg_array[66]~I .oe_power_up = "low";
defparam \i_reg_array[66]~I .oe_register_mode = "none";
defparam \i_reg_array[66]~I .oe_sync_reset = "none";
defparam \i_reg_array[66]~I .operation_mode = "input";
defparam \i_reg_array[66]~I .output_async_reset = "none";
defparam \i_reg_array[66]~I .output_power_up = "low";
defparam \i_reg_array[66]~I .output_register_mode = "none";
defparam \i_reg_array[66]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N16
cycloneii_lcell_comb \o_word~66 (
// Equation(s):
// \o_word~66_combout  = (\i_second_word~combout [32]) # ((\i_first_word~combout [66]) # (\i_reg_array~combout [66]))

	.dataa(vcc),
	.datab(\i_second_word~combout [32]),
	.datac(\i_first_word~combout [66]),
	.datad(\i_reg_array~combout [66]),
	.cin(gnd),
	.combout(\o_word~66_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~66 .lut_mask = 16'hFFFC;
defparam \o_word~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[67]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [67]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[67]));
// synopsys translate_off
defparam \i_reg_array[67]~I .input_async_reset = "none";
defparam \i_reg_array[67]~I .input_power_up = "low";
defparam \i_reg_array[67]~I .input_register_mode = "none";
defparam \i_reg_array[67]~I .input_sync_reset = "none";
defparam \i_reg_array[67]~I .oe_async_reset = "none";
defparam \i_reg_array[67]~I .oe_power_up = "low";
defparam \i_reg_array[67]~I .oe_register_mode = "none";
defparam \i_reg_array[67]~I .oe_sync_reset = "none";
defparam \i_reg_array[67]~I .operation_mode = "input";
defparam \i_reg_array[67]~I .output_async_reset = "none";
defparam \i_reg_array[67]~I .output_power_up = "low";
defparam \i_reg_array[67]~I .output_register_mode = "none";
defparam \i_reg_array[67]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_first_word[67]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_first_word~combout [67]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_first_word[67]));
// synopsys translate_off
defparam \i_first_word[67]~I .input_async_reset = "none";
defparam \i_first_word[67]~I .input_power_up = "low";
defparam \i_first_word[67]~I .input_register_mode = "none";
defparam \i_first_word[67]~I .input_sync_reset = "none";
defparam \i_first_word[67]~I .oe_async_reset = "none";
defparam \i_first_word[67]~I .oe_power_up = "low";
defparam \i_first_word[67]~I .oe_register_mode = "none";
defparam \i_first_word[67]~I .oe_sync_reset = "none";
defparam \i_first_word[67]~I .operation_mode = "input";
defparam \i_first_word[67]~I .output_async_reset = "none";
defparam \i_first_word[67]~I .output_power_up = "low";
defparam \i_first_word[67]~I .output_register_mode = "none";
defparam \i_first_word[67]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_second_word[33]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_second_word~combout [33]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_second_word[33]));
// synopsys translate_off
defparam \i_second_word[33]~I .input_async_reset = "none";
defparam \i_second_word[33]~I .input_power_up = "low";
defparam \i_second_word[33]~I .input_register_mode = "none";
defparam \i_second_word[33]~I .input_sync_reset = "none";
defparam \i_second_word[33]~I .oe_async_reset = "none";
defparam \i_second_word[33]~I .oe_power_up = "low";
defparam \i_second_word[33]~I .oe_register_mode = "none";
defparam \i_second_word[33]~I .oe_sync_reset = "none";
defparam \i_second_word[33]~I .operation_mode = "input";
defparam \i_second_word[33]~I .output_async_reset = "none";
defparam \i_second_word[33]~I .output_power_up = "low";
defparam \i_second_word[33]~I .output_register_mode = "none";
defparam \i_second_word[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N16
cycloneii_lcell_comb \o_word~67 (
// Equation(s):
// \o_word~67_combout  = (\i_reg_array~combout [67]) # ((\i_first_word~combout [67]) # (\i_second_word~combout [33]))

	.dataa(vcc),
	.datab(\i_reg_array~combout [67]),
	.datac(\i_first_word~combout [67]),
	.datad(\i_second_word~combout [33]),
	.cin(gnd),
	.combout(\o_word~67_combout ),
	.cout());
// synopsys translate_off
defparam \o_word~67 .lut_mask = 16'hFFFC;
defparam \o_word~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[68]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [68]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[68]));
// synopsys translate_off
defparam \i_reg_array[68]~I .input_async_reset = "none";
defparam \i_reg_array[68]~I .input_power_up = "low";
defparam \i_reg_array[68]~I .input_register_mode = "none";
defparam \i_reg_array[68]~I .input_sync_reset = "none";
defparam \i_reg_array[68]~I .oe_async_reset = "none";
defparam \i_reg_array[68]~I .oe_power_up = "low";
defparam \i_reg_array[68]~I .oe_register_mode = "none";
defparam \i_reg_array[68]~I .oe_sync_reset = "none";
defparam \i_reg_array[68]~I .operation_mode = "input";
defparam \i_reg_array[68]~I .output_async_reset = "none";
defparam \i_reg_array[68]~I .output_power_up = "low";
defparam \i_reg_array[68]~I .output_register_mode = "none";
defparam \i_reg_array[68]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[69]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [69]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[69]));
// synopsys translate_off
defparam \i_reg_array[69]~I .input_async_reset = "none";
defparam \i_reg_array[69]~I .input_power_up = "low";
defparam \i_reg_array[69]~I .input_register_mode = "none";
defparam \i_reg_array[69]~I .input_sync_reset = "none";
defparam \i_reg_array[69]~I .oe_async_reset = "none";
defparam \i_reg_array[69]~I .oe_power_up = "low";
defparam \i_reg_array[69]~I .oe_register_mode = "none";
defparam \i_reg_array[69]~I .oe_sync_reset = "none";
defparam \i_reg_array[69]~I .operation_mode = "input";
defparam \i_reg_array[69]~I .output_async_reset = "none";
defparam \i_reg_array[69]~I .output_power_up = "low";
defparam \i_reg_array[69]~I .output_register_mode = "none";
defparam \i_reg_array[69]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[70]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [70]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[70]));
// synopsys translate_off
defparam \i_reg_array[70]~I .input_async_reset = "none";
defparam \i_reg_array[70]~I .input_power_up = "low";
defparam \i_reg_array[70]~I .input_register_mode = "none";
defparam \i_reg_array[70]~I .input_sync_reset = "none";
defparam \i_reg_array[70]~I .oe_async_reset = "none";
defparam \i_reg_array[70]~I .oe_power_up = "low";
defparam \i_reg_array[70]~I .oe_register_mode = "none";
defparam \i_reg_array[70]~I .oe_sync_reset = "none";
defparam \i_reg_array[70]~I .operation_mode = "input";
defparam \i_reg_array[70]~I .output_async_reset = "none";
defparam \i_reg_array[70]~I .output_power_up = "low";
defparam \i_reg_array[70]~I .output_register_mode = "none";
defparam \i_reg_array[70]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[71]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [71]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[71]));
// synopsys translate_off
defparam \i_reg_array[71]~I .input_async_reset = "none";
defparam \i_reg_array[71]~I .input_power_up = "low";
defparam \i_reg_array[71]~I .input_register_mode = "none";
defparam \i_reg_array[71]~I .input_sync_reset = "none";
defparam \i_reg_array[71]~I .oe_async_reset = "none";
defparam \i_reg_array[71]~I .oe_power_up = "low";
defparam \i_reg_array[71]~I .oe_register_mode = "none";
defparam \i_reg_array[71]~I .oe_sync_reset = "none";
defparam \i_reg_array[71]~I .operation_mode = "input";
defparam \i_reg_array[71]~I .output_async_reset = "none";
defparam \i_reg_array[71]~I .output_power_up = "low";
defparam \i_reg_array[71]~I .output_register_mode = "none";
defparam \i_reg_array[71]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[72]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [72]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[72]));
// synopsys translate_off
defparam \i_reg_array[72]~I .input_async_reset = "none";
defparam \i_reg_array[72]~I .input_power_up = "low";
defparam \i_reg_array[72]~I .input_register_mode = "none";
defparam \i_reg_array[72]~I .input_sync_reset = "none";
defparam \i_reg_array[72]~I .oe_async_reset = "none";
defparam \i_reg_array[72]~I .oe_power_up = "low";
defparam \i_reg_array[72]~I .oe_register_mode = "none";
defparam \i_reg_array[72]~I .oe_sync_reset = "none";
defparam \i_reg_array[72]~I .operation_mode = "input";
defparam \i_reg_array[72]~I .output_async_reset = "none";
defparam \i_reg_array[72]~I .output_power_up = "low";
defparam \i_reg_array[72]~I .output_register_mode = "none";
defparam \i_reg_array[72]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[73]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [73]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[73]));
// synopsys translate_off
defparam \i_reg_array[73]~I .input_async_reset = "none";
defparam \i_reg_array[73]~I .input_power_up = "low";
defparam \i_reg_array[73]~I .input_register_mode = "none";
defparam \i_reg_array[73]~I .input_sync_reset = "none";
defparam \i_reg_array[73]~I .oe_async_reset = "none";
defparam \i_reg_array[73]~I .oe_power_up = "low";
defparam \i_reg_array[73]~I .oe_register_mode = "none";
defparam \i_reg_array[73]~I .oe_sync_reset = "none";
defparam \i_reg_array[73]~I .operation_mode = "input";
defparam \i_reg_array[73]~I .output_async_reset = "none";
defparam \i_reg_array[73]~I .output_power_up = "low";
defparam \i_reg_array[73]~I .output_register_mode = "none";
defparam \i_reg_array[73]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[74]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [74]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[74]));
// synopsys translate_off
defparam \i_reg_array[74]~I .input_async_reset = "none";
defparam \i_reg_array[74]~I .input_power_up = "low";
defparam \i_reg_array[74]~I .input_register_mode = "none";
defparam \i_reg_array[74]~I .input_sync_reset = "none";
defparam \i_reg_array[74]~I .oe_async_reset = "none";
defparam \i_reg_array[74]~I .oe_power_up = "low";
defparam \i_reg_array[74]~I .oe_register_mode = "none";
defparam \i_reg_array[74]~I .oe_sync_reset = "none";
defparam \i_reg_array[74]~I .operation_mode = "input";
defparam \i_reg_array[74]~I .output_async_reset = "none";
defparam \i_reg_array[74]~I .output_power_up = "low";
defparam \i_reg_array[74]~I .output_register_mode = "none";
defparam \i_reg_array[74]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[75]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [75]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[75]));
// synopsys translate_off
defparam \i_reg_array[75]~I .input_async_reset = "none";
defparam \i_reg_array[75]~I .input_power_up = "low";
defparam \i_reg_array[75]~I .input_register_mode = "none";
defparam \i_reg_array[75]~I .input_sync_reset = "none";
defparam \i_reg_array[75]~I .oe_async_reset = "none";
defparam \i_reg_array[75]~I .oe_power_up = "low";
defparam \i_reg_array[75]~I .oe_register_mode = "none";
defparam \i_reg_array[75]~I .oe_sync_reset = "none";
defparam \i_reg_array[75]~I .operation_mode = "input";
defparam \i_reg_array[75]~I .output_async_reset = "none";
defparam \i_reg_array[75]~I .output_power_up = "low";
defparam \i_reg_array[75]~I .output_register_mode = "none";
defparam \i_reg_array[75]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[76]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [76]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[76]));
// synopsys translate_off
defparam \i_reg_array[76]~I .input_async_reset = "none";
defparam \i_reg_array[76]~I .input_power_up = "low";
defparam \i_reg_array[76]~I .input_register_mode = "none";
defparam \i_reg_array[76]~I .input_sync_reset = "none";
defparam \i_reg_array[76]~I .oe_async_reset = "none";
defparam \i_reg_array[76]~I .oe_power_up = "low";
defparam \i_reg_array[76]~I .oe_register_mode = "none";
defparam \i_reg_array[76]~I .oe_sync_reset = "none";
defparam \i_reg_array[76]~I .operation_mode = "input";
defparam \i_reg_array[76]~I .output_async_reset = "none";
defparam \i_reg_array[76]~I .output_power_up = "low";
defparam \i_reg_array[76]~I .output_register_mode = "none";
defparam \i_reg_array[76]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[77]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [77]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[77]));
// synopsys translate_off
defparam \i_reg_array[77]~I .input_async_reset = "none";
defparam \i_reg_array[77]~I .input_power_up = "low";
defparam \i_reg_array[77]~I .input_register_mode = "none";
defparam \i_reg_array[77]~I .input_sync_reset = "none";
defparam \i_reg_array[77]~I .oe_async_reset = "none";
defparam \i_reg_array[77]~I .oe_power_up = "low";
defparam \i_reg_array[77]~I .oe_register_mode = "none";
defparam \i_reg_array[77]~I .oe_sync_reset = "none";
defparam \i_reg_array[77]~I .operation_mode = "input";
defparam \i_reg_array[77]~I .output_async_reset = "none";
defparam \i_reg_array[77]~I .output_power_up = "low";
defparam \i_reg_array[77]~I .output_register_mode = "none";
defparam \i_reg_array[77]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[78]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [78]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[78]));
// synopsys translate_off
defparam \i_reg_array[78]~I .input_async_reset = "none";
defparam \i_reg_array[78]~I .input_power_up = "low";
defparam \i_reg_array[78]~I .input_register_mode = "none";
defparam \i_reg_array[78]~I .input_sync_reset = "none";
defparam \i_reg_array[78]~I .oe_async_reset = "none";
defparam \i_reg_array[78]~I .oe_power_up = "low";
defparam \i_reg_array[78]~I .oe_register_mode = "none";
defparam \i_reg_array[78]~I .oe_sync_reset = "none";
defparam \i_reg_array[78]~I .operation_mode = "input";
defparam \i_reg_array[78]~I .output_async_reset = "none";
defparam \i_reg_array[78]~I .output_power_up = "low";
defparam \i_reg_array[78]~I .output_register_mode = "none";
defparam \i_reg_array[78]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[79]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [79]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[79]));
// synopsys translate_off
defparam \i_reg_array[79]~I .input_async_reset = "none";
defparam \i_reg_array[79]~I .input_power_up = "low";
defparam \i_reg_array[79]~I .input_register_mode = "none";
defparam \i_reg_array[79]~I .input_sync_reset = "none";
defparam \i_reg_array[79]~I .oe_async_reset = "none";
defparam \i_reg_array[79]~I .oe_power_up = "low";
defparam \i_reg_array[79]~I .oe_register_mode = "none";
defparam \i_reg_array[79]~I .oe_sync_reset = "none";
defparam \i_reg_array[79]~I .operation_mode = "input";
defparam \i_reg_array[79]~I .output_async_reset = "none";
defparam \i_reg_array[79]~I .output_power_up = "low";
defparam \i_reg_array[79]~I .output_register_mode = "none";
defparam \i_reg_array[79]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[80]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [80]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[80]));
// synopsys translate_off
defparam \i_reg_array[80]~I .input_async_reset = "none";
defparam \i_reg_array[80]~I .input_power_up = "low";
defparam \i_reg_array[80]~I .input_register_mode = "none";
defparam \i_reg_array[80]~I .input_sync_reset = "none";
defparam \i_reg_array[80]~I .oe_async_reset = "none";
defparam \i_reg_array[80]~I .oe_power_up = "low";
defparam \i_reg_array[80]~I .oe_register_mode = "none";
defparam \i_reg_array[80]~I .oe_sync_reset = "none";
defparam \i_reg_array[80]~I .operation_mode = "input";
defparam \i_reg_array[80]~I .output_async_reset = "none";
defparam \i_reg_array[80]~I .output_power_up = "low";
defparam \i_reg_array[80]~I .output_register_mode = "none";
defparam \i_reg_array[80]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[81]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [81]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[81]));
// synopsys translate_off
defparam \i_reg_array[81]~I .input_async_reset = "none";
defparam \i_reg_array[81]~I .input_power_up = "low";
defparam \i_reg_array[81]~I .input_register_mode = "none";
defparam \i_reg_array[81]~I .input_sync_reset = "none";
defparam \i_reg_array[81]~I .oe_async_reset = "none";
defparam \i_reg_array[81]~I .oe_power_up = "low";
defparam \i_reg_array[81]~I .oe_register_mode = "none";
defparam \i_reg_array[81]~I .oe_sync_reset = "none";
defparam \i_reg_array[81]~I .operation_mode = "input";
defparam \i_reg_array[81]~I .output_async_reset = "none";
defparam \i_reg_array[81]~I .output_power_up = "low";
defparam \i_reg_array[81]~I .output_register_mode = "none";
defparam \i_reg_array[81]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[82]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [82]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[82]));
// synopsys translate_off
defparam \i_reg_array[82]~I .input_async_reset = "none";
defparam \i_reg_array[82]~I .input_power_up = "low";
defparam \i_reg_array[82]~I .input_register_mode = "none";
defparam \i_reg_array[82]~I .input_sync_reset = "none";
defparam \i_reg_array[82]~I .oe_async_reset = "none";
defparam \i_reg_array[82]~I .oe_power_up = "low";
defparam \i_reg_array[82]~I .oe_register_mode = "none";
defparam \i_reg_array[82]~I .oe_sync_reset = "none";
defparam \i_reg_array[82]~I .operation_mode = "input";
defparam \i_reg_array[82]~I .output_async_reset = "none";
defparam \i_reg_array[82]~I .output_power_up = "low";
defparam \i_reg_array[82]~I .output_register_mode = "none";
defparam \i_reg_array[82]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[83]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [83]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[83]));
// synopsys translate_off
defparam \i_reg_array[83]~I .input_async_reset = "none";
defparam \i_reg_array[83]~I .input_power_up = "low";
defparam \i_reg_array[83]~I .input_register_mode = "none";
defparam \i_reg_array[83]~I .input_sync_reset = "none";
defparam \i_reg_array[83]~I .oe_async_reset = "none";
defparam \i_reg_array[83]~I .oe_power_up = "low";
defparam \i_reg_array[83]~I .oe_register_mode = "none";
defparam \i_reg_array[83]~I .oe_sync_reset = "none";
defparam \i_reg_array[83]~I .operation_mode = "input";
defparam \i_reg_array[83]~I .output_async_reset = "none";
defparam \i_reg_array[83]~I .output_power_up = "low";
defparam \i_reg_array[83]~I .output_register_mode = "none";
defparam \i_reg_array[83]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[84]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [84]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[84]));
// synopsys translate_off
defparam \i_reg_array[84]~I .input_async_reset = "none";
defparam \i_reg_array[84]~I .input_power_up = "low";
defparam \i_reg_array[84]~I .input_register_mode = "none";
defparam \i_reg_array[84]~I .input_sync_reset = "none";
defparam \i_reg_array[84]~I .oe_async_reset = "none";
defparam \i_reg_array[84]~I .oe_power_up = "low";
defparam \i_reg_array[84]~I .oe_register_mode = "none";
defparam \i_reg_array[84]~I .oe_sync_reset = "none";
defparam \i_reg_array[84]~I .operation_mode = "input";
defparam \i_reg_array[84]~I .output_async_reset = "none";
defparam \i_reg_array[84]~I .output_power_up = "low";
defparam \i_reg_array[84]~I .output_register_mode = "none";
defparam \i_reg_array[84]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[85]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [85]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[85]));
// synopsys translate_off
defparam \i_reg_array[85]~I .input_async_reset = "none";
defparam \i_reg_array[85]~I .input_power_up = "low";
defparam \i_reg_array[85]~I .input_register_mode = "none";
defparam \i_reg_array[85]~I .input_sync_reset = "none";
defparam \i_reg_array[85]~I .oe_async_reset = "none";
defparam \i_reg_array[85]~I .oe_power_up = "low";
defparam \i_reg_array[85]~I .oe_register_mode = "none";
defparam \i_reg_array[85]~I .oe_sync_reset = "none";
defparam \i_reg_array[85]~I .operation_mode = "input";
defparam \i_reg_array[85]~I .output_async_reset = "none";
defparam \i_reg_array[85]~I .output_power_up = "low";
defparam \i_reg_array[85]~I .output_register_mode = "none";
defparam \i_reg_array[85]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[86]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [86]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[86]));
// synopsys translate_off
defparam \i_reg_array[86]~I .input_async_reset = "none";
defparam \i_reg_array[86]~I .input_power_up = "low";
defparam \i_reg_array[86]~I .input_register_mode = "none";
defparam \i_reg_array[86]~I .input_sync_reset = "none";
defparam \i_reg_array[86]~I .oe_async_reset = "none";
defparam \i_reg_array[86]~I .oe_power_up = "low";
defparam \i_reg_array[86]~I .oe_register_mode = "none";
defparam \i_reg_array[86]~I .oe_sync_reset = "none";
defparam \i_reg_array[86]~I .operation_mode = "input";
defparam \i_reg_array[86]~I .output_async_reset = "none";
defparam \i_reg_array[86]~I .output_power_up = "low";
defparam \i_reg_array[86]~I .output_register_mode = "none";
defparam \i_reg_array[86]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[87]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [87]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[87]));
// synopsys translate_off
defparam \i_reg_array[87]~I .input_async_reset = "none";
defparam \i_reg_array[87]~I .input_power_up = "low";
defparam \i_reg_array[87]~I .input_register_mode = "none";
defparam \i_reg_array[87]~I .input_sync_reset = "none";
defparam \i_reg_array[87]~I .oe_async_reset = "none";
defparam \i_reg_array[87]~I .oe_power_up = "low";
defparam \i_reg_array[87]~I .oe_register_mode = "none";
defparam \i_reg_array[87]~I .oe_sync_reset = "none";
defparam \i_reg_array[87]~I .operation_mode = "input";
defparam \i_reg_array[87]~I .output_async_reset = "none";
defparam \i_reg_array[87]~I .output_power_up = "low";
defparam \i_reg_array[87]~I .output_register_mode = "none";
defparam \i_reg_array[87]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[88]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [88]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[88]));
// synopsys translate_off
defparam \i_reg_array[88]~I .input_async_reset = "none";
defparam \i_reg_array[88]~I .input_power_up = "low";
defparam \i_reg_array[88]~I .input_register_mode = "none";
defparam \i_reg_array[88]~I .input_sync_reset = "none";
defparam \i_reg_array[88]~I .oe_async_reset = "none";
defparam \i_reg_array[88]~I .oe_power_up = "low";
defparam \i_reg_array[88]~I .oe_register_mode = "none";
defparam \i_reg_array[88]~I .oe_sync_reset = "none";
defparam \i_reg_array[88]~I .operation_mode = "input";
defparam \i_reg_array[88]~I .output_async_reset = "none";
defparam \i_reg_array[88]~I .output_power_up = "low";
defparam \i_reg_array[88]~I .output_register_mode = "none";
defparam \i_reg_array[88]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[89]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [89]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[89]));
// synopsys translate_off
defparam \i_reg_array[89]~I .input_async_reset = "none";
defparam \i_reg_array[89]~I .input_power_up = "low";
defparam \i_reg_array[89]~I .input_register_mode = "none";
defparam \i_reg_array[89]~I .input_sync_reset = "none";
defparam \i_reg_array[89]~I .oe_async_reset = "none";
defparam \i_reg_array[89]~I .oe_power_up = "low";
defparam \i_reg_array[89]~I .oe_register_mode = "none";
defparam \i_reg_array[89]~I .oe_sync_reset = "none";
defparam \i_reg_array[89]~I .operation_mode = "input";
defparam \i_reg_array[89]~I .output_async_reset = "none";
defparam \i_reg_array[89]~I .output_power_up = "low";
defparam \i_reg_array[89]~I .output_register_mode = "none";
defparam \i_reg_array[89]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[90]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [90]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[90]));
// synopsys translate_off
defparam \i_reg_array[90]~I .input_async_reset = "none";
defparam \i_reg_array[90]~I .input_power_up = "low";
defparam \i_reg_array[90]~I .input_register_mode = "none";
defparam \i_reg_array[90]~I .input_sync_reset = "none";
defparam \i_reg_array[90]~I .oe_async_reset = "none";
defparam \i_reg_array[90]~I .oe_power_up = "low";
defparam \i_reg_array[90]~I .oe_register_mode = "none";
defparam \i_reg_array[90]~I .oe_sync_reset = "none";
defparam \i_reg_array[90]~I .operation_mode = "input";
defparam \i_reg_array[90]~I .output_async_reset = "none";
defparam \i_reg_array[90]~I .output_power_up = "low";
defparam \i_reg_array[90]~I .output_register_mode = "none";
defparam \i_reg_array[90]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[91]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [91]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[91]));
// synopsys translate_off
defparam \i_reg_array[91]~I .input_async_reset = "none";
defparam \i_reg_array[91]~I .input_power_up = "low";
defparam \i_reg_array[91]~I .input_register_mode = "none";
defparam \i_reg_array[91]~I .input_sync_reset = "none";
defparam \i_reg_array[91]~I .oe_async_reset = "none";
defparam \i_reg_array[91]~I .oe_power_up = "low";
defparam \i_reg_array[91]~I .oe_register_mode = "none";
defparam \i_reg_array[91]~I .oe_sync_reset = "none";
defparam \i_reg_array[91]~I .operation_mode = "input";
defparam \i_reg_array[91]~I .output_async_reset = "none";
defparam \i_reg_array[91]~I .output_power_up = "low";
defparam \i_reg_array[91]~I .output_register_mode = "none";
defparam \i_reg_array[91]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[92]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [92]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[92]));
// synopsys translate_off
defparam \i_reg_array[92]~I .input_async_reset = "none";
defparam \i_reg_array[92]~I .input_power_up = "low";
defparam \i_reg_array[92]~I .input_register_mode = "none";
defparam \i_reg_array[92]~I .input_sync_reset = "none";
defparam \i_reg_array[92]~I .oe_async_reset = "none";
defparam \i_reg_array[92]~I .oe_power_up = "low";
defparam \i_reg_array[92]~I .oe_register_mode = "none";
defparam \i_reg_array[92]~I .oe_sync_reset = "none";
defparam \i_reg_array[92]~I .operation_mode = "input";
defparam \i_reg_array[92]~I .output_async_reset = "none";
defparam \i_reg_array[92]~I .output_power_up = "low";
defparam \i_reg_array[92]~I .output_register_mode = "none";
defparam \i_reg_array[92]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[93]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [93]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[93]));
// synopsys translate_off
defparam \i_reg_array[93]~I .input_async_reset = "none";
defparam \i_reg_array[93]~I .input_power_up = "low";
defparam \i_reg_array[93]~I .input_register_mode = "none";
defparam \i_reg_array[93]~I .input_sync_reset = "none";
defparam \i_reg_array[93]~I .oe_async_reset = "none";
defparam \i_reg_array[93]~I .oe_power_up = "low";
defparam \i_reg_array[93]~I .oe_register_mode = "none";
defparam \i_reg_array[93]~I .oe_sync_reset = "none";
defparam \i_reg_array[93]~I .operation_mode = "input";
defparam \i_reg_array[93]~I .output_async_reset = "none";
defparam \i_reg_array[93]~I .output_power_up = "low";
defparam \i_reg_array[93]~I .output_register_mode = "none";
defparam \i_reg_array[93]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[94]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [94]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[94]));
// synopsys translate_off
defparam \i_reg_array[94]~I .input_async_reset = "none";
defparam \i_reg_array[94]~I .input_power_up = "low";
defparam \i_reg_array[94]~I .input_register_mode = "none";
defparam \i_reg_array[94]~I .input_sync_reset = "none";
defparam \i_reg_array[94]~I .oe_async_reset = "none";
defparam \i_reg_array[94]~I .oe_power_up = "low";
defparam \i_reg_array[94]~I .oe_register_mode = "none";
defparam \i_reg_array[94]~I .oe_sync_reset = "none";
defparam \i_reg_array[94]~I .operation_mode = "input";
defparam \i_reg_array[94]~I .output_async_reset = "none";
defparam \i_reg_array[94]~I .output_power_up = "low";
defparam \i_reg_array[94]~I .output_register_mode = "none";
defparam \i_reg_array[94]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[95]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [95]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[95]));
// synopsys translate_off
defparam \i_reg_array[95]~I .input_async_reset = "none";
defparam \i_reg_array[95]~I .input_power_up = "low";
defparam \i_reg_array[95]~I .input_register_mode = "none";
defparam \i_reg_array[95]~I .input_sync_reset = "none";
defparam \i_reg_array[95]~I .oe_async_reset = "none";
defparam \i_reg_array[95]~I .oe_power_up = "low";
defparam \i_reg_array[95]~I .oe_register_mode = "none";
defparam \i_reg_array[95]~I .oe_sync_reset = "none";
defparam \i_reg_array[95]~I .operation_mode = "input";
defparam \i_reg_array[95]~I .output_async_reset = "none";
defparam \i_reg_array[95]~I .output_power_up = "low";
defparam \i_reg_array[95]~I .output_register_mode = "none";
defparam \i_reg_array[95]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[96]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [96]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[96]));
// synopsys translate_off
defparam \i_reg_array[96]~I .input_async_reset = "none";
defparam \i_reg_array[96]~I .input_power_up = "low";
defparam \i_reg_array[96]~I .input_register_mode = "none";
defparam \i_reg_array[96]~I .input_sync_reset = "none";
defparam \i_reg_array[96]~I .oe_async_reset = "none";
defparam \i_reg_array[96]~I .oe_power_up = "low";
defparam \i_reg_array[96]~I .oe_register_mode = "none";
defparam \i_reg_array[96]~I .oe_sync_reset = "none";
defparam \i_reg_array[96]~I .operation_mode = "input";
defparam \i_reg_array[96]~I .output_async_reset = "none";
defparam \i_reg_array[96]~I .output_power_up = "low";
defparam \i_reg_array[96]~I .output_register_mode = "none";
defparam \i_reg_array[96]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[97]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [97]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[97]));
// synopsys translate_off
defparam \i_reg_array[97]~I .input_async_reset = "none";
defparam \i_reg_array[97]~I .input_power_up = "low";
defparam \i_reg_array[97]~I .input_register_mode = "none";
defparam \i_reg_array[97]~I .input_sync_reset = "none";
defparam \i_reg_array[97]~I .oe_async_reset = "none";
defparam \i_reg_array[97]~I .oe_power_up = "low";
defparam \i_reg_array[97]~I .oe_register_mode = "none";
defparam \i_reg_array[97]~I .oe_sync_reset = "none";
defparam \i_reg_array[97]~I .operation_mode = "input";
defparam \i_reg_array[97]~I .output_async_reset = "none";
defparam \i_reg_array[97]~I .output_power_up = "low";
defparam \i_reg_array[97]~I .output_register_mode = "none";
defparam \i_reg_array[97]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[98]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [98]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[98]));
// synopsys translate_off
defparam \i_reg_array[98]~I .input_async_reset = "none";
defparam \i_reg_array[98]~I .input_power_up = "low";
defparam \i_reg_array[98]~I .input_register_mode = "none";
defparam \i_reg_array[98]~I .input_sync_reset = "none";
defparam \i_reg_array[98]~I .oe_async_reset = "none";
defparam \i_reg_array[98]~I .oe_power_up = "low";
defparam \i_reg_array[98]~I .oe_register_mode = "none";
defparam \i_reg_array[98]~I .oe_sync_reset = "none";
defparam \i_reg_array[98]~I .operation_mode = "input";
defparam \i_reg_array[98]~I .output_async_reset = "none";
defparam \i_reg_array[98]~I .output_power_up = "low";
defparam \i_reg_array[98]~I .output_register_mode = "none";
defparam \i_reg_array[98]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[99]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [99]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[99]));
// synopsys translate_off
defparam \i_reg_array[99]~I .input_async_reset = "none";
defparam \i_reg_array[99]~I .input_power_up = "low";
defparam \i_reg_array[99]~I .input_register_mode = "none";
defparam \i_reg_array[99]~I .input_sync_reset = "none";
defparam \i_reg_array[99]~I .oe_async_reset = "none";
defparam \i_reg_array[99]~I .oe_power_up = "low";
defparam \i_reg_array[99]~I .oe_register_mode = "none";
defparam \i_reg_array[99]~I .oe_sync_reset = "none";
defparam \i_reg_array[99]~I .operation_mode = "input";
defparam \i_reg_array[99]~I .output_async_reset = "none";
defparam \i_reg_array[99]~I .output_power_up = "low";
defparam \i_reg_array[99]~I .output_register_mode = "none";
defparam \i_reg_array[99]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[100]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [100]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[100]));
// synopsys translate_off
defparam \i_reg_array[100]~I .input_async_reset = "none";
defparam \i_reg_array[100]~I .input_power_up = "low";
defparam \i_reg_array[100]~I .input_register_mode = "none";
defparam \i_reg_array[100]~I .input_sync_reset = "none";
defparam \i_reg_array[100]~I .oe_async_reset = "none";
defparam \i_reg_array[100]~I .oe_power_up = "low";
defparam \i_reg_array[100]~I .oe_register_mode = "none";
defparam \i_reg_array[100]~I .oe_sync_reset = "none";
defparam \i_reg_array[100]~I .operation_mode = "input";
defparam \i_reg_array[100]~I .output_async_reset = "none";
defparam \i_reg_array[100]~I .output_power_up = "low";
defparam \i_reg_array[100]~I .output_register_mode = "none";
defparam \i_reg_array[100]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[101]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [101]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[101]));
// synopsys translate_off
defparam \i_reg_array[101]~I .input_async_reset = "none";
defparam \i_reg_array[101]~I .input_power_up = "low";
defparam \i_reg_array[101]~I .input_register_mode = "none";
defparam \i_reg_array[101]~I .input_sync_reset = "none";
defparam \i_reg_array[101]~I .oe_async_reset = "none";
defparam \i_reg_array[101]~I .oe_power_up = "low";
defparam \i_reg_array[101]~I .oe_register_mode = "none";
defparam \i_reg_array[101]~I .oe_sync_reset = "none";
defparam \i_reg_array[101]~I .operation_mode = "input";
defparam \i_reg_array[101]~I .output_async_reset = "none";
defparam \i_reg_array[101]~I .output_power_up = "low";
defparam \i_reg_array[101]~I .output_register_mode = "none";
defparam \i_reg_array[101]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[102]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [102]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[102]));
// synopsys translate_off
defparam \i_reg_array[102]~I .input_async_reset = "none";
defparam \i_reg_array[102]~I .input_power_up = "low";
defparam \i_reg_array[102]~I .input_register_mode = "none";
defparam \i_reg_array[102]~I .input_sync_reset = "none";
defparam \i_reg_array[102]~I .oe_async_reset = "none";
defparam \i_reg_array[102]~I .oe_power_up = "low";
defparam \i_reg_array[102]~I .oe_register_mode = "none";
defparam \i_reg_array[102]~I .oe_sync_reset = "none";
defparam \i_reg_array[102]~I .operation_mode = "input";
defparam \i_reg_array[102]~I .output_async_reset = "none";
defparam \i_reg_array[102]~I .output_power_up = "low";
defparam \i_reg_array[102]~I .output_register_mode = "none";
defparam \i_reg_array[102]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[103]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [103]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[103]));
// synopsys translate_off
defparam \i_reg_array[103]~I .input_async_reset = "none";
defparam \i_reg_array[103]~I .input_power_up = "low";
defparam \i_reg_array[103]~I .input_register_mode = "none";
defparam \i_reg_array[103]~I .input_sync_reset = "none";
defparam \i_reg_array[103]~I .oe_async_reset = "none";
defparam \i_reg_array[103]~I .oe_power_up = "low";
defparam \i_reg_array[103]~I .oe_register_mode = "none";
defparam \i_reg_array[103]~I .oe_sync_reset = "none";
defparam \i_reg_array[103]~I .operation_mode = "input";
defparam \i_reg_array[103]~I .output_async_reset = "none";
defparam \i_reg_array[103]~I .output_power_up = "low";
defparam \i_reg_array[103]~I .output_register_mode = "none";
defparam \i_reg_array[103]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[104]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [104]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[104]));
// synopsys translate_off
defparam \i_reg_array[104]~I .input_async_reset = "none";
defparam \i_reg_array[104]~I .input_power_up = "low";
defparam \i_reg_array[104]~I .input_register_mode = "none";
defparam \i_reg_array[104]~I .input_sync_reset = "none";
defparam \i_reg_array[104]~I .oe_async_reset = "none";
defparam \i_reg_array[104]~I .oe_power_up = "low";
defparam \i_reg_array[104]~I .oe_register_mode = "none";
defparam \i_reg_array[104]~I .oe_sync_reset = "none";
defparam \i_reg_array[104]~I .operation_mode = "input";
defparam \i_reg_array[104]~I .output_async_reset = "none";
defparam \i_reg_array[104]~I .output_power_up = "low";
defparam \i_reg_array[104]~I .output_register_mode = "none";
defparam \i_reg_array[104]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[105]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [105]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[105]));
// synopsys translate_off
defparam \i_reg_array[105]~I .input_async_reset = "none";
defparam \i_reg_array[105]~I .input_power_up = "low";
defparam \i_reg_array[105]~I .input_register_mode = "none";
defparam \i_reg_array[105]~I .input_sync_reset = "none";
defparam \i_reg_array[105]~I .oe_async_reset = "none";
defparam \i_reg_array[105]~I .oe_power_up = "low";
defparam \i_reg_array[105]~I .oe_register_mode = "none";
defparam \i_reg_array[105]~I .oe_sync_reset = "none";
defparam \i_reg_array[105]~I .operation_mode = "input";
defparam \i_reg_array[105]~I .output_async_reset = "none";
defparam \i_reg_array[105]~I .output_power_up = "low";
defparam \i_reg_array[105]~I .output_register_mode = "none";
defparam \i_reg_array[105]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[106]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [106]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[106]));
// synopsys translate_off
defparam \i_reg_array[106]~I .input_async_reset = "none";
defparam \i_reg_array[106]~I .input_power_up = "low";
defparam \i_reg_array[106]~I .input_register_mode = "none";
defparam \i_reg_array[106]~I .input_sync_reset = "none";
defparam \i_reg_array[106]~I .oe_async_reset = "none";
defparam \i_reg_array[106]~I .oe_power_up = "low";
defparam \i_reg_array[106]~I .oe_register_mode = "none";
defparam \i_reg_array[106]~I .oe_sync_reset = "none";
defparam \i_reg_array[106]~I .operation_mode = "input";
defparam \i_reg_array[106]~I .output_async_reset = "none";
defparam \i_reg_array[106]~I .output_power_up = "low";
defparam \i_reg_array[106]~I .output_register_mode = "none";
defparam \i_reg_array[106]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[107]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [107]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[107]));
// synopsys translate_off
defparam \i_reg_array[107]~I .input_async_reset = "none";
defparam \i_reg_array[107]~I .input_power_up = "low";
defparam \i_reg_array[107]~I .input_register_mode = "none";
defparam \i_reg_array[107]~I .input_sync_reset = "none";
defparam \i_reg_array[107]~I .oe_async_reset = "none";
defparam \i_reg_array[107]~I .oe_power_up = "low";
defparam \i_reg_array[107]~I .oe_register_mode = "none";
defparam \i_reg_array[107]~I .oe_sync_reset = "none";
defparam \i_reg_array[107]~I .operation_mode = "input";
defparam \i_reg_array[107]~I .output_async_reset = "none";
defparam \i_reg_array[107]~I .output_power_up = "low";
defparam \i_reg_array[107]~I .output_register_mode = "none";
defparam \i_reg_array[107]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[108]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [108]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[108]));
// synopsys translate_off
defparam \i_reg_array[108]~I .input_async_reset = "none";
defparam \i_reg_array[108]~I .input_power_up = "low";
defparam \i_reg_array[108]~I .input_register_mode = "none";
defparam \i_reg_array[108]~I .input_sync_reset = "none";
defparam \i_reg_array[108]~I .oe_async_reset = "none";
defparam \i_reg_array[108]~I .oe_power_up = "low";
defparam \i_reg_array[108]~I .oe_register_mode = "none";
defparam \i_reg_array[108]~I .oe_sync_reset = "none";
defparam \i_reg_array[108]~I .operation_mode = "input";
defparam \i_reg_array[108]~I .output_async_reset = "none";
defparam \i_reg_array[108]~I .output_power_up = "low";
defparam \i_reg_array[108]~I .output_register_mode = "none";
defparam \i_reg_array[108]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[109]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [109]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[109]));
// synopsys translate_off
defparam \i_reg_array[109]~I .input_async_reset = "none";
defparam \i_reg_array[109]~I .input_power_up = "low";
defparam \i_reg_array[109]~I .input_register_mode = "none";
defparam \i_reg_array[109]~I .input_sync_reset = "none";
defparam \i_reg_array[109]~I .oe_async_reset = "none";
defparam \i_reg_array[109]~I .oe_power_up = "low";
defparam \i_reg_array[109]~I .oe_register_mode = "none";
defparam \i_reg_array[109]~I .oe_sync_reset = "none";
defparam \i_reg_array[109]~I .operation_mode = "input";
defparam \i_reg_array[109]~I .output_async_reset = "none";
defparam \i_reg_array[109]~I .output_power_up = "low";
defparam \i_reg_array[109]~I .output_register_mode = "none";
defparam \i_reg_array[109]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[110]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [110]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[110]));
// synopsys translate_off
defparam \i_reg_array[110]~I .input_async_reset = "none";
defparam \i_reg_array[110]~I .input_power_up = "low";
defparam \i_reg_array[110]~I .input_register_mode = "none";
defparam \i_reg_array[110]~I .input_sync_reset = "none";
defparam \i_reg_array[110]~I .oe_async_reset = "none";
defparam \i_reg_array[110]~I .oe_power_up = "low";
defparam \i_reg_array[110]~I .oe_register_mode = "none";
defparam \i_reg_array[110]~I .oe_sync_reset = "none";
defparam \i_reg_array[110]~I .operation_mode = "input";
defparam \i_reg_array[110]~I .output_async_reset = "none";
defparam \i_reg_array[110]~I .output_power_up = "low";
defparam \i_reg_array[110]~I .output_register_mode = "none";
defparam \i_reg_array[110]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[111]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [111]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[111]));
// synopsys translate_off
defparam \i_reg_array[111]~I .input_async_reset = "none";
defparam \i_reg_array[111]~I .input_power_up = "low";
defparam \i_reg_array[111]~I .input_register_mode = "none";
defparam \i_reg_array[111]~I .input_sync_reset = "none";
defparam \i_reg_array[111]~I .oe_async_reset = "none";
defparam \i_reg_array[111]~I .oe_power_up = "low";
defparam \i_reg_array[111]~I .oe_register_mode = "none";
defparam \i_reg_array[111]~I .oe_sync_reset = "none";
defparam \i_reg_array[111]~I .operation_mode = "input";
defparam \i_reg_array[111]~I .output_async_reset = "none";
defparam \i_reg_array[111]~I .output_power_up = "low";
defparam \i_reg_array[111]~I .output_register_mode = "none";
defparam \i_reg_array[111]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[112]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [112]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[112]));
// synopsys translate_off
defparam \i_reg_array[112]~I .input_async_reset = "none";
defparam \i_reg_array[112]~I .input_power_up = "low";
defparam \i_reg_array[112]~I .input_register_mode = "none";
defparam \i_reg_array[112]~I .input_sync_reset = "none";
defparam \i_reg_array[112]~I .oe_async_reset = "none";
defparam \i_reg_array[112]~I .oe_power_up = "low";
defparam \i_reg_array[112]~I .oe_register_mode = "none";
defparam \i_reg_array[112]~I .oe_sync_reset = "none";
defparam \i_reg_array[112]~I .operation_mode = "input";
defparam \i_reg_array[112]~I .output_async_reset = "none";
defparam \i_reg_array[112]~I .output_power_up = "low";
defparam \i_reg_array[112]~I .output_register_mode = "none";
defparam \i_reg_array[112]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[113]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [113]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[113]));
// synopsys translate_off
defparam \i_reg_array[113]~I .input_async_reset = "none";
defparam \i_reg_array[113]~I .input_power_up = "low";
defparam \i_reg_array[113]~I .input_register_mode = "none";
defparam \i_reg_array[113]~I .input_sync_reset = "none";
defparam \i_reg_array[113]~I .oe_async_reset = "none";
defparam \i_reg_array[113]~I .oe_power_up = "low";
defparam \i_reg_array[113]~I .oe_register_mode = "none";
defparam \i_reg_array[113]~I .oe_sync_reset = "none";
defparam \i_reg_array[113]~I .operation_mode = "input";
defparam \i_reg_array[113]~I .output_async_reset = "none";
defparam \i_reg_array[113]~I .output_power_up = "low";
defparam \i_reg_array[113]~I .output_register_mode = "none";
defparam \i_reg_array[113]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[114]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [114]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[114]));
// synopsys translate_off
defparam \i_reg_array[114]~I .input_async_reset = "none";
defparam \i_reg_array[114]~I .input_power_up = "low";
defparam \i_reg_array[114]~I .input_register_mode = "none";
defparam \i_reg_array[114]~I .input_sync_reset = "none";
defparam \i_reg_array[114]~I .oe_async_reset = "none";
defparam \i_reg_array[114]~I .oe_power_up = "low";
defparam \i_reg_array[114]~I .oe_register_mode = "none";
defparam \i_reg_array[114]~I .oe_sync_reset = "none";
defparam \i_reg_array[114]~I .operation_mode = "input";
defparam \i_reg_array[114]~I .output_async_reset = "none";
defparam \i_reg_array[114]~I .output_power_up = "low";
defparam \i_reg_array[114]~I .output_register_mode = "none";
defparam \i_reg_array[114]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[115]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [115]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[115]));
// synopsys translate_off
defparam \i_reg_array[115]~I .input_async_reset = "none";
defparam \i_reg_array[115]~I .input_power_up = "low";
defparam \i_reg_array[115]~I .input_register_mode = "none";
defparam \i_reg_array[115]~I .input_sync_reset = "none";
defparam \i_reg_array[115]~I .oe_async_reset = "none";
defparam \i_reg_array[115]~I .oe_power_up = "low";
defparam \i_reg_array[115]~I .oe_register_mode = "none";
defparam \i_reg_array[115]~I .oe_sync_reset = "none";
defparam \i_reg_array[115]~I .operation_mode = "input";
defparam \i_reg_array[115]~I .output_async_reset = "none";
defparam \i_reg_array[115]~I .output_power_up = "low";
defparam \i_reg_array[115]~I .output_register_mode = "none";
defparam \i_reg_array[115]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[116]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [116]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[116]));
// synopsys translate_off
defparam \i_reg_array[116]~I .input_async_reset = "none";
defparam \i_reg_array[116]~I .input_power_up = "low";
defparam \i_reg_array[116]~I .input_register_mode = "none";
defparam \i_reg_array[116]~I .input_sync_reset = "none";
defparam \i_reg_array[116]~I .oe_async_reset = "none";
defparam \i_reg_array[116]~I .oe_power_up = "low";
defparam \i_reg_array[116]~I .oe_register_mode = "none";
defparam \i_reg_array[116]~I .oe_sync_reset = "none";
defparam \i_reg_array[116]~I .operation_mode = "input";
defparam \i_reg_array[116]~I .output_async_reset = "none";
defparam \i_reg_array[116]~I .output_power_up = "low";
defparam \i_reg_array[116]~I .output_register_mode = "none";
defparam \i_reg_array[116]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[117]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [117]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[117]));
// synopsys translate_off
defparam \i_reg_array[117]~I .input_async_reset = "none";
defparam \i_reg_array[117]~I .input_power_up = "low";
defparam \i_reg_array[117]~I .input_register_mode = "none";
defparam \i_reg_array[117]~I .input_sync_reset = "none";
defparam \i_reg_array[117]~I .oe_async_reset = "none";
defparam \i_reg_array[117]~I .oe_power_up = "low";
defparam \i_reg_array[117]~I .oe_register_mode = "none";
defparam \i_reg_array[117]~I .oe_sync_reset = "none";
defparam \i_reg_array[117]~I .operation_mode = "input";
defparam \i_reg_array[117]~I .output_async_reset = "none";
defparam \i_reg_array[117]~I .output_power_up = "low";
defparam \i_reg_array[117]~I .output_register_mode = "none";
defparam \i_reg_array[117]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[118]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [118]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[118]));
// synopsys translate_off
defparam \i_reg_array[118]~I .input_async_reset = "none";
defparam \i_reg_array[118]~I .input_power_up = "low";
defparam \i_reg_array[118]~I .input_register_mode = "none";
defparam \i_reg_array[118]~I .input_sync_reset = "none";
defparam \i_reg_array[118]~I .oe_async_reset = "none";
defparam \i_reg_array[118]~I .oe_power_up = "low";
defparam \i_reg_array[118]~I .oe_register_mode = "none";
defparam \i_reg_array[118]~I .oe_sync_reset = "none";
defparam \i_reg_array[118]~I .operation_mode = "input";
defparam \i_reg_array[118]~I .output_async_reset = "none";
defparam \i_reg_array[118]~I .output_power_up = "low";
defparam \i_reg_array[118]~I .output_register_mode = "none";
defparam \i_reg_array[118]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[119]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [119]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[119]));
// synopsys translate_off
defparam \i_reg_array[119]~I .input_async_reset = "none";
defparam \i_reg_array[119]~I .input_power_up = "low";
defparam \i_reg_array[119]~I .input_register_mode = "none";
defparam \i_reg_array[119]~I .input_sync_reset = "none";
defparam \i_reg_array[119]~I .oe_async_reset = "none";
defparam \i_reg_array[119]~I .oe_power_up = "low";
defparam \i_reg_array[119]~I .oe_register_mode = "none";
defparam \i_reg_array[119]~I .oe_sync_reset = "none";
defparam \i_reg_array[119]~I .operation_mode = "input";
defparam \i_reg_array[119]~I .output_async_reset = "none";
defparam \i_reg_array[119]~I .output_power_up = "low";
defparam \i_reg_array[119]~I .output_register_mode = "none";
defparam \i_reg_array[119]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[120]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [120]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[120]));
// synopsys translate_off
defparam \i_reg_array[120]~I .input_async_reset = "none";
defparam \i_reg_array[120]~I .input_power_up = "low";
defparam \i_reg_array[120]~I .input_register_mode = "none";
defparam \i_reg_array[120]~I .input_sync_reset = "none";
defparam \i_reg_array[120]~I .oe_async_reset = "none";
defparam \i_reg_array[120]~I .oe_power_up = "low";
defparam \i_reg_array[120]~I .oe_register_mode = "none";
defparam \i_reg_array[120]~I .oe_sync_reset = "none";
defparam \i_reg_array[120]~I .operation_mode = "input";
defparam \i_reg_array[120]~I .output_async_reset = "none";
defparam \i_reg_array[120]~I .output_power_up = "low";
defparam \i_reg_array[120]~I .output_register_mode = "none";
defparam \i_reg_array[120]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[121]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [121]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[121]));
// synopsys translate_off
defparam \i_reg_array[121]~I .input_async_reset = "none";
defparam \i_reg_array[121]~I .input_power_up = "low";
defparam \i_reg_array[121]~I .input_register_mode = "none";
defparam \i_reg_array[121]~I .input_sync_reset = "none";
defparam \i_reg_array[121]~I .oe_async_reset = "none";
defparam \i_reg_array[121]~I .oe_power_up = "low";
defparam \i_reg_array[121]~I .oe_register_mode = "none";
defparam \i_reg_array[121]~I .oe_sync_reset = "none";
defparam \i_reg_array[121]~I .operation_mode = "input";
defparam \i_reg_array[121]~I .output_async_reset = "none";
defparam \i_reg_array[121]~I .output_power_up = "low";
defparam \i_reg_array[121]~I .output_register_mode = "none";
defparam \i_reg_array[121]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[122]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [122]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[122]));
// synopsys translate_off
defparam \i_reg_array[122]~I .input_async_reset = "none";
defparam \i_reg_array[122]~I .input_power_up = "low";
defparam \i_reg_array[122]~I .input_register_mode = "none";
defparam \i_reg_array[122]~I .input_sync_reset = "none";
defparam \i_reg_array[122]~I .oe_async_reset = "none";
defparam \i_reg_array[122]~I .oe_power_up = "low";
defparam \i_reg_array[122]~I .oe_register_mode = "none";
defparam \i_reg_array[122]~I .oe_sync_reset = "none";
defparam \i_reg_array[122]~I .operation_mode = "input";
defparam \i_reg_array[122]~I .output_async_reset = "none";
defparam \i_reg_array[122]~I .output_power_up = "low";
defparam \i_reg_array[122]~I .output_register_mode = "none";
defparam \i_reg_array[122]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[123]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [123]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[123]));
// synopsys translate_off
defparam \i_reg_array[123]~I .input_async_reset = "none";
defparam \i_reg_array[123]~I .input_power_up = "low";
defparam \i_reg_array[123]~I .input_register_mode = "none";
defparam \i_reg_array[123]~I .input_sync_reset = "none";
defparam \i_reg_array[123]~I .oe_async_reset = "none";
defparam \i_reg_array[123]~I .oe_power_up = "low";
defparam \i_reg_array[123]~I .oe_register_mode = "none";
defparam \i_reg_array[123]~I .oe_sync_reset = "none";
defparam \i_reg_array[123]~I .operation_mode = "input";
defparam \i_reg_array[123]~I .output_async_reset = "none";
defparam \i_reg_array[123]~I .output_power_up = "low";
defparam \i_reg_array[123]~I .output_register_mode = "none";
defparam \i_reg_array[123]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[124]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [124]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[124]));
// synopsys translate_off
defparam \i_reg_array[124]~I .input_async_reset = "none";
defparam \i_reg_array[124]~I .input_power_up = "low";
defparam \i_reg_array[124]~I .input_register_mode = "none";
defparam \i_reg_array[124]~I .input_sync_reset = "none";
defparam \i_reg_array[124]~I .oe_async_reset = "none";
defparam \i_reg_array[124]~I .oe_power_up = "low";
defparam \i_reg_array[124]~I .oe_register_mode = "none";
defparam \i_reg_array[124]~I .oe_sync_reset = "none";
defparam \i_reg_array[124]~I .operation_mode = "input";
defparam \i_reg_array[124]~I .output_async_reset = "none";
defparam \i_reg_array[124]~I .output_power_up = "low";
defparam \i_reg_array[124]~I .output_register_mode = "none";
defparam \i_reg_array[124]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[125]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [125]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[125]));
// synopsys translate_off
defparam \i_reg_array[125]~I .input_async_reset = "none";
defparam \i_reg_array[125]~I .input_power_up = "low";
defparam \i_reg_array[125]~I .input_register_mode = "none";
defparam \i_reg_array[125]~I .input_sync_reset = "none";
defparam \i_reg_array[125]~I .oe_async_reset = "none";
defparam \i_reg_array[125]~I .oe_power_up = "low";
defparam \i_reg_array[125]~I .oe_register_mode = "none";
defparam \i_reg_array[125]~I .oe_sync_reset = "none";
defparam \i_reg_array[125]~I .operation_mode = "input";
defparam \i_reg_array[125]~I .output_async_reset = "none";
defparam \i_reg_array[125]~I .output_power_up = "low";
defparam \i_reg_array[125]~I .output_register_mode = "none";
defparam \i_reg_array[125]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[126]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [126]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[126]));
// synopsys translate_off
defparam \i_reg_array[126]~I .input_async_reset = "none";
defparam \i_reg_array[126]~I .input_power_up = "low";
defparam \i_reg_array[126]~I .input_register_mode = "none";
defparam \i_reg_array[126]~I .input_sync_reset = "none";
defparam \i_reg_array[126]~I .oe_async_reset = "none";
defparam \i_reg_array[126]~I .oe_power_up = "low";
defparam \i_reg_array[126]~I .oe_register_mode = "none";
defparam \i_reg_array[126]~I .oe_sync_reset = "none";
defparam \i_reg_array[126]~I .operation_mode = "input";
defparam \i_reg_array[126]~I .output_async_reset = "none";
defparam \i_reg_array[126]~I .output_power_up = "low";
defparam \i_reg_array[126]~I .output_register_mode = "none";
defparam \i_reg_array[126]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[127]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [127]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[127]));
// synopsys translate_off
defparam \i_reg_array[127]~I .input_async_reset = "none";
defparam \i_reg_array[127]~I .input_power_up = "low";
defparam \i_reg_array[127]~I .input_register_mode = "none";
defparam \i_reg_array[127]~I .input_sync_reset = "none";
defparam \i_reg_array[127]~I .oe_async_reset = "none";
defparam \i_reg_array[127]~I .oe_power_up = "low";
defparam \i_reg_array[127]~I .oe_register_mode = "none";
defparam \i_reg_array[127]~I .oe_sync_reset = "none";
defparam \i_reg_array[127]~I .operation_mode = "input";
defparam \i_reg_array[127]~I .output_async_reset = "none";
defparam \i_reg_array[127]~I .output_power_up = "low";
defparam \i_reg_array[127]~I .output_register_mode = "none";
defparam \i_reg_array[127]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[128]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [128]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[128]));
// synopsys translate_off
defparam \i_reg_array[128]~I .input_async_reset = "none";
defparam \i_reg_array[128]~I .input_power_up = "low";
defparam \i_reg_array[128]~I .input_register_mode = "none";
defparam \i_reg_array[128]~I .input_sync_reset = "none";
defparam \i_reg_array[128]~I .oe_async_reset = "none";
defparam \i_reg_array[128]~I .oe_power_up = "low";
defparam \i_reg_array[128]~I .oe_register_mode = "none";
defparam \i_reg_array[128]~I .oe_sync_reset = "none";
defparam \i_reg_array[128]~I .operation_mode = "input";
defparam \i_reg_array[128]~I .output_async_reset = "none";
defparam \i_reg_array[128]~I .output_power_up = "low";
defparam \i_reg_array[128]~I .output_register_mode = "none";
defparam \i_reg_array[128]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[129]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [129]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[129]));
// synopsys translate_off
defparam \i_reg_array[129]~I .input_async_reset = "none";
defparam \i_reg_array[129]~I .input_power_up = "low";
defparam \i_reg_array[129]~I .input_register_mode = "none";
defparam \i_reg_array[129]~I .input_sync_reset = "none";
defparam \i_reg_array[129]~I .oe_async_reset = "none";
defparam \i_reg_array[129]~I .oe_power_up = "low";
defparam \i_reg_array[129]~I .oe_register_mode = "none";
defparam \i_reg_array[129]~I .oe_sync_reset = "none";
defparam \i_reg_array[129]~I .operation_mode = "input";
defparam \i_reg_array[129]~I .output_async_reset = "none";
defparam \i_reg_array[129]~I .output_power_up = "low";
defparam \i_reg_array[129]~I .output_register_mode = "none";
defparam \i_reg_array[129]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[130]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [130]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[130]));
// synopsys translate_off
defparam \i_reg_array[130]~I .input_async_reset = "none";
defparam \i_reg_array[130]~I .input_power_up = "low";
defparam \i_reg_array[130]~I .input_register_mode = "none";
defparam \i_reg_array[130]~I .input_sync_reset = "none";
defparam \i_reg_array[130]~I .oe_async_reset = "none";
defparam \i_reg_array[130]~I .oe_power_up = "low";
defparam \i_reg_array[130]~I .oe_register_mode = "none";
defparam \i_reg_array[130]~I .oe_sync_reset = "none";
defparam \i_reg_array[130]~I .operation_mode = "input";
defparam \i_reg_array[130]~I .output_async_reset = "none";
defparam \i_reg_array[130]~I .output_power_up = "low";
defparam \i_reg_array[130]~I .output_register_mode = "none";
defparam \i_reg_array[130]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[131]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [131]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[131]));
// synopsys translate_off
defparam \i_reg_array[131]~I .input_async_reset = "none";
defparam \i_reg_array[131]~I .input_power_up = "low";
defparam \i_reg_array[131]~I .input_register_mode = "none";
defparam \i_reg_array[131]~I .input_sync_reset = "none";
defparam \i_reg_array[131]~I .oe_async_reset = "none";
defparam \i_reg_array[131]~I .oe_power_up = "low";
defparam \i_reg_array[131]~I .oe_register_mode = "none";
defparam \i_reg_array[131]~I .oe_sync_reset = "none";
defparam \i_reg_array[131]~I .operation_mode = "input";
defparam \i_reg_array[131]~I .output_async_reset = "none";
defparam \i_reg_array[131]~I .output_power_up = "low";
defparam \i_reg_array[131]~I .output_register_mode = "none";
defparam \i_reg_array[131]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[132]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [132]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[132]));
// synopsys translate_off
defparam \i_reg_array[132]~I .input_async_reset = "none";
defparam \i_reg_array[132]~I .input_power_up = "low";
defparam \i_reg_array[132]~I .input_register_mode = "none";
defparam \i_reg_array[132]~I .input_sync_reset = "none";
defparam \i_reg_array[132]~I .oe_async_reset = "none";
defparam \i_reg_array[132]~I .oe_power_up = "low";
defparam \i_reg_array[132]~I .oe_register_mode = "none";
defparam \i_reg_array[132]~I .oe_sync_reset = "none";
defparam \i_reg_array[132]~I .operation_mode = "input";
defparam \i_reg_array[132]~I .output_async_reset = "none";
defparam \i_reg_array[132]~I .output_power_up = "low";
defparam \i_reg_array[132]~I .output_register_mode = "none";
defparam \i_reg_array[132]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[133]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [133]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[133]));
// synopsys translate_off
defparam \i_reg_array[133]~I .input_async_reset = "none";
defparam \i_reg_array[133]~I .input_power_up = "low";
defparam \i_reg_array[133]~I .input_register_mode = "none";
defparam \i_reg_array[133]~I .input_sync_reset = "none";
defparam \i_reg_array[133]~I .oe_async_reset = "none";
defparam \i_reg_array[133]~I .oe_power_up = "low";
defparam \i_reg_array[133]~I .oe_register_mode = "none";
defparam \i_reg_array[133]~I .oe_sync_reset = "none";
defparam \i_reg_array[133]~I .operation_mode = "input";
defparam \i_reg_array[133]~I .output_async_reset = "none";
defparam \i_reg_array[133]~I .output_power_up = "low";
defparam \i_reg_array[133]~I .output_register_mode = "none";
defparam \i_reg_array[133]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[134]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [134]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[134]));
// synopsys translate_off
defparam \i_reg_array[134]~I .input_async_reset = "none";
defparam \i_reg_array[134]~I .input_power_up = "low";
defparam \i_reg_array[134]~I .input_register_mode = "none";
defparam \i_reg_array[134]~I .input_sync_reset = "none";
defparam \i_reg_array[134]~I .oe_async_reset = "none";
defparam \i_reg_array[134]~I .oe_power_up = "low";
defparam \i_reg_array[134]~I .oe_register_mode = "none";
defparam \i_reg_array[134]~I .oe_sync_reset = "none";
defparam \i_reg_array[134]~I .operation_mode = "input";
defparam \i_reg_array[134]~I .output_async_reset = "none";
defparam \i_reg_array[134]~I .output_power_up = "low";
defparam \i_reg_array[134]~I .output_register_mode = "none";
defparam \i_reg_array[134]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \i_reg_array[135]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i_reg_array~combout [135]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i_reg_array[135]));
// synopsys translate_off
defparam \i_reg_array[135]~I .input_async_reset = "none";
defparam \i_reg_array[135]~I .input_power_up = "low";
defparam \i_reg_array[135]~I .input_register_mode = "none";
defparam \i_reg_array[135]~I .input_sync_reset = "none";
defparam \i_reg_array[135]~I .oe_async_reset = "none";
defparam \i_reg_array[135]~I .oe_power_up = "low";
defparam \i_reg_array[135]~I .oe_register_mode = "none";
defparam \i_reg_array[135]~I .oe_sync_reset = "none";
defparam \i_reg_array[135]~I .operation_mode = "input";
defparam \i_reg_array[135]~I .output_async_reset = "none";
defparam \i_reg_array[135]~I .output_power_up = "low";
defparam \i_reg_array[135]~I .output_register_mode = "none";
defparam \i_reg_array[135]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[0]~I (
	.datain(\o_word~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[0]));
// synopsys translate_off
defparam \o_word[0]~I .input_async_reset = "none";
defparam \o_word[0]~I .input_power_up = "low";
defparam \o_word[0]~I .input_register_mode = "none";
defparam \o_word[0]~I .input_sync_reset = "none";
defparam \o_word[0]~I .oe_async_reset = "none";
defparam \o_word[0]~I .oe_power_up = "low";
defparam \o_word[0]~I .oe_register_mode = "none";
defparam \o_word[0]~I .oe_sync_reset = "none";
defparam \o_word[0]~I .operation_mode = "output";
defparam \o_word[0]~I .output_async_reset = "none";
defparam \o_word[0]~I .output_power_up = "low";
defparam \o_word[0]~I .output_register_mode = "none";
defparam \o_word[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[1]~I (
	.datain(\o_word~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[1]));
// synopsys translate_off
defparam \o_word[1]~I .input_async_reset = "none";
defparam \o_word[1]~I .input_power_up = "low";
defparam \o_word[1]~I .input_register_mode = "none";
defparam \o_word[1]~I .input_sync_reset = "none";
defparam \o_word[1]~I .oe_async_reset = "none";
defparam \o_word[1]~I .oe_power_up = "low";
defparam \o_word[1]~I .oe_register_mode = "none";
defparam \o_word[1]~I .oe_sync_reset = "none";
defparam \o_word[1]~I .operation_mode = "output";
defparam \o_word[1]~I .output_async_reset = "none";
defparam \o_word[1]~I .output_power_up = "low";
defparam \o_word[1]~I .output_register_mode = "none";
defparam \o_word[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[2]~I (
	.datain(\o_word~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[2]));
// synopsys translate_off
defparam \o_word[2]~I .input_async_reset = "none";
defparam \o_word[2]~I .input_power_up = "low";
defparam \o_word[2]~I .input_register_mode = "none";
defparam \o_word[2]~I .input_sync_reset = "none";
defparam \o_word[2]~I .oe_async_reset = "none";
defparam \o_word[2]~I .oe_power_up = "low";
defparam \o_word[2]~I .oe_register_mode = "none";
defparam \o_word[2]~I .oe_sync_reset = "none";
defparam \o_word[2]~I .operation_mode = "output";
defparam \o_word[2]~I .output_async_reset = "none";
defparam \o_word[2]~I .output_power_up = "low";
defparam \o_word[2]~I .output_register_mode = "none";
defparam \o_word[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[3]~I (
	.datain(\o_word~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[3]));
// synopsys translate_off
defparam \o_word[3]~I .input_async_reset = "none";
defparam \o_word[3]~I .input_power_up = "low";
defparam \o_word[3]~I .input_register_mode = "none";
defparam \o_word[3]~I .input_sync_reset = "none";
defparam \o_word[3]~I .oe_async_reset = "none";
defparam \o_word[3]~I .oe_power_up = "low";
defparam \o_word[3]~I .oe_register_mode = "none";
defparam \o_word[3]~I .oe_sync_reset = "none";
defparam \o_word[3]~I .operation_mode = "output";
defparam \o_word[3]~I .output_async_reset = "none";
defparam \o_word[3]~I .output_power_up = "low";
defparam \o_word[3]~I .output_register_mode = "none";
defparam \o_word[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[4]~I (
	.datain(\o_word~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[4]));
// synopsys translate_off
defparam \o_word[4]~I .input_async_reset = "none";
defparam \o_word[4]~I .input_power_up = "low";
defparam \o_word[4]~I .input_register_mode = "none";
defparam \o_word[4]~I .input_sync_reset = "none";
defparam \o_word[4]~I .oe_async_reset = "none";
defparam \o_word[4]~I .oe_power_up = "low";
defparam \o_word[4]~I .oe_register_mode = "none";
defparam \o_word[4]~I .oe_sync_reset = "none";
defparam \o_word[4]~I .operation_mode = "output";
defparam \o_word[4]~I .output_async_reset = "none";
defparam \o_word[4]~I .output_power_up = "low";
defparam \o_word[4]~I .output_register_mode = "none";
defparam \o_word[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[5]~I (
	.datain(\o_word~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[5]));
// synopsys translate_off
defparam \o_word[5]~I .input_async_reset = "none";
defparam \o_word[5]~I .input_power_up = "low";
defparam \o_word[5]~I .input_register_mode = "none";
defparam \o_word[5]~I .input_sync_reset = "none";
defparam \o_word[5]~I .oe_async_reset = "none";
defparam \o_word[5]~I .oe_power_up = "low";
defparam \o_word[5]~I .oe_register_mode = "none";
defparam \o_word[5]~I .oe_sync_reset = "none";
defparam \o_word[5]~I .operation_mode = "output";
defparam \o_word[5]~I .output_async_reset = "none";
defparam \o_word[5]~I .output_power_up = "low";
defparam \o_word[5]~I .output_register_mode = "none";
defparam \o_word[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[6]~I (
	.datain(\o_word~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[6]));
// synopsys translate_off
defparam \o_word[6]~I .input_async_reset = "none";
defparam \o_word[6]~I .input_power_up = "low";
defparam \o_word[6]~I .input_register_mode = "none";
defparam \o_word[6]~I .input_sync_reset = "none";
defparam \o_word[6]~I .oe_async_reset = "none";
defparam \o_word[6]~I .oe_power_up = "low";
defparam \o_word[6]~I .oe_register_mode = "none";
defparam \o_word[6]~I .oe_sync_reset = "none";
defparam \o_word[6]~I .operation_mode = "output";
defparam \o_word[6]~I .output_async_reset = "none";
defparam \o_word[6]~I .output_power_up = "low";
defparam \o_word[6]~I .output_register_mode = "none";
defparam \o_word[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[7]~I (
	.datain(\o_word~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[7]));
// synopsys translate_off
defparam \o_word[7]~I .input_async_reset = "none";
defparam \o_word[7]~I .input_power_up = "low";
defparam \o_word[7]~I .input_register_mode = "none";
defparam \o_word[7]~I .input_sync_reset = "none";
defparam \o_word[7]~I .oe_async_reset = "none";
defparam \o_word[7]~I .oe_power_up = "low";
defparam \o_word[7]~I .oe_register_mode = "none";
defparam \o_word[7]~I .oe_sync_reset = "none";
defparam \o_word[7]~I .operation_mode = "output";
defparam \o_word[7]~I .output_async_reset = "none";
defparam \o_word[7]~I .output_power_up = "low";
defparam \o_word[7]~I .output_register_mode = "none";
defparam \o_word[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[8]~I (
	.datain(\o_word~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[8]));
// synopsys translate_off
defparam \o_word[8]~I .input_async_reset = "none";
defparam \o_word[8]~I .input_power_up = "low";
defparam \o_word[8]~I .input_register_mode = "none";
defparam \o_word[8]~I .input_sync_reset = "none";
defparam \o_word[8]~I .oe_async_reset = "none";
defparam \o_word[8]~I .oe_power_up = "low";
defparam \o_word[8]~I .oe_register_mode = "none";
defparam \o_word[8]~I .oe_sync_reset = "none";
defparam \o_word[8]~I .operation_mode = "output";
defparam \o_word[8]~I .output_async_reset = "none";
defparam \o_word[8]~I .output_power_up = "low";
defparam \o_word[8]~I .output_register_mode = "none";
defparam \o_word[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[9]~I (
	.datain(\o_word~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[9]));
// synopsys translate_off
defparam \o_word[9]~I .input_async_reset = "none";
defparam \o_word[9]~I .input_power_up = "low";
defparam \o_word[9]~I .input_register_mode = "none";
defparam \o_word[9]~I .input_sync_reset = "none";
defparam \o_word[9]~I .oe_async_reset = "none";
defparam \o_word[9]~I .oe_power_up = "low";
defparam \o_word[9]~I .oe_register_mode = "none";
defparam \o_word[9]~I .oe_sync_reset = "none";
defparam \o_word[9]~I .operation_mode = "output";
defparam \o_word[9]~I .output_async_reset = "none";
defparam \o_word[9]~I .output_power_up = "low";
defparam \o_word[9]~I .output_register_mode = "none";
defparam \o_word[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[10]~I (
	.datain(\o_word~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[10]));
// synopsys translate_off
defparam \o_word[10]~I .input_async_reset = "none";
defparam \o_word[10]~I .input_power_up = "low";
defparam \o_word[10]~I .input_register_mode = "none";
defparam \o_word[10]~I .input_sync_reset = "none";
defparam \o_word[10]~I .oe_async_reset = "none";
defparam \o_word[10]~I .oe_power_up = "low";
defparam \o_word[10]~I .oe_register_mode = "none";
defparam \o_word[10]~I .oe_sync_reset = "none";
defparam \o_word[10]~I .operation_mode = "output";
defparam \o_word[10]~I .output_async_reset = "none";
defparam \o_word[10]~I .output_power_up = "low";
defparam \o_word[10]~I .output_register_mode = "none";
defparam \o_word[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[11]~I (
	.datain(\o_word~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[11]));
// synopsys translate_off
defparam \o_word[11]~I .input_async_reset = "none";
defparam \o_word[11]~I .input_power_up = "low";
defparam \o_word[11]~I .input_register_mode = "none";
defparam \o_word[11]~I .input_sync_reset = "none";
defparam \o_word[11]~I .oe_async_reset = "none";
defparam \o_word[11]~I .oe_power_up = "low";
defparam \o_word[11]~I .oe_register_mode = "none";
defparam \o_word[11]~I .oe_sync_reset = "none";
defparam \o_word[11]~I .operation_mode = "output";
defparam \o_word[11]~I .output_async_reset = "none";
defparam \o_word[11]~I .output_power_up = "low";
defparam \o_word[11]~I .output_register_mode = "none";
defparam \o_word[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[12]~I (
	.datain(\o_word~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[12]));
// synopsys translate_off
defparam \o_word[12]~I .input_async_reset = "none";
defparam \o_word[12]~I .input_power_up = "low";
defparam \o_word[12]~I .input_register_mode = "none";
defparam \o_word[12]~I .input_sync_reset = "none";
defparam \o_word[12]~I .oe_async_reset = "none";
defparam \o_word[12]~I .oe_power_up = "low";
defparam \o_word[12]~I .oe_register_mode = "none";
defparam \o_word[12]~I .oe_sync_reset = "none";
defparam \o_word[12]~I .operation_mode = "output";
defparam \o_word[12]~I .output_async_reset = "none";
defparam \o_word[12]~I .output_power_up = "low";
defparam \o_word[12]~I .output_register_mode = "none";
defparam \o_word[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[13]~I (
	.datain(\o_word~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[13]));
// synopsys translate_off
defparam \o_word[13]~I .input_async_reset = "none";
defparam \o_word[13]~I .input_power_up = "low";
defparam \o_word[13]~I .input_register_mode = "none";
defparam \o_word[13]~I .input_sync_reset = "none";
defparam \o_word[13]~I .oe_async_reset = "none";
defparam \o_word[13]~I .oe_power_up = "low";
defparam \o_word[13]~I .oe_register_mode = "none";
defparam \o_word[13]~I .oe_sync_reset = "none";
defparam \o_word[13]~I .operation_mode = "output";
defparam \o_word[13]~I .output_async_reset = "none";
defparam \o_word[13]~I .output_power_up = "low";
defparam \o_word[13]~I .output_register_mode = "none";
defparam \o_word[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[14]~I (
	.datain(\o_word~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[14]));
// synopsys translate_off
defparam \o_word[14]~I .input_async_reset = "none";
defparam \o_word[14]~I .input_power_up = "low";
defparam \o_word[14]~I .input_register_mode = "none";
defparam \o_word[14]~I .input_sync_reset = "none";
defparam \o_word[14]~I .oe_async_reset = "none";
defparam \o_word[14]~I .oe_power_up = "low";
defparam \o_word[14]~I .oe_register_mode = "none";
defparam \o_word[14]~I .oe_sync_reset = "none";
defparam \o_word[14]~I .operation_mode = "output";
defparam \o_word[14]~I .output_async_reset = "none";
defparam \o_word[14]~I .output_power_up = "low";
defparam \o_word[14]~I .output_register_mode = "none";
defparam \o_word[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[15]~I (
	.datain(\o_word~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[15]));
// synopsys translate_off
defparam \o_word[15]~I .input_async_reset = "none";
defparam \o_word[15]~I .input_power_up = "low";
defparam \o_word[15]~I .input_register_mode = "none";
defparam \o_word[15]~I .input_sync_reset = "none";
defparam \o_word[15]~I .oe_async_reset = "none";
defparam \o_word[15]~I .oe_power_up = "low";
defparam \o_word[15]~I .oe_register_mode = "none";
defparam \o_word[15]~I .oe_sync_reset = "none";
defparam \o_word[15]~I .operation_mode = "output";
defparam \o_word[15]~I .output_async_reset = "none";
defparam \o_word[15]~I .output_power_up = "low";
defparam \o_word[15]~I .output_register_mode = "none";
defparam \o_word[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[16]~I (
	.datain(\o_word~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[16]));
// synopsys translate_off
defparam \o_word[16]~I .input_async_reset = "none";
defparam \o_word[16]~I .input_power_up = "low";
defparam \o_word[16]~I .input_register_mode = "none";
defparam \o_word[16]~I .input_sync_reset = "none";
defparam \o_word[16]~I .oe_async_reset = "none";
defparam \o_word[16]~I .oe_power_up = "low";
defparam \o_word[16]~I .oe_register_mode = "none";
defparam \o_word[16]~I .oe_sync_reset = "none";
defparam \o_word[16]~I .operation_mode = "output";
defparam \o_word[16]~I .output_async_reset = "none";
defparam \o_word[16]~I .output_power_up = "low";
defparam \o_word[16]~I .output_register_mode = "none";
defparam \o_word[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[17]~I (
	.datain(\o_word~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[17]));
// synopsys translate_off
defparam \o_word[17]~I .input_async_reset = "none";
defparam \o_word[17]~I .input_power_up = "low";
defparam \o_word[17]~I .input_register_mode = "none";
defparam \o_word[17]~I .input_sync_reset = "none";
defparam \o_word[17]~I .oe_async_reset = "none";
defparam \o_word[17]~I .oe_power_up = "low";
defparam \o_word[17]~I .oe_register_mode = "none";
defparam \o_word[17]~I .oe_sync_reset = "none";
defparam \o_word[17]~I .operation_mode = "output";
defparam \o_word[17]~I .output_async_reset = "none";
defparam \o_word[17]~I .output_power_up = "low";
defparam \o_word[17]~I .output_register_mode = "none";
defparam \o_word[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[18]~I (
	.datain(\o_word~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[18]));
// synopsys translate_off
defparam \o_word[18]~I .input_async_reset = "none";
defparam \o_word[18]~I .input_power_up = "low";
defparam \o_word[18]~I .input_register_mode = "none";
defparam \o_word[18]~I .input_sync_reset = "none";
defparam \o_word[18]~I .oe_async_reset = "none";
defparam \o_word[18]~I .oe_power_up = "low";
defparam \o_word[18]~I .oe_register_mode = "none";
defparam \o_word[18]~I .oe_sync_reset = "none";
defparam \o_word[18]~I .operation_mode = "output";
defparam \o_word[18]~I .output_async_reset = "none";
defparam \o_word[18]~I .output_power_up = "low";
defparam \o_word[18]~I .output_register_mode = "none";
defparam \o_word[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[19]~I (
	.datain(\o_word~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[19]));
// synopsys translate_off
defparam \o_word[19]~I .input_async_reset = "none";
defparam \o_word[19]~I .input_power_up = "low";
defparam \o_word[19]~I .input_register_mode = "none";
defparam \o_word[19]~I .input_sync_reset = "none";
defparam \o_word[19]~I .oe_async_reset = "none";
defparam \o_word[19]~I .oe_power_up = "low";
defparam \o_word[19]~I .oe_register_mode = "none";
defparam \o_word[19]~I .oe_sync_reset = "none";
defparam \o_word[19]~I .operation_mode = "output";
defparam \o_word[19]~I .output_async_reset = "none";
defparam \o_word[19]~I .output_power_up = "low";
defparam \o_word[19]~I .output_register_mode = "none";
defparam \o_word[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[20]~I (
	.datain(\o_word~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[20]));
// synopsys translate_off
defparam \o_word[20]~I .input_async_reset = "none";
defparam \o_word[20]~I .input_power_up = "low";
defparam \o_word[20]~I .input_register_mode = "none";
defparam \o_word[20]~I .input_sync_reset = "none";
defparam \o_word[20]~I .oe_async_reset = "none";
defparam \o_word[20]~I .oe_power_up = "low";
defparam \o_word[20]~I .oe_register_mode = "none";
defparam \o_word[20]~I .oe_sync_reset = "none";
defparam \o_word[20]~I .operation_mode = "output";
defparam \o_word[20]~I .output_async_reset = "none";
defparam \o_word[20]~I .output_power_up = "low";
defparam \o_word[20]~I .output_register_mode = "none";
defparam \o_word[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[21]~I (
	.datain(\o_word~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[21]));
// synopsys translate_off
defparam \o_word[21]~I .input_async_reset = "none";
defparam \o_word[21]~I .input_power_up = "low";
defparam \o_word[21]~I .input_register_mode = "none";
defparam \o_word[21]~I .input_sync_reset = "none";
defparam \o_word[21]~I .oe_async_reset = "none";
defparam \o_word[21]~I .oe_power_up = "low";
defparam \o_word[21]~I .oe_register_mode = "none";
defparam \o_word[21]~I .oe_sync_reset = "none";
defparam \o_word[21]~I .operation_mode = "output";
defparam \o_word[21]~I .output_async_reset = "none";
defparam \o_word[21]~I .output_power_up = "low";
defparam \o_word[21]~I .output_register_mode = "none";
defparam \o_word[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[22]~I (
	.datain(\o_word~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[22]));
// synopsys translate_off
defparam \o_word[22]~I .input_async_reset = "none";
defparam \o_word[22]~I .input_power_up = "low";
defparam \o_word[22]~I .input_register_mode = "none";
defparam \o_word[22]~I .input_sync_reset = "none";
defparam \o_word[22]~I .oe_async_reset = "none";
defparam \o_word[22]~I .oe_power_up = "low";
defparam \o_word[22]~I .oe_register_mode = "none";
defparam \o_word[22]~I .oe_sync_reset = "none";
defparam \o_word[22]~I .operation_mode = "output";
defparam \o_word[22]~I .output_async_reset = "none";
defparam \o_word[22]~I .output_power_up = "low";
defparam \o_word[22]~I .output_register_mode = "none";
defparam \o_word[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[23]~I (
	.datain(\o_word~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[23]));
// synopsys translate_off
defparam \o_word[23]~I .input_async_reset = "none";
defparam \o_word[23]~I .input_power_up = "low";
defparam \o_word[23]~I .input_register_mode = "none";
defparam \o_word[23]~I .input_sync_reset = "none";
defparam \o_word[23]~I .oe_async_reset = "none";
defparam \o_word[23]~I .oe_power_up = "low";
defparam \o_word[23]~I .oe_register_mode = "none";
defparam \o_word[23]~I .oe_sync_reset = "none";
defparam \o_word[23]~I .operation_mode = "output";
defparam \o_word[23]~I .output_async_reset = "none";
defparam \o_word[23]~I .output_power_up = "low";
defparam \o_word[23]~I .output_register_mode = "none";
defparam \o_word[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[24]~I (
	.datain(\o_word~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[24]));
// synopsys translate_off
defparam \o_word[24]~I .input_async_reset = "none";
defparam \o_word[24]~I .input_power_up = "low";
defparam \o_word[24]~I .input_register_mode = "none";
defparam \o_word[24]~I .input_sync_reset = "none";
defparam \o_word[24]~I .oe_async_reset = "none";
defparam \o_word[24]~I .oe_power_up = "low";
defparam \o_word[24]~I .oe_register_mode = "none";
defparam \o_word[24]~I .oe_sync_reset = "none";
defparam \o_word[24]~I .operation_mode = "output";
defparam \o_word[24]~I .output_async_reset = "none";
defparam \o_word[24]~I .output_power_up = "low";
defparam \o_word[24]~I .output_register_mode = "none";
defparam \o_word[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[25]~I (
	.datain(\o_word~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[25]));
// synopsys translate_off
defparam \o_word[25]~I .input_async_reset = "none";
defparam \o_word[25]~I .input_power_up = "low";
defparam \o_word[25]~I .input_register_mode = "none";
defparam \o_word[25]~I .input_sync_reset = "none";
defparam \o_word[25]~I .oe_async_reset = "none";
defparam \o_word[25]~I .oe_power_up = "low";
defparam \o_word[25]~I .oe_register_mode = "none";
defparam \o_word[25]~I .oe_sync_reset = "none";
defparam \o_word[25]~I .operation_mode = "output";
defparam \o_word[25]~I .output_async_reset = "none";
defparam \o_word[25]~I .output_power_up = "low";
defparam \o_word[25]~I .output_register_mode = "none";
defparam \o_word[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[26]~I (
	.datain(\o_word~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[26]));
// synopsys translate_off
defparam \o_word[26]~I .input_async_reset = "none";
defparam \o_word[26]~I .input_power_up = "low";
defparam \o_word[26]~I .input_register_mode = "none";
defparam \o_word[26]~I .input_sync_reset = "none";
defparam \o_word[26]~I .oe_async_reset = "none";
defparam \o_word[26]~I .oe_power_up = "low";
defparam \o_word[26]~I .oe_register_mode = "none";
defparam \o_word[26]~I .oe_sync_reset = "none";
defparam \o_word[26]~I .operation_mode = "output";
defparam \o_word[26]~I .output_async_reset = "none";
defparam \o_word[26]~I .output_power_up = "low";
defparam \o_word[26]~I .output_register_mode = "none";
defparam \o_word[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[27]~I (
	.datain(\o_word~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[27]));
// synopsys translate_off
defparam \o_word[27]~I .input_async_reset = "none";
defparam \o_word[27]~I .input_power_up = "low";
defparam \o_word[27]~I .input_register_mode = "none";
defparam \o_word[27]~I .input_sync_reset = "none";
defparam \o_word[27]~I .oe_async_reset = "none";
defparam \o_word[27]~I .oe_power_up = "low";
defparam \o_word[27]~I .oe_register_mode = "none";
defparam \o_word[27]~I .oe_sync_reset = "none";
defparam \o_word[27]~I .operation_mode = "output";
defparam \o_word[27]~I .output_async_reset = "none";
defparam \o_word[27]~I .output_power_up = "low";
defparam \o_word[27]~I .output_register_mode = "none";
defparam \o_word[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[28]~I (
	.datain(\o_word~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[28]));
// synopsys translate_off
defparam \o_word[28]~I .input_async_reset = "none";
defparam \o_word[28]~I .input_power_up = "low";
defparam \o_word[28]~I .input_register_mode = "none";
defparam \o_word[28]~I .input_sync_reset = "none";
defparam \o_word[28]~I .oe_async_reset = "none";
defparam \o_word[28]~I .oe_power_up = "low";
defparam \o_word[28]~I .oe_register_mode = "none";
defparam \o_word[28]~I .oe_sync_reset = "none";
defparam \o_word[28]~I .operation_mode = "output";
defparam \o_word[28]~I .output_async_reset = "none";
defparam \o_word[28]~I .output_power_up = "low";
defparam \o_word[28]~I .output_register_mode = "none";
defparam \o_word[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[29]~I (
	.datain(\o_word~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[29]));
// synopsys translate_off
defparam \o_word[29]~I .input_async_reset = "none";
defparam \o_word[29]~I .input_power_up = "low";
defparam \o_word[29]~I .input_register_mode = "none";
defparam \o_word[29]~I .input_sync_reset = "none";
defparam \o_word[29]~I .oe_async_reset = "none";
defparam \o_word[29]~I .oe_power_up = "low";
defparam \o_word[29]~I .oe_register_mode = "none";
defparam \o_word[29]~I .oe_sync_reset = "none";
defparam \o_word[29]~I .operation_mode = "output";
defparam \o_word[29]~I .output_async_reset = "none";
defparam \o_word[29]~I .output_power_up = "low";
defparam \o_word[29]~I .output_register_mode = "none";
defparam \o_word[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[30]~I (
	.datain(\o_word~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[30]));
// synopsys translate_off
defparam \o_word[30]~I .input_async_reset = "none";
defparam \o_word[30]~I .input_power_up = "low";
defparam \o_word[30]~I .input_register_mode = "none";
defparam \o_word[30]~I .input_sync_reset = "none";
defparam \o_word[30]~I .oe_async_reset = "none";
defparam \o_word[30]~I .oe_power_up = "low";
defparam \o_word[30]~I .oe_register_mode = "none";
defparam \o_word[30]~I .oe_sync_reset = "none";
defparam \o_word[30]~I .operation_mode = "output";
defparam \o_word[30]~I .output_async_reset = "none";
defparam \o_word[30]~I .output_power_up = "low";
defparam \o_word[30]~I .output_register_mode = "none";
defparam \o_word[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[31]~I (
	.datain(\o_word~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[31]));
// synopsys translate_off
defparam \o_word[31]~I .input_async_reset = "none";
defparam \o_word[31]~I .input_power_up = "low";
defparam \o_word[31]~I .input_register_mode = "none";
defparam \o_word[31]~I .input_sync_reset = "none";
defparam \o_word[31]~I .oe_async_reset = "none";
defparam \o_word[31]~I .oe_power_up = "low";
defparam \o_word[31]~I .oe_register_mode = "none";
defparam \o_word[31]~I .oe_sync_reset = "none";
defparam \o_word[31]~I .operation_mode = "output";
defparam \o_word[31]~I .output_async_reset = "none";
defparam \o_word[31]~I .output_power_up = "low";
defparam \o_word[31]~I .output_register_mode = "none";
defparam \o_word[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[32]~I (
	.datain(\o_word~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[32]));
// synopsys translate_off
defparam \o_word[32]~I .input_async_reset = "none";
defparam \o_word[32]~I .input_power_up = "low";
defparam \o_word[32]~I .input_register_mode = "none";
defparam \o_word[32]~I .input_sync_reset = "none";
defparam \o_word[32]~I .oe_async_reset = "none";
defparam \o_word[32]~I .oe_power_up = "low";
defparam \o_word[32]~I .oe_register_mode = "none";
defparam \o_word[32]~I .oe_sync_reset = "none";
defparam \o_word[32]~I .operation_mode = "output";
defparam \o_word[32]~I .output_async_reset = "none";
defparam \o_word[32]~I .output_power_up = "low";
defparam \o_word[32]~I .output_register_mode = "none";
defparam \o_word[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[33]~I (
	.datain(\o_word~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[33]));
// synopsys translate_off
defparam \o_word[33]~I .input_async_reset = "none";
defparam \o_word[33]~I .input_power_up = "low";
defparam \o_word[33]~I .input_register_mode = "none";
defparam \o_word[33]~I .input_sync_reset = "none";
defparam \o_word[33]~I .oe_async_reset = "none";
defparam \o_word[33]~I .oe_power_up = "low";
defparam \o_word[33]~I .oe_register_mode = "none";
defparam \o_word[33]~I .oe_sync_reset = "none";
defparam \o_word[33]~I .operation_mode = "output";
defparam \o_word[33]~I .output_async_reset = "none";
defparam \o_word[33]~I .output_power_up = "low";
defparam \o_word[33]~I .output_register_mode = "none";
defparam \o_word[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[34]~I (
	.datain(\o_word~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[34]));
// synopsys translate_off
defparam \o_word[34]~I .input_async_reset = "none";
defparam \o_word[34]~I .input_power_up = "low";
defparam \o_word[34]~I .input_register_mode = "none";
defparam \o_word[34]~I .input_sync_reset = "none";
defparam \o_word[34]~I .oe_async_reset = "none";
defparam \o_word[34]~I .oe_power_up = "low";
defparam \o_word[34]~I .oe_register_mode = "none";
defparam \o_word[34]~I .oe_sync_reset = "none";
defparam \o_word[34]~I .operation_mode = "output";
defparam \o_word[34]~I .output_async_reset = "none";
defparam \o_word[34]~I .output_power_up = "low";
defparam \o_word[34]~I .output_register_mode = "none";
defparam \o_word[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[35]~I (
	.datain(\o_word~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[35]));
// synopsys translate_off
defparam \o_word[35]~I .input_async_reset = "none";
defparam \o_word[35]~I .input_power_up = "low";
defparam \o_word[35]~I .input_register_mode = "none";
defparam \o_word[35]~I .input_sync_reset = "none";
defparam \o_word[35]~I .oe_async_reset = "none";
defparam \o_word[35]~I .oe_power_up = "low";
defparam \o_word[35]~I .oe_register_mode = "none";
defparam \o_word[35]~I .oe_sync_reset = "none";
defparam \o_word[35]~I .operation_mode = "output";
defparam \o_word[35]~I .output_async_reset = "none";
defparam \o_word[35]~I .output_power_up = "low";
defparam \o_word[35]~I .output_register_mode = "none";
defparam \o_word[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[36]~I (
	.datain(\o_word~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[36]));
// synopsys translate_off
defparam \o_word[36]~I .input_async_reset = "none";
defparam \o_word[36]~I .input_power_up = "low";
defparam \o_word[36]~I .input_register_mode = "none";
defparam \o_word[36]~I .input_sync_reset = "none";
defparam \o_word[36]~I .oe_async_reset = "none";
defparam \o_word[36]~I .oe_power_up = "low";
defparam \o_word[36]~I .oe_register_mode = "none";
defparam \o_word[36]~I .oe_sync_reset = "none";
defparam \o_word[36]~I .operation_mode = "output";
defparam \o_word[36]~I .output_async_reset = "none";
defparam \o_word[36]~I .output_power_up = "low";
defparam \o_word[36]~I .output_register_mode = "none";
defparam \o_word[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[37]~I (
	.datain(\o_word~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[37]));
// synopsys translate_off
defparam \o_word[37]~I .input_async_reset = "none";
defparam \o_word[37]~I .input_power_up = "low";
defparam \o_word[37]~I .input_register_mode = "none";
defparam \o_word[37]~I .input_sync_reset = "none";
defparam \o_word[37]~I .oe_async_reset = "none";
defparam \o_word[37]~I .oe_power_up = "low";
defparam \o_word[37]~I .oe_register_mode = "none";
defparam \o_word[37]~I .oe_sync_reset = "none";
defparam \o_word[37]~I .operation_mode = "output";
defparam \o_word[37]~I .output_async_reset = "none";
defparam \o_word[37]~I .output_power_up = "low";
defparam \o_word[37]~I .output_register_mode = "none";
defparam \o_word[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[38]~I (
	.datain(\o_word~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[38]));
// synopsys translate_off
defparam \o_word[38]~I .input_async_reset = "none";
defparam \o_word[38]~I .input_power_up = "low";
defparam \o_word[38]~I .input_register_mode = "none";
defparam \o_word[38]~I .input_sync_reset = "none";
defparam \o_word[38]~I .oe_async_reset = "none";
defparam \o_word[38]~I .oe_power_up = "low";
defparam \o_word[38]~I .oe_register_mode = "none";
defparam \o_word[38]~I .oe_sync_reset = "none";
defparam \o_word[38]~I .operation_mode = "output";
defparam \o_word[38]~I .output_async_reset = "none";
defparam \o_word[38]~I .output_power_up = "low";
defparam \o_word[38]~I .output_register_mode = "none";
defparam \o_word[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[39]~I (
	.datain(\o_word~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[39]));
// synopsys translate_off
defparam \o_word[39]~I .input_async_reset = "none";
defparam \o_word[39]~I .input_power_up = "low";
defparam \o_word[39]~I .input_register_mode = "none";
defparam \o_word[39]~I .input_sync_reset = "none";
defparam \o_word[39]~I .oe_async_reset = "none";
defparam \o_word[39]~I .oe_power_up = "low";
defparam \o_word[39]~I .oe_register_mode = "none";
defparam \o_word[39]~I .oe_sync_reset = "none";
defparam \o_word[39]~I .operation_mode = "output";
defparam \o_word[39]~I .output_async_reset = "none";
defparam \o_word[39]~I .output_power_up = "low";
defparam \o_word[39]~I .output_register_mode = "none";
defparam \o_word[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[40]~I (
	.datain(\o_word~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[40]));
// synopsys translate_off
defparam \o_word[40]~I .input_async_reset = "none";
defparam \o_word[40]~I .input_power_up = "low";
defparam \o_word[40]~I .input_register_mode = "none";
defparam \o_word[40]~I .input_sync_reset = "none";
defparam \o_word[40]~I .oe_async_reset = "none";
defparam \o_word[40]~I .oe_power_up = "low";
defparam \o_word[40]~I .oe_register_mode = "none";
defparam \o_word[40]~I .oe_sync_reset = "none";
defparam \o_word[40]~I .operation_mode = "output";
defparam \o_word[40]~I .output_async_reset = "none";
defparam \o_word[40]~I .output_power_up = "low";
defparam \o_word[40]~I .output_register_mode = "none";
defparam \o_word[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[41]~I (
	.datain(\o_word~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[41]));
// synopsys translate_off
defparam \o_word[41]~I .input_async_reset = "none";
defparam \o_word[41]~I .input_power_up = "low";
defparam \o_word[41]~I .input_register_mode = "none";
defparam \o_word[41]~I .input_sync_reset = "none";
defparam \o_word[41]~I .oe_async_reset = "none";
defparam \o_word[41]~I .oe_power_up = "low";
defparam \o_word[41]~I .oe_register_mode = "none";
defparam \o_word[41]~I .oe_sync_reset = "none";
defparam \o_word[41]~I .operation_mode = "output";
defparam \o_word[41]~I .output_async_reset = "none";
defparam \o_word[41]~I .output_power_up = "low";
defparam \o_word[41]~I .output_register_mode = "none";
defparam \o_word[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[42]~I (
	.datain(\o_word~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[42]));
// synopsys translate_off
defparam \o_word[42]~I .input_async_reset = "none";
defparam \o_word[42]~I .input_power_up = "low";
defparam \o_word[42]~I .input_register_mode = "none";
defparam \o_word[42]~I .input_sync_reset = "none";
defparam \o_word[42]~I .oe_async_reset = "none";
defparam \o_word[42]~I .oe_power_up = "low";
defparam \o_word[42]~I .oe_register_mode = "none";
defparam \o_word[42]~I .oe_sync_reset = "none";
defparam \o_word[42]~I .operation_mode = "output";
defparam \o_word[42]~I .output_async_reset = "none";
defparam \o_word[42]~I .output_power_up = "low";
defparam \o_word[42]~I .output_register_mode = "none";
defparam \o_word[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[43]~I (
	.datain(\o_word~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[43]));
// synopsys translate_off
defparam \o_word[43]~I .input_async_reset = "none";
defparam \o_word[43]~I .input_power_up = "low";
defparam \o_word[43]~I .input_register_mode = "none";
defparam \o_word[43]~I .input_sync_reset = "none";
defparam \o_word[43]~I .oe_async_reset = "none";
defparam \o_word[43]~I .oe_power_up = "low";
defparam \o_word[43]~I .oe_register_mode = "none";
defparam \o_word[43]~I .oe_sync_reset = "none";
defparam \o_word[43]~I .operation_mode = "output";
defparam \o_word[43]~I .output_async_reset = "none";
defparam \o_word[43]~I .output_power_up = "low";
defparam \o_word[43]~I .output_register_mode = "none";
defparam \o_word[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[44]~I (
	.datain(\o_word~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[44]));
// synopsys translate_off
defparam \o_word[44]~I .input_async_reset = "none";
defparam \o_word[44]~I .input_power_up = "low";
defparam \o_word[44]~I .input_register_mode = "none";
defparam \o_word[44]~I .input_sync_reset = "none";
defparam \o_word[44]~I .oe_async_reset = "none";
defparam \o_word[44]~I .oe_power_up = "low";
defparam \o_word[44]~I .oe_register_mode = "none";
defparam \o_word[44]~I .oe_sync_reset = "none";
defparam \o_word[44]~I .operation_mode = "output";
defparam \o_word[44]~I .output_async_reset = "none";
defparam \o_word[44]~I .output_power_up = "low";
defparam \o_word[44]~I .output_register_mode = "none";
defparam \o_word[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[45]~I (
	.datain(\o_word~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[45]));
// synopsys translate_off
defparam \o_word[45]~I .input_async_reset = "none";
defparam \o_word[45]~I .input_power_up = "low";
defparam \o_word[45]~I .input_register_mode = "none";
defparam \o_word[45]~I .input_sync_reset = "none";
defparam \o_word[45]~I .oe_async_reset = "none";
defparam \o_word[45]~I .oe_power_up = "low";
defparam \o_word[45]~I .oe_register_mode = "none";
defparam \o_word[45]~I .oe_sync_reset = "none";
defparam \o_word[45]~I .operation_mode = "output";
defparam \o_word[45]~I .output_async_reset = "none";
defparam \o_word[45]~I .output_power_up = "low";
defparam \o_word[45]~I .output_register_mode = "none";
defparam \o_word[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[46]~I (
	.datain(\o_word~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[46]));
// synopsys translate_off
defparam \o_word[46]~I .input_async_reset = "none";
defparam \o_word[46]~I .input_power_up = "low";
defparam \o_word[46]~I .input_register_mode = "none";
defparam \o_word[46]~I .input_sync_reset = "none";
defparam \o_word[46]~I .oe_async_reset = "none";
defparam \o_word[46]~I .oe_power_up = "low";
defparam \o_word[46]~I .oe_register_mode = "none";
defparam \o_word[46]~I .oe_sync_reset = "none";
defparam \o_word[46]~I .operation_mode = "output";
defparam \o_word[46]~I .output_async_reset = "none";
defparam \o_word[46]~I .output_power_up = "low";
defparam \o_word[46]~I .output_register_mode = "none";
defparam \o_word[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[47]~I (
	.datain(\o_word~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[47]));
// synopsys translate_off
defparam \o_word[47]~I .input_async_reset = "none";
defparam \o_word[47]~I .input_power_up = "low";
defparam \o_word[47]~I .input_register_mode = "none";
defparam \o_word[47]~I .input_sync_reset = "none";
defparam \o_word[47]~I .oe_async_reset = "none";
defparam \o_word[47]~I .oe_power_up = "low";
defparam \o_word[47]~I .oe_register_mode = "none";
defparam \o_word[47]~I .oe_sync_reset = "none";
defparam \o_word[47]~I .operation_mode = "output";
defparam \o_word[47]~I .output_async_reset = "none";
defparam \o_word[47]~I .output_power_up = "low";
defparam \o_word[47]~I .output_register_mode = "none";
defparam \o_word[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[48]~I (
	.datain(\o_word~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[48]));
// synopsys translate_off
defparam \o_word[48]~I .input_async_reset = "none";
defparam \o_word[48]~I .input_power_up = "low";
defparam \o_word[48]~I .input_register_mode = "none";
defparam \o_word[48]~I .input_sync_reset = "none";
defparam \o_word[48]~I .oe_async_reset = "none";
defparam \o_word[48]~I .oe_power_up = "low";
defparam \o_word[48]~I .oe_register_mode = "none";
defparam \o_word[48]~I .oe_sync_reset = "none";
defparam \o_word[48]~I .operation_mode = "output";
defparam \o_word[48]~I .output_async_reset = "none";
defparam \o_word[48]~I .output_power_up = "low";
defparam \o_word[48]~I .output_register_mode = "none";
defparam \o_word[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[49]~I (
	.datain(\o_word~49_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[49]));
// synopsys translate_off
defparam \o_word[49]~I .input_async_reset = "none";
defparam \o_word[49]~I .input_power_up = "low";
defparam \o_word[49]~I .input_register_mode = "none";
defparam \o_word[49]~I .input_sync_reset = "none";
defparam \o_word[49]~I .oe_async_reset = "none";
defparam \o_word[49]~I .oe_power_up = "low";
defparam \o_word[49]~I .oe_register_mode = "none";
defparam \o_word[49]~I .oe_sync_reset = "none";
defparam \o_word[49]~I .operation_mode = "output";
defparam \o_word[49]~I .output_async_reset = "none";
defparam \o_word[49]~I .output_power_up = "low";
defparam \o_word[49]~I .output_register_mode = "none";
defparam \o_word[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[50]~I (
	.datain(\o_word~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[50]));
// synopsys translate_off
defparam \o_word[50]~I .input_async_reset = "none";
defparam \o_word[50]~I .input_power_up = "low";
defparam \o_word[50]~I .input_register_mode = "none";
defparam \o_word[50]~I .input_sync_reset = "none";
defparam \o_word[50]~I .oe_async_reset = "none";
defparam \o_word[50]~I .oe_power_up = "low";
defparam \o_word[50]~I .oe_register_mode = "none";
defparam \o_word[50]~I .oe_sync_reset = "none";
defparam \o_word[50]~I .operation_mode = "output";
defparam \o_word[50]~I .output_async_reset = "none";
defparam \o_word[50]~I .output_power_up = "low";
defparam \o_word[50]~I .output_register_mode = "none";
defparam \o_word[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[51]~I (
	.datain(\o_word~51_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[51]));
// synopsys translate_off
defparam \o_word[51]~I .input_async_reset = "none";
defparam \o_word[51]~I .input_power_up = "low";
defparam \o_word[51]~I .input_register_mode = "none";
defparam \o_word[51]~I .input_sync_reset = "none";
defparam \o_word[51]~I .oe_async_reset = "none";
defparam \o_word[51]~I .oe_power_up = "low";
defparam \o_word[51]~I .oe_register_mode = "none";
defparam \o_word[51]~I .oe_sync_reset = "none";
defparam \o_word[51]~I .operation_mode = "output";
defparam \o_word[51]~I .output_async_reset = "none";
defparam \o_word[51]~I .output_power_up = "low";
defparam \o_word[51]~I .output_register_mode = "none";
defparam \o_word[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[52]~I (
	.datain(\o_word~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[52]));
// synopsys translate_off
defparam \o_word[52]~I .input_async_reset = "none";
defparam \o_word[52]~I .input_power_up = "low";
defparam \o_word[52]~I .input_register_mode = "none";
defparam \o_word[52]~I .input_sync_reset = "none";
defparam \o_word[52]~I .oe_async_reset = "none";
defparam \o_word[52]~I .oe_power_up = "low";
defparam \o_word[52]~I .oe_register_mode = "none";
defparam \o_word[52]~I .oe_sync_reset = "none";
defparam \o_word[52]~I .operation_mode = "output";
defparam \o_word[52]~I .output_async_reset = "none";
defparam \o_word[52]~I .output_power_up = "low";
defparam \o_word[52]~I .output_register_mode = "none";
defparam \o_word[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[53]~I (
	.datain(\o_word~53_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[53]));
// synopsys translate_off
defparam \o_word[53]~I .input_async_reset = "none";
defparam \o_word[53]~I .input_power_up = "low";
defparam \o_word[53]~I .input_register_mode = "none";
defparam \o_word[53]~I .input_sync_reset = "none";
defparam \o_word[53]~I .oe_async_reset = "none";
defparam \o_word[53]~I .oe_power_up = "low";
defparam \o_word[53]~I .oe_register_mode = "none";
defparam \o_word[53]~I .oe_sync_reset = "none";
defparam \o_word[53]~I .operation_mode = "output";
defparam \o_word[53]~I .output_async_reset = "none";
defparam \o_word[53]~I .output_power_up = "low";
defparam \o_word[53]~I .output_register_mode = "none";
defparam \o_word[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[54]~I (
	.datain(\o_word~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[54]));
// synopsys translate_off
defparam \o_word[54]~I .input_async_reset = "none";
defparam \o_word[54]~I .input_power_up = "low";
defparam \o_word[54]~I .input_register_mode = "none";
defparam \o_word[54]~I .input_sync_reset = "none";
defparam \o_word[54]~I .oe_async_reset = "none";
defparam \o_word[54]~I .oe_power_up = "low";
defparam \o_word[54]~I .oe_register_mode = "none";
defparam \o_word[54]~I .oe_sync_reset = "none";
defparam \o_word[54]~I .operation_mode = "output";
defparam \o_word[54]~I .output_async_reset = "none";
defparam \o_word[54]~I .output_power_up = "low";
defparam \o_word[54]~I .output_register_mode = "none";
defparam \o_word[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[55]~I (
	.datain(\o_word~55_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[55]));
// synopsys translate_off
defparam \o_word[55]~I .input_async_reset = "none";
defparam \o_word[55]~I .input_power_up = "low";
defparam \o_word[55]~I .input_register_mode = "none";
defparam \o_word[55]~I .input_sync_reset = "none";
defparam \o_word[55]~I .oe_async_reset = "none";
defparam \o_word[55]~I .oe_power_up = "low";
defparam \o_word[55]~I .oe_register_mode = "none";
defparam \o_word[55]~I .oe_sync_reset = "none";
defparam \o_word[55]~I .operation_mode = "output";
defparam \o_word[55]~I .output_async_reset = "none";
defparam \o_word[55]~I .output_power_up = "low";
defparam \o_word[55]~I .output_register_mode = "none";
defparam \o_word[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[56]~I (
	.datain(\o_word~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[56]));
// synopsys translate_off
defparam \o_word[56]~I .input_async_reset = "none";
defparam \o_word[56]~I .input_power_up = "low";
defparam \o_word[56]~I .input_register_mode = "none";
defparam \o_word[56]~I .input_sync_reset = "none";
defparam \o_word[56]~I .oe_async_reset = "none";
defparam \o_word[56]~I .oe_power_up = "low";
defparam \o_word[56]~I .oe_register_mode = "none";
defparam \o_word[56]~I .oe_sync_reset = "none";
defparam \o_word[56]~I .operation_mode = "output";
defparam \o_word[56]~I .output_async_reset = "none";
defparam \o_word[56]~I .output_power_up = "low";
defparam \o_word[56]~I .output_register_mode = "none";
defparam \o_word[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[57]~I (
	.datain(\o_word~57_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[57]));
// synopsys translate_off
defparam \o_word[57]~I .input_async_reset = "none";
defparam \o_word[57]~I .input_power_up = "low";
defparam \o_word[57]~I .input_register_mode = "none";
defparam \o_word[57]~I .input_sync_reset = "none";
defparam \o_word[57]~I .oe_async_reset = "none";
defparam \o_word[57]~I .oe_power_up = "low";
defparam \o_word[57]~I .oe_register_mode = "none";
defparam \o_word[57]~I .oe_sync_reset = "none";
defparam \o_word[57]~I .operation_mode = "output";
defparam \o_word[57]~I .output_async_reset = "none";
defparam \o_word[57]~I .output_power_up = "low";
defparam \o_word[57]~I .output_register_mode = "none";
defparam \o_word[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[58]~I (
	.datain(\o_word~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[58]));
// synopsys translate_off
defparam \o_word[58]~I .input_async_reset = "none";
defparam \o_word[58]~I .input_power_up = "low";
defparam \o_word[58]~I .input_register_mode = "none";
defparam \o_word[58]~I .input_sync_reset = "none";
defparam \o_word[58]~I .oe_async_reset = "none";
defparam \o_word[58]~I .oe_power_up = "low";
defparam \o_word[58]~I .oe_register_mode = "none";
defparam \o_word[58]~I .oe_sync_reset = "none";
defparam \o_word[58]~I .operation_mode = "output";
defparam \o_word[58]~I .output_async_reset = "none";
defparam \o_word[58]~I .output_power_up = "low";
defparam \o_word[58]~I .output_register_mode = "none";
defparam \o_word[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[59]~I (
	.datain(\o_word~59_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[59]));
// synopsys translate_off
defparam \o_word[59]~I .input_async_reset = "none";
defparam \o_word[59]~I .input_power_up = "low";
defparam \o_word[59]~I .input_register_mode = "none";
defparam \o_word[59]~I .input_sync_reset = "none";
defparam \o_word[59]~I .oe_async_reset = "none";
defparam \o_word[59]~I .oe_power_up = "low";
defparam \o_word[59]~I .oe_register_mode = "none";
defparam \o_word[59]~I .oe_sync_reset = "none";
defparam \o_word[59]~I .operation_mode = "output";
defparam \o_word[59]~I .output_async_reset = "none";
defparam \o_word[59]~I .output_power_up = "low";
defparam \o_word[59]~I .output_register_mode = "none";
defparam \o_word[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[60]~I (
	.datain(\o_word~60_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[60]));
// synopsys translate_off
defparam \o_word[60]~I .input_async_reset = "none";
defparam \o_word[60]~I .input_power_up = "low";
defparam \o_word[60]~I .input_register_mode = "none";
defparam \o_word[60]~I .input_sync_reset = "none";
defparam \o_word[60]~I .oe_async_reset = "none";
defparam \o_word[60]~I .oe_power_up = "low";
defparam \o_word[60]~I .oe_register_mode = "none";
defparam \o_word[60]~I .oe_sync_reset = "none";
defparam \o_word[60]~I .operation_mode = "output";
defparam \o_word[60]~I .output_async_reset = "none";
defparam \o_word[60]~I .output_power_up = "low";
defparam \o_word[60]~I .output_register_mode = "none";
defparam \o_word[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[61]~I (
	.datain(\o_word~61_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[61]));
// synopsys translate_off
defparam \o_word[61]~I .input_async_reset = "none";
defparam \o_word[61]~I .input_power_up = "low";
defparam \o_word[61]~I .input_register_mode = "none";
defparam \o_word[61]~I .input_sync_reset = "none";
defparam \o_word[61]~I .oe_async_reset = "none";
defparam \o_word[61]~I .oe_power_up = "low";
defparam \o_word[61]~I .oe_register_mode = "none";
defparam \o_word[61]~I .oe_sync_reset = "none";
defparam \o_word[61]~I .operation_mode = "output";
defparam \o_word[61]~I .output_async_reset = "none";
defparam \o_word[61]~I .output_power_up = "low";
defparam \o_word[61]~I .output_register_mode = "none";
defparam \o_word[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[62]~I (
	.datain(\o_word~62_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[62]));
// synopsys translate_off
defparam \o_word[62]~I .input_async_reset = "none";
defparam \o_word[62]~I .input_power_up = "low";
defparam \o_word[62]~I .input_register_mode = "none";
defparam \o_word[62]~I .input_sync_reset = "none";
defparam \o_word[62]~I .oe_async_reset = "none";
defparam \o_word[62]~I .oe_power_up = "low";
defparam \o_word[62]~I .oe_register_mode = "none";
defparam \o_word[62]~I .oe_sync_reset = "none";
defparam \o_word[62]~I .operation_mode = "output";
defparam \o_word[62]~I .output_async_reset = "none";
defparam \o_word[62]~I .output_power_up = "low";
defparam \o_word[62]~I .output_register_mode = "none";
defparam \o_word[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[63]~I (
	.datain(\o_word~63_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[63]));
// synopsys translate_off
defparam \o_word[63]~I .input_async_reset = "none";
defparam \o_word[63]~I .input_power_up = "low";
defparam \o_word[63]~I .input_register_mode = "none";
defparam \o_word[63]~I .input_sync_reset = "none";
defparam \o_word[63]~I .oe_async_reset = "none";
defparam \o_word[63]~I .oe_power_up = "low";
defparam \o_word[63]~I .oe_register_mode = "none";
defparam \o_word[63]~I .oe_sync_reset = "none";
defparam \o_word[63]~I .operation_mode = "output";
defparam \o_word[63]~I .output_async_reset = "none";
defparam \o_word[63]~I .output_power_up = "low";
defparam \o_word[63]~I .output_register_mode = "none";
defparam \o_word[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[64]~I (
	.datain(\o_word~64_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[64]));
// synopsys translate_off
defparam \o_word[64]~I .input_async_reset = "none";
defparam \o_word[64]~I .input_power_up = "low";
defparam \o_word[64]~I .input_register_mode = "none";
defparam \o_word[64]~I .input_sync_reset = "none";
defparam \o_word[64]~I .oe_async_reset = "none";
defparam \o_word[64]~I .oe_power_up = "low";
defparam \o_word[64]~I .oe_register_mode = "none";
defparam \o_word[64]~I .oe_sync_reset = "none";
defparam \o_word[64]~I .operation_mode = "output";
defparam \o_word[64]~I .output_async_reset = "none";
defparam \o_word[64]~I .output_power_up = "low";
defparam \o_word[64]~I .output_register_mode = "none";
defparam \o_word[64]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[65]~I (
	.datain(\o_word~65_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[65]));
// synopsys translate_off
defparam \o_word[65]~I .input_async_reset = "none";
defparam \o_word[65]~I .input_power_up = "low";
defparam \o_word[65]~I .input_register_mode = "none";
defparam \o_word[65]~I .input_sync_reset = "none";
defparam \o_word[65]~I .oe_async_reset = "none";
defparam \o_word[65]~I .oe_power_up = "low";
defparam \o_word[65]~I .oe_register_mode = "none";
defparam \o_word[65]~I .oe_sync_reset = "none";
defparam \o_word[65]~I .operation_mode = "output";
defparam \o_word[65]~I .output_async_reset = "none";
defparam \o_word[65]~I .output_power_up = "low";
defparam \o_word[65]~I .output_register_mode = "none";
defparam \o_word[65]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[66]~I (
	.datain(\o_word~66_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[66]));
// synopsys translate_off
defparam \o_word[66]~I .input_async_reset = "none";
defparam \o_word[66]~I .input_power_up = "low";
defparam \o_word[66]~I .input_register_mode = "none";
defparam \o_word[66]~I .input_sync_reset = "none";
defparam \o_word[66]~I .oe_async_reset = "none";
defparam \o_word[66]~I .oe_power_up = "low";
defparam \o_word[66]~I .oe_register_mode = "none";
defparam \o_word[66]~I .oe_sync_reset = "none";
defparam \o_word[66]~I .operation_mode = "output";
defparam \o_word[66]~I .output_async_reset = "none";
defparam \o_word[66]~I .output_power_up = "low";
defparam \o_word[66]~I .output_register_mode = "none";
defparam \o_word[66]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[67]~I (
	.datain(\o_word~67_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[67]));
// synopsys translate_off
defparam \o_word[67]~I .input_async_reset = "none";
defparam \o_word[67]~I .input_power_up = "low";
defparam \o_word[67]~I .input_register_mode = "none";
defparam \o_word[67]~I .input_sync_reset = "none";
defparam \o_word[67]~I .oe_async_reset = "none";
defparam \o_word[67]~I .oe_power_up = "low";
defparam \o_word[67]~I .oe_register_mode = "none";
defparam \o_word[67]~I .oe_sync_reset = "none";
defparam \o_word[67]~I .operation_mode = "output";
defparam \o_word[67]~I .output_async_reset = "none";
defparam \o_word[67]~I .output_power_up = "low";
defparam \o_word[67]~I .output_register_mode = "none";
defparam \o_word[67]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[68]~I (
	.datain(\i_reg_array~combout [68]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[68]));
// synopsys translate_off
defparam \o_word[68]~I .input_async_reset = "none";
defparam \o_word[68]~I .input_power_up = "low";
defparam \o_word[68]~I .input_register_mode = "none";
defparam \o_word[68]~I .input_sync_reset = "none";
defparam \o_word[68]~I .oe_async_reset = "none";
defparam \o_word[68]~I .oe_power_up = "low";
defparam \o_word[68]~I .oe_register_mode = "none";
defparam \o_word[68]~I .oe_sync_reset = "none";
defparam \o_word[68]~I .operation_mode = "output";
defparam \o_word[68]~I .output_async_reset = "none";
defparam \o_word[68]~I .output_power_up = "low";
defparam \o_word[68]~I .output_register_mode = "none";
defparam \o_word[68]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[69]~I (
	.datain(\i_reg_array~combout [69]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[69]));
// synopsys translate_off
defparam \o_word[69]~I .input_async_reset = "none";
defparam \o_word[69]~I .input_power_up = "low";
defparam \o_word[69]~I .input_register_mode = "none";
defparam \o_word[69]~I .input_sync_reset = "none";
defparam \o_word[69]~I .oe_async_reset = "none";
defparam \o_word[69]~I .oe_power_up = "low";
defparam \o_word[69]~I .oe_register_mode = "none";
defparam \o_word[69]~I .oe_sync_reset = "none";
defparam \o_word[69]~I .operation_mode = "output";
defparam \o_word[69]~I .output_async_reset = "none";
defparam \o_word[69]~I .output_power_up = "low";
defparam \o_word[69]~I .output_register_mode = "none";
defparam \o_word[69]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[70]~I (
	.datain(\i_reg_array~combout [70]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[70]));
// synopsys translate_off
defparam \o_word[70]~I .input_async_reset = "none";
defparam \o_word[70]~I .input_power_up = "low";
defparam \o_word[70]~I .input_register_mode = "none";
defparam \o_word[70]~I .input_sync_reset = "none";
defparam \o_word[70]~I .oe_async_reset = "none";
defparam \o_word[70]~I .oe_power_up = "low";
defparam \o_word[70]~I .oe_register_mode = "none";
defparam \o_word[70]~I .oe_sync_reset = "none";
defparam \o_word[70]~I .operation_mode = "output";
defparam \o_word[70]~I .output_async_reset = "none";
defparam \o_word[70]~I .output_power_up = "low";
defparam \o_word[70]~I .output_register_mode = "none";
defparam \o_word[70]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[71]~I (
	.datain(\i_reg_array~combout [71]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[71]));
// synopsys translate_off
defparam \o_word[71]~I .input_async_reset = "none";
defparam \o_word[71]~I .input_power_up = "low";
defparam \o_word[71]~I .input_register_mode = "none";
defparam \o_word[71]~I .input_sync_reset = "none";
defparam \o_word[71]~I .oe_async_reset = "none";
defparam \o_word[71]~I .oe_power_up = "low";
defparam \o_word[71]~I .oe_register_mode = "none";
defparam \o_word[71]~I .oe_sync_reset = "none";
defparam \o_word[71]~I .operation_mode = "output";
defparam \o_word[71]~I .output_async_reset = "none";
defparam \o_word[71]~I .output_power_up = "low";
defparam \o_word[71]~I .output_register_mode = "none";
defparam \o_word[71]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[72]~I (
	.datain(\i_reg_array~combout [72]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[72]));
// synopsys translate_off
defparam \o_word[72]~I .input_async_reset = "none";
defparam \o_word[72]~I .input_power_up = "low";
defparam \o_word[72]~I .input_register_mode = "none";
defparam \o_word[72]~I .input_sync_reset = "none";
defparam \o_word[72]~I .oe_async_reset = "none";
defparam \o_word[72]~I .oe_power_up = "low";
defparam \o_word[72]~I .oe_register_mode = "none";
defparam \o_word[72]~I .oe_sync_reset = "none";
defparam \o_word[72]~I .operation_mode = "output";
defparam \o_word[72]~I .output_async_reset = "none";
defparam \o_word[72]~I .output_power_up = "low";
defparam \o_word[72]~I .output_register_mode = "none";
defparam \o_word[72]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[73]~I (
	.datain(\i_reg_array~combout [73]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[73]));
// synopsys translate_off
defparam \o_word[73]~I .input_async_reset = "none";
defparam \o_word[73]~I .input_power_up = "low";
defparam \o_word[73]~I .input_register_mode = "none";
defparam \o_word[73]~I .input_sync_reset = "none";
defparam \o_word[73]~I .oe_async_reset = "none";
defparam \o_word[73]~I .oe_power_up = "low";
defparam \o_word[73]~I .oe_register_mode = "none";
defparam \o_word[73]~I .oe_sync_reset = "none";
defparam \o_word[73]~I .operation_mode = "output";
defparam \o_word[73]~I .output_async_reset = "none";
defparam \o_word[73]~I .output_power_up = "low";
defparam \o_word[73]~I .output_register_mode = "none";
defparam \o_word[73]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[74]~I (
	.datain(\i_reg_array~combout [74]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[74]));
// synopsys translate_off
defparam \o_word[74]~I .input_async_reset = "none";
defparam \o_word[74]~I .input_power_up = "low";
defparam \o_word[74]~I .input_register_mode = "none";
defparam \o_word[74]~I .input_sync_reset = "none";
defparam \o_word[74]~I .oe_async_reset = "none";
defparam \o_word[74]~I .oe_power_up = "low";
defparam \o_word[74]~I .oe_register_mode = "none";
defparam \o_word[74]~I .oe_sync_reset = "none";
defparam \o_word[74]~I .operation_mode = "output";
defparam \o_word[74]~I .output_async_reset = "none";
defparam \o_word[74]~I .output_power_up = "low";
defparam \o_word[74]~I .output_register_mode = "none";
defparam \o_word[74]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[75]~I (
	.datain(\i_reg_array~combout [75]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[75]));
// synopsys translate_off
defparam \o_word[75]~I .input_async_reset = "none";
defparam \o_word[75]~I .input_power_up = "low";
defparam \o_word[75]~I .input_register_mode = "none";
defparam \o_word[75]~I .input_sync_reset = "none";
defparam \o_word[75]~I .oe_async_reset = "none";
defparam \o_word[75]~I .oe_power_up = "low";
defparam \o_word[75]~I .oe_register_mode = "none";
defparam \o_word[75]~I .oe_sync_reset = "none";
defparam \o_word[75]~I .operation_mode = "output";
defparam \o_word[75]~I .output_async_reset = "none";
defparam \o_word[75]~I .output_power_up = "low";
defparam \o_word[75]~I .output_register_mode = "none";
defparam \o_word[75]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[76]~I (
	.datain(\i_reg_array~combout [76]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[76]));
// synopsys translate_off
defparam \o_word[76]~I .input_async_reset = "none";
defparam \o_word[76]~I .input_power_up = "low";
defparam \o_word[76]~I .input_register_mode = "none";
defparam \o_word[76]~I .input_sync_reset = "none";
defparam \o_word[76]~I .oe_async_reset = "none";
defparam \o_word[76]~I .oe_power_up = "low";
defparam \o_word[76]~I .oe_register_mode = "none";
defparam \o_word[76]~I .oe_sync_reset = "none";
defparam \o_word[76]~I .operation_mode = "output";
defparam \o_word[76]~I .output_async_reset = "none";
defparam \o_word[76]~I .output_power_up = "low";
defparam \o_word[76]~I .output_register_mode = "none";
defparam \o_word[76]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[77]~I (
	.datain(\i_reg_array~combout [77]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[77]));
// synopsys translate_off
defparam \o_word[77]~I .input_async_reset = "none";
defparam \o_word[77]~I .input_power_up = "low";
defparam \o_word[77]~I .input_register_mode = "none";
defparam \o_word[77]~I .input_sync_reset = "none";
defparam \o_word[77]~I .oe_async_reset = "none";
defparam \o_word[77]~I .oe_power_up = "low";
defparam \o_word[77]~I .oe_register_mode = "none";
defparam \o_word[77]~I .oe_sync_reset = "none";
defparam \o_word[77]~I .operation_mode = "output";
defparam \o_word[77]~I .output_async_reset = "none";
defparam \o_word[77]~I .output_power_up = "low";
defparam \o_word[77]~I .output_register_mode = "none";
defparam \o_word[77]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[78]~I (
	.datain(\i_reg_array~combout [78]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[78]));
// synopsys translate_off
defparam \o_word[78]~I .input_async_reset = "none";
defparam \o_word[78]~I .input_power_up = "low";
defparam \o_word[78]~I .input_register_mode = "none";
defparam \o_word[78]~I .input_sync_reset = "none";
defparam \o_word[78]~I .oe_async_reset = "none";
defparam \o_word[78]~I .oe_power_up = "low";
defparam \o_word[78]~I .oe_register_mode = "none";
defparam \o_word[78]~I .oe_sync_reset = "none";
defparam \o_word[78]~I .operation_mode = "output";
defparam \o_word[78]~I .output_async_reset = "none";
defparam \o_word[78]~I .output_power_up = "low";
defparam \o_word[78]~I .output_register_mode = "none";
defparam \o_word[78]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[79]~I (
	.datain(\i_reg_array~combout [79]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[79]));
// synopsys translate_off
defparam \o_word[79]~I .input_async_reset = "none";
defparam \o_word[79]~I .input_power_up = "low";
defparam \o_word[79]~I .input_register_mode = "none";
defparam \o_word[79]~I .input_sync_reset = "none";
defparam \o_word[79]~I .oe_async_reset = "none";
defparam \o_word[79]~I .oe_power_up = "low";
defparam \o_word[79]~I .oe_register_mode = "none";
defparam \o_word[79]~I .oe_sync_reset = "none";
defparam \o_word[79]~I .operation_mode = "output";
defparam \o_word[79]~I .output_async_reset = "none";
defparam \o_word[79]~I .output_power_up = "low";
defparam \o_word[79]~I .output_register_mode = "none";
defparam \o_word[79]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[80]~I (
	.datain(\i_reg_array~combout [80]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[80]));
// synopsys translate_off
defparam \o_word[80]~I .input_async_reset = "none";
defparam \o_word[80]~I .input_power_up = "low";
defparam \o_word[80]~I .input_register_mode = "none";
defparam \o_word[80]~I .input_sync_reset = "none";
defparam \o_word[80]~I .oe_async_reset = "none";
defparam \o_word[80]~I .oe_power_up = "low";
defparam \o_word[80]~I .oe_register_mode = "none";
defparam \o_word[80]~I .oe_sync_reset = "none";
defparam \o_word[80]~I .operation_mode = "output";
defparam \o_word[80]~I .output_async_reset = "none";
defparam \o_word[80]~I .output_power_up = "low";
defparam \o_word[80]~I .output_register_mode = "none";
defparam \o_word[80]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[81]~I (
	.datain(\i_reg_array~combout [81]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[81]));
// synopsys translate_off
defparam \o_word[81]~I .input_async_reset = "none";
defparam \o_word[81]~I .input_power_up = "low";
defparam \o_word[81]~I .input_register_mode = "none";
defparam \o_word[81]~I .input_sync_reset = "none";
defparam \o_word[81]~I .oe_async_reset = "none";
defparam \o_word[81]~I .oe_power_up = "low";
defparam \o_word[81]~I .oe_register_mode = "none";
defparam \o_word[81]~I .oe_sync_reset = "none";
defparam \o_word[81]~I .operation_mode = "output";
defparam \o_word[81]~I .output_async_reset = "none";
defparam \o_word[81]~I .output_power_up = "low";
defparam \o_word[81]~I .output_register_mode = "none";
defparam \o_word[81]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[82]~I (
	.datain(\i_reg_array~combout [82]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[82]));
// synopsys translate_off
defparam \o_word[82]~I .input_async_reset = "none";
defparam \o_word[82]~I .input_power_up = "low";
defparam \o_word[82]~I .input_register_mode = "none";
defparam \o_word[82]~I .input_sync_reset = "none";
defparam \o_word[82]~I .oe_async_reset = "none";
defparam \o_word[82]~I .oe_power_up = "low";
defparam \o_word[82]~I .oe_register_mode = "none";
defparam \o_word[82]~I .oe_sync_reset = "none";
defparam \o_word[82]~I .operation_mode = "output";
defparam \o_word[82]~I .output_async_reset = "none";
defparam \o_word[82]~I .output_power_up = "low";
defparam \o_word[82]~I .output_register_mode = "none";
defparam \o_word[82]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[83]~I (
	.datain(\i_reg_array~combout [83]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[83]));
// synopsys translate_off
defparam \o_word[83]~I .input_async_reset = "none";
defparam \o_word[83]~I .input_power_up = "low";
defparam \o_word[83]~I .input_register_mode = "none";
defparam \o_word[83]~I .input_sync_reset = "none";
defparam \o_word[83]~I .oe_async_reset = "none";
defparam \o_word[83]~I .oe_power_up = "low";
defparam \o_word[83]~I .oe_register_mode = "none";
defparam \o_word[83]~I .oe_sync_reset = "none";
defparam \o_word[83]~I .operation_mode = "output";
defparam \o_word[83]~I .output_async_reset = "none";
defparam \o_word[83]~I .output_power_up = "low";
defparam \o_word[83]~I .output_register_mode = "none";
defparam \o_word[83]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[84]~I (
	.datain(\i_reg_array~combout [84]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[84]));
// synopsys translate_off
defparam \o_word[84]~I .input_async_reset = "none";
defparam \o_word[84]~I .input_power_up = "low";
defparam \o_word[84]~I .input_register_mode = "none";
defparam \o_word[84]~I .input_sync_reset = "none";
defparam \o_word[84]~I .oe_async_reset = "none";
defparam \o_word[84]~I .oe_power_up = "low";
defparam \o_word[84]~I .oe_register_mode = "none";
defparam \o_word[84]~I .oe_sync_reset = "none";
defparam \o_word[84]~I .operation_mode = "output";
defparam \o_word[84]~I .output_async_reset = "none";
defparam \o_word[84]~I .output_power_up = "low";
defparam \o_word[84]~I .output_register_mode = "none";
defparam \o_word[84]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[85]~I (
	.datain(\i_reg_array~combout [85]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[85]));
// synopsys translate_off
defparam \o_word[85]~I .input_async_reset = "none";
defparam \o_word[85]~I .input_power_up = "low";
defparam \o_word[85]~I .input_register_mode = "none";
defparam \o_word[85]~I .input_sync_reset = "none";
defparam \o_word[85]~I .oe_async_reset = "none";
defparam \o_word[85]~I .oe_power_up = "low";
defparam \o_word[85]~I .oe_register_mode = "none";
defparam \o_word[85]~I .oe_sync_reset = "none";
defparam \o_word[85]~I .operation_mode = "output";
defparam \o_word[85]~I .output_async_reset = "none";
defparam \o_word[85]~I .output_power_up = "low";
defparam \o_word[85]~I .output_register_mode = "none";
defparam \o_word[85]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[86]~I (
	.datain(\i_reg_array~combout [86]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[86]));
// synopsys translate_off
defparam \o_word[86]~I .input_async_reset = "none";
defparam \o_word[86]~I .input_power_up = "low";
defparam \o_word[86]~I .input_register_mode = "none";
defparam \o_word[86]~I .input_sync_reset = "none";
defparam \o_word[86]~I .oe_async_reset = "none";
defparam \o_word[86]~I .oe_power_up = "low";
defparam \o_word[86]~I .oe_register_mode = "none";
defparam \o_word[86]~I .oe_sync_reset = "none";
defparam \o_word[86]~I .operation_mode = "output";
defparam \o_word[86]~I .output_async_reset = "none";
defparam \o_word[86]~I .output_power_up = "low";
defparam \o_word[86]~I .output_register_mode = "none";
defparam \o_word[86]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[87]~I (
	.datain(\i_reg_array~combout [87]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[87]));
// synopsys translate_off
defparam \o_word[87]~I .input_async_reset = "none";
defparam \o_word[87]~I .input_power_up = "low";
defparam \o_word[87]~I .input_register_mode = "none";
defparam \o_word[87]~I .input_sync_reset = "none";
defparam \o_word[87]~I .oe_async_reset = "none";
defparam \o_word[87]~I .oe_power_up = "low";
defparam \o_word[87]~I .oe_register_mode = "none";
defparam \o_word[87]~I .oe_sync_reset = "none";
defparam \o_word[87]~I .operation_mode = "output";
defparam \o_word[87]~I .output_async_reset = "none";
defparam \o_word[87]~I .output_power_up = "low";
defparam \o_word[87]~I .output_register_mode = "none";
defparam \o_word[87]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[88]~I (
	.datain(\i_reg_array~combout [88]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[88]));
// synopsys translate_off
defparam \o_word[88]~I .input_async_reset = "none";
defparam \o_word[88]~I .input_power_up = "low";
defparam \o_word[88]~I .input_register_mode = "none";
defparam \o_word[88]~I .input_sync_reset = "none";
defparam \o_word[88]~I .oe_async_reset = "none";
defparam \o_word[88]~I .oe_power_up = "low";
defparam \o_word[88]~I .oe_register_mode = "none";
defparam \o_word[88]~I .oe_sync_reset = "none";
defparam \o_word[88]~I .operation_mode = "output";
defparam \o_word[88]~I .output_async_reset = "none";
defparam \o_word[88]~I .output_power_up = "low";
defparam \o_word[88]~I .output_register_mode = "none";
defparam \o_word[88]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[89]~I (
	.datain(\i_reg_array~combout [89]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[89]));
// synopsys translate_off
defparam \o_word[89]~I .input_async_reset = "none";
defparam \o_word[89]~I .input_power_up = "low";
defparam \o_word[89]~I .input_register_mode = "none";
defparam \o_word[89]~I .input_sync_reset = "none";
defparam \o_word[89]~I .oe_async_reset = "none";
defparam \o_word[89]~I .oe_power_up = "low";
defparam \o_word[89]~I .oe_register_mode = "none";
defparam \o_word[89]~I .oe_sync_reset = "none";
defparam \o_word[89]~I .operation_mode = "output";
defparam \o_word[89]~I .output_async_reset = "none";
defparam \o_word[89]~I .output_power_up = "low";
defparam \o_word[89]~I .output_register_mode = "none";
defparam \o_word[89]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[90]~I (
	.datain(\i_reg_array~combout [90]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[90]));
// synopsys translate_off
defparam \o_word[90]~I .input_async_reset = "none";
defparam \o_word[90]~I .input_power_up = "low";
defparam \o_word[90]~I .input_register_mode = "none";
defparam \o_word[90]~I .input_sync_reset = "none";
defparam \o_word[90]~I .oe_async_reset = "none";
defparam \o_word[90]~I .oe_power_up = "low";
defparam \o_word[90]~I .oe_register_mode = "none";
defparam \o_word[90]~I .oe_sync_reset = "none";
defparam \o_word[90]~I .operation_mode = "output";
defparam \o_word[90]~I .output_async_reset = "none";
defparam \o_word[90]~I .output_power_up = "low";
defparam \o_word[90]~I .output_register_mode = "none";
defparam \o_word[90]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[91]~I (
	.datain(\i_reg_array~combout [91]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[91]));
// synopsys translate_off
defparam \o_word[91]~I .input_async_reset = "none";
defparam \o_word[91]~I .input_power_up = "low";
defparam \o_word[91]~I .input_register_mode = "none";
defparam \o_word[91]~I .input_sync_reset = "none";
defparam \o_word[91]~I .oe_async_reset = "none";
defparam \o_word[91]~I .oe_power_up = "low";
defparam \o_word[91]~I .oe_register_mode = "none";
defparam \o_word[91]~I .oe_sync_reset = "none";
defparam \o_word[91]~I .operation_mode = "output";
defparam \o_word[91]~I .output_async_reset = "none";
defparam \o_word[91]~I .output_power_up = "low";
defparam \o_word[91]~I .output_register_mode = "none";
defparam \o_word[91]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[92]~I (
	.datain(\i_reg_array~combout [92]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[92]));
// synopsys translate_off
defparam \o_word[92]~I .input_async_reset = "none";
defparam \o_word[92]~I .input_power_up = "low";
defparam \o_word[92]~I .input_register_mode = "none";
defparam \o_word[92]~I .input_sync_reset = "none";
defparam \o_word[92]~I .oe_async_reset = "none";
defparam \o_word[92]~I .oe_power_up = "low";
defparam \o_word[92]~I .oe_register_mode = "none";
defparam \o_word[92]~I .oe_sync_reset = "none";
defparam \o_word[92]~I .operation_mode = "output";
defparam \o_word[92]~I .output_async_reset = "none";
defparam \o_word[92]~I .output_power_up = "low";
defparam \o_word[92]~I .output_register_mode = "none";
defparam \o_word[92]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[93]~I (
	.datain(\i_reg_array~combout [93]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[93]));
// synopsys translate_off
defparam \o_word[93]~I .input_async_reset = "none";
defparam \o_word[93]~I .input_power_up = "low";
defparam \o_word[93]~I .input_register_mode = "none";
defparam \o_word[93]~I .input_sync_reset = "none";
defparam \o_word[93]~I .oe_async_reset = "none";
defparam \o_word[93]~I .oe_power_up = "low";
defparam \o_word[93]~I .oe_register_mode = "none";
defparam \o_word[93]~I .oe_sync_reset = "none";
defparam \o_word[93]~I .operation_mode = "output";
defparam \o_word[93]~I .output_async_reset = "none";
defparam \o_word[93]~I .output_power_up = "low";
defparam \o_word[93]~I .output_register_mode = "none";
defparam \o_word[93]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[94]~I (
	.datain(\i_reg_array~combout [94]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[94]));
// synopsys translate_off
defparam \o_word[94]~I .input_async_reset = "none";
defparam \o_word[94]~I .input_power_up = "low";
defparam \o_word[94]~I .input_register_mode = "none";
defparam \o_word[94]~I .input_sync_reset = "none";
defparam \o_word[94]~I .oe_async_reset = "none";
defparam \o_word[94]~I .oe_power_up = "low";
defparam \o_word[94]~I .oe_register_mode = "none";
defparam \o_word[94]~I .oe_sync_reset = "none";
defparam \o_word[94]~I .operation_mode = "output";
defparam \o_word[94]~I .output_async_reset = "none";
defparam \o_word[94]~I .output_power_up = "low";
defparam \o_word[94]~I .output_register_mode = "none";
defparam \o_word[94]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[95]~I (
	.datain(\i_reg_array~combout [95]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[95]));
// synopsys translate_off
defparam \o_word[95]~I .input_async_reset = "none";
defparam \o_word[95]~I .input_power_up = "low";
defparam \o_word[95]~I .input_register_mode = "none";
defparam \o_word[95]~I .input_sync_reset = "none";
defparam \o_word[95]~I .oe_async_reset = "none";
defparam \o_word[95]~I .oe_power_up = "low";
defparam \o_word[95]~I .oe_register_mode = "none";
defparam \o_word[95]~I .oe_sync_reset = "none";
defparam \o_word[95]~I .operation_mode = "output";
defparam \o_word[95]~I .output_async_reset = "none";
defparam \o_word[95]~I .output_power_up = "low";
defparam \o_word[95]~I .output_register_mode = "none";
defparam \o_word[95]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[96]~I (
	.datain(\i_reg_array~combout [96]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[96]));
// synopsys translate_off
defparam \o_word[96]~I .input_async_reset = "none";
defparam \o_word[96]~I .input_power_up = "low";
defparam \o_word[96]~I .input_register_mode = "none";
defparam \o_word[96]~I .input_sync_reset = "none";
defparam \o_word[96]~I .oe_async_reset = "none";
defparam \o_word[96]~I .oe_power_up = "low";
defparam \o_word[96]~I .oe_register_mode = "none";
defparam \o_word[96]~I .oe_sync_reset = "none";
defparam \o_word[96]~I .operation_mode = "output";
defparam \o_word[96]~I .output_async_reset = "none";
defparam \o_word[96]~I .output_power_up = "low";
defparam \o_word[96]~I .output_register_mode = "none";
defparam \o_word[96]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[97]~I (
	.datain(\i_reg_array~combout [97]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[97]));
// synopsys translate_off
defparam \o_word[97]~I .input_async_reset = "none";
defparam \o_word[97]~I .input_power_up = "low";
defparam \o_word[97]~I .input_register_mode = "none";
defparam \o_word[97]~I .input_sync_reset = "none";
defparam \o_word[97]~I .oe_async_reset = "none";
defparam \o_word[97]~I .oe_power_up = "low";
defparam \o_word[97]~I .oe_register_mode = "none";
defparam \o_word[97]~I .oe_sync_reset = "none";
defparam \o_word[97]~I .operation_mode = "output";
defparam \o_word[97]~I .output_async_reset = "none";
defparam \o_word[97]~I .output_power_up = "low";
defparam \o_word[97]~I .output_register_mode = "none";
defparam \o_word[97]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[98]~I (
	.datain(\i_reg_array~combout [98]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[98]));
// synopsys translate_off
defparam \o_word[98]~I .input_async_reset = "none";
defparam \o_word[98]~I .input_power_up = "low";
defparam \o_word[98]~I .input_register_mode = "none";
defparam \o_word[98]~I .input_sync_reset = "none";
defparam \o_word[98]~I .oe_async_reset = "none";
defparam \o_word[98]~I .oe_power_up = "low";
defparam \o_word[98]~I .oe_register_mode = "none";
defparam \o_word[98]~I .oe_sync_reset = "none";
defparam \o_word[98]~I .operation_mode = "output";
defparam \o_word[98]~I .output_async_reset = "none";
defparam \o_word[98]~I .output_power_up = "low";
defparam \o_word[98]~I .output_register_mode = "none";
defparam \o_word[98]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[99]~I (
	.datain(\i_reg_array~combout [99]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[99]));
// synopsys translate_off
defparam \o_word[99]~I .input_async_reset = "none";
defparam \o_word[99]~I .input_power_up = "low";
defparam \o_word[99]~I .input_register_mode = "none";
defparam \o_word[99]~I .input_sync_reset = "none";
defparam \o_word[99]~I .oe_async_reset = "none";
defparam \o_word[99]~I .oe_power_up = "low";
defparam \o_word[99]~I .oe_register_mode = "none";
defparam \o_word[99]~I .oe_sync_reset = "none";
defparam \o_word[99]~I .operation_mode = "output";
defparam \o_word[99]~I .output_async_reset = "none";
defparam \o_word[99]~I .output_power_up = "low";
defparam \o_word[99]~I .output_register_mode = "none";
defparam \o_word[99]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[100]~I (
	.datain(\i_reg_array~combout [100]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[100]));
// synopsys translate_off
defparam \o_word[100]~I .input_async_reset = "none";
defparam \o_word[100]~I .input_power_up = "low";
defparam \o_word[100]~I .input_register_mode = "none";
defparam \o_word[100]~I .input_sync_reset = "none";
defparam \o_word[100]~I .oe_async_reset = "none";
defparam \o_word[100]~I .oe_power_up = "low";
defparam \o_word[100]~I .oe_register_mode = "none";
defparam \o_word[100]~I .oe_sync_reset = "none";
defparam \o_word[100]~I .operation_mode = "output";
defparam \o_word[100]~I .output_async_reset = "none";
defparam \o_word[100]~I .output_power_up = "low";
defparam \o_word[100]~I .output_register_mode = "none";
defparam \o_word[100]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[101]~I (
	.datain(\i_reg_array~combout [101]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[101]));
// synopsys translate_off
defparam \o_word[101]~I .input_async_reset = "none";
defparam \o_word[101]~I .input_power_up = "low";
defparam \o_word[101]~I .input_register_mode = "none";
defparam \o_word[101]~I .input_sync_reset = "none";
defparam \o_word[101]~I .oe_async_reset = "none";
defparam \o_word[101]~I .oe_power_up = "low";
defparam \o_word[101]~I .oe_register_mode = "none";
defparam \o_word[101]~I .oe_sync_reset = "none";
defparam \o_word[101]~I .operation_mode = "output";
defparam \o_word[101]~I .output_async_reset = "none";
defparam \o_word[101]~I .output_power_up = "low";
defparam \o_word[101]~I .output_register_mode = "none";
defparam \o_word[101]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[102]~I (
	.datain(\i_reg_array~combout [102]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[102]));
// synopsys translate_off
defparam \o_word[102]~I .input_async_reset = "none";
defparam \o_word[102]~I .input_power_up = "low";
defparam \o_word[102]~I .input_register_mode = "none";
defparam \o_word[102]~I .input_sync_reset = "none";
defparam \o_word[102]~I .oe_async_reset = "none";
defparam \o_word[102]~I .oe_power_up = "low";
defparam \o_word[102]~I .oe_register_mode = "none";
defparam \o_word[102]~I .oe_sync_reset = "none";
defparam \o_word[102]~I .operation_mode = "output";
defparam \o_word[102]~I .output_async_reset = "none";
defparam \o_word[102]~I .output_power_up = "low";
defparam \o_word[102]~I .output_register_mode = "none";
defparam \o_word[102]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[103]~I (
	.datain(\i_reg_array~combout [103]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[103]));
// synopsys translate_off
defparam \o_word[103]~I .input_async_reset = "none";
defparam \o_word[103]~I .input_power_up = "low";
defparam \o_word[103]~I .input_register_mode = "none";
defparam \o_word[103]~I .input_sync_reset = "none";
defparam \o_word[103]~I .oe_async_reset = "none";
defparam \o_word[103]~I .oe_power_up = "low";
defparam \o_word[103]~I .oe_register_mode = "none";
defparam \o_word[103]~I .oe_sync_reset = "none";
defparam \o_word[103]~I .operation_mode = "output";
defparam \o_word[103]~I .output_async_reset = "none";
defparam \o_word[103]~I .output_power_up = "low";
defparam \o_word[103]~I .output_register_mode = "none";
defparam \o_word[103]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[104]~I (
	.datain(\i_reg_array~combout [104]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[104]));
// synopsys translate_off
defparam \o_word[104]~I .input_async_reset = "none";
defparam \o_word[104]~I .input_power_up = "low";
defparam \o_word[104]~I .input_register_mode = "none";
defparam \o_word[104]~I .input_sync_reset = "none";
defparam \o_word[104]~I .oe_async_reset = "none";
defparam \o_word[104]~I .oe_power_up = "low";
defparam \o_word[104]~I .oe_register_mode = "none";
defparam \o_word[104]~I .oe_sync_reset = "none";
defparam \o_word[104]~I .operation_mode = "output";
defparam \o_word[104]~I .output_async_reset = "none";
defparam \o_word[104]~I .output_power_up = "low";
defparam \o_word[104]~I .output_register_mode = "none";
defparam \o_word[104]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[105]~I (
	.datain(\i_reg_array~combout [105]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[105]));
// synopsys translate_off
defparam \o_word[105]~I .input_async_reset = "none";
defparam \o_word[105]~I .input_power_up = "low";
defparam \o_word[105]~I .input_register_mode = "none";
defparam \o_word[105]~I .input_sync_reset = "none";
defparam \o_word[105]~I .oe_async_reset = "none";
defparam \o_word[105]~I .oe_power_up = "low";
defparam \o_word[105]~I .oe_register_mode = "none";
defparam \o_word[105]~I .oe_sync_reset = "none";
defparam \o_word[105]~I .operation_mode = "output";
defparam \o_word[105]~I .output_async_reset = "none";
defparam \o_word[105]~I .output_power_up = "low";
defparam \o_word[105]~I .output_register_mode = "none";
defparam \o_word[105]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[106]~I (
	.datain(\i_reg_array~combout [106]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[106]));
// synopsys translate_off
defparam \o_word[106]~I .input_async_reset = "none";
defparam \o_word[106]~I .input_power_up = "low";
defparam \o_word[106]~I .input_register_mode = "none";
defparam \o_word[106]~I .input_sync_reset = "none";
defparam \o_word[106]~I .oe_async_reset = "none";
defparam \o_word[106]~I .oe_power_up = "low";
defparam \o_word[106]~I .oe_register_mode = "none";
defparam \o_word[106]~I .oe_sync_reset = "none";
defparam \o_word[106]~I .operation_mode = "output";
defparam \o_word[106]~I .output_async_reset = "none";
defparam \o_word[106]~I .output_power_up = "low";
defparam \o_word[106]~I .output_register_mode = "none";
defparam \o_word[106]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[107]~I (
	.datain(\i_reg_array~combout [107]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[107]));
// synopsys translate_off
defparam \o_word[107]~I .input_async_reset = "none";
defparam \o_word[107]~I .input_power_up = "low";
defparam \o_word[107]~I .input_register_mode = "none";
defparam \o_word[107]~I .input_sync_reset = "none";
defparam \o_word[107]~I .oe_async_reset = "none";
defparam \o_word[107]~I .oe_power_up = "low";
defparam \o_word[107]~I .oe_register_mode = "none";
defparam \o_word[107]~I .oe_sync_reset = "none";
defparam \o_word[107]~I .operation_mode = "output";
defparam \o_word[107]~I .output_async_reset = "none";
defparam \o_word[107]~I .output_power_up = "low";
defparam \o_word[107]~I .output_register_mode = "none";
defparam \o_word[107]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[108]~I (
	.datain(\i_reg_array~combout [108]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[108]));
// synopsys translate_off
defparam \o_word[108]~I .input_async_reset = "none";
defparam \o_word[108]~I .input_power_up = "low";
defparam \o_word[108]~I .input_register_mode = "none";
defparam \o_word[108]~I .input_sync_reset = "none";
defparam \o_word[108]~I .oe_async_reset = "none";
defparam \o_word[108]~I .oe_power_up = "low";
defparam \o_word[108]~I .oe_register_mode = "none";
defparam \o_word[108]~I .oe_sync_reset = "none";
defparam \o_word[108]~I .operation_mode = "output";
defparam \o_word[108]~I .output_async_reset = "none";
defparam \o_word[108]~I .output_power_up = "low";
defparam \o_word[108]~I .output_register_mode = "none";
defparam \o_word[108]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[109]~I (
	.datain(\i_reg_array~combout [109]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[109]));
// synopsys translate_off
defparam \o_word[109]~I .input_async_reset = "none";
defparam \o_word[109]~I .input_power_up = "low";
defparam \o_word[109]~I .input_register_mode = "none";
defparam \o_word[109]~I .input_sync_reset = "none";
defparam \o_word[109]~I .oe_async_reset = "none";
defparam \o_word[109]~I .oe_power_up = "low";
defparam \o_word[109]~I .oe_register_mode = "none";
defparam \o_word[109]~I .oe_sync_reset = "none";
defparam \o_word[109]~I .operation_mode = "output";
defparam \o_word[109]~I .output_async_reset = "none";
defparam \o_word[109]~I .output_power_up = "low";
defparam \o_word[109]~I .output_register_mode = "none";
defparam \o_word[109]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[110]~I (
	.datain(\i_reg_array~combout [110]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[110]));
// synopsys translate_off
defparam \o_word[110]~I .input_async_reset = "none";
defparam \o_word[110]~I .input_power_up = "low";
defparam \o_word[110]~I .input_register_mode = "none";
defparam \o_word[110]~I .input_sync_reset = "none";
defparam \o_word[110]~I .oe_async_reset = "none";
defparam \o_word[110]~I .oe_power_up = "low";
defparam \o_word[110]~I .oe_register_mode = "none";
defparam \o_word[110]~I .oe_sync_reset = "none";
defparam \o_word[110]~I .operation_mode = "output";
defparam \o_word[110]~I .output_async_reset = "none";
defparam \o_word[110]~I .output_power_up = "low";
defparam \o_word[110]~I .output_register_mode = "none";
defparam \o_word[110]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[111]~I (
	.datain(\i_reg_array~combout [111]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[111]));
// synopsys translate_off
defparam \o_word[111]~I .input_async_reset = "none";
defparam \o_word[111]~I .input_power_up = "low";
defparam \o_word[111]~I .input_register_mode = "none";
defparam \o_word[111]~I .input_sync_reset = "none";
defparam \o_word[111]~I .oe_async_reset = "none";
defparam \o_word[111]~I .oe_power_up = "low";
defparam \o_word[111]~I .oe_register_mode = "none";
defparam \o_word[111]~I .oe_sync_reset = "none";
defparam \o_word[111]~I .operation_mode = "output";
defparam \o_word[111]~I .output_async_reset = "none";
defparam \o_word[111]~I .output_power_up = "low";
defparam \o_word[111]~I .output_register_mode = "none";
defparam \o_word[111]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[112]~I (
	.datain(\i_reg_array~combout [112]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[112]));
// synopsys translate_off
defparam \o_word[112]~I .input_async_reset = "none";
defparam \o_word[112]~I .input_power_up = "low";
defparam \o_word[112]~I .input_register_mode = "none";
defparam \o_word[112]~I .input_sync_reset = "none";
defparam \o_word[112]~I .oe_async_reset = "none";
defparam \o_word[112]~I .oe_power_up = "low";
defparam \o_word[112]~I .oe_register_mode = "none";
defparam \o_word[112]~I .oe_sync_reset = "none";
defparam \o_word[112]~I .operation_mode = "output";
defparam \o_word[112]~I .output_async_reset = "none";
defparam \o_word[112]~I .output_power_up = "low";
defparam \o_word[112]~I .output_register_mode = "none";
defparam \o_word[112]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[113]~I (
	.datain(\i_reg_array~combout [113]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[113]));
// synopsys translate_off
defparam \o_word[113]~I .input_async_reset = "none";
defparam \o_word[113]~I .input_power_up = "low";
defparam \o_word[113]~I .input_register_mode = "none";
defparam \o_word[113]~I .input_sync_reset = "none";
defparam \o_word[113]~I .oe_async_reset = "none";
defparam \o_word[113]~I .oe_power_up = "low";
defparam \o_word[113]~I .oe_register_mode = "none";
defparam \o_word[113]~I .oe_sync_reset = "none";
defparam \o_word[113]~I .operation_mode = "output";
defparam \o_word[113]~I .output_async_reset = "none";
defparam \o_word[113]~I .output_power_up = "low";
defparam \o_word[113]~I .output_register_mode = "none";
defparam \o_word[113]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[114]~I (
	.datain(\i_reg_array~combout [114]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[114]));
// synopsys translate_off
defparam \o_word[114]~I .input_async_reset = "none";
defparam \o_word[114]~I .input_power_up = "low";
defparam \o_word[114]~I .input_register_mode = "none";
defparam \o_word[114]~I .input_sync_reset = "none";
defparam \o_word[114]~I .oe_async_reset = "none";
defparam \o_word[114]~I .oe_power_up = "low";
defparam \o_word[114]~I .oe_register_mode = "none";
defparam \o_word[114]~I .oe_sync_reset = "none";
defparam \o_word[114]~I .operation_mode = "output";
defparam \o_word[114]~I .output_async_reset = "none";
defparam \o_word[114]~I .output_power_up = "low";
defparam \o_word[114]~I .output_register_mode = "none";
defparam \o_word[114]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[115]~I (
	.datain(\i_reg_array~combout [115]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[115]));
// synopsys translate_off
defparam \o_word[115]~I .input_async_reset = "none";
defparam \o_word[115]~I .input_power_up = "low";
defparam \o_word[115]~I .input_register_mode = "none";
defparam \o_word[115]~I .input_sync_reset = "none";
defparam \o_word[115]~I .oe_async_reset = "none";
defparam \o_word[115]~I .oe_power_up = "low";
defparam \o_word[115]~I .oe_register_mode = "none";
defparam \o_word[115]~I .oe_sync_reset = "none";
defparam \o_word[115]~I .operation_mode = "output";
defparam \o_word[115]~I .output_async_reset = "none";
defparam \o_word[115]~I .output_power_up = "low";
defparam \o_word[115]~I .output_register_mode = "none";
defparam \o_word[115]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[116]~I (
	.datain(\i_reg_array~combout [116]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[116]));
// synopsys translate_off
defparam \o_word[116]~I .input_async_reset = "none";
defparam \o_word[116]~I .input_power_up = "low";
defparam \o_word[116]~I .input_register_mode = "none";
defparam \o_word[116]~I .input_sync_reset = "none";
defparam \o_word[116]~I .oe_async_reset = "none";
defparam \o_word[116]~I .oe_power_up = "low";
defparam \o_word[116]~I .oe_register_mode = "none";
defparam \o_word[116]~I .oe_sync_reset = "none";
defparam \o_word[116]~I .operation_mode = "output";
defparam \o_word[116]~I .output_async_reset = "none";
defparam \o_word[116]~I .output_power_up = "low";
defparam \o_word[116]~I .output_register_mode = "none";
defparam \o_word[116]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[117]~I (
	.datain(\i_reg_array~combout [117]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[117]));
// synopsys translate_off
defparam \o_word[117]~I .input_async_reset = "none";
defparam \o_word[117]~I .input_power_up = "low";
defparam \o_word[117]~I .input_register_mode = "none";
defparam \o_word[117]~I .input_sync_reset = "none";
defparam \o_word[117]~I .oe_async_reset = "none";
defparam \o_word[117]~I .oe_power_up = "low";
defparam \o_word[117]~I .oe_register_mode = "none";
defparam \o_word[117]~I .oe_sync_reset = "none";
defparam \o_word[117]~I .operation_mode = "output";
defparam \o_word[117]~I .output_async_reset = "none";
defparam \o_word[117]~I .output_power_up = "low";
defparam \o_word[117]~I .output_register_mode = "none";
defparam \o_word[117]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[118]~I (
	.datain(\i_reg_array~combout [118]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[118]));
// synopsys translate_off
defparam \o_word[118]~I .input_async_reset = "none";
defparam \o_word[118]~I .input_power_up = "low";
defparam \o_word[118]~I .input_register_mode = "none";
defparam \o_word[118]~I .input_sync_reset = "none";
defparam \o_word[118]~I .oe_async_reset = "none";
defparam \o_word[118]~I .oe_power_up = "low";
defparam \o_word[118]~I .oe_register_mode = "none";
defparam \o_word[118]~I .oe_sync_reset = "none";
defparam \o_word[118]~I .operation_mode = "output";
defparam \o_word[118]~I .output_async_reset = "none";
defparam \o_word[118]~I .output_power_up = "low";
defparam \o_word[118]~I .output_register_mode = "none";
defparam \o_word[118]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[119]~I (
	.datain(\i_reg_array~combout [119]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[119]));
// synopsys translate_off
defparam \o_word[119]~I .input_async_reset = "none";
defparam \o_word[119]~I .input_power_up = "low";
defparam \o_word[119]~I .input_register_mode = "none";
defparam \o_word[119]~I .input_sync_reset = "none";
defparam \o_word[119]~I .oe_async_reset = "none";
defparam \o_word[119]~I .oe_power_up = "low";
defparam \o_word[119]~I .oe_register_mode = "none";
defparam \o_word[119]~I .oe_sync_reset = "none";
defparam \o_word[119]~I .operation_mode = "output";
defparam \o_word[119]~I .output_async_reset = "none";
defparam \o_word[119]~I .output_power_up = "low";
defparam \o_word[119]~I .output_register_mode = "none";
defparam \o_word[119]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[120]~I (
	.datain(\i_reg_array~combout [120]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[120]));
// synopsys translate_off
defparam \o_word[120]~I .input_async_reset = "none";
defparam \o_word[120]~I .input_power_up = "low";
defparam \o_word[120]~I .input_register_mode = "none";
defparam \o_word[120]~I .input_sync_reset = "none";
defparam \o_word[120]~I .oe_async_reset = "none";
defparam \o_word[120]~I .oe_power_up = "low";
defparam \o_word[120]~I .oe_register_mode = "none";
defparam \o_word[120]~I .oe_sync_reset = "none";
defparam \o_word[120]~I .operation_mode = "output";
defparam \o_word[120]~I .output_async_reset = "none";
defparam \o_word[120]~I .output_power_up = "low";
defparam \o_word[120]~I .output_register_mode = "none";
defparam \o_word[120]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[121]~I (
	.datain(\i_reg_array~combout [121]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[121]));
// synopsys translate_off
defparam \o_word[121]~I .input_async_reset = "none";
defparam \o_word[121]~I .input_power_up = "low";
defparam \o_word[121]~I .input_register_mode = "none";
defparam \o_word[121]~I .input_sync_reset = "none";
defparam \o_word[121]~I .oe_async_reset = "none";
defparam \o_word[121]~I .oe_power_up = "low";
defparam \o_word[121]~I .oe_register_mode = "none";
defparam \o_word[121]~I .oe_sync_reset = "none";
defparam \o_word[121]~I .operation_mode = "output";
defparam \o_word[121]~I .output_async_reset = "none";
defparam \o_word[121]~I .output_power_up = "low";
defparam \o_word[121]~I .output_register_mode = "none";
defparam \o_word[121]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[122]~I (
	.datain(\i_reg_array~combout [122]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[122]));
// synopsys translate_off
defparam \o_word[122]~I .input_async_reset = "none";
defparam \o_word[122]~I .input_power_up = "low";
defparam \o_word[122]~I .input_register_mode = "none";
defparam \o_word[122]~I .input_sync_reset = "none";
defparam \o_word[122]~I .oe_async_reset = "none";
defparam \o_word[122]~I .oe_power_up = "low";
defparam \o_word[122]~I .oe_register_mode = "none";
defparam \o_word[122]~I .oe_sync_reset = "none";
defparam \o_word[122]~I .operation_mode = "output";
defparam \o_word[122]~I .output_async_reset = "none";
defparam \o_word[122]~I .output_power_up = "low";
defparam \o_word[122]~I .output_register_mode = "none";
defparam \o_word[122]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[123]~I (
	.datain(\i_reg_array~combout [123]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[123]));
// synopsys translate_off
defparam \o_word[123]~I .input_async_reset = "none";
defparam \o_word[123]~I .input_power_up = "low";
defparam \o_word[123]~I .input_register_mode = "none";
defparam \o_word[123]~I .input_sync_reset = "none";
defparam \o_word[123]~I .oe_async_reset = "none";
defparam \o_word[123]~I .oe_power_up = "low";
defparam \o_word[123]~I .oe_register_mode = "none";
defparam \o_word[123]~I .oe_sync_reset = "none";
defparam \o_word[123]~I .operation_mode = "output";
defparam \o_word[123]~I .output_async_reset = "none";
defparam \o_word[123]~I .output_power_up = "low";
defparam \o_word[123]~I .output_register_mode = "none";
defparam \o_word[123]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[124]~I (
	.datain(\i_reg_array~combout [124]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[124]));
// synopsys translate_off
defparam \o_word[124]~I .input_async_reset = "none";
defparam \o_word[124]~I .input_power_up = "low";
defparam \o_word[124]~I .input_register_mode = "none";
defparam \o_word[124]~I .input_sync_reset = "none";
defparam \o_word[124]~I .oe_async_reset = "none";
defparam \o_word[124]~I .oe_power_up = "low";
defparam \o_word[124]~I .oe_register_mode = "none";
defparam \o_word[124]~I .oe_sync_reset = "none";
defparam \o_word[124]~I .operation_mode = "output";
defparam \o_word[124]~I .output_async_reset = "none";
defparam \o_word[124]~I .output_power_up = "low";
defparam \o_word[124]~I .output_register_mode = "none";
defparam \o_word[124]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[125]~I (
	.datain(\i_reg_array~combout [125]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[125]));
// synopsys translate_off
defparam \o_word[125]~I .input_async_reset = "none";
defparam \o_word[125]~I .input_power_up = "low";
defparam \o_word[125]~I .input_register_mode = "none";
defparam \o_word[125]~I .input_sync_reset = "none";
defparam \o_word[125]~I .oe_async_reset = "none";
defparam \o_word[125]~I .oe_power_up = "low";
defparam \o_word[125]~I .oe_register_mode = "none";
defparam \o_word[125]~I .oe_sync_reset = "none";
defparam \o_word[125]~I .operation_mode = "output";
defparam \o_word[125]~I .output_async_reset = "none";
defparam \o_word[125]~I .output_power_up = "low";
defparam \o_word[125]~I .output_register_mode = "none";
defparam \o_word[125]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[126]~I (
	.datain(\i_reg_array~combout [126]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[126]));
// synopsys translate_off
defparam \o_word[126]~I .input_async_reset = "none";
defparam \o_word[126]~I .input_power_up = "low";
defparam \o_word[126]~I .input_register_mode = "none";
defparam \o_word[126]~I .input_sync_reset = "none";
defparam \o_word[126]~I .oe_async_reset = "none";
defparam \o_word[126]~I .oe_power_up = "low";
defparam \o_word[126]~I .oe_register_mode = "none";
defparam \o_word[126]~I .oe_sync_reset = "none";
defparam \o_word[126]~I .operation_mode = "output";
defparam \o_word[126]~I .output_async_reset = "none";
defparam \o_word[126]~I .output_power_up = "low";
defparam \o_word[126]~I .output_register_mode = "none";
defparam \o_word[126]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[127]~I (
	.datain(\i_reg_array~combout [127]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[127]));
// synopsys translate_off
defparam \o_word[127]~I .input_async_reset = "none";
defparam \o_word[127]~I .input_power_up = "low";
defparam \o_word[127]~I .input_register_mode = "none";
defparam \o_word[127]~I .input_sync_reset = "none";
defparam \o_word[127]~I .oe_async_reset = "none";
defparam \o_word[127]~I .oe_power_up = "low";
defparam \o_word[127]~I .oe_register_mode = "none";
defparam \o_word[127]~I .oe_sync_reset = "none";
defparam \o_word[127]~I .operation_mode = "output";
defparam \o_word[127]~I .output_async_reset = "none";
defparam \o_word[127]~I .output_power_up = "low";
defparam \o_word[127]~I .output_register_mode = "none";
defparam \o_word[127]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[128]~I (
	.datain(\i_reg_array~combout [128]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[128]));
// synopsys translate_off
defparam \o_word[128]~I .input_async_reset = "none";
defparam \o_word[128]~I .input_power_up = "low";
defparam \o_word[128]~I .input_register_mode = "none";
defparam \o_word[128]~I .input_sync_reset = "none";
defparam \o_word[128]~I .oe_async_reset = "none";
defparam \o_word[128]~I .oe_power_up = "low";
defparam \o_word[128]~I .oe_register_mode = "none";
defparam \o_word[128]~I .oe_sync_reset = "none";
defparam \o_word[128]~I .operation_mode = "output";
defparam \o_word[128]~I .output_async_reset = "none";
defparam \o_word[128]~I .output_power_up = "low";
defparam \o_word[128]~I .output_register_mode = "none";
defparam \o_word[128]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[129]~I (
	.datain(\i_reg_array~combout [129]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[129]));
// synopsys translate_off
defparam \o_word[129]~I .input_async_reset = "none";
defparam \o_word[129]~I .input_power_up = "low";
defparam \o_word[129]~I .input_register_mode = "none";
defparam \o_word[129]~I .input_sync_reset = "none";
defparam \o_word[129]~I .oe_async_reset = "none";
defparam \o_word[129]~I .oe_power_up = "low";
defparam \o_word[129]~I .oe_register_mode = "none";
defparam \o_word[129]~I .oe_sync_reset = "none";
defparam \o_word[129]~I .operation_mode = "output";
defparam \o_word[129]~I .output_async_reset = "none";
defparam \o_word[129]~I .output_power_up = "low";
defparam \o_word[129]~I .output_register_mode = "none";
defparam \o_word[129]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[130]~I (
	.datain(\i_reg_array~combout [130]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[130]));
// synopsys translate_off
defparam \o_word[130]~I .input_async_reset = "none";
defparam \o_word[130]~I .input_power_up = "low";
defparam \o_word[130]~I .input_register_mode = "none";
defparam \o_word[130]~I .input_sync_reset = "none";
defparam \o_word[130]~I .oe_async_reset = "none";
defparam \o_word[130]~I .oe_power_up = "low";
defparam \o_word[130]~I .oe_register_mode = "none";
defparam \o_word[130]~I .oe_sync_reset = "none";
defparam \o_word[130]~I .operation_mode = "output";
defparam \o_word[130]~I .output_async_reset = "none";
defparam \o_word[130]~I .output_power_up = "low";
defparam \o_word[130]~I .output_register_mode = "none";
defparam \o_word[130]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[131]~I (
	.datain(\i_reg_array~combout [131]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[131]));
// synopsys translate_off
defparam \o_word[131]~I .input_async_reset = "none";
defparam \o_word[131]~I .input_power_up = "low";
defparam \o_word[131]~I .input_register_mode = "none";
defparam \o_word[131]~I .input_sync_reset = "none";
defparam \o_word[131]~I .oe_async_reset = "none";
defparam \o_word[131]~I .oe_power_up = "low";
defparam \o_word[131]~I .oe_register_mode = "none";
defparam \o_word[131]~I .oe_sync_reset = "none";
defparam \o_word[131]~I .operation_mode = "output";
defparam \o_word[131]~I .output_async_reset = "none";
defparam \o_word[131]~I .output_power_up = "low";
defparam \o_word[131]~I .output_register_mode = "none";
defparam \o_word[131]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[132]~I (
	.datain(\i_reg_array~combout [132]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[132]));
// synopsys translate_off
defparam \o_word[132]~I .input_async_reset = "none";
defparam \o_word[132]~I .input_power_up = "low";
defparam \o_word[132]~I .input_register_mode = "none";
defparam \o_word[132]~I .input_sync_reset = "none";
defparam \o_word[132]~I .oe_async_reset = "none";
defparam \o_word[132]~I .oe_power_up = "low";
defparam \o_word[132]~I .oe_register_mode = "none";
defparam \o_word[132]~I .oe_sync_reset = "none";
defparam \o_word[132]~I .operation_mode = "output";
defparam \o_word[132]~I .output_async_reset = "none";
defparam \o_word[132]~I .output_power_up = "low";
defparam \o_word[132]~I .output_register_mode = "none";
defparam \o_word[132]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[133]~I (
	.datain(\i_reg_array~combout [133]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[133]));
// synopsys translate_off
defparam \o_word[133]~I .input_async_reset = "none";
defparam \o_word[133]~I .input_power_up = "low";
defparam \o_word[133]~I .input_register_mode = "none";
defparam \o_word[133]~I .input_sync_reset = "none";
defparam \o_word[133]~I .oe_async_reset = "none";
defparam \o_word[133]~I .oe_power_up = "low";
defparam \o_word[133]~I .oe_register_mode = "none";
defparam \o_word[133]~I .oe_sync_reset = "none";
defparam \o_word[133]~I .operation_mode = "output";
defparam \o_word[133]~I .output_async_reset = "none";
defparam \o_word[133]~I .output_power_up = "low";
defparam \o_word[133]~I .output_register_mode = "none";
defparam \o_word[133]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[134]~I (
	.datain(\i_reg_array~combout [134]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[134]));
// synopsys translate_off
defparam \o_word[134]~I .input_async_reset = "none";
defparam \o_word[134]~I .input_power_up = "low";
defparam \o_word[134]~I .input_register_mode = "none";
defparam \o_word[134]~I .input_sync_reset = "none";
defparam \o_word[134]~I .oe_async_reset = "none";
defparam \o_word[134]~I .oe_power_up = "low";
defparam \o_word[134]~I .oe_register_mode = "none";
defparam \o_word[134]~I .oe_sync_reset = "none";
defparam \o_word[134]~I .operation_mode = "output";
defparam \o_word[134]~I .output_async_reset = "none";
defparam \o_word[134]~I .output_power_up = "low";
defparam \o_word[134]~I .output_register_mode = "none";
defparam \o_word[134]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \o_word[135]~I (
	.datain(\i_reg_array~combout [135]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o_word[135]));
// synopsys translate_off
defparam \o_word[135]~I .input_async_reset = "none";
defparam \o_word[135]~I .input_power_up = "low";
defparam \o_word[135]~I .input_register_mode = "none";
defparam \o_word[135]~I .input_sync_reset = "none";
defparam \o_word[135]~I .oe_async_reset = "none";
defparam \o_word[135]~I .oe_power_up = "low";
defparam \o_word[135]~I .oe_register_mode = "none";
defparam \o_word[135]~I .oe_sync_reset = "none";
defparam \o_word[135]~I .operation_mode = "output";
defparam \o_word[135]~I .output_async_reset = "none";
defparam \o_word[135]~I .output_power_up = "low";
defparam \o_word[135]~I .output_register_mode = "none";
defparam \o_word[135]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
